
O4_DH_pinmux.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba18  080001d8  080001d8  000101d8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800bbf0  0800bbf0  0001bbf0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800bc60  0800bc60  00020180  2**0
                  CONTENTS
  4 .ARM          00000008  0800bc60  0800bc60  0001bc60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800bc68  0800bc68  00020180  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800bc68  0800bc68  0001bc68  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800bc6c  0800bc6c  0001bc6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000180  20000000  0800bc70  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001d70  20000180  0800bdf0  00020180  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001ef0  0800bdf0  00021ef0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020180  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002539b  00000000  00000000  000201b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004333  00000000  00000000  0004554b  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001da8  00000000  00000000  00049880  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001bb0  00000000  00000000  0004b628  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00025e6a  00000000  00000000  0004d1d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0001ac08  00000000  00000000  00073042  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000efdce  00000000  00000000  0008dc4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017da18  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007f5c  00000000  00000000  0017da94  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	; (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	; (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	; (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000180 	.word	0x20000180
 80001f4:	00000000 	.word	0x00000000
 80001f8:	0800bbd8 	.word	0x0800bbd8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	; (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	; (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	; (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000184 	.word	0x20000184
 8000214:	0800bbd8 	.word	0x0800bbd8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b972 	b.w	8000514 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9e08      	ldr	r6, [sp, #32]
 800024e:	4604      	mov	r4, r0
 8000250:	4688      	mov	r8, r1
 8000252:	2b00      	cmp	r3, #0
 8000254:	d14b      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000256:	428a      	cmp	r2, r1
 8000258:	4615      	mov	r5, r2
 800025a:	d967      	bls.n	800032c <__udivmoddi4+0xe4>
 800025c:	fab2 f282 	clz	r2, r2
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0720 	rsb	r7, r2, #32
 8000266:	fa01 f302 	lsl.w	r3, r1, r2
 800026a:	fa20 f707 	lsr.w	r7, r0, r7
 800026e:	4095      	lsls	r5, r2
 8000270:	ea47 0803 	orr.w	r8, r7, r3
 8000274:	4094      	lsls	r4, r2
 8000276:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800027a:	0c23      	lsrs	r3, r4, #16
 800027c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000280:	fa1f fc85 	uxth.w	ip, r5
 8000284:	fb0e 8817 	mls	r8, lr, r7, r8
 8000288:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028c:	fb07 f10c 	mul.w	r1, r7, ip
 8000290:	4299      	cmp	r1, r3
 8000292:	d909      	bls.n	80002a8 <__udivmoddi4+0x60>
 8000294:	18eb      	adds	r3, r5, r3
 8000296:	f107 30ff 	add.w	r0, r7, #4294967295
 800029a:	f080 811b 	bcs.w	80004d4 <__udivmoddi4+0x28c>
 800029e:	4299      	cmp	r1, r3
 80002a0:	f240 8118 	bls.w	80004d4 <__udivmoddi4+0x28c>
 80002a4:	3f02      	subs	r7, #2
 80002a6:	442b      	add	r3, r5
 80002a8:	1a5b      	subs	r3, r3, r1
 80002aa:	b2a4      	uxth	r4, r4
 80002ac:	fbb3 f0fe 	udiv	r0, r3, lr
 80002b0:	fb0e 3310 	mls	r3, lr, r0, r3
 80002b4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80002b8:	fb00 fc0c 	mul.w	ip, r0, ip
 80002bc:	45a4      	cmp	ip, r4
 80002be:	d909      	bls.n	80002d4 <__udivmoddi4+0x8c>
 80002c0:	192c      	adds	r4, r5, r4
 80002c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002c6:	f080 8107 	bcs.w	80004d8 <__udivmoddi4+0x290>
 80002ca:	45a4      	cmp	ip, r4
 80002cc:	f240 8104 	bls.w	80004d8 <__udivmoddi4+0x290>
 80002d0:	3802      	subs	r0, #2
 80002d2:	442c      	add	r4, r5
 80002d4:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 80002d8:	eba4 040c 	sub.w	r4, r4, ip
 80002dc:	2700      	movs	r7, #0
 80002de:	b11e      	cbz	r6, 80002e8 <__udivmoddi4+0xa0>
 80002e0:	40d4      	lsrs	r4, r2
 80002e2:	2300      	movs	r3, #0
 80002e4:	e9c6 4300 	strd	r4, r3, [r6]
 80002e8:	4639      	mov	r1, r7
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d909      	bls.n	8000306 <__udivmoddi4+0xbe>
 80002f2:	2e00      	cmp	r6, #0
 80002f4:	f000 80eb 	beq.w	80004ce <__udivmoddi4+0x286>
 80002f8:	2700      	movs	r7, #0
 80002fa:	e9c6 0100 	strd	r0, r1, [r6]
 80002fe:	4638      	mov	r0, r7
 8000300:	4639      	mov	r1, r7
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	fab3 f783 	clz	r7, r3
 800030a:	2f00      	cmp	r7, #0
 800030c:	d147      	bne.n	800039e <__udivmoddi4+0x156>
 800030e:	428b      	cmp	r3, r1
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xd0>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 80fa 	bhi.w	800050c <__udivmoddi4+0x2c4>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb61 0303 	sbc.w	r3, r1, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4698      	mov	r8, r3
 8000322:	2e00      	cmp	r6, #0
 8000324:	d0e0      	beq.n	80002e8 <__udivmoddi4+0xa0>
 8000326:	e9c6 4800 	strd	r4, r8, [r6]
 800032a:	e7dd      	b.n	80002e8 <__udivmoddi4+0xa0>
 800032c:	b902      	cbnz	r2, 8000330 <__udivmoddi4+0xe8>
 800032e:	deff      	udf	#255	; 0xff
 8000330:	fab2 f282 	clz	r2, r2
 8000334:	2a00      	cmp	r2, #0
 8000336:	f040 808f 	bne.w	8000458 <__udivmoddi4+0x210>
 800033a:	1b49      	subs	r1, r1, r5
 800033c:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000340:	fa1f f885 	uxth.w	r8, r5
 8000344:	2701      	movs	r7, #1
 8000346:	fbb1 fcfe 	udiv	ip, r1, lr
 800034a:	0c23      	lsrs	r3, r4, #16
 800034c:	fb0e 111c 	mls	r1, lr, ip, r1
 8000350:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000354:	fb08 f10c 	mul.w	r1, r8, ip
 8000358:	4299      	cmp	r1, r3
 800035a:	d907      	bls.n	800036c <__udivmoddi4+0x124>
 800035c:	18eb      	adds	r3, r5, r3
 800035e:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000362:	d202      	bcs.n	800036a <__udivmoddi4+0x122>
 8000364:	4299      	cmp	r1, r3
 8000366:	f200 80cd 	bhi.w	8000504 <__udivmoddi4+0x2bc>
 800036a:	4684      	mov	ip, r0
 800036c:	1a59      	subs	r1, r3, r1
 800036e:	b2a3      	uxth	r3, r4
 8000370:	fbb1 f0fe 	udiv	r0, r1, lr
 8000374:	fb0e 1410 	mls	r4, lr, r0, r1
 8000378:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 800037c:	fb08 f800 	mul.w	r8, r8, r0
 8000380:	45a0      	cmp	r8, r4
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x14c>
 8000384:	192c      	adds	r4, r5, r4
 8000386:	f100 33ff 	add.w	r3, r0, #4294967295
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x14a>
 800038c:	45a0      	cmp	r8, r4
 800038e:	f200 80b6 	bhi.w	80004fe <__udivmoddi4+0x2b6>
 8000392:	4618      	mov	r0, r3
 8000394:	eba4 0408 	sub.w	r4, r4, r8
 8000398:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 800039c:	e79f      	b.n	80002de <__udivmoddi4+0x96>
 800039e:	f1c7 0c20 	rsb	ip, r7, #32
 80003a2:	40bb      	lsls	r3, r7
 80003a4:	fa22 fe0c 	lsr.w	lr, r2, ip
 80003a8:	ea4e 0e03 	orr.w	lr, lr, r3
 80003ac:	fa01 f407 	lsl.w	r4, r1, r7
 80003b0:	fa20 f50c 	lsr.w	r5, r0, ip
 80003b4:	fa21 f30c 	lsr.w	r3, r1, ip
 80003b8:	ea4f 481e 	mov.w	r8, lr, lsr #16
 80003bc:	4325      	orrs	r5, r4
 80003be:	fbb3 f9f8 	udiv	r9, r3, r8
 80003c2:	0c2c      	lsrs	r4, r5, #16
 80003c4:	fb08 3319 	mls	r3, r8, r9, r3
 80003c8:	fa1f fa8e 	uxth.w	sl, lr
 80003cc:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 80003d0:	fb09 f40a 	mul.w	r4, r9, sl
 80003d4:	429c      	cmp	r4, r3
 80003d6:	fa02 f207 	lsl.w	r2, r2, r7
 80003da:	fa00 f107 	lsl.w	r1, r0, r7
 80003de:	d90b      	bls.n	80003f8 <__udivmoddi4+0x1b0>
 80003e0:	eb1e 0303 	adds.w	r3, lr, r3
 80003e4:	f109 30ff 	add.w	r0, r9, #4294967295
 80003e8:	f080 8087 	bcs.w	80004fa <__udivmoddi4+0x2b2>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f240 8084 	bls.w	80004fa <__udivmoddi4+0x2b2>
 80003f2:	f1a9 0902 	sub.w	r9, r9, #2
 80003f6:	4473      	add	r3, lr
 80003f8:	1b1b      	subs	r3, r3, r4
 80003fa:	b2ad      	uxth	r5, r5
 80003fc:	fbb3 f0f8 	udiv	r0, r3, r8
 8000400:	fb08 3310 	mls	r3, r8, r0, r3
 8000404:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000408:	fb00 fa0a 	mul.w	sl, r0, sl
 800040c:	45a2      	cmp	sl, r4
 800040e:	d908      	bls.n	8000422 <__udivmoddi4+0x1da>
 8000410:	eb1e 0404 	adds.w	r4, lr, r4
 8000414:	f100 33ff 	add.w	r3, r0, #4294967295
 8000418:	d26b      	bcs.n	80004f2 <__udivmoddi4+0x2aa>
 800041a:	45a2      	cmp	sl, r4
 800041c:	d969      	bls.n	80004f2 <__udivmoddi4+0x2aa>
 800041e:	3802      	subs	r0, #2
 8000420:	4474      	add	r4, lr
 8000422:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000426:	fba0 8902 	umull	r8, r9, r0, r2
 800042a:	eba4 040a 	sub.w	r4, r4, sl
 800042e:	454c      	cmp	r4, r9
 8000430:	46c2      	mov	sl, r8
 8000432:	464b      	mov	r3, r9
 8000434:	d354      	bcc.n	80004e0 <__udivmoddi4+0x298>
 8000436:	d051      	beq.n	80004dc <__udivmoddi4+0x294>
 8000438:	2e00      	cmp	r6, #0
 800043a:	d069      	beq.n	8000510 <__udivmoddi4+0x2c8>
 800043c:	ebb1 050a 	subs.w	r5, r1, sl
 8000440:	eb64 0403 	sbc.w	r4, r4, r3
 8000444:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000448:	40fd      	lsrs	r5, r7
 800044a:	40fc      	lsrs	r4, r7
 800044c:	ea4c 0505 	orr.w	r5, ip, r5
 8000450:	e9c6 5400 	strd	r5, r4, [r6]
 8000454:	2700      	movs	r7, #0
 8000456:	e747      	b.n	80002e8 <__udivmoddi4+0xa0>
 8000458:	f1c2 0320 	rsb	r3, r2, #32
 800045c:	fa20 f703 	lsr.w	r7, r0, r3
 8000460:	4095      	lsls	r5, r2
 8000462:	fa01 f002 	lsl.w	r0, r1, r2
 8000466:	fa21 f303 	lsr.w	r3, r1, r3
 800046a:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 800046e:	4338      	orrs	r0, r7
 8000470:	0c01      	lsrs	r1, r0, #16
 8000472:	fbb3 f7fe 	udiv	r7, r3, lr
 8000476:	fa1f f885 	uxth.w	r8, r5
 800047a:	fb0e 3317 	mls	r3, lr, r7, r3
 800047e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000482:	fb07 f308 	mul.w	r3, r7, r8
 8000486:	428b      	cmp	r3, r1
 8000488:	fa04 f402 	lsl.w	r4, r4, r2
 800048c:	d907      	bls.n	800049e <__udivmoddi4+0x256>
 800048e:	1869      	adds	r1, r5, r1
 8000490:	f107 3cff 	add.w	ip, r7, #4294967295
 8000494:	d22f      	bcs.n	80004f6 <__udivmoddi4+0x2ae>
 8000496:	428b      	cmp	r3, r1
 8000498:	d92d      	bls.n	80004f6 <__udivmoddi4+0x2ae>
 800049a:	3f02      	subs	r7, #2
 800049c:	4429      	add	r1, r5
 800049e:	1acb      	subs	r3, r1, r3
 80004a0:	b281      	uxth	r1, r0
 80004a2:	fbb3 f0fe 	udiv	r0, r3, lr
 80004a6:	fb0e 3310 	mls	r3, lr, r0, r3
 80004aa:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ae:	fb00 f308 	mul.w	r3, r0, r8
 80004b2:	428b      	cmp	r3, r1
 80004b4:	d907      	bls.n	80004c6 <__udivmoddi4+0x27e>
 80004b6:	1869      	adds	r1, r5, r1
 80004b8:	f100 3cff 	add.w	ip, r0, #4294967295
 80004bc:	d217      	bcs.n	80004ee <__udivmoddi4+0x2a6>
 80004be:	428b      	cmp	r3, r1
 80004c0:	d915      	bls.n	80004ee <__udivmoddi4+0x2a6>
 80004c2:	3802      	subs	r0, #2
 80004c4:	4429      	add	r1, r5
 80004c6:	1ac9      	subs	r1, r1, r3
 80004c8:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 80004cc:	e73b      	b.n	8000346 <__udivmoddi4+0xfe>
 80004ce:	4637      	mov	r7, r6
 80004d0:	4630      	mov	r0, r6
 80004d2:	e709      	b.n	80002e8 <__udivmoddi4+0xa0>
 80004d4:	4607      	mov	r7, r0
 80004d6:	e6e7      	b.n	80002a8 <__udivmoddi4+0x60>
 80004d8:	4618      	mov	r0, r3
 80004da:	e6fb      	b.n	80002d4 <__udivmoddi4+0x8c>
 80004dc:	4541      	cmp	r1, r8
 80004de:	d2ab      	bcs.n	8000438 <__udivmoddi4+0x1f0>
 80004e0:	ebb8 0a02 	subs.w	sl, r8, r2
 80004e4:	eb69 020e 	sbc.w	r2, r9, lr
 80004e8:	3801      	subs	r0, #1
 80004ea:	4613      	mov	r3, r2
 80004ec:	e7a4      	b.n	8000438 <__udivmoddi4+0x1f0>
 80004ee:	4660      	mov	r0, ip
 80004f0:	e7e9      	b.n	80004c6 <__udivmoddi4+0x27e>
 80004f2:	4618      	mov	r0, r3
 80004f4:	e795      	b.n	8000422 <__udivmoddi4+0x1da>
 80004f6:	4667      	mov	r7, ip
 80004f8:	e7d1      	b.n	800049e <__udivmoddi4+0x256>
 80004fa:	4681      	mov	r9, r0
 80004fc:	e77c      	b.n	80003f8 <__udivmoddi4+0x1b0>
 80004fe:	3802      	subs	r0, #2
 8000500:	442c      	add	r4, r5
 8000502:	e747      	b.n	8000394 <__udivmoddi4+0x14c>
 8000504:	f1ac 0c02 	sub.w	ip, ip, #2
 8000508:	442b      	add	r3, r5
 800050a:	e72f      	b.n	800036c <__udivmoddi4+0x124>
 800050c:	4638      	mov	r0, r7
 800050e:	e708      	b.n	8000322 <__udivmoddi4+0xda>
 8000510:	4637      	mov	r7, r6
 8000512:	e6e9      	b.n	80002e8 <__udivmoddi4+0xa0>

08000514 <__aeabi_idiv0>:
 8000514:	4770      	bx	lr
 8000516:	bf00      	nop

08000518 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000518:	b580      	push	{r7, lr}
 800051a:	b082      	sub	sp, #8
 800051c:	af00      	add	r7, sp, #0
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800051e:	f001 f89e 	bl	800165e <HAL_Init>

  /* USER CODE BEGIN Init */
  HAL_Delay(300); //delay after enable Vref
 8000522:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8000526:	f001 f90b 	bl	8001740 <HAL_Delay>
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800052a:	f000 f883 	bl	8000634 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800052e:	f000 fc65 	bl	8000dfc <MX_GPIO_Init>
  MX_DMA_Init();
 8000532:	f000 fc21 	bl	8000d78 <MX_DMA_Init>
  MX_ADC1_Init();
 8000536:	f000 f8f1 	bl	800071c <MX_ADC1_Init>
  MX_ADC2_Init();
 800053a:	f000 f989 	bl	8000850 <MX_ADC2_Init>
  MX_ADC3_Init();
 800053e:	f000 f9ff 	bl	8000940 <MX_ADC3_Init>
  MX_DAC1_Init();
 8000542:	f000 fa99 	bl	8000a78 <MX_DAC1_Init>
  MX_FDCAN1_Init();
 8000546:	f000 fad1 	bl	8000aec <MX_FDCAN1_Init>
  MX_TIM1_Init();
 800054a:	f000 fb17 	bl	8000b7c <MX_TIM1_Init>
  MX_USART3_UART_Init();
 800054e:	f000 fbc7 	bl	8000ce0 <MX_USART3_UART_Init>
  MX_USB_Device_Init();
 8000552:	f00a fe63 	bl	800b21c <MX_USB_Device_Init>
  /* USER CODE BEGIN 2 */

  if (HAL_ADCEx_Calibration_Start(&hadc1, ADC_SINGLE_ENDED) != HAL_OK)
 8000556:	217f      	movs	r1, #127	; 0x7f
 8000558:	482c      	ldr	r0, [pc, #176]	; (800060c <main+0xf4>)
 800055a:	f002 fb73 	bl	8002c44 <HAL_ADCEx_Calibration_Start>
 800055e:	4603      	mov	r3, r0
 8000560:	2b00      	cmp	r3, #0
 8000562:	d001      	beq.n	8000568 <main+0x50>
  {
    Error_Handler();
 8000564:	f000 fcba 	bl	8000edc <Error_Handler>
  }
  if (HAL_ADCEx_Calibration_Start(&hadc2, ADC_SINGLE_ENDED) != HAL_OK)
 8000568:	217f      	movs	r1, #127	; 0x7f
 800056a:	4829      	ldr	r0, [pc, #164]	; (8000610 <main+0xf8>)
 800056c:	f002 fb6a 	bl	8002c44 <HAL_ADCEx_Calibration_Start>
 8000570:	4603      	mov	r3, r0
 8000572:	2b00      	cmp	r3, #0
 8000574:	d001      	beq.n	800057a <main+0x62>
  {
    Error_Handler();
 8000576:	f000 fcb1 	bl	8000edc <Error_Handler>
  }
  if (HAL_ADCEx_Calibration_Start(&hadc3, ADC_SINGLE_ENDED) != HAL_OK)
 800057a:	217f      	movs	r1, #127	; 0x7f
 800057c:	4825      	ldr	r0, [pc, #148]	; (8000614 <main+0xfc>)
 800057e:	f002 fb61 	bl	8002c44 <HAL_ADCEx_Calibration_Start>
 8000582:	4603      	mov	r3, r0
 8000584:	2b00      	cmp	r3, #0
 8000586:	d001      	beq.n	800058c <main+0x74>
  {
    Error_Handler();
 8000588:	f000 fca8 	bl	8000edc <Error_Handler>
  }
  static volatile uint32_t cal1,cal2,cal3;
  cal1=HAL_ADCEx_Calibration_GetValue(&hadc1, ADC_SINGLE_ENDED);
 800058c:	217f      	movs	r1, #127	; 0x7f
 800058e:	481f      	ldr	r0, [pc, #124]	; (800060c <main+0xf4>)
 8000590:	f002 fbba 	bl	8002d08 <HAL_ADCEx_Calibration_GetValue>
 8000594:	4602      	mov	r2, r0
 8000596:	4b20      	ldr	r3, [pc, #128]	; (8000618 <main+0x100>)
 8000598:	601a      	str	r2, [r3, #0]
  cal2=HAL_ADCEx_Calibration_GetValue(&hadc1, ADC_SINGLE_ENDED);
 800059a:	217f      	movs	r1, #127	; 0x7f
 800059c:	481b      	ldr	r0, [pc, #108]	; (800060c <main+0xf4>)
 800059e:	f002 fbb3 	bl	8002d08 <HAL_ADCEx_Calibration_GetValue>
 80005a2:	4602      	mov	r2, r0
 80005a4:	4b1d      	ldr	r3, [pc, #116]	; (800061c <main+0x104>)
 80005a6:	601a      	str	r2, [r3, #0]
  cal3=HAL_ADCEx_Calibration_GetValue(&hadc1, ADC_SINGLE_ENDED);
 80005a8:	217f      	movs	r1, #127	; 0x7f
 80005aa:	4818      	ldr	r0, [pc, #96]	; (800060c <main+0xf4>)
 80005ac:	f002 fbac 	bl	8002d08 <HAL_ADCEx_Calibration_GetValue>
 80005b0:	4602      	mov	r2, r0
 80005b2:	4b1b      	ldr	r3, [pc, #108]	; (8000620 <main+0x108>)
 80005b4:	601a      	str	r2, [r3, #0]
  HAL_Delay(100);
 80005b6:	2064      	movs	r0, #100	; 0x64
 80005b8:	f001 f8c2 	bl	8001740 <HAL_Delay>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_data[0], 3 );
 80005bc:	2203      	movs	r2, #3
 80005be:	4919      	ldr	r1, [pc, #100]	; (8000624 <main+0x10c>)
 80005c0:	4812      	ldr	r0, [pc, #72]	; (800060c <main+0xf4>)
 80005c2:	f001 fd0f 	bl	8001fe4 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&adc2_data[0], 2 );
 80005c6:	2202      	movs	r2, #2
 80005c8:	4917      	ldr	r1, [pc, #92]	; (8000628 <main+0x110>)
 80005ca:	4811      	ldr	r0, [pc, #68]	; (8000610 <main+0xf8>)
 80005cc:	f001 fd0a 	bl	8001fe4 <HAL_ADC_Start_DMA>
  HAL_ADC_Start_DMA(&hadc3, (uint32_t*)&adc3_data[0], 3 );
 80005d0:	2203      	movs	r2, #3
 80005d2:	4916      	ldr	r1, [pc, #88]	; (800062c <main+0x114>)
 80005d4:	480f      	ldr	r0, [pc, #60]	; (8000614 <main+0xfc>)
 80005d6:	f001 fd05 	bl	8001fe4 <HAL_ADC_Start_DMA>

  /*## Start PWM signals generation #######################################*/
    /* Start channel 1 */
    if (HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1) != HAL_OK)
 80005da:	2100      	movs	r1, #0
 80005dc:	4814      	ldr	r0, [pc, #80]	; (8000630 <main+0x118>)
 80005de:	f005 fd45 	bl	800606c <HAL_TIM_PWM_Start>
 80005e2:	4603      	mov	r3, r0
 80005e4:	2b00      	cmp	r3, #0
 80005e6:	d001      	beq.n	80005ec <main+0xd4>
    {
      /* PWM Generation Error */
      Error_Handler();
 80005e8:	f000 fc78 	bl	8000edc <Error_Handler>
    }
    htim1.Instance->CCR1=7353/2;
 80005ec:	4b10      	ldr	r3, [pc, #64]	; (8000630 <main+0x118>)
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	f640 625c 	movw	r2, #3676	; 0xe5c
 80005f4:	635a      	str	r2, [r3, #52]	; 0x34
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    uint32_t i,s=0;
 80005f6:	2300      	movs	r3, #0
 80005f8:	603b      	str	r3, [r7, #0]
  while (1)
  {
	  i++;
 80005fa:	687b      	ldr	r3, [r7, #4]
 80005fc:	3301      	adds	r3, #1
 80005fe:	607b      	str	r3, [r7, #4]
	  s+=i;
 8000600:	683a      	ldr	r2, [r7, #0]
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	4413      	add	r3, r2
 8000606:	603b      	str	r3, [r7, #0]
	  i++;
 8000608:	e7f7      	b.n	80005fa <main+0xe2>
 800060a:	bf00      	nop
 800060c:	20000554 	.word	0x20000554
 8000610:	2000047c 	.word	0x2000047c
 8000614:	200005c0 	.word	0x200005c0
 8000618:	2000019c 	.word	0x2000019c
 800061c:	200001a0 	.word	0x200001a0
 8000620:	200001a4 	.word	0x200001a4
 8000624:	2000062c 	.word	0x2000062c
 8000628:	200004e8 	.word	0x200004e8
 800062c:	200003d0 	.word	0x200003d0
 8000630:	200006fc 	.word	0x200006fc

08000634 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000634:	b580      	push	{r7, lr}
 8000636:	b0a8      	sub	sp, #160	; 0xa0
 8000638:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800063a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800063e:	2238      	movs	r2, #56	; 0x38
 8000640:	2100      	movs	r1, #0
 8000642:	4618      	mov	r0, r3
 8000644:	f00b fac0 	bl	800bbc8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000648:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800064c:	2200      	movs	r2, #0
 800064e:	601a      	str	r2, [r3, #0]
 8000650:	605a      	str	r2, [r3, #4]
 8000652:	609a      	str	r2, [r3, #8]
 8000654:	60da      	str	r2, [r3, #12]
 8000656:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000658:	1d3b      	adds	r3, r7, #4
 800065a:	2250      	movs	r2, #80	; 0x50
 800065c:	2100      	movs	r1, #0
 800065e:	4618      	mov	r0, r3
 8000660:	f00b fab2 	bl	800bbc8 <memset>

  /** Configure the main internal regulator output voltage 
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000664:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000668:	f004 fc98 	bl	8004f9c <HAL_PWREx_ControlVoltageScaling>
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800066c:	2301      	movs	r3, #1
 800066e:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000670:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000674:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000676:	2302      	movs	r3, #2
 8000678:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800067c:	2303      	movs	r3, #3
 800067e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8000682:	2301      	movs	r3, #1
 8000684:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLN = 24;
 8000688:	2318      	movs	r3, #24
 800068a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV8;
 800068e:	2308      	movs	r3, #8
 8000690:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV4;
 8000694:	2304      	movs	r3, #4
 8000696:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800069a:	2302      	movs	r3, #2
 800069c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006a0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 80006a4:	4618      	mov	r0, r3
 80006a6:	f004 fd1d 	bl	80050e4 <HAL_RCC_OscConfig>
 80006aa:	4603      	mov	r3, r0
 80006ac:	2b00      	cmp	r3, #0
 80006ae:	d001      	beq.n	80006b4 <SystemClock_Config+0x80>
  {
    Error_Handler();
 80006b0:	f000 fc14 	bl	8000edc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006b4:	230f      	movs	r3, #15
 80006b6:	657b      	str	r3, [r7, #84]	; 0x54
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006b8:	2303      	movs	r3, #3
 80006ba:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006bc:	2300      	movs	r3, #0
 80006be:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006c0:	2300      	movs	r3, #0
 80006c2:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006c4:	2300      	movs	r3, #0
 80006c6:	667b      	str	r3, [r7, #100]	; 0x64

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006c8:	f107 0354 	add.w	r3, r7, #84	; 0x54
 80006cc:	2104      	movs	r1, #4
 80006ce:	4618      	mov	r0, r3
 80006d0:	f005 f820 	bl	8005714 <HAL_RCC_ClockConfig>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <SystemClock_Config+0xaa>
  {
    Error_Handler();
 80006da:	f000 fbff 	bl	8000edc <Error_Handler>
  }
  /** Initializes the peripherals clocks 
  */
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_USB
 80006de:	4b0e      	ldr	r3, [pc, #56]	; (8000718 <SystemClock_Config+0xe4>)
 80006e0:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC12|RCC_PERIPHCLK_ADC345
                              |RCC_PERIPHCLK_FDCAN;
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80006e2:	2300      	movs	r3, #0
 80006e4:	613b      	str	r3, [r7, #16]
  PeriphClkInit.FdcanClockSelection = RCC_FDCANCLKSOURCE_PLL;
 80006e6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80006ea:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL;
 80006ec:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80006f0:	643b      	str	r3, [r7, #64]	; 0x40
  PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_PLL;
 80006f2:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80006f6:	64bb      	str	r3, [r7, #72]	; 0x48
  PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_PLL;
 80006f8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80006fc:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80006fe:	1d3b      	adds	r3, r7, #4
 8000700:	4618      	mov	r0, r3
 8000702:	f005 fa23 	bl	8005b4c <HAL_RCCEx_PeriphCLKConfig>
 8000706:	4603      	mov	r3, r0
 8000708:	2b00      	cmp	r3, #0
 800070a:	d001      	beq.n	8000710 <SystemClock_Config+0xdc>
  {
    Error_Handler();
 800070c:	f000 fbe6 	bl	8000edc <Error_Handler>
  }
}
 8000710:	bf00      	nop
 8000712:	37a0      	adds	r7, #160	; 0xa0
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}
 8000718:	0001b004 	.word	0x0001b004

0800071c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800071c:	b580      	push	{r7, lr}
 800071e:	b08c      	sub	sp, #48	; 0x30
 8000720:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000722:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000726:	2200      	movs	r2, #0
 8000728:	601a      	str	r2, [r3, #0]
 800072a:	605a      	str	r2, [r3, #4]
 800072c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800072e:	1d3b      	adds	r3, r7, #4
 8000730:	2220      	movs	r2, #32
 8000732:	2100      	movs	r1, #0
 8000734:	4618      	mov	r0, r3
 8000736:	f00b fa47 	bl	800bbc8 <memset>
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config 
  */
  hadc1.Instance = ADC1;
 800073a:	4b41      	ldr	r3, [pc, #260]	; (8000840 <MX_ADC1_Init+0x124>)
 800073c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8000740:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000742:	4b3f      	ldr	r3, [pc, #252]	; (8000840 <MX_ADC1_Init+0x124>)
 8000744:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8000748:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800074a:	4b3d      	ldr	r3, [pc, #244]	; (8000840 <MX_ADC1_Init+0x124>)
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000750:	4b3b      	ldr	r3, [pc, #236]	; (8000840 <MX_ADC1_Init+0x124>)
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8000756:	4b3a      	ldr	r3, [pc, #232]	; (8000840 <MX_ADC1_Init+0x124>)
 8000758:	2200      	movs	r2, #0
 800075a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800075c:	4b38      	ldr	r3, [pc, #224]	; (8000840 <MX_ADC1_Init+0x124>)
 800075e:	2201      	movs	r2, #1
 8000760:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000762:	4b37      	ldr	r3, [pc, #220]	; (8000840 <MX_ADC1_Init+0x124>)
 8000764:	2204      	movs	r2, #4
 8000766:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000768:	4b35      	ldr	r3, [pc, #212]	; (8000840 <MX_ADC1_Init+0x124>)
 800076a:	2200      	movs	r2, #0
 800076c:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800076e:	4b34      	ldr	r3, [pc, #208]	; (8000840 <MX_ADC1_Init+0x124>)
 8000770:	2201      	movs	r2, #1
 8000772:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 3;
 8000774:	4b32      	ldr	r3, [pc, #200]	; (8000840 <MX_ADC1_Init+0x124>)
 8000776:	2203      	movs	r2, #3
 8000778:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800077a:	4b31      	ldr	r3, [pc, #196]	; (8000840 <MX_ADC1_Init+0x124>)
 800077c:	2200      	movs	r2, #0
 800077e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 8000782:	4b2f      	ldr	r3, [pc, #188]	; (8000840 <MX_ADC1_Init+0x124>)
 8000784:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 8000788:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 800078a:	4b2d      	ldr	r3, [pc, #180]	; (8000840 <MX_ADC1_Init+0x124>)
 800078c:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8000790:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000792:	4b2b      	ldr	r3, [pc, #172]	; (8000840 <MX_ADC1_Init+0x124>)
 8000794:	2201      	movs	r2, #1
 8000796:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800079a:	4b29      	ldr	r3, [pc, #164]	; (8000840 <MX_ADC1_Init+0x124>)
 800079c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80007a0:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 80007a2:	4b27      	ldr	r3, [pc, #156]	; (8000840 <MX_ADC1_Init+0x124>)
 80007a4:	2200      	movs	r2, #0
 80007a6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007aa:	4825      	ldr	r0, [pc, #148]	; (8000840 <MX_ADC1_Init+0x124>)
 80007ac:	f001 fa68 	bl	8001c80 <HAL_ADC_Init>
 80007b0:	4603      	mov	r3, r0
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d001      	beq.n	80007ba <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80007b6:	f000 fb91 	bl	8000edc <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80007ba:	2300      	movs	r3, #0
 80007bc:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80007be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80007c2:	4619      	mov	r1, r3
 80007c4:	481e      	ldr	r0, [pc, #120]	; (8000840 <MX_ADC1_Init+0x124>)
 80007c6:	f002 faaf 	bl	8002d28 <HAL_ADCEx_MultiModeConfigChannel>
 80007ca:	4603      	mov	r3, r0
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d001      	beq.n	80007d4 <MX_ADC1_Init+0xb8>
  {
    Error_Handler();
 80007d0:	f000 fb84 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80007d4:	4b1b      	ldr	r3, [pc, #108]	; (8000844 <MX_ADC1_Init+0x128>)
 80007d6:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80007d8:	2306      	movs	r3, #6
 80007da:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80007dc:	2305      	movs	r3, #5
 80007de:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80007e0:	237f      	movs	r3, #127	; 0x7f
 80007e2:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80007e4:	2304      	movs	r3, #4
 80007e6:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80007e8:	2300      	movs	r3, #0
 80007ea:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80007ec:	1d3b      	adds	r3, r7, #4
 80007ee:	4619      	mov	r1, r3
 80007f0:	4813      	ldr	r0, [pc, #76]	; (8000840 <MX_ADC1_Init+0x124>)
 80007f2:	f001 fcd7 	bl	80021a4 <HAL_ADC_ConfigChannel>
 80007f6:	4603      	mov	r3, r0
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d001      	beq.n	8000800 <MX_ADC1_Init+0xe4>
  {
    Error_Handler();
 80007fc:	f000 fb6e 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8000800:	4b11      	ldr	r3, [pc, #68]	; (8000848 <MX_ADC1_Init+0x12c>)
 8000802:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000804:	230c      	movs	r3, #12
 8000806:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000808:	1d3b      	adds	r3, r7, #4
 800080a:	4619      	mov	r1, r3
 800080c:	480c      	ldr	r0, [pc, #48]	; (8000840 <MX_ADC1_Init+0x124>)
 800080e:	f001 fcc9 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_ADC1_Init+0x100>
  {
    Error_Handler();
 8000818:	f000 fb60 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800081c:	4b0b      	ldr	r3, [pc, #44]	; (800084c <MX_ADC1_Init+0x130>)
 800081e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000820:	2312      	movs	r3, #18
 8000822:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000824:	1d3b      	adds	r3, r7, #4
 8000826:	4619      	mov	r1, r3
 8000828:	4805      	ldr	r0, [pc, #20]	; (8000840 <MX_ADC1_Init+0x124>)
 800082a:	f001 fcbb 	bl	80021a4 <HAL_ADC_ConfigChannel>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_ADC1_Init+0x11c>
  {
    Error_Handler();
 8000834:	f000 fb52 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000838:	bf00      	nop
 800083a:	3730      	adds	r7, #48	; 0x30
 800083c:	46bd      	mov	sp, r7
 800083e:	bd80      	pop	{r7, pc}
 8000840:	20000554 	.word	0x20000554
 8000844:	04300002 	.word	0x04300002
 8000848:	0c900008 	.word	0x0c900008
 800084c:	10c00010 	.word	0x10c00010

08000850 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b088      	sub	sp, #32
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000856:	463b      	mov	r3, r7
 8000858:	2220      	movs	r2, #32
 800085a:	2100      	movs	r1, #0
 800085c:	4618      	mov	r0, r3
 800085e:	f00b f9b3 	bl	800bbc8 <memset>
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Common config 
  */
  hadc2.Instance = ADC2;
 8000862:	4b33      	ldr	r3, [pc, #204]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000864:	4a33      	ldr	r2, [pc, #204]	; (8000934 <MX_ADC2_Init+0xe4>)
 8000866:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000868:	4b31      	ldr	r3, [pc, #196]	; (8000930 <MX_ADC2_Init+0xe0>)
 800086a:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800086e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8000870:	4b2f      	ldr	r3, [pc, #188]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000876:	4b2e      	ldr	r3, [pc, #184]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000878:	2200      	movs	r2, #0
 800087a:	60da      	str	r2, [r3, #12]
  hadc2.Init.GainCompensation = 0;
 800087c:	4b2c      	ldr	r3, [pc, #176]	; (8000930 <MX_ADC2_Init+0xe0>)
 800087e:	2200      	movs	r2, #0
 8000880:	611a      	str	r2, [r3, #16]
  hadc2.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000882:	4b2b      	ldr	r3, [pc, #172]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000884:	2201      	movs	r2, #1
 8000886:	615a      	str	r2, [r3, #20]
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000888:	4b29      	ldr	r3, [pc, #164]	; (8000930 <MX_ADC2_Init+0xe0>)
 800088a:	2204      	movs	r2, #4
 800088c:	619a      	str	r2, [r3, #24]
  hadc2.Init.LowPowerAutoWait = DISABLE;
 800088e:	4b28      	ldr	r3, [pc, #160]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000890:	2200      	movs	r2, #0
 8000892:	771a      	strb	r2, [r3, #28]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8000894:	4b26      	ldr	r3, [pc, #152]	; (8000930 <MX_ADC2_Init+0xe0>)
 8000896:	2200      	movs	r2, #0
 8000898:	775a      	strb	r2, [r3, #29]
  hadc2.Init.NbrOfConversion = 2;
 800089a:	4b25      	ldr	r3, [pc, #148]	; (8000930 <MX_ADC2_Init+0xe0>)
 800089c:	2202      	movs	r2, #2
 800089e:	621a      	str	r2, [r3, #32]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80008a0:	4b23      	ldr	r3, [pc, #140]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008a2:	2200      	movs	r2, #0
 80008a4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc2.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80008a8:	4b21      	ldr	r3, [pc, #132]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008aa:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 80008ae:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 80008b0:	4b1f      	ldr	r3, [pc, #124]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008b2:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80008b6:	631a      	str	r2, [r3, #48]	; 0x30
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80008b8:	4b1d      	ldr	r3, [pc, #116]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008ba:	2201      	movs	r2, #1
 80008bc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc2.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80008c0:	4b1b      	ldr	r3, [pc, #108]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008c2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80008c6:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc2.Init.OversamplingMode = DISABLE;
 80008c8:	4b19      	ldr	r3, [pc, #100]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008ca:	2200      	movs	r2, #0
 80008cc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80008d0:	4817      	ldr	r0, [pc, #92]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008d2:	f001 f9d5 	bl	8001c80 <HAL_ADC_Init>
 80008d6:	4603      	mov	r3, r0
 80008d8:	2b00      	cmp	r3, #0
 80008da:	d001      	beq.n	80008e0 <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 80008dc:	f000 fafe 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80008e0:	4b15      	ldr	r3, [pc, #84]	; (8000938 <MX_ADC2_Init+0xe8>)
 80008e2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008e4:	2306      	movs	r3, #6
 80008e6:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80008e8:	2305      	movs	r3, #5
 80008ea:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80008ec:	237f      	movs	r3, #127	; 0x7f
 80008ee:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80008f0:	2304      	movs	r3, #4
 80008f2:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80008f4:	2300      	movs	r3, #0
 80008f6:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80008f8:	463b      	mov	r3, r7
 80008fa:	4619      	mov	r1, r3
 80008fc:	480c      	ldr	r0, [pc, #48]	; (8000930 <MX_ADC2_Init+0xe0>)
 80008fe:	f001 fc51 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000902:	4603      	mov	r3, r0
 8000904:	2b00      	cmp	r3, #0
 8000906:	d001      	beq.n	800090c <MX_ADC2_Init+0xbc>
  {
    Error_Handler();
 8000908:	f000 fae8 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800090c:	4b0b      	ldr	r3, [pc, #44]	; (800093c <MX_ADC2_Init+0xec>)
 800090e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000910:	230c      	movs	r3, #12
 8000912:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8000914:	463b      	mov	r3, r7
 8000916:	4619      	mov	r1, r3
 8000918:	4805      	ldr	r0, [pc, #20]	; (8000930 <MX_ADC2_Init+0xe0>)
 800091a:	f001 fc43 	bl	80021a4 <HAL_ADC_ConfigChannel>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <MX_ADC2_Init+0xd8>
  {
    Error_Handler();
 8000924:	f000 fada 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8000928:	bf00      	nop
 800092a:	3720      	adds	r7, #32
 800092c:	46bd      	mov	sp, r7
 800092e:	bd80      	pop	{r7, pc}
 8000930:	2000047c 	.word	0x2000047c
 8000934:	50000100 	.word	0x50000100
 8000938:	08600004 	.word	0x08600004
 800093c:	32601000 	.word	0x32601000

08000940 <MX_ADC3_Init>:
  * @brief ADC3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC3_Init(void)
{
 8000940:	b580      	push	{r7, lr}
 8000942:	b08c      	sub	sp, #48	; 0x30
 8000944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8000946:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800094a:	2200      	movs	r2, #0
 800094c:	601a      	str	r2, [r3, #0]
 800094e:	605a      	str	r2, [r3, #4]
 8000950:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 8000952:	1d3b      	adds	r3, r7, #4
 8000954:	2220      	movs	r2, #32
 8000956:	2100      	movs	r1, #0
 8000958:	4618      	mov	r0, r3
 800095a:	f00b f935 	bl	800bbc8 <memset>
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Common config 
  */
  hadc3.Instance = ADC3;
 800095e:	4b41      	ldr	r3, [pc, #260]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000960:	4a41      	ldr	r2, [pc, #260]	; (8000a68 <MX_ADC3_Init+0x128>)
 8000962:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV4;
 8000964:	4b3f      	ldr	r3, [pc, #252]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000966:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800096a:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 800096c:	4b3d      	ldr	r3, [pc, #244]	; (8000a64 <MX_ADC3_Init+0x124>)
 800096e:	2200      	movs	r2, #0
 8000970:	609a      	str	r2, [r3, #8]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000972:	4b3c      	ldr	r3, [pc, #240]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000974:	2200      	movs	r2, #0
 8000976:	60da      	str	r2, [r3, #12]
  hadc3.Init.GainCompensation = 0;
 8000978:	4b3a      	ldr	r3, [pc, #232]	; (8000a64 <MX_ADC3_Init+0x124>)
 800097a:	2200      	movs	r2, #0
 800097c:	611a      	str	r2, [r3, #16]
  hadc3.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800097e:	4b39      	ldr	r3, [pc, #228]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000980:	2201      	movs	r2, #1
 8000982:	615a      	str	r2, [r3, #20]
  hadc3.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8000984:	4b37      	ldr	r3, [pc, #220]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000986:	2208      	movs	r2, #8
 8000988:	619a      	str	r2, [r3, #24]
  hadc3.Init.LowPowerAutoWait = DISABLE;
 800098a:	4b36      	ldr	r3, [pc, #216]	; (8000a64 <MX_ADC3_Init+0x124>)
 800098c:	2200      	movs	r2, #0
 800098e:	771a      	strb	r2, [r3, #28]
  hadc3.Init.ContinuousConvMode = DISABLE;
 8000990:	4b34      	ldr	r3, [pc, #208]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000992:	2200      	movs	r2, #0
 8000994:	775a      	strb	r2, [r3, #29]
  hadc3.Init.NbrOfConversion = 3;
 8000996:	4b33      	ldr	r3, [pc, #204]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000998:	2203      	movs	r2, #3
 800099a:	621a      	str	r2, [r3, #32]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 800099c:	4b31      	ldr	r3, [pc, #196]	; (8000a64 <MX_ADC3_Init+0x124>)
 800099e:	2200      	movs	r2, #0
 80009a0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hadc3.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T1_TRGO;
 80009a4:	4b2f      	ldr	r3, [pc, #188]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009a6:	f44f 62a4 	mov.w	r2, #1312	; 0x520
 80009aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc3.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISINGFALLING;
 80009ac:	4b2d      	ldr	r3, [pc, #180]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009ae:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80009b2:	631a      	str	r2, [r3, #48]	; 0x30
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80009b4:	4b2b      	ldr	r3, [pc, #172]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009b6:	2200      	movs	r2, #0
 80009b8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hadc3.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 80009bc:	4b29      	ldr	r3, [pc, #164]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009be:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80009c2:	63da      	str	r2, [r3, #60]	; 0x3c
  hadc3.Init.OversamplingMode = DISABLE;
 80009c4:	4b27      	ldr	r3, [pc, #156]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80009cc:	4825      	ldr	r0, [pc, #148]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009ce:	f001 f957 	bl	8001c80 <HAL_ADC_Init>
 80009d2:	4603      	mov	r3, r0
 80009d4:	2b00      	cmp	r3, #0
 80009d6:	d001      	beq.n	80009dc <MX_ADC3_Init+0x9c>
  {
    Error_Handler();
 80009d8:	f000 fa80 	bl	8000edc <Error_Handler>
  }
  /** Configure the ADC multi-mode 
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80009dc:	2300      	movs	r3, #0
 80009de:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc3, &multimode) != HAL_OK)
 80009e0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80009e4:	4619      	mov	r1, r3
 80009e6:	481f      	ldr	r0, [pc, #124]	; (8000a64 <MX_ADC3_Init+0x124>)
 80009e8:	f002 f99e 	bl	8002d28 <HAL_ADCEx_MultiModeConfigChannel>
 80009ec:	4603      	mov	r3, r0
 80009ee:	2b00      	cmp	r3, #0
 80009f0:	d001      	beq.n	80009f6 <MX_ADC3_Init+0xb6>
  {
    Error_Handler();
 80009f2:	f000 fa73 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_12;
 80009f6:	4b1d      	ldr	r3, [pc, #116]	; (8000a6c <MX_ADC3_Init+0x12c>)
 80009f8:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80009fa:	2306      	movs	r3, #6
 80009fc:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_92CYCLES_5;
 80009fe:	2305      	movs	r3, #5
 8000a00:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000a02:	237f      	movs	r3, #127	; 0x7f
 8000a04:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000a06:	2304      	movs	r3, #4
 8000a08:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 8000a0a:	2300      	movs	r3, #0
 8000a0c:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a0e:	1d3b      	adds	r3, r7, #4
 8000a10:	4619      	mov	r1, r3
 8000a12:	4814      	ldr	r0, [pc, #80]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000a14:	f001 fbc6 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000a18:	4603      	mov	r3, r0
 8000a1a:	2b00      	cmp	r3, #0
 8000a1c:	d001      	beq.n	8000a22 <MX_ADC3_Init+0xe2>
  {
    Error_Handler();
 8000a1e:	f000 fa5d 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_VBAT;
 8000a22:	4b13      	ldr	r3, [pc, #76]	; (8000a70 <MX_ADC3_Init+0x130>)
 8000a24:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000a26:	230c      	movs	r3, #12
 8000a28:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a2a:	1d3b      	adds	r3, r7, #4
 8000a2c:	4619      	mov	r1, r3
 8000a2e:	480d      	ldr	r0, [pc, #52]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000a30:	f001 fbb8 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000a34:	4603      	mov	r3, r0
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d001      	beq.n	8000a3e <MX_ADC3_Init+0xfe>
  {
    Error_Handler();
 8000a3a:	f000 fa4f 	bl	8000edc <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 8000a3e:	4b0d      	ldr	r3, [pc, #52]	; (8000a74 <MX_ADC3_Init+0x134>)
 8000a40:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000a42:	2312      	movs	r3, #18
 8000a44:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8000a46:	1d3b      	adds	r3, r7, #4
 8000a48:	4619      	mov	r1, r3
 8000a4a:	4806      	ldr	r0, [pc, #24]	; (8000a64 <MX_ADC3_Init+0x124>)
 8000a4c:	f001 fbaa 	bl	80021a4 <HAL_ADC_ConfigChannel>
 8000a50:	4603      	mov	r3, r0
 8000a52:	2b00      	cmp	r3, #0
 8000a54:	d001      	beq.n	8000a5a <MX_ADC3_Init+0x11a>
  {
    Error_Handler();
 8000a56:	f000 fa41 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8000a5a:	bf00      	nop
 8000a5c:	3730      	adds	r7, #48	; 0x30
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	200005c0 	.word	0x200005c0
 8000a68:	50000400 	.word	0x50000400
 8000a6c:	32601000 	.word	0x32601000
 8000a70:	c7520000 	.word	0xc7520000
 8000a74:	cb840000 	.word	0xcb840000

08000a78 <MX_DAC1_Init>:
  * @brief DAC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC1_Init(void)
{
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b08c      	sub	sp, #48	; 0x30
 8000a7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC1_Init 0 */

  /* USER CODE END DAC1_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8000a7e:	463b      	mov	r3, r7
 8000a80:	2230      	movs	r2, #48	; 0x30
 8000a82:	2100      	movs	r1, #0
 8000a84:	4618      	mov	r0, r3
 8000a86:	f00b f89f 	bl	800bbc8 <memset>
  /* USER CODE BEGIN DAC1_Init 1 */

  /* USER CODE END DAC1_Init 1 */
  /** DAC Initialization 
  */
  hdac1.Instance = DAC1;
 8000a8a:	4b16      	ldr	r3, [pc, #88]	; (8000ae4 <MX_DAC1_Init+0x6c>)
 8000a8c:	4a16      	ldr	r2, [pc, #88]	; (8000ae8 <MX_DAC1_Init+0x70>)
 8000a8e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac1) != HAL_OK)
 8000a90:	4814      	ldr	r0, [pc, #80]	; (8000ae4 <MX_DAC1_Init+0x6c>)
 8000a92:	f002 fb3c 	bl	800310e <HAL_DAC_Init>
 8000a96:	4603      	mov	r3, r0
 8000a98:	2b00      	cmp	r3, #0
 8000a9a:	d001      	beq.n	8000aa0 <MX_DAC1_Init+0x28>
  {
    Error_Handler();
 8000a9c:	f000 fa1e 	bl	8000edc <Error_Handler>
  }
  /** DAC channel OUT1 config 
  */
  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8000aa0:	2302      	movs	r3, #2
 8000aa2:	603b      	str	r3, [r7, #0]
  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8000aa4:	2300      	movs	r3, #0
 8000aa6:	713b      	strb	r3, [r7, #4]
  sConfig.DAC_SignedFormat = DISABLE;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	717b      	strb	r3, [r7, #5]
  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
 8000aac:	2300      	movs	r3, #0
 8000aae:	60bb      	str	r3, [r7, #8]
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8000ab0:	2300      	movs	r3, #0
 8000ab2:	60fb      	str	r3, [r7, #12]
  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
 8000ab4:	2300      	movs	r3, #0
 8000ab6:	613b      	str	r3, [r7, #16]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8000ab8:	2300      	movs	r3, #0
 8000aba:	617b      	str	r3, [r7, #20]
  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_ENABLE;
 8000abc:	2306      	movs	r3, #6
 8000abe:	61bb      	str	r3, [r7, #24]
  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8000ac0:	2300      	movs	r3, #0
 8000ac2:	61fb      	str	r3, [r7, #28]
  if (HAL_DAC_ConfigChannel(&hdac1, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8000ac4:	463b      	mov	r3, r7
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	4619      	mov	r1, r3
 8000aca:	4806      	ldr	r0, [pc, #24]	; (8000ae4 <MX_DAC1_Init+0x6c>)
 8000acc:	f002 fb42 	bl	8003154 <HAL_DAC_ConfigChannel>
 8000ad0:	4603      	mov	r3, r0
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d001      	beq.n	8000ada <MX_DAC1_Init+0x62>
  {
    Error_Handler();
 8000ad6:	f000 fa01 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN DAC1_Init 2 */

  /* USER CODE END DAC1_Init 2 */

}
 8000ada:	bf00      	nop
 8000adc:	3730      	adds	r7, #48	; 0x30
 8000ade:	46bd      	mov	sp, r7
 8000ae0:	bd80      	pop	{r7, pc}
 8000ae2:	bf00      	nop
 8000ae4:	200003dc 	.word	0x200003dc
 8000ae8:	50000800 	.word	0x50000800

08000aec <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000aec:	b580      	push	{r7, lr}
 8000aee:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000af0:	4b20      	ldr	r3, [pc, #128]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000af2:	4a21      	ldr	r2, [pc, #132]	; (8000b78 <MX_FDCAN1_Init+0x8c>)
 8000af4:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000af6:	4b1f      	ldr	r3, [pc, #124]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000af8:	2200      	movs	r2, #0
 8000afa:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_FD_NO_BRS;
 8000afc:	4b1d      	ldr	r3, [pc, #116]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000afe:	f44f 7280 	mov.w	r2, #256	; 0x100
 8000b02:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000b04:	4b1b      	ldr	r3, [pc, #108]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b06:	2200      	movs	r2, #0
 8000b08:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000b0a:	4b1a      	ldr	r3, [pc, #104]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000b10:	4b18      	ldr	r3, [pc, #96]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b12:	2200      	movs	r2, #0
 8000b14:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000b16:	4b17      	ldr	r3, [pc, #92]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b18:	2200      	movs	r2, #0
 8000b1a:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 1;
 8000b1c:	4b15      	ldr	r3, [pc, #84]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b1e:	2201      	movs	r2, #1
 8000b20:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000b22:	4b14      	ldr	r3, [pc, #80]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b24:	2201      	movs	r2, #1
 8000b26:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 2;
 8000b28:	4b12      	ldr	r3, [pc, #72]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b2a:	2202      	movs	r2, #2
 8000b2c:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 2;
 8000b2e:	4b11      	ldr	r3, [pc, #68]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b30:	2202      	movs	r2, #2
 8000b32:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000b34:	4b0f      	ldr	r3, [pc, #60]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b36:	2201      	movs	r2, #1
 8000b38:	625a      	str	r2, [r3, #36]	; 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000b3a:	4b0e      	ldr	r3, [pc, #56]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b3c:	2201      	movs	r2, #1
 8000b3e:	629a      	str	r2, [r3, #40]	; 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000b40:	4b0c      	ldr	r3, [pc, #48]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b42:	2201      	movs	r2, #1
 8000b44:	62da      	str	r2, [r3, #44]	; 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000b46:	4b0b      	ldr	r3, [pc, #44]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b48:	2201      	movs	r2, #1
 8000b4a:	631a      	str	r2, [r3, #48]	; 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000b4c:	4b09      	ldr	r3, [pc, #36]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b4e:	2200      	movs	r2, #0
 8000b50:	635a      	str	r2, [r3, #52]	; 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000b52:	4b08      	ldr	r3, [pc, #32]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b54:	2200      	movs	r2, #0
 8000b56:	639a      	str	r2, [r3, #56]	; 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000b58:	4b06      	ldr	r3, [pc, #24]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b5a:	2200      	movs	r2, #0
 8000b5c:	63da      	str	r2, [r3, #60]	; 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000b5e:	4805      	ldr	r0, [pc, #20]	; (8000b74 <MX_FDCAN1_Init+0x88>)
 8000b60:	f002 ffa6 	bl	8003ab0 <HAL_FDCAN_Init>
 8000b64:	4603      	mov	r3, r0
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d001      	beq.n	8000b6e <MX_FDCAN1_Init+0x82>
  {
    Error_Handler();
 8000b6a:	f000 f9b7 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000b6e:	bf00      	nop
 8000b70:	bd80      	pop	{r7, pc}
 8000b72:	bf00      	nop
 8000b74:	20000698 	.word	0x20000698
 8000b78:	40006400 	.word	0x40006400

08000b7c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8000b7c:	b580      	push	{r7, lr}
 8000b7e:	b09c      	sub	sp, #112	; 0x70
 8000b80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000b82:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000b86:	2200      	movs	r2, #0
 8000b88:	601a      	str	r2, [r3, #0]
 8000b8a:	605a      	str	r2, [r3, #4]
 8000b8c:	609a      	str	r2, [r3, #8]
 8000b8e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000b90:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000b94:	2200      	movs	r2, #0
 8000b96:	601a      	str	r2, [r3, #0]
 8000b98:	605a      	str	r2, [r3, #4]
 8000b9a:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000b9c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000ba0:	2200      	movs	r2, #0
 8000ba2:	601a      	str	r2, [r3, #0]
 8000ba4:	605a      	str	r2, [r3, #4]
 8000ba6:	609a      	str	r2, [r3, #8]
 8000ba8:	60da      	str	r2, [r3, #12]
 8000baa:	611a      	str	r2, [r3, #16]
 8000bac:	615a      	str	r2, [r3, #20]
 8000bae:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8000bb0:	1d3b      	adds	r3, r7, #4
 8000bb2:	2234      	movs	r2, #52	; 0x34
 8000bb4:	2100      	movs	r1, #0
 8000bb6:	4618      	mov	r0, r3
 8000bb8:	f00b f806 	bl	800bbc8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000bbc:	4b46      	ldr	r3, [pc, #280]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bbe:	4a47      	ldr	r2, [pc, #284]	; (8000cdc <MX_TIM1_Init+0x160>)
 8000bc0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 64;
 8000bc2:	4b45      	ldr	r3, [pc, #276]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bc4:	2240      	movs	r2, #64	; 0x40
 8000bc6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8000bc8:	4b43      	ldr	r3, [pc, #268]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bca:	2220      	movs	r2, #32
 8000bcc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7353;
 8000bce:	4b42      	ldr	r3, [pc, #264]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bd0:	f641 42b9 	movw	r2, #7353	; 0x1cb9
 8000bd4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000bd6:	4b40      	ldr	r3, [pc, #256]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bd8:	2200      	movs	r2, #0
 8000bda:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000bdc:	4b3e      	ldr	r3, [pc, #248]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bde:	2200      	movs	r2, #0
 8000be0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000be2:	4b3d      	ldr	r3, [pc, #244]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000be4:	2280      	movs	r2, #128	; 0x80
 8000be6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000be8:	483b      	ldr	r0, [pc, #236]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000bea:	f005 f9df 	bl	8005fac <HAL_TIM_Base_Init>
 8000bee:	4603      	mov	r3, r0
 8000bf0:	2b00      	cmp	r3, #0
 8000bf2:	d001      	beq.n	8000bf8 <MX_TIM1_Init+0x7c>
  {
    Error_Handler();
 8000bf4:	f000 f972 	bl	8000edc <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000bf8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bfc:	663b      	str	r3, [r7, #96]	; 0x60
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000bfe:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8000c02:	4619      	mov	r1, r3
 8000c04:	4834      	ldr	r0, [pc, #208]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000c06:	f005 fba1 	bl	800634c <HAL_TIM_ConfigClockSource>
 8000c0a:	4603      	mov	r3, r0
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d001      	beq.n	8000c14 <MX_TIM1_Init+0x98>
  {
    Error_Handler();
 8000c10:	f000 f964 	bl	8000edc <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000c14:	4830      	ldr	r0, [pc, #192]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000c16:	f005 f9f4 	bl	8006002 <HAL_TIM_PWM_Init>
 8000c1a:	4603      	mov	r3, r0
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	d001      	beq.n	8000c24 <MX_TIM1_Init+0xa8>
  {
    Error_Handler();
 8000c20:	f000 f95c 	bl	8000edc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8000c24:	2320      	movs	r3, #32
 8000c26:	657b      	str	r3, [r7, #84]	; 0x54
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_UPDATE;
 8000c28:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8000c2c:	65bb      	str	r3, [r7, #88]	; 0x58
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000c2e:	2300      	movs	r3, #0
 8000c30:	65fb      	str	r3, [r7, #92]	; 0x5c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000c32:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8000c36:	4619      	mov	r1, r3
 8000c38:	4827      	ldr	r0, [pc, #156]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000c3a:	f006 f8bf 	bl	8006dbc <HAL_TIMEx_MasterConfigSynchronization>
 8000c3e:	4603      	mov	r3, r0
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <MX_TIM1_Init+0xcc>
  {
    Error_Handler();
 8000c44:	f000 f94a 	bl	8000edc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000c48:	2360      	movs	r3, #96	; 0x60
 8000c4a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.Pulse = 234;
 8000c4c:	23ea      	movs	r3, #234	; 0xea
 8000c4e:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000c50:	2300      	movs	r3, #0
 8000c52:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000c54:	2300      	movs	r3, #0
 8000c56:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000c58:	2300      	movs	r3, #0
 8000c5a:	64bb      	str	r3, [r7, #72]	; 0x48
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	64fb      	str	r3, [r7, #76]	; 0x4c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000c60:	2300      	movs	r3, #0
 8000c62:	653b      	str	r3, [r7, #80]	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000c64:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000c68:	2200      	movs	r2, #0
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	481a      	ldr	r0, [pc, #104]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000c6e:	f005 fa55 	bl	800611c <HAL_TIM_PWM_ConfigChannel>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <MX_TIM1_Init+0x100>
  {
    Error_Handler();
 8000c78:	f000 f930 	bl	8000edc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000c7c:	2300      	movs	r3, #0
 8000c7e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000c80:	2300      	movs	r3, #0
 8000c82:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000c84:	2300      	movs	r3, #0
 8000c86:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000c88:	2300      	movs	r3, #0
 8000c8a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000c90:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000c94:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000c96:	2300      	movs	r3, #0
 8000c98:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000c9e:	2300      	movs	r3, #0
 8000ca0:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000ca2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8000ca6:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 8000cac:	2300      	movs	r3, #0
 8000cae:	633b      	str	r3, [r7, #48]	; 0x30
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000cb0:	2300      	movs	r3, #0
 8000cb2:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000cb4:	1d3b      	adds	r3, r7, #4
 8000cb6:	4619      	mov	r1, r3
 8000cb8:	4807      	ldr	r0, [pc, #28]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000cba:	f006 f8dd 	bl	8006e78 <HAL_TIMEx_ConfigBreakDeadTime>
 8000cbe:	4603      	mov	r3, r0
 8000cc0:	2b00      	cmp	r3, #0
 8000cc2:	d001      	beq.n	8000cc8 <MX_TIM1_Init+0x14c>
  {
    Error_Handler();
 8000cc4:	f000 f90a 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000cc8:	4803      	ldr	r0, [pc, #12]	; (8000cd8 <MX_TIM1_Init+0x15c>)
 8000cca:	f000 fb71 	bl	80013b0 <HAL_TIM_MspPostInit>

}
 8000cce:	bf00      	nop
 8000cd0:	3770      	adds	r7, #112	; 0x70
 8000cd2:	46bd      	mov	sp, r7
 8000cd4:	bd80      	pop	{r7, pc}
 8000cd6:	bf00      	nop
 8000cd8:	200006fc 	.word	0x200006fc
 8000cdc:	40012c00 	.word	0x40012c00

08000ce0 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ce0:	b580      	push	{r7, lr}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ce4:	4b22      	ldr	r3, [pc, #136]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000ce6:	4a23      	ldr	r2, [pc, #140]	; (8000d74 <MX_USART3_UART_Init+0x94>)
 8000ce8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000cea:	4b21      	ldr	r3, [pc, #132]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000cec:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000cf0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000cf2:	4b1f      	ldr	r3, [pc, #124]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000cf8:	4b1d      	ldr	r3, [pc, #116]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000cfe:	4b1c      	ldr	r3, [pc, #112]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000d04:	4b1a      	ldr	r3, [pc, #104]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d06:	220c      	movs	r2, #12
 8000d08:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000d0a:	4b19      	ldr	r3, [pc, #100]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000d10:	4b17      	ldr	r3, [pc, #92]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000d16:	4b16      	ldr	r3, [pc, #88]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d18:	2200      	movs	r2, #0
 8000d1a:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000d1c:	4b14      	ldr	r3, [pc, #80]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d1e:	2200      	movs	r2, #0
 8000d20:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000d22:	4b13      	ldr	r3, [pc, #76]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d24:	2200      	movs	r2, #0
 8000d26:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000d28:	4811      	ldr	r0, [pc, #68]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d2a:	f006 f945 	bl	8006fb8 <HAL_UART_Init>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8000d34:	f000 f8d2 	bl	8000edc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d38:	2100      	movs	r1, #0
 8000d3a:	480d      	ldr	r0, [pc, #52]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d3c:	f007 fce7 	bl	800870e <HAL_UARTEx_SetTxFifoThreshold>
 8000d40:	4603      	mov	r3, r0
 8000d42:	2b00      	cmp	r3, #0
 8000d44:	d001      	beq.n	8000d4a <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8000d46:	f000 f8c9 	bl	8000edc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000d4a:	2100      	movs	r1, #0
 8000d4c:	4808      	ldr	r0, [pc, #32]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d4e:	f007 fd1c 	bl	800878a <HAL_UARTEx_SetRxFifoThreshold>
 8000d52:	4603      	mov	r3, r0
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d001      	beq.n	8000d5c <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8000d58:	f000 f8c0 	bl	8000edc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8000d5c:	4804      	ldr	r0, [pc, #16]	; (8000d70 <MX_USART3_UART_Init+0x90>)
 8000d5e:	f007 fc9d 	bl	800869c <HAL_UARTEx_DisableFifoMode>
 8000d62:	4603      	mov	r3, r0
 8000d64:	2b00      	cmp	r3, #0
 8000d66:	d001      	beq.n	8000d6c <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8000d68:	f000 f8b8 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000d6c:	bf00      	nop
 8000d6e:	bd80      	pop	{r7, pc}
 8000d70:	200003f0 	.word	0x200003f0
 8000d74:	40004800 	.word	0x40004800

08000d78 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
 8000d78:	b580      	push	{r7, lr}
 8000d7a:	b082      	sub	sp, #8
 8000d7c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8000d7e:	4b1e      	ldr	r3, [pc, #120]	; (8000df8 <MX_DMA_Init+0x80>)
 8000d80:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d82:	4a1d      	ldr	r2, [pc, #116]	; (8000df8 <MX_DMA_Init+0x80>)
 8000d84:	f043 0304 	orr.w	r3, r3, #4
 8000d88:	6493      	str	r3, [r2, #72]	; 0x48
 8000d8a:	4b1b      	ldr	r3, [pc, #108]	; (8000df8 <MX_DMA_Init+0x80>)
 8000d8c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d8e:	f003 0304 	and.w	r3, r3, #4
 8000d92:	607b      	str	r3, [r7, #4]
 8000d94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000d96:	4b18      	ldr	r3, [pc, #96]	; (8000df8 <MX_DMA_Init+0x80>)
 8000d98:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000d9a:	4a17      	ldr	r2, [pc, #92]	; (8000df8 <MX_DMA_Init+0x80>)
 8000d9c:	f043 0301 	orr.w	r3, r3, #1
 8000da0:	6493      	str	r3, [r2, #72]	; 0x48
 8000da2:	4b15      	ldr	r3, [pc, #84]	; (8000df8 <MX_DMA_Init+0x80>)
 8000da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000da6:	f003 0301 	and.w	r3, r3, #1
 8000daa:	603b      	str	r3, [r7, #0]
 8000dac:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8000dae:	2200      	movs	r2, #0
 8000db0:	2100      	movs	r1, #0
 8000db2:	200b      	movs	r0, #11
 8000db4:	f002 f977 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000db8:	200b      	movs	r0, #11
 8000dba:	f002 f98e 	bl	80030da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8000dbe:	2200      	movs	r2, #0
 8000dc0:	2100      	movs	r1, #0
 8000dc2:	200c      	movs	r0, #12
 8000dc4:	f002 f96f 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8000dc8:	200c      	movs	r0, #12
 8000dca:	f002 f986 	bl	80030da <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 8000dce:	2200      	movs	r2, #0
 8000dd0:	2100      	movs	r1, #0
 8000dd2:	200d      	movs	r0, #13
 8000dd4:	f002 f967 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8000dd8:	200d      	movs	r0, #13
 8000dda:	f002 f97e 	bl	80030da <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8000dde:	2200      	movs	r2, #0
 8000de0:	2100      	movs	r1, #0
 8000de2:	205e      	movs	r0, #94	; 0x5e
 8000de4:	f002 f95f 	bl	80030a6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8000de8:	205e      	movs	r0, #94	; 0x5e
 8000dea:	f002 f976 	bl	80030da <HAL_NVIC_EnableIRQ>

}
 8000dee:	bf00      	nop
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	40021000 	.word	0x40021000

08000dfc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b08a      	sub	sp, #40	; 0x28
 8000e00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e02:	f107 0314 	add.w	r3, r7, #20
 8000e06:	2200      	movs	r2, #0
 8000e08:	601a      	str	r2, [r3, #0]
 8000e0a:	605a      	str	r2, [r3, #4]
 8000e0c:	609a      	str	r2, [r3, #8]
 8000e0e:	60da      	str	r2, [r3, #12]
 8000e10:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e12:	4b2f      	ldr	r3, [pc, #188]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e16:	4a2e      	ldr	r2, [pc, #184]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e18:	f043 0304 	orr.w	r3, r3, #4
 8000e1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e1e:	4b2c      	ldr	r3, [pc, #176]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e22:	f003 0304 	and.w	r3, r3, #4
 8000e26:	613b      	str	r3, [r7, #16]
 8000e28:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000e2a:	4b29      	ldr	r3, [pc, #164]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e2c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e2e:	4a28      	ldr	r2, [pc, #160]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e30:	f043 0320 	orr.w	r3, r3, #32
 8000e34:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e36:	4b26      	ldr	r3, [pc, #152]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e38:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e3a:	f003 0320 	and.w	r3, r3, #32
 8000e3e:	60fb      	str	r3, [r7, #12]
 8000e40:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e42:	4b23      	ldr	r3, [pc, #140]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e44:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e46:	4a22      	ldr	r2, [pc, #136]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e48:	f043 0301 	orr.w	r3, r3, #1
 8000e4c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e4e:	4b20      	ldr	r3, [pc, #128]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e52:	f003 0301 	and.w	r3, r3, #1
 8000e56:	60bb      	str	r3, [r7, #8]
 8000e58:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e5a:	4b1d      	ldr	r3, [pc, #116]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e5c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e5e:	4a1c      	ldr	r2, [pc, #112]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e60:	f043 0302 	orr.w	r3, r3, #2
 8000e64:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000e66:	4b1a      	ldr	r3, [pc, #104]	; (8000ed0 <MX_GPIO_Init+0xd4>)
 8000e68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000e6a:	f003 0302 	and.w	r3, r3, #2
 8000e6e:	607b      	str	r3, [r7, #4]
 8000e70:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_DISPLAY_ON_GPIO_Port, GPIO_DISPLAY_ON_Pin, GPIO_PIN_RESET);
 8000e72:	2200      	movs	r2, #0
 8000e74:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000e78:	4816      	ldr	r0, [pc, #88]	; (8000ed4 <MX_GPIO_Init+0xd8>)
 8000e7a:	f003 f955 	bl	8004128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIO_USB_Enable_GPIO_Port, GPIO_USB_Enable_Pin, GPIO_PIN_RESET);
 8000e7e:	2200      	movs	r2, #0
 8000e80:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000e84:	4814      	ldr	r0, [pc, #80]	; (8000ed8 <MX_GPIO_Init+0xdc>)
 8000e86:	f003 f94f 	bl	8004128 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : GPIO_DISPLAY_ON_Pin */
  GPIO_InitStruct.Pin = GPIO_DISPLAY_ON_Pin;
 8000e8a:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000e8e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e90:	2301      	movs	r3, #1
 8000e92:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e94:	2300      	movs	r3, #0
 8000e96:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e98:	2300      	movs	r3, #0
 8000e9a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO_DISPLAY_ON_GPIO_Port, &GPIO_InitStruct);
 8000e9c:	f107 0314 	add.w	r3, r7, #20
 8000ea0:	4619      	mov	r1, r3
 8000ea2:	480c      	ldr	r0, [pc, #48]	; (8000ed4 <MX_GPIO_Init+0xd8>)
 8000ea4:	f002 ffbe 	bl	8003e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : GPIO_USB_Enable_Pin */
  GPIO_InitStruct.Pin = GPIO_USB_Enable_Pin;
 8000ea8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000eac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000eae:	2301      	movs	r3, #1
 8000eb0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eb2:	2300      	movs	r3, #0
 8000eb4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIO_USB_Enable_GPIO_Port, &GPIO_InitStruct);
 8000eba:	f107 0314 	add.w	r3, r7, #20
 8000ebe:	4619      	mov	r1, r3
 8000ec0:	4805      	ldr	r0, [pc, #20]	; (8000ed8 <MX_GPIO_Init+0xdc>)
 8000ec2:	f002 ffaf 	bl	8003e24 <HAL_GPIO_Init>

}
 8000ec6:	bf00      	nop
 8000ec8:	3728      	adds	r7, #40	; 0x28
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	bd80      	pop	{r7, pc}
 8000ece:	bf00      	nop
 8000ed0:	40021000 	.word	0x40021000
 8000ed4:	48000800 	.word	0x48000800
 8000ed8:	48000400 	.word	0x48000400

08000edc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000ee0:	bf00      	nop
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
	...

08000eec <LL_PWR_DisableDeadBatteryPD>:
  * @brief  Disable USB Type-C and Power Delivery Dead Battery disable
  * @rmtoll CR3          UCPD_DBDIS          LL_PWR_DisableDeadBatteryPD
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableDeadBatteryPD(void)
{
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000ef0:	4b05      	ldr	r3, [pc, #20]	; (8000f08 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000ef2:	689b      	ldr	r3, [r3, #8]
 8000ef4:	4a04      	ldr	r2, [pc, #16]	; (8000f08 <LL_PWR_DisableDeadBatteryPD+0x1c>)
 8000ef6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8000efa:	6093      	str	r3, [r2, #8]
}
 8000efc:	bf00      	nop
 8000efe:	46bd      	mov	sp, r7
 8000f00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f04:	4770      	bx	lr
 8000f06:	bf00      	nop
 8000f08:	40007000 	.word	0x40007000

08000f0c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b082      	sub	sp, #8
 8000f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f12:	4b13      	ldr	r3, [pc, #76]	; (8000f60 <HAL_MspInit+0x54>)
 8000f14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f16:	4a12      	ldr	r2, [pc, #72]	; (8000f60 <HAL_MspInit+0x54>)
 8000f18:	f043 0301 	orr.w	r3, r3, #1
 8000f1c:	6613      	str	r3, [r2, #96]	; 0x60
 8000f1e:	4b10      	ldr	r3, [pc, #64]	; (8000f60 <HAL_MspInit+0x54>)
 8000f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f22:	f003 0301 	and.w	r3, r3, #1
 8000f26:	607b      	str	r3, [r7, #4]
 8000f28:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f2a:	4b0d      	ldr	r3, [pc, #52]	; (8000f60 <HAL_MspInit+0x54>)
 8000f2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f2e:	4a0c      	ldr	r2, [pc, #48]	; (8000f60 <HAL_MspInit+0x54>)
 8000f30:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f34:	6593      	str	r3, [r2, #88]	; 0x58
 8000f36:	4b0a      	ldr	r3, [pc, #40]	; (8000f60 <HAL_MspInit+0x54>)
 8000f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f3a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f3e:	603b      	str	r3, [r7, #0]
 8000f40:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Configure the internal voltage reference buffer voltage scale 
  */
  HAL_SYSCFG_VREFBUF_VoltageScalingConfig(SYSCFG_VREFBUF_VOLTAGE_SCALE1);
 8000f42:	2010      	movs	r0, #16
 8000f44:	f000 fc1e 	bl	8001784 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>
  /** Enable the Internal Voltage Reference buffer 
  */
  HAL_SYSCFG_EnableVREFBUF();
 8000f48:	f000 fc44 	bl	80017d4 <HAL_SYSCFG_EnableVREFBUF>
  /** Configure the internal voltage reference buffer high impedance mode 
  */
  HAL_SYSCFG_VREFBUF_HighImpedanceConfig(SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE);
 8000f4c:	2000      	movs	r0, #0
 8000f4e:	f000 fc2d 	bl	80017ac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>
  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000f52:	f7ff ffcb 	bl	8000eec <LL_PWR_DisableDeadBatteryPD>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f56:	bf00      	nop
 8000f58:	3708      	adds	r7, #8
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	bd80      	pop	{r7, pc}
 8000f5e:	bf00      	nop
 8000f60:	40021000 	.word	0x40021000

08000f64 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000f64:	b580      	push	{r7, lr}
 8000f66:	b092      	sub	sp, #72	; 0x48
 8000f68:	af00      	add	r7, sp, #0
 8000f6a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000f70:	2200      	movs	r2, #0
 8000f72:	601a      	str	r2, [r3, #0]
 8000f74:	605a      	str	r2, [r3, #4]
 8000f76:	609a      	str	r2, [r3, #8]
 8000f78:	60da      	str	r2, [r3, #12]
 8000f7a:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  if(hadc->Instance==ADC1)
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8000f84:	d170      	bne.n	8001068 <HAL_ADC_MspInit+0x104>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8000f86:	4b80      	ldr	r3, [pc, #512]	; (8001188 <HAL_ADC_MspInit+0x224>)
 8000f88:	681b      	ldr	r3, [r3, #0]
 8000f8a:	3301      	adds	r3, #1
 8000f8c:	4a7e      	ldr	r2, [pc, #504]	; (8001188 <HAL_ADC_MspInit+0x224>)
 8000f8e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8000f90:	4b7d      	ldr	r3, [pc, #500]	; (8001188 <HAL_ADC_MspInit+0x224>)
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	2b01      	cmp	r3, #1
 8000f96:	d10b      	bne.n	8000fb0 <HAL_ADC_MspInit+0x4c>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8000f98:	4b7c      	ldr	r3, [pc, #496]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000f9a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000f9c:	4a7b      	ldr	r2, [pc, #492]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000f9e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fa2:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fa4:	4b79      	ldr	r3, [pc, #484]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000fa6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fa8:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fac:	623b      	str	r3, [r7, #32]
 8000fae:	6a3b      	ldr	r3, [r7, #32]
    }
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fb0:	4b76      	ldr	r3, [pc, #472]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000fb2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fb4:	4a75      	ldr	r2, [pc, #468]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000fb6:	f043 0301 	orr.w	r3, r3, #1
 8000fba:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fbc:	4b73      	ldr	r3, [pc, #460]	; (800118c <HAL_ADC_MspInit+0x228>)
 8000fbe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fc0:	f003 0301 	and.w	r3, r3, #1
 8000fc4:	61fb      	str	r3, [r7, #28]
 8000fc6:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN1
    PA2     ------> ADC1_IN3
    PA3     ------> ADC1_IN4 
    */
    GPIO_InitStruct.Pin = ADC1_V12V_Pin|ADC1_12V_DISPLAY_Pin|ADC1_3V3HALF_Pin;
 8000fc8:	230d      	movs	r3, #13
 8000fca:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000fcc:	2303      	movs	r3, #3
 8000fce:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000fd0:	2300      	movs	r3, #0
 8000fd2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000fd4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8000fd8:	4619      	mov	r1, r3
 8000fda:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000fde:	f002 ff21 	bl	8003e24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000fe2:	4b6b      	ldr	r3, [pc, #428]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8000fe4:	4a6b      	ldr	r2, [pc, #428]	; (8001194 <HAL_ADC_MspInit+0x230>)
 8000fe6:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000fe8:	4b69      	ldr	r3, [pc, #420]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8000fea:	2205      	movs	r2, #5
 8000fec:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000fee:	4b68      	ldr	r3, [pc, #416]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8000ff0:	2200      	movs	r2, #0
 8000ff2:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ff4:	4b66      	ldr	r3, [pc, #408]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ffa:	4b65      	ldr	r3, [pc, #404]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8000ffc:	2280      	movs	r2, #128	; 0x80
 8000ffe:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001000:	4b63      	ldr	r3, [pc, #396]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8001002:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001006:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001008:	4b61      	ldr	r3, [pc, #388]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 800100a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800100e:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001010:	4b5f      	ldr	r3, [pc, #380]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8001012:	2220      	movs	r2, #32
 8001014:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001016:	4b5e      	ldr	r3, [pc, #376]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8001018:	2200      	movs	r2, #0
 800101a:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800101c:	485c      	ldr	r0, [pc, #368]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 800101e:	f002 fa45 	bl	80034ac <HAL_DMA_Init>
 8001022:	4603      	mov	r3, r0
 8001024:	2b00      	cmp	r3, #0
 8001026:	d001      	beq.n	800102c <HAL_ADC_MspInit+0xc8>
    {
      Error_Handler();
 8001028:	f7ff ff58 	bl	8000edc <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800102c:	2300      	movs	r3, #0
 800102e:	627b      	str	r3, [r7, #36]	; 0x24
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 8001030:	2300      	movs	r3, #0
 8001032:	62bb      	str	r3, [r7, #40]	; 0x28
    pSyncConfig.SyncEnable = DISABLE;
 8001034:	2300      	movs	r3, #0
 8001036:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    pSyncConfig.EventEnable = ENABLE;
 800103a:	2301      	movs	r3, #1
 800103c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    pSyncConfig.RequestNumber = 1;
 8001040:	2301      	movs	r3, #1
 8001042:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_DMAEx_ConfigMuxSync(&hdma_adc1, &pSyncConfig) != HAL_OK)
 8001044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001048:	4619      	mov	r1, r3
 800104a:	4851      	ldr	r0, [pc, #324]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 800104c:	f002 fca0 	bl	8003990 <HAL_DMAEx_ConfigMuxSync>
 8001050:	4603      	mov	r3, r0
 8001052:	2b00      	cmp	r3, #0
 8001054:	d001      	beq.n	800105a <HAL_ADC_MspInit+0xf6>
    {
      Error_Handler();
 8001056:	f7ff ff41 	bl	8000edc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800105a:	687b      	ldr	r3, [r7, #4]
 800105c:	4a4c      	ldr	r2, [pc, #304]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 800105e:	655a      	str	r2, [r3, #84]	; 0x54
 8001060:	4a4b      	ldr	r2, [pc, #300]	; (8001190 <HAL_ADC_MspInit+0x22c>)
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }

}
 8001066:	e0f3      	b.n	8001250 <HAL_ADC_MspInit+0x2ec>
  else if(hadc->Instance==ADC2)
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	681b      	ldr	r3, [r3, #0]
 800106c:	4a4a      	ldr	r2, [pc, #296]	; (8001198 <HAL_ADC_MspInit+0x234>)
 800106e:	4293      	cmp	r3, r2
 8001070:	f040 809a 	bne.w	80011a8 <HAL_ADC_MspInit+0x244>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8001074:	4b44      	ldr	r3, [pc, #272]	; (8001188 <HAL_ADC_MspInit+0x224>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	3301      	adds	r3, #1
 800107a:	4a43      	ldr	r2, [pc, #268]	; (8001188 <HAL_ADC_MspInit+0x224>)
 800107c:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 800107e:	4b42      	ldr	r3, [pc, #264]	; (8001188 <HAL_ADC_MspInit+0x224>)
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	2b01      	cmp	r3, #1
 8001084:	d10b      	bne.n	800109e <HAL_ADC_MspInit+0x13a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8001086:	4b41      	ldr	r3, [pc, #260]	; (800118c <HAL_ADC_MspInit+0x228>)
 8001088:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800108a:	4a40      	ldr	r2, [pc, #256]	; (800118c <HAL_ADC_MspInit+0x228>)
 800108c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001090:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001092:	4b3e      	ldr	r3, [pc, #248]	; (800118c <HAL_ADC_MspInit+0x228>)
 8001094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001096:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800109a:	61bb      	str	r3, [r7, #24]
 800109c:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800109e:	4b3b      	ldr	r3, [pc, #236]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010a2:	4a3a      	ldr	r2, [pc, #232]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010a4:	f043 0301 	orr.w	r3, r3, #1
 80010a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010aa:	4b38      	ldr	r3, [pc, #224]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ae:	f003 0301 	and.w	r3, r3, #1
 80010b2:	617b      	str	r3, [r7, #20]
 80010b4:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80010b6:	4b35      	ldr	r3, [pc, #212]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010ba:	4a34      	ldr	r2, [pc, #208]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010bc:	f043 0302 	orr.w	r3, r3, #2
 80010c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80010c2:	4b32      	ldr	r3, [pc, #200]	; (800118c <HAL_ADC_MspInit+0x228>)
 80010c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80010c6:	f003 0302 	and.w	r3, r3, #2
 80010ca:	613b      	str	r3, [r7, #16]
 80010cc:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ADC2_V5V_Pin;
 80010ce:	2302      	movs	r3, #2
 80010d0:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010d2:	2303      	movs	r3, #3
 80010d4:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010d6:	2300      	movs	r3, #0
 80010d8:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC2_V5V_GPIO_Port, &GPIO_InitStruct);
 80010da:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010de:	4619      	mov	r1, r3
 80010e0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80010e4:	f002 fe9e 	bl	8003e24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ADC2_BTN_Pin;
 80010e8:	2304      	movs	r3, #4
 80010ea:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010ec:	2303      	movs	r3, #3
 80010ee:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010f0:	2300      	movs	r3, #0
 80010f2:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC2_BTN_GPIO_Port, &GPIO_InitStruct);
 80010f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80010f8:	4619      	mov	r1, r3
 80010fa:	4828      	ldr	r0, [pc, #160]	; (800119c <HAL_ADC_MspInit+0x238>)
 80010fc:	f002 fe92 	bl	8003e24 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA1_Channel2;
 8001100:	4b27      	ldr	r3, [pc, #156]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001102:	4a28      	ldr	r2, [pc, #160]	; (80011a4 <HAL_ADC_MspInit+0x240>)
 8001104:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8001106:	4b26      	ldr	r3, [pc, #152]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001108:	2224      	movs	r2, #36	; 0x24
 800110a:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800110c:	4b24      	ldr	r3, [pc, #144]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 800110e:	2200      	movs	r2, #0
 8001110:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8001112:	4b23      	ldr	r3, [pc, #140]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001114:	2200      	movs	r2, #0
 8001116:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 8001118:	4b21      	ldr	r3, [pc, #132]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 800111a:	2280      	movs	r2, #128	; 0x80
 800111c:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800111e:	4b20      	ldr	r3, [pc, #128]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001120:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001124:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001126:	4b1e      	ldr	r3, [pc, #120]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001128:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800112c:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 800112e:	4b1c      	ldr	r3, [pc, #112]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001130:	2220      	movs	r2, #32
 8001132:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 8001134:	4b1a      	ldr	r3, [pc, #104]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001136:	2200      	movs	r2, #0
 8001138:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 800113a:	4819      	ldr	r0, [pc, #100]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 800113c:	f002 f9b6 	bl	80034ac <HAL_DMA_Init>
 8001140:	4603      	mov	r3, r0
 8001142:	2b00      	cmp	r3, #0
 8001144:	d001      	beq.n	800114a <HAL_ADC_MspInit+0x1e6>
      Error_Handler();
 8001146:	f7ff fec9 	bl	8000edc <Error_Handler>
    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 800114a:	2300      	movs	r3, #0
 800114c:	627b      	str	r3, [r7, #36]	; 0x24
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_NO_EVENT;
 800114e:	2300      	movs	r3, #0
 8001150:	62bb      	str	r3, [r7, #40]	; 0x28
    pSyncConfig.SyncEnable = DISABLE;
 8001152:	2300      	movs	r3, #0
 8001154:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    pSyncConfig.EventEnable = ENABLE;
 8001158:	2301      	movs	r3, #1
 800115a:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    pSyncConfig.RequestNumber = 1;
 800115e:	2301      	movs	r3, #1
 8001160:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_DMAEx_ConfigMuxSync(&hdma_adc2, &pSyncConfig) != HAL_OK)
 8001162:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001166:	4619      	mov	r1, r3
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 800116a:	f002 fc11 	bl	8003990 <HAL_DMAEx_ConfigMuxSync>
 800116e:	4603      	mov	r3, r0
 8001170:	2b00      	cmp	r3, #0
 8001172:	d001      	beq.n	8001178 <HAL_ADC_MspInit+0x214>
      Error_Handler();
 8001174:	f7ff feb2 	bl	8000edc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	4a09      	ldr	r2, [pc, #36]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 800117c:	655a      	str	r2, [r3, #84]	; 0x54
 800117e:	4a08      	ldr	r2, [pc, #32]	; (80011a0 <HAL_ADC_MspInit+0x23c>)
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001184:	e064      	b.n	8001250 <HAL_ADC_MspInit+0x2ec>
 8001186:	bf00      	nop
 8001188:	200001a8 	.word	0x200001a8
 800118c:	40021000 	.word	0x40021000
 8001190:	20000638 	.word	0x20000638
 8001194:	40020008 	.word	0x40020008
 8001198:	50000100 	.word	0x50000100
 800119c:	48000400 	.word	0x48000400
 80011a0:	2000073c 	.word	0x2000073c
 80011a4:	4002001c 	.word	0x4002001c
  else if(hadc->Instance==ADC3)
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	681b      	ldr	r3, [r3, #0]
 80011ac:	4a2a      	ldr	r2, [pc, #168]	; (8001258 <HAL_ADC_MspInit+0x2f4>)
 80011ae:	4293      	cmp	r3, r2
 80011b0:	d14e      	bne.n	8001250 <HAL_ADC_MspInit+0x2ec>
    __HAL_RCC_ADC345_CLK_ENABLE();
 80011b2:	4b2a      	ldr	r3, [pc, #168]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011b6:	4a29      	ldr	r2, [pc, #164]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011be:	4b27      	ldr	r3, [pc, #156]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011c6:	60fb      	str	r3, [r7, #12]
 80011c8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011ca:	4b24      	ldr	r3, [pc, #144]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011ce:	4a23      	ldr	r2, [pc, #140]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011d0:	f043 0302 	orr.w	r3, r3, #2
 80011d4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011d6:	4b21      	ldr	r3, [pc, #132]	; (800125c <HAL_ADC_MspInit+0x2f8>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	f003 0302 	and.w	r3, r3, #2
 80011de:	60bb      	str	r3, [r7, #8]
 80011e0:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ADC3_I12V_Pin;
 80011e2:	2301      	movs	r3, #1
 80011e4:	637b      	str	r3, [r7, #52]	; 0x34
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011e6:	2303      	movs	r3, #3
 80011e8:	63bb      	str	r3, [r7, #56]	; 0x38
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ea:	2300      	movs	r3, #0
 80011ec:	63fb      	str	r3, [r7, #60]	; 0x3c
    HAL_GPIO_Init(ADC3_I12V_GPIO_Port, &GPIO_InitStruct);
 80011ee:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80011f2:	4619      	mov	r1, r3
 80011f4:	481a      	ldr	r0, [pc, #104]	; (8001260 <HAL_ADC_MspInit+0x2fc>)
 80011f6:	f002 fe15 	bl	8003e24 <HAL_GPIO_Init>
    hdma_adc3.Instance = DMA1_Channel3;
 80011fa:	4b1a      	ldr	r3, [pc, #104]	; (8001264 <HAL_ADC_MspInit+0x300>)
 80011fc:	4a1a      	ldr	r2, [pc, #104]	; (8001268 <HAL_ADC_MspInit+0x304>)
 80011fe:	601a      	str	r2, [r3, #0]
    hdma_adc3.Init.Request = DMA_REQUEST_ADC3;
 8001200:	4b18      	ldr	r3, [pc, #96]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001202:	2225      	movs	r2, #37	; 0x25
 8001204:	605a      	str	r2, [r3, #4]
    hdma_adc3.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001206:	4b17      	ldr	r3, [pc, #92]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001208:	2200      	movs	r2, #0
 800120a:	609a      	str	r2, [r3, #8]
    hdma_adc3.Init.PeriphInc = DMA_PINC_DISABLE;
 800120c:	4b15      	ldr	r3, [pc, #84]	; (8001264 <HAL_ADC_MspInit+0x300>)
 800120e:	2200      	movs	r2, #0
 8001210:	60da      	str	r2, [r3, #12]
    hdma_adc3.Init.MemInc = DMA_MINC_ENABLE;
 8001212:	4b14      	ldr	r3, [pc, #80]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001214:	2280      	movs	r2, #128	; 0x80
 8001216:	611a      	str	r2, [r3, #16]
    hdma_adc3.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001218:	4b12      	ldr	r3, [pc, #72]	; (8001264 <HAL_ADC_MspInit+0x300>)
 800121a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800121e:	615a      	str	r2, [r3, #20]
    hdma_adc3.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001220:	4b10      	ldr	r3, [pc, #64]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001222:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001226:	619a      	str	r2, [r3, #24]
    hdma_adc3.Init.Mode = DMA_CIRCULAR;
 8001228:	4b0e      	ldr	r3, [pc, #56]	; (8001264 <HAL_ADC_MspInit+0x300>)
 800122a:	2220      	movs	r2, #32
 800122c:	61da      	str	r2, [r3, #28]
    hdma_adc3.Init.Priority = DMA_PRIORITY_LOW;
 800122e:	4b0d      	ldr	r3, [pc, #52]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001230:	2200      	movs	r2, #0
 8001232:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc3) != HAL_OK)
 8001234:	480b      	ldr	r0, [pc, #44]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001236:	f002 f939 	bl	80034ac <HAL_DMA_Init>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <HAL_ADC_MspInit+0x2e0>
      Error_Handler();
 8001240:	f7ff fe4c 	bl	8000edc <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc3);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	4a07      	ldr	r2, [pc, #28]	; (8001264 <HAL_ADC_MspInit+0x300>)
 8001248:	655a      	str	r2, [r3, #84]	; 0x54
 800124a:	4a06      	ldr	r2, [pc, #24]	; (8001264 <HAL_ADC_MspInit+0x300>)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	6293      	str	r3, [r2, #40]	; 0x28
}
 8001250:	bf00      	nop
 8001252:	3748      	adds	r7, #72	; 0x48
 8001254:	46bd      	mov	sp, r7
 8001256:	bd80      	pop	{r7, pc}
 8001258:	50000400 	.word	0x50000400
 800125c:	40021000 	.word	0x40021000
 8001260:	48000400 	.word	0x48000400
 8001264:	200004f4 	.word	0x200004f4
 8001268:	40020030 	.word	0x40020030

0800126c <HAL_DAC_MspInit>:
* This function configures the hardware resources used in this example
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 800126c:	b580      	push	{r7, lr}
 800126e:	b08a      	sub	sp, #40	; 0x28
 8001270:	af00      	add	r7, sp, #0
 8001272:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001274:	f107 0314 	add.w	r3, r7, #20
 8001278:	2200      	movs	r2, #0
 800127a:	601a      	str	r2, [r3, #0]
 800127c:	605a      	str	r2, [r3, #4]
 800127e:	609a      	str	r2, [r3, #8]
 8001280:	60da      	str	r2, [r3, #12]
 8001282:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC1)
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	4a15      	ldr	r2, [pc, #84]	; (80012e0 <HAL_DAC_MspInit+0x74>)
 800128a:	4293      	cmp	r3, r2
 800128c:	d124      	bne.n	80012d8 <HAL_DAC_MspInit+0x6c>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 800128e:	4b15      	ldr	r3, [pc, #84]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 8001290:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001292:	4a14      	ldr	r2, [pc, #80]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 8001294:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001298:	64d3      	str	r3, [r2, #76]	; 0x4c
 800129a:	4b12      	ldr	r3, [pc, #72]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 800129c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800129e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012a2:	613b      	str	r3, [r7, #16]
 80012a4:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012a6:	4b0f      	ldr	r3, [pc, #60]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 80012a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012aa:	4a0e      	ldr	r2, [pc, #56]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 80012ac:	f043 0301 	orr.w	r3, r3, #1
 80012b0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012b2:	4b0c      	ldr	r3, [pc, #48]	; (80012e4 <HAL_DAC_MspInit+0x78>)
 80012b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012b6:	f003 0301 	and.w	r3, r3, #1
 80012ba:	60fb      	str	r3, [r7, #12]
 80012bc:	68fb      	ldr	r3, [r7, #12]
    /**DAC1 GPIO Configuration    
    PA4     ------> DAC1_OUT1 
    */
    GPIO_InitStruct.Pin = DAC1_Out1_LED_Pin;
 80012be:	2310      	movs	r3, #16
 80012c0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012c2:	2303      	movs	r3, #3
 80012c4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012c6:	2300      	movs	r3, #0
 80012c8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(DAC1_Out1_LED_GPIO_Port, &GPIO_InitStruct);
 80012ca:	f107 0314 	add.w	r3, r7, #20
 80012ce:	4619      	mov	r1, r3
 80012d0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012d4:	f002 fda6 	bl	8003e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN DAC1_MspInit 1 */

  /* USER CODE END DAC1_MspInit 1 */
  }

}
 80012d8:	bf00      	nop
 80012da:	3728      	adds	r7, #40	; 0x28
 80012dc:	46bd      	mov	sp, r7
 80012de:	bd80      	pop	{r7, pc}
 80012e0:	50000800 	.word	0x50000800
 80012e4:	40021000 	.word	0x40021000

080012e8 <HAL_FDCAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hfdcan: FDCAN handle pointer
* @retval None
*/
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 80012e8:	b580      	push	{r7, lr}
 80012ea:	b08a      	sub	sp, #40	; 0x28
 80012ec:	af00      	add	r7, sp, #0
 80012ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012f0:	f107 0314 	add.w	r3, r7, #20
 80012f4:	2200      	movs	r2, #0
 80012f6:	601a      	str	r2, [r3, #0]
 80012f8:	605a      	str	r2, [r3, #4]
 80012fa:	609a      	str	r2, [r3, #8]
 80012fc:	60da      	str	r2, [r3, #12]
 80012fe:	611a      	str	r2, [r3, #16]
  if(hfdcan->Instance==FDCAN1)
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	681b      	ldr	r3, [r3, #0]
 8001304:	4a17      	ldr	r2, [pc, #92]	; (8001364 <HAL_FDCAN_MspInit+0x7c>)
 8001306:	4293      	cmp	r3, r2
 8001308:	d128      	bne.n	800135c <HAL_FDCAN_MspInit+0x74>
  {
  /* USER CODE BEGIN FDCAN1_MspInit 0 */

  /* USER CODE END FDCAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_FDCAN_CLK_ENABLE();
 800130a:	4b17      	ldr	r3, [pc, #92]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 800130c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800130e:	4a16      	ldr	r2, [pc, #88]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 8001310:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001314:	6593      	str	r3, [r2, #88]	; 0x58
 8001316:	4b14      	ldr	r3, [pc, #80]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 8001318:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800131a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800131e:	613b      	str	r3, [r7, #16]
 8001320:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001322:	4b11      	ldr	r3, [pc, #68]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 8001324:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001326:	4a10      	ldr	r2, [pc, #64]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 8001328:	f043 0302 	orr.w	r3, r3, #2
 800132c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800132e:	4b0e      	ldr	r3, [pc, #56]	; (8001368 <HAL_FDCAN_MspInit+0x80>)
 8001330:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    /**FDCAN1 GPIO Configuration    
    PB8-BOOT0     ------> FDCAN1_RX
    PB9     ------> FDCAN1_TX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800133a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800133e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001340:	2302      	movs	r3, #2
 8001342:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001348:	2300      	movs	r3, #0
 800134a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 800134c:	2309      	movs	r3, #9
 800134e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001350:	f107 0314 	add.w	r3, r7, #20
 8001354:	4619      	mov	r1, r3
 8001356:	4805      	ldr	r0, [pc, #20]	; (800136c <HAL_FDCAN_MspInit+0x84>)
 8001358:	f002 fd64 	bl	8003e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN FDCAN1_MspInit 1 */

  /* USER CODE END FDCAN1_MspInit 1 */
  }

}
 800135c:	bf00      	nop
 800135e:	3728      	adds	r7, #40	; 0x28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}
 8001364:	40006400 	.word	0x40006400
 8001368:	40021000 	.word	0x40021000
 800136c:	48000400 	.word	0x48000400

08001370 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	681b      	ldr	r3, [r3, #0]
 800137c:	4a0a      	ldr	r2, [pc, #40]	; (80013a8 <HAL_TIM_Base_MspInit+0x38>)
 800137e:	4293      	cmp	r3, r2
 8001380:	d10b      	bne.n	800139a <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001382:	4b0a      	ldr	r3, [pc, #40]	; (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001384:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001386:	4a09      	ldr	r2, [pc, #36]	; (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001388:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800138c:	6613      	str	r3, [r2, #96]	; 0x60
 800138e:	4b07      	ldr	r3, [pc, #28]	; (80013ac <HAL_TIM_Base_MspInit+0x3c>)
 8001390:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001392:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001396:	60fb      	str	r3, [r7, #12]
 8001398:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800139a:	bf00      	nop
 800139c:	3714      	adds	r7, #20
 800139e:	46bd      	mov	sp, r7
 80013a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	40012c00 	.word	0x40012c00
 80013ac:	40021000 	.word	0x40021000

080013b0 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b088      	sub	sp, #32
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013b8:	f107 030c 	add.w	r3, r7, #12
 80013bc:	2200      	movs	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
 80013c0:	605a      	str	r2, [r3, #4]
 80013c2:	609a      	str	r2, [r3, #8]
 80013c4:	60da      	str	r2, [r3, #12]
 80013c6:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a12      	ldr	r2, [pc, #72]	; (8001418 <HAL_TIM_MspPostInit+0x68>)
 80013ce:	4293      	cmp	r3, r2
 80013d0:	d11d      	bne.n	800140e <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013d2:	4b12      	ldr	r3, [pc, #72]	; (800141c <HAL_TIM_MspPostInit+0x6c>)
 80013d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013d6:	4a11      	ldr	r2, [pc, #68]	; (800141c <HAL_TIM_MspPostInit+0x6c>)
 80013d8:	f043 0301 	orr.w	r3, r3, #1
 80013dc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013de:	4b0f      	ldr	r3, [pc, #60]	; (800141c <HAL_TIM_MspPostInit+0x6c>)
 80013e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	60bb      	str	r3, [r7, #8]
 80013e8:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_LED_Pin;
 80013ea:	f44f 7380 	mov.w	r3, #256	; 0x100
 80013ee:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013f0:	2302      	movs	r3, #2
 80013f2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f4:	2300      	movs	r3, #0
 80013f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f8:	2300      	movs	r3, #0
 80013fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80013fc:	2306      	movs	r3, #6
 80013fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIO_LED_GPIO_Port, &GPIO_InitStruct);
 8001400:	f107 030c 	add.w	r3, r7, #12
 8001404:	4619      	mov	r1, r3
 8001406:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800140a:	f002 fd0b 	bl	8003e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800140e:	bf00      	nop
 8001410:	3720      	adds	r7, #32
 8001412:	46bd      	mov	sp, r7
 8001414:	bd80      	pop	{r7, pc}
 8001416:	bf00      	nop
 8001418:	40012c00 	.word	0x40012c00
 800141c:	40021000 	.word	0x40021000

08001420 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001420:	b580      	push	{r7, lr}
 8001422:	b08a      	sub	sp, #40	; 0x28
 8001424:	af00      	add	r7, sp, #0
 8001426:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001428:	f107 0314 	add.w	r3, r7, #20
 800142c:	2200      	movs	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
 8001430:	605a      	str	r2, [r3, #4]
 8001432:	609a      	str	r2, [r3, #8]
 8001434:	60da      	str	r2, [r3, #12]
 8001436:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART3)
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	4a17      	ldr	r2, [pc, #92]	; (800149c <HAL_UART_MspInit+0x7c>)
 800143e:	4293      	cmp	r3, r2
 8001440:	d128      	bne.n	8001494 <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8001442:	4b17      	ldr	r3, [pc, #92]	; (80014a0 <HAL_UART_MspInit+0x80>)
 8001444:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001446:	4a16      	ldr	r2, [pc, #88]	; (80014a0 <HAL_UART_MspInit+0x80>)
 8001448:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800144c:	6593      	str	r3, [r2, #88]	; 0x58
 800144e:	4b14      	ldr	r3, [pc, #80]	; (80014a0 <HAL_UART_MspInit+0x80>)
 8001450:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001452:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001456:	613b      	str	r3, [r7, #16]
 8001458:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800145a:	4b11      	ldr	r3, [pc, #68]	; (80014a0 <HAL_UART_MspInit+0x80>)
 800145c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145e:	4a10      	ldr	r2, [pc, #64]	; (80014a0 <HAL_UART_MspInit+0x80>)
 8001460:	f043 0302 	orr.w	r3, r3, #2
 8001464:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001466:	4b0e      	ldr	r3, [pc, #56]	; (80014a0 <HAL_UART_MspInit+0x80>)
 8001468:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800146a:	f003 0302 	and.w	r3, r3, #2
 800146e:	60fb      	str	r3, [r7, #12]
 8001470:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration    
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001472:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001476:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001478:	2302      	movs	r3, #2
 800147a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800147c:	2300      	movs	r3, #0
 800147e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001480:	2300      	movs	r3, #0
 8001482:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001484:	2307      	movs	r3, #7
 8001486:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001488:	f107 0314 	add.w	r3, r7, #20
 800148c:	4619      	mov	r1, r3
 800148e:	4805      	ldr	r0, [pc, #20]	; (80014a4 <HAL_UART_MspInit+0x84>)
 8001490:	f002 fcc8 	bl	8003e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 8001494:	bf00      	nop
 8001496:	3728      	adds	r7, #40	; 0x28
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40004800 	.word	0x40004800
 80014a0:	40021000 	.word	0x40021000
 80014a4:	48000400 	.word	0x48000400

080014a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80014ac:	bf00      	nop
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr

080014b6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80014b6:	b480      	push	{r7}
 80014b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80014ba:	e7fe      	b.n	80014ba <HardFault_Handler+0x4>

080014bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80014bc:	b480      	push	{r7}
 80014be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80014c0:	e7fe      	b.n	80014c0 <MemManage_Handler+0x4>

080014c2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80014c2:	b480      	push	{r7}
 80014c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80014c6:	e7fe      	b.n	80014c6 <BusFault_Handler+0x4>

080014c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80014cc:	e7fe      	b.n	80014cc <UsageFault_Handler+0x4>

080014ce <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80014ce:	b480      	push	{r7}
 80014d0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80014d2:	bf00      	nop
 80014d4:	46bd      	mov	sp, r7
 80014d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014da:	4770      	bx	lr

080014dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80014dc:	b480      	push	{r7}
 80014de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80014e0:	bf00      	nop
 80014e2:	46bd      	mov	sp, r7
 80014e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014e8:	4770      	bx	lr

080014ea <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80014ea:	b480      	push	{r7}
 80014ec:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80014ee:	bf00      	nop
 80014f0:	46bd      	mov	sp, r7
 80014f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f6:	4770      	bx	lr

080014f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80014f8:	b580      	push	{r7, lr}
 80014fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80014fc:	f000 f902 	bl	8001704 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001500:	bf00      	nop
 8001502:	bd80      	pop	{r7, pc}

08001504 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001504:	b580      	push	{r7, lr}
 8001506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001508:	4806      	ldr	r0, [pc, #24]	; (8001524 <DMA1_Channel1_IRQHandler+0x20>)
 800150a:	f002 f8f2 	bl	80036f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  adc1_ready=1;
 800150e:	4b06      	ldr	r3, [pc, #24]	; (8001528 <DMA1_Channel1_IRQHandler+0x24>)
 8001510:	2201      	movs	r2, #1
 8001512:	701a      	strb	r2, [r3, #0]
  i1++;
 8001514:	4b05      	ldr	r3, [pc, #20]	; (800152c <DMA1_Channel1_IRQHandler+0x28>)
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	3301      	adds	r3, #1
 800151a:	4a04      	ldr	r2, [pc, #16]	; (800152c <DMA1_Channel1_IRQHandler+0x28>)
 800151c:	6013      	str	r3, [r2, #0]
  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_data[0], 3 );
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800151e:	bf00      	nop
 8001520:	bd80      	pop	{r7, pc}
 8001522:	bf00      	nop
 8001524:	20000638 	.word	0x20000638
 8001528:	200007a8 	.word	0x200007a8
 800152c:	200007ac 	.word	0x200007ac

08001530 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <DMA1_Channel2_IRQHandler+0x20>)
 8001536:	f002 f8dc 	bl	80036f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  adc2_ready=1;
 800153a:	4b06      	ldr	r3, [pc, #24]	; (8001554 <DMA1_Channel2_IRQHandler+0x24>)
 800153c:	2201      	movs	r2, #1
 800153e:	701a      	strb	r2, [r3, #0]
  i2++;
 8001540:	4b05      	ldr	r3, [pc, #20]	; (8001558 <DMA1_Channel2_IRQHandler+0x28>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	3301      	adds	r3, #1
 8001546:	4a04      	ldr	r2, [pc, #16]	; (8001558 <DMA1_Channel2_IRQHandler+0x28>)
 8001548:	6013      	str	r3, [r2, #0]
  //HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&adc2_data[0], 2 );
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800154a:	bf00      	nop
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	2000073c 	.word	0x2000073c
 8001554:	200007b0 	.word	0x200007b0
 8001558:	200007a4 	.word	0x200007a4

0800155c <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 800155c:	b580      	push	{r7, lr}
 800155e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc3);
 8001560:	480e      	ldr	r0, [pc, #56]	; (800159c <DMA1_Channel3_IRQHandler+0x40>)
 8001562:	f002 f8c6 	bl	80036f2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  adc3_ready=1;
 8001566:	4b0e      	ldr	r3, [pc, #56]	; (80015a0 <DMA1_Channel3_IRQHandler+0x44>)
 8001568:	2201      	movs	r2, #1
 800156a:	701a      	strb	r2, [r3, #0]
  i3++;
 800156c:	4b0d      	ldr	r3, [pc, #52]	; (80015a4 <DMA1_Channel3_IRQHandler+0x48>)
 800156e:	681b      	ldr	r3, [r3, #0]
 8001570:	3301      	adds	r3, #1
 8001572:	4a0c      	ldr	r2, [pc, #48]	; (80015a4 <DMA1_Channel3_IRQHandler+0x48>)
 8001574:	6013      	str	r3, [r2, #0]
  if (adc1_ready&& adc3_ready)
 8001576:	4b0c      	ldr	r3, [pc, #48]	; (80015a8 <DMA1_Channel3_IRQHandler+0x4c>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d00c      	beq.n	8001598 <DMA1_Channel3_IRQHandler+0x3c>
 800157e:	4b08      	ldr	r3, [pc, #32]	; (80015a0 <DMA1_Channel3_IRQHandler+0x44>)
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d008      	beq.n	8001598 <DMA1_Channel3_IRQHandler+0x3c>
  {
	  adc1_ready=0;
 8001586:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <DMA1_Channel3_IRQHandler+0x4c>)
 8001588:	2200      	movs	r2, #0
 800158a:	701a      	strb	r2, [r3, #0]
	  adc2_ready=0;
 800158c:	4b07      	ldr	r3, [pc, #28]	; (80015ac <DMA1_Channel3_IRQHandler+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	701a      	strb	r2, [r3, #0]
	  adc3_ready=0;
 8001592:	4b03      	ldr	r3, [pc, #12]	; (80015a0 <DMA1_Channel3_IRQHandler+0x44>)
 8001594:	2200      	movs	r2, #0
 8001596:	701a      	strb	r2, [r3, #0]
	  //HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&adc1_data[0], 3 );
	  //HAL_ADC_Start_DMA(&hadc2, (uint32_t*)&adc2_data[0], 2 );
	  //HAL_ADC_Start_DMA(&hadc3, (uint32_t*)&adc3_data[0], 3 );
  }
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001598:	bf00      	nop
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200004f4 	.word	0x200004f4
 80015a0:	200007a0 	.word	0x200007a0
 80015a4:	2000079c 	.word	0x2000079c
 80015a8:	200007a8 	.word	0x200007a8
 80015ac:	200007b0 	.word	0x200007b0

080015b0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt remap.
  */
void USB_LP_IRQHandler(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80015b4:	4802      	ldr	r0, [pc, #8]	; (80015c0 <USB_LP_IRQHandler+0x10>)
 80015b6:	f002 feac 	bl	8004312 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 80015ba:	bf00      	nop
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20001c7c 	.word	0x20001c7c

080015c4 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 80015c4:	b580      	push	{r7, lr}
 80015c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel1
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc1);
 80015c8:	4803      	ldr	r0, [pc, #12]	; (80015d8 <DMAMUX_OVR_IRQHandler+0x14>)
 80015ca:	f002 fa1f 	bl	8003a0c <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA1_Channel2
  HAL_DMAEx_MUX_IRQHandler(&hdma_adc2);
 80015ce:	4803      	ldr	r0, [pc, #12]	; (80015dc <DMAMUX_OVR_IRQHandler+0x18>)
 80015d0:	f002 fa1c 	bl	8003a0c <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 80015d4:	bf00      	nop
 80015d6:	bd80      	pop	{r7, pc}
 80015d8:	20000638 	.word	0x20000638
 80015dc:	2000073c 	.word	0x2000073c

080015e0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80015e4:	4b08      	ldr	r3, [pc, #32]	; (8001608 <SystemInit+0x28>)
 80015e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80015ea:	4a07      	ldr	r2, [pc, #28]	; (8001608 <SystemInit+0x28>)
 80015ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80015f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80015f4:	4b04      	ldr	r3, [pc, #16]	; (8001608 <SystemInit+0x28>)
 80015f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80015fa:	609a      	str	r2, [r3, #8]
#endif
}
 80015fc:	bf00      	nop
 80015fe:	46bd      	mov	sp, r7
 8001600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001604:	4770      	bx	lr
 8001606:	bf00      	nop
 8001608:	e000ed00 	.word	0xe000ed00

0800160c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800160c:	480d      	ldr	r0, [pc, #52]	; (8001644 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800160e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001610:	480d      	ldr	r0, [pc, #52]	; (8001648 <LoopForever+0x6>)
  ldr r1, =_edata
 8001612:	490e      	ldr	r1, [pc, #56]	; (800164c <LoopForever+0xa>)
  ldr r2, =_sidata
 8001614:	4a0e      	ldr	r2, [pc, #56]	; (8001650 <LoopForever+0xe>)
  movs r3, #0
 8001616:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001618:	e002      	b.n	8001620 <LoopCopyDataInit>

0800161a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800161a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800161c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800161e:	3304      	adds	r3, #4

08001620 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001620:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001622:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001624:	d3f9      	bcc.n	800161a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001626:	4a0b      	ldr	r2, [pc, #44]	; (8001654 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001628:	4c0b      	ldr	r4, [pc, #44]	; (8001658 <LoopForever+0x16>)
  movs r3, #0
 800162a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800162c:	e001      	b.n	8001632 <LoopFillZerobss>

0800162e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800162e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001630:	3204      	adds	r2, #4

08001632 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001632:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001634:	d3fb      	bcc.n	800162e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001636:	f7ff ffd3 	bl	80015e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800163a:	f00a faa1 	bl	800bb80 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800163e:	f7fe ff6b 	bl	8000518 <main>

08001642 <LoopForever>:

LoopForever:
    b LoopForever
 8001642:	e7fe      	b.n	8001642 <LoopForever>
  ldr   r0, =_estack
 8001644:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001648:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800164c:	20000180 	.word	0x20000180
  ldr r2, =_sidata
 8001650:	0800bc70 	.word	0x0800bc70
  ldr r2, =_sbss
 8001654:	20000180 	.word	0x20000180
  ldr r4, =_ebss
 8001658:	20001ef0 	.word	0x20001ef0

0800165c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800165c:	e7fe      	b.n	800165c <ADC1_2_IRQHandler>

0800165e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800165e:	b580      	push	{r7, lr}
 8001660:	b082      	sub	sp, #8
 8001662:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001664:	2300      	movs	r3, #0
 8001666:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001668:	2003      	movs	r0, #3
 800166a:	f001 fd11 	bl	8003090 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800166e:	2000      	movs	r0, #0
 8001670:	f000 f80e 	bl	8001690 <HAL_InitTick>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d002      	beq.n	8001680 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800167a:	2301      	movs	r3, #1
 800167c:	71fb      	strb	r3, [r7, #7]
 800167e:	e001      	b.n	8001684 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001680:	f7ff fc44 	bl	8000f0c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001684:	79fb      	ldrb	r3, [r7, #7]

}
 8001686:	4618      	mov	r0, r3
 8001688:	3708      	adds	r7, #8
 800168a:	46bd      	mov	sp, r7
 800168c:	bd80      	pop	{r7, pc}
	...

08001690 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b084      	sub	sp, #16
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001698:	2300      	movs	r3, #0
 800169a:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 800169c:	4b16      	ldr	r3, [pc, #88]	; (80016f8 <HAL_InitTick+0x68>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d022      	beq.n	80016ea <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80016a4:	4b15      	ldr	r3, [pc, #84]	; (80016fc <HAL_InitTick+0x6c>)
 80016a6:	681a      	ldr	r2, [r3, #0]
 80016a8:	4b13      	ldr	r3, [pc, #76]	; (80016f8 <HAL_InitTick+0x68>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80016b0:	fbb1 f3f3 	udiv	r3, r1, r3
 80016b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80016b8:	4618      	mov	r0, r3
 80016ba:	f001 fd1c 	bl	80030f6 <HAL_SYSTICK_Config>
 80016be:	4603      	mov	r3, r0
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d10f      	bne.n	80016e4 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	2b0f      	cmp	r3, #15
 80016c8:	d809      	bhi.n	80016de <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016ca:	2200      	movs	r2, #0
 80016cc:	6879      	ldr	r1, [r7, #4]
 80016ce:	f04f 30ff 	mov.w	r0, #4294967295
 80016d2:	f001 fce8 	bl	80030a6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80016d6:	4a0a      	ldr	r2, [pc, #40]	; (8001700 <HAL_InitTick+0x70>)
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6013      	str	r3, [r2, #0]
 80016dc:	e007      	b.n	80016ee <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 80016de:	2301      	movs	r3, #1
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	e004      	b.n	80016ee <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	73fb      	strb	r3, [r7, #15]
 80016e8:	e001      	b.n	80016ee <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
 80016ec:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 80016ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3710      	adds	r7, #16
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	20000008 	.word	0x20000008
 80016fc:	20000000 	.word	0x20000000
 8001700:	20000004 	.word	0x20000004

08001704 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001708:	4b05      	ldr	r3, [pc, #20]	; (8001720 <HAL_IncTick+0x1c>)
 800170a:	681a      	ldr	r2, [r3, #0]
 800170c:	4b05      	ldr	r3, [pc, #20]	; (8001724 <HAL_IncTick+0x20>)
 800170e:	681b      	ldr	r3, [r3, #0]
 8001710:	4413      	add	r3, r2
 8001712:	4a03      	ldr	r2, [pc, #12]	; (8001720 <HAL_IncTick+0x1c>)
 8001714:	6013      	str	r3, [r2, #0]
}
 8001716:	bf00      	nop
 8001718:	46bd      	mov	sp, r7
 800171a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171e:	4770      	bx	lr
 8001720:	200007b4 	.word	0x200007b4
 8001724:	20000008 	.word	0x20000008

08001728 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001728:	b480      	push	{r7}
 800172a:	af00      	add	r7, sp, #0
  return uwTick;
 800172c:	4b03      	ldr	r3, [pc, #12]	; (800173c <HAL_GetTick+0x14>)
 800172e:	681b      	ldr	r3, [r3, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	46bd      	mov	sp, r7
 8001734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001738:	4770      	bx	lr
 800173a:	bf00      	nop
 800173c:	200007b4 	.word	0x200007b4

08001740 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001740:	b580      	push	{r7, lr}
 8001742:	b084      	sub	sp, #16
 8001744:	af00      	add	r7, sp, #0
 8001746:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001748:	f7ff ffee 	bl	8001728 <HAL_GetTick>
 800174c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001758:	d004      	beq.n	8001764 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800175a:	4b09      	ldr	r3, [pc, #36]	; (8001780 <HAL_Delay+0x40>)
 800175c:	681b      	ldr	r3, [r3, #0]
 800175e:	68fa      	ldr	r2, [r7, #12]
 8001760:	4413      	add	r3, r2
 8001762:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001764:	bf00      	nop
 8001766:	f7ff ffdf 	bl	8001728 <HAL_GetTick>
 800176a:	4602      	mov	r2, r0
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	1ad3      	subs	r3, r2, r3
 8001770:	68fa      	ldr	r2, [r7, #12]
 8001772:	429a      	cmp	r2, r3
 8001774:	d8f7      	bhi.n	8001766 <HAL_Delay+0x26>
  {
  }
}
 8001776:	bf00      	nop
 8001778:	3710      	adds	r7, #16
 800177a:	46bd      	mov	sp, r7
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000008 	.word	0x20000008

08001784 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig>:
  *            @arg SYSCFG_VREFBUF_VOLTAGE_SCALE2: VREFBUF_OUT around 2.9 V.
  *                                                This requires VDDA equal to or higher than 3.15 V.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_VoltageScalingConfig(uint32_t VoltageScaling)
{
 8001784:	b480      	push	{r7}
 8001786:	b083      	sub	sp, #12
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_VOLTAGE_SCALE(VoltageScaling));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_VRS, VoltageScaling);
 800178c:	4b06      	ldr	r3, [pc, #24]	; (80017a8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8001794:	4904      	ldr	r1, [pc, #16]	; (80017a8 <HAL_SYSCFG_VREFBUF_VoltageScalingConfig+0x24>)
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	4313      	orrs	r3, r2
 800179a:	600b      	str	r3, [r1, #0]
}
 800179c:	bf00      	nop
 800179e:	370c      	adds	r7, #12
 80017a0:	46bd      	mov	sp, r7
 80017a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017a6:	4770      	bx	lr
 80017a8:	40010030 	.word	0x40010030

080017ac <HAL_SYSCFG_VREFBUF_HighImpedanceConfig>:
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_DISABLE: VREF+ pin is internally connect to VREFINT output.
  *            @arg SYSCFG_VREFBUF_HIGH_IMPEDANCE_ENABLE: VREF+ pin is high impedance.
  * @retval None
  */
void HAL_SYSCFG_VREFBUF_HighImpedanceConfig(uint32_t Mode)
{
 80017ac:	b480      	push	{r7}
 80017ae:	b083      	sub	sp, #12
 80017b0:	af00      	add	r7, sp, #0
 80017b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSCFG_VREFBUF_HIGH_IMPEDANCE(Mode));

  MODIFY_REG(VREFBUF->CSR, VREFBUF_CSR_HIZ, Mode);
 80017b4:	4b06      	ldr	r3, [pc, #24]	; (80017d0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f023 0202 	bic.w	r2, r3, #2
 80017bc:	4904      	ldr	r1, [pc, #16]	; (80017d0 <HAL_SYSCFG_VREFBUF_HighImpedanceConfig+0x24>)
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	4313      	orrs	r3, r2
 80017c2:	600b      	str	r3, [r1, #0]
}
 80017c4:	bf00      	nop
 80017c6:	370c      	adds	r7, #12
 80017c8:	46bd      	mov	sp, r7
 80017ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ce:	4770      	bx	lr
 80017d0:	40010030 	.word	0x40010030

080017d4 <HAL_SYSCFG_EnableVREFBUF>:
/**
  * @brief  Enable the Internal Voltage Reference buffer (VREFBUF).
  * @retval HAL_OK/HAL_TIMEOUT
  */
HAL_StatusTypeDef HAL_SYSCFG_EnableVREFBUF(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  SET_BIT(VREFBUF->CSR, VREFBUF_CSR_ENVR);
 80017da:	4b0f      	ldr	r3, [pc, #60]	; (8001818 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	4a0e      	ldr	r2, [pc, #56]	; (8001818 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 80017e0:	f043 0301 	orr.w	r3, r3, #1
 80017e4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80017e6:	f7ff ff9f 	bl	8001728 <HAL_GetTick>
 80017ea:	6078      	str	r0, [r7, #4]

  /* Wait for VRR bit  */
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 80017ec:	e008      	b.n	8001800 <HAL_SYSCFG_EnableVREFBUF+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > VREFBUF_TIMEOUT_VALUE)
 80017ee:	f7ff ff9b 	bl	8001728 <HAL_GetTick>
 80017f2:	4602      	mov	r2, r0
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	1ad3      	subs	r3, r2, r3
 80017f8:	2b0a      	cmp	r3, #10
 80017fa:	d901      	bls.n	8001800 <HAL_SYSCFG_EnableVREFBUF+0x2c>
    {
      return HAL_TIMEOUT;
 80017fc:	2303      	movs	r3, #3
 80017fe:	e006      	b.n	800180e <HAL_SYSCFG_EnableVREFBUF+0x3a>
  while (READ_BIT(VREFBUF->CSR, VREFBUF_CSR_VRR) == 0x00U)
 8001800:	4b05      	ldr	r3, [pc, #20]	; (8001818 <HAL_SYSCFG_EnableVREFBUF+0x44>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	f003 0308 	and.w	r3, r3, #8
 8001808:	2b00      	cmp	r3, #0
 800180a:	d0f0      	beq.n	80017ee <HAL_SYSCFG_EnableVREFBUF+0x1a>
    }
  }

  return HAL_OK;
 800180c:	2300      	movs	r3, #0
}
 800180e:	4618      	mov	r0, r3
 8001810:	3708      	adds	r7, #8
 8001812:	46bd      	mov	sp, r7
 8001814:	bd80      	pop	{r7, pc}
 8001816:	bf00      	nop
 8001818:	40010030 	.word	0x40010030

0800181c <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 800181c:	b480      	push	{r7}
 800181e:	b083      	sub	sp, #12
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
 8001824:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800182e:	683b      	ldr	r3, [r7, #0]
 8001830:	431a      	orrs	r2, r3
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	609a      	str	r2, [r3, #8]
}
 8001836:	bf00      	nop
 8001838:	370c      	adds	r7, #12
 800183a:	46bd      	mov	sp, r7
 800183c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001840:	4770      	bx	lr

08001842 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8001842:	b480      	push	{r7}
 8001844:	b083      	sub	sp, #12
 8001846:	af00      	add	r7, sp, #0
 8001848:	6078      	str	r0, [r7, #4]
 800184a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	689b      	ldr	r3, [r3, #8]
 8001850:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8001854:	683b      	ldr	r3, [r7, #0]
 8001856:	431a      	orrs	r2, r3
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	609a      	str	r2, [r3, #8]
}
 800185c:	bf00      	nop
 800185e:	370c      	adds	r7, #12
 8001860:	46bd      	mov	sp, r7
 8001862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001866:	4770      	bx	lr

08001868 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001868:	b480      	push	{r7}
 800186a:	b083      	sub	sp, #12
 800186c:	af00      	add	r7, sp, #0
 800186e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8001878:	4618      	mov	r0, r3
 800187a:	370c      	adds	r7, #12
 800187c:	46bd      	mov	sp, r7
 800187e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001882:	4770      	bx	lr

08001884 <LL_ADC_SetOffset>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8001884:	b490      	push	{r4, r7}
 8001886:	b084      	sub	sp, #16
 8001888:	af00      	add	r7, sp, #0
 800188a:	60f8      	str	r0, [r7, #12]
 800188c:	60b9      	str	r1, [r7, #8]
 800188e:	607a      	str	r2, [r7, #4]
 8001890:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	3360      	adds	r3, #96	; 0x60
 8001896:	461a      	mov	r2, r3
 8001898:	68bb      	ldr	r3, [r7, #8]
 800189a:	009b      	lsls	r3, r3, #2
 800189c:	4413      	add	r3, r2
 800189e:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80018a0:	6822      	ldr	r2, [r4, #0]
 80018a2:	4b08      	ldr	r3, [pc, #32]	; (80018c4 <LL_ADC_SetOffset+0x40>)
 80018a4:	4013      	ands	r3, r2
 80018a6:	687a      	ldr	r2, [r7, #4]
 80018a8:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80018ac:	683a      	ldr	r2, [r7, #0]
 80018ae:	430a      	orrs	r2, r1
 80018b0:	4313      	orrs	r3, r2
 80018b2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80018b6:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80018b8:	bf00      	nop
 80018ba:	3710      	adds	r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bc90      	pop	{r4, r7}
 80018c0:	4770      	bx	lr
 80018c2:	bf00      	nop
 80018c4:	03fff000 	.word	0x03fff000

080018c8 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80018c8:	b490      	push	{r4, r7}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	6078      	str	r0, [r7, #4]
 80018d0:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	3360      	adds	r3, #96	; 0x60
 80018d6:	461a      	mov	r2, r3
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	009b      	lsls	r3, r3, #2
 80018dc:	4413      	add	r3, r2
 80018de:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80018e0:	6823      	ldr	r3, [r4, #0]
 80018e2:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	3708      	adds	r7, #8
 80018ea:	46bd      	mov	sp, r7
 80018ec:	bc90      	pop	{r4, r7}
 80018ee:	4770      	bx	lr

080018f0 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80018f0:	b490      	push	{r4, r7}
 80018f2:	b084      	sub	sp, #16
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	60f8      	str	r0, [r7, #12]
 80018f8:	60b9      	str	r1, [r7, #8]
 80018fa:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80018fc:	68fb      	ldr	r3, [r7, #12]
 80018fe:	3360      	adds	r3, #96	; 0x60
 8001900:	461a      	mov	r2, r3
 8001902:	68bb      	ldr	r3, [r7, #8]
 8001904:	009b      	lsls	r3, r3, #2
 8001906:	4413      	add	r3, r2
 8001908:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800190a:	6823      	ldr	r3, [r4, #0]
 800190c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	4313      	orrs	r3, r2
 8001914:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8001916:	bf00      	nop
 8001918:	3710      	adds	r7, #16
 800191a:	46bd      	mov	sp, r7
 800191c:	bc90      	pop	{r4, r7}
 800191e:	4770      	bx	lr

08001920 <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 8001920:	b490      	push	{r4, r7}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800192c:	68fb      	ldr	r3, [r7, #12]
 800192e:	3360      	adds	r3, #96	; 0x60
 8001930:	461a      	mov	r2, r3
 8001932:	68bb      	ldr	r3, [r7, #8]
 8001934:	009b      	lsls	r3, r3, #2
 8001936:	4413      	add	r3, r2
 8001938:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800193a:	6823      	ldr	r3, [r4, #0]
 800193c:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	4313      	orrs	r3, r2
 8001944:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8001946:	bf00      	nop
 8001948:	3710      	adds	r7, #16
 800194a:	46bd      	mov	sp, r7
 800194c:	bc90      	pop	{r4, r7}
 800194e:	4770      	bx	lr

08001950 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8001950:	b490      	push	{r4, r7}
 8001952:	b084      	sub	sp, #16
 8001954:	af00      	add	r7, sp, #0
 8001956:	60f8      	str	r0, [r7, #12]
 8001958:	60b9      	str	r1, [r7, #8]
 800195a:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800195c:	68fb      	ldr	r3, [r7, #12]
 800195e:	3360      	adds	r3, #96	; 0x60
 8001960:	461a      	mov	r2, r3
 8001962:	68bb      	ldr	r3, [r7, #8]
 8001964:	009b      	lsls	r3, r3, #2
 8001966:	4413      	add	r3, r2
 8001968:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800196a:	6823      	ldr	r3, [r4, #0]
 800196c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	4313      	orrs	r3, r2
 8001974:	6023      	str	r3, [r4, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 8001976:	bf00      	nop
 8001978:	3710      	adds	r7, #16
 800197a:	46bd      	mov	sp, r7
 800197c:	bc90      	pop	{r4, r7}
 800197e:	4770      	bx	lr

08001980 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8001980:	b480      	push	{r7}
 8001982:	b083      	sub	sp, #12
 8001984:	af00      	add	r7, sp, #0
 8001986:	6078      	str	r0, [r7, #4]
 8001988:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	695b      	ldr	r3, [r3, #20]
 800198e:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8001992:	683b      	ldr	r3, [r7, #0]
 8001994:	431a      	orrs	r2, r3
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	615a      	str	r2, [r3, #20]
}
 800199a:	bf00      	nop
 800199c:	370c      	adds	r7, #12
 800199e:	46bd      	mov	sp, r7
 80019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a4:	4770      	bx	lr

080019a6 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80019a6:	b480      	push	{r7}
 80019a8:	b083      	sub	sp, #12
 80019aa:	af00      	add	r7, sp, #0
 80019ac:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	68db      	ldr	r3, [r3, #12]
 80019b2:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80019b6:	2b00      	cmp	r3, #0
 80019b8:	d101      	bne.n	80019be <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80019ba:	2301      	movs	r3, #1
 80019bc:	e000      	b.n	80019c0 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80019be:	2300      	movs	r3, #0
}
 80019c0:	4618      	mov	r0, r3
 80019c2:	370c      	adds	r7, #12
 80019c4:	46bd      	mov	sp, r7
 80019c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ca:	4770      	bx	lr

080019cc <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80019cc:	b490      	push	{r4, r7}
 80019ce:	b084      	sub	sp, #16
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	60f8      	str	r0, [r7, #12]
 80019d4:	60b9      	str	r1, [r7, #8]
 80019d6:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 80019d8:	68fb      	ldr	r3, [r7, #12]
 80019da:	3330      	adds	r3, #48	; 0x30
 80019dc:	461a      	mov	r2, r3
 80019de:	68bb      	ldr	r3, [r7, #8]
 80019e0:	0a1b      	lsrs	r3, r3, #8
 80019e2:	009b      	lsls	r3, r3, #2
 80019e4:	f003 030c 	and.w	r3, r3, #12
 80019e8:	4413      	add	r3, r2
 80019ea:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 80019ec:	6822      	ldr	r2, [r4, #0]
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	f003 031f 	and.w	r3, r3, #31
 80019f4:	211f      	movs	r1, #31
 80019f6:	fa01 f303 	lsl.w	r3, r1, r3
 80019fa:	43db      	mvns	r3, r3
 80019fc:	401a      	ands	r2, r3
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	0e9b      	lsrs	r3, r3, #26
 8001a02:	f003 011f 	and.w	r1, r3, #31
 8001a06:	68bb      	ldr	r3, [r7, #8]
 8001a08:	f003 031f 	and.w	r3, r3, #31
 8001a0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a10:	4313      	orrs	r3, r2
 8001a12:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001a14:	bf00      	nop
 8001a16:	3710      	adds	r7, #16
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	bc90      	pop	{r4, r7}
 8001a1c:	4770      	bx	lr

08001a1e <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8001a1e:	b490      	push	{r4, r7}
 8001a20:	b084      	sub	sp, #16
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	60f8      	str	r0, [r7, #12]
 8001a26:	60b9      	str	r1, [r7, #8]
 8001a28:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8001a2a:	68fb      	ldr	r3, [r7, #12]
 8001a2c:	3314      	adds	r3, #20
 8001a2e:	461a      	mov	r2, r3
 8001a30:	68bb      	ldr	r3, [r7, #8]
 8001a32:	0e5b      	lsrs	r3, r3, #25
 8001a34:	009b      	lsls	r3, r3, #2
 8001a36:	f003 0304 	and.w	r3, r3, #4
 8001a3a:	4413      	add	r3, r2
 8001a3c:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8001a3e:	6822      	ldr	r2, [r4, #0]
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	0d1b      	lsrs	r3, r3, #20
 8001a44:	f003 031f 	and.w	r3, r3, #31
 8001a48:	2107      	movs	r1, #7
 8001a4a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a4e:	43db      	mvns	r3, r3
 8001a50:	401a      	ands	r2, r3
 8001a52:	68bb      	ldr	r3, [r7, #8]
 8001a54:	0d1b      	lsrs	r3, r3, #20
 8001a56:	f003 031f 	and.w	r3, r3, #31
 8001a5a:	6879      	ldr	r1, [r7, #4]
 8001a5c:	fa01 f303 	lsl.w	r3, r1, r3
 8001a60:	4313      	orrs	r3, r2
 8001a62:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8001a64:	bf00      	nop
 8001a66:	3710      	adds	r7, #16
 8001a68:	46bd      	mov	sp, r7
 8001a6a:	bc90      	pop	{r4, r7}
 8001a6c:	4770      	bx	lr
	...

08001a70 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8001a70:	b480      	push	{r7}
 8001a72:	b085      	sub	sp, #20
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	60f8      	str	r0, [r7, #12]
 8001a78:	60b9      	str	r1, [r7, #8]
 8001a7a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8001a7c:	68fb      	ldr	r3, [r7, #12]
 8001a7e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8001a82:	68bb      	ldr	r3, [r7, #8]
 8001a84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a88:	43db      	mvns	r3, r3
 8001a8a:	401a      	ands	r2, r3
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	f003 0318 	and.w	r3, r3, #24
 8001a92:	4908      	ldr	r1, [pc, #32]	; (8001ab4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8001a94:	40d9      	lsrs	r1, r3
 8001a96:	68bb      	ldr	r3, [r7, #8]
 8001a98:	400b      	ands	r3, r1
 8001a9a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8001a9e:	431a      	orrs	r2, r3
 8001aa0:	68fb      	ldr	r3, [r7, #12]
 8001aa2:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8001aa6:	bf00      	nop
 8001aa8:	3714      	adds	r7, #20
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ab0:	4770      	bx	lr
 8001ab2:	bf00      	nop
 8001ab4:	0007ffff 	.word	0x0007ffff

08001ab8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8001ab8:	b480      	push	{r7}
 8001aba:	b083      	sub	sp, #12
 8001abc:	af00      	add	r7, sp, #0
 8001abe:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	689b      	ldr	r3, [r3, #8]
 8001ac4:	f003 031f 	and.w	r3, r3, #31
}
 8001ac8:	4618      	mov	r0, r3
 8001aca:	370c      	adds	r7, #12
 8001acc:	46bd      	mov	sp, r7
 8001ace:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad2:	4770      	bx	lr

08001ad4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8001ad4:	b480      	push	{r7}
 8001ad6:	b083      	sub	sp, #12
 8001ad8:	af00      	add	r7, sp, #0
 8001ada:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8001ae4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ae8:	687a      	ldr	r2, [r7, #4]
 8001aea:	6093      	str	r3, [r2, #8]
}
 8001aec:	bf00      	nop
 8001aee:	370c      	adds	r7, #12
 8001af0:	46bd      	mov	sp, r7
 8001af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af6:	4770      	bx	lr

08001af8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8001af8:	b480      	push	{r7}
 8001afa:	b083      	sub	sp, #12
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8001b00:	687b      	ldr	r3, [r7, #4]
 8001b02:	689b      	ldr	r3, [r3, #8]
 8001b04:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8001b08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8001b0c:	d101      	bne.n	8001b12 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e000      	b.n	8001b14 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8001b12:	2300      	movs	r3, #0
}
 8001b14:	4618      	mov	r0, r3
 8001b16:	370c      	adds	r7, #12
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b1e:	4770      	bx	lr

08001b20 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001b20:	b480      	push	{r7}
 8001b22:	b083      	sub	sp, #12
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	689b      	ldr	r3, [r3, #8]
 8001b2c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8001b30:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b34:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001b3c:	bf00      	nop
 8001b3e:	370c      	adds	r7, #12
 8001b40:	46bd      	mov	sp, r7
 8001b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b46:	4770      	bx	lr

08001b48 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001b48:	b480      	push	{r7}
 8001b4a:	b083      	sub	sp, #12
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001b58:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8001b5c:	d101      	bne.n	8001b62 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8001b5e:	2301      	movs	r3, #1
 8001b60:	e000      	b.n	8001b64 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8001b62:	2300      	movs	r3, #0
}
 8001b64:	4618      	mov	r0, r3
 8001b66:	370c      	adds	r7, #12
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr

08001b70 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001b70:	b480      	push	{r7}
 8001b72:	b083      	sub	sp, #12
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	689b      	ldr	r3, [r3, #8]
 8001b7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001b80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001b84:	f043 0201 	orr.w	r2, r3, #1
 8001b88:	687b      	ldr	r3, [r7, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001b8c:	bf00      	nop
 8001b8e:	370c      	adds	r7, #12
 8001b90:	46bd      	mov	sp, r7
 8001b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b96:	4770      	bx	lr

08001b98 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8001b98:	b480      	push	{r7}
 8001b9a:	b083      	sub	sp, #12
 8001b9c:	af00      	add	r7, sp, #0
 8001b9e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	689b      	ldr	r3, [r3, #8]
 8001ba4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001ba8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001bac:	f043 0202 	orr.w	r2, r3, #2
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8001bb4:	bf00      	nop
 8001bb6:	370c      	adds	r7, #12
 8001bb8:	46bd      	mov	sp, r7
 8001bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bbe:	4770      	bx	lr

08001bc0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001bc0:	b480      	push	{r7}
 8001bc2:	b083      	sub	sp, #12
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	689b      	ldr	r3, [r3, #8]
 8001bcc:	f003 0301 	and.w	r3, r3, #1
 8001bd0:	2b01      	cmp	r3, #1
 8001bd2:	d101      	bne.n	8001bd8 <LL_ADC_IsEnabled+0x18>
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	e000      	b.n	8001bda <LL_ADC_IsEnabled+0x1a>
 8001bd8:	2300      	movs	r3, #0
}
 8001bda:	4618      	mov	r0, r3
 8001bdc:	370c      	adds	r7, #12
 8001bde:	46bd      	mov	sp, r7
 8001be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001be4:	4770      	bx	lr

08001be6 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8001be6:	b480      	push	{r7}
 8001be8:	b083      	sub	sp, #12
 8001bea:	af00      	add	r7, sp, #0
 8001bec:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8001bee:	687b      	ldr	r3, [r7, #4]
 8001bf0:	689b      	ldr	r3, [r3, #8]
 8001bf2:	f003 0302 	and.w	r3, r3, #2
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d101      	bne.n	8001bfe <LL_ADC_IsDisableOngoing+0x18>
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e000      	b.n	8001c00 <LL_ADC_IsDisableOngoing+0x1a>
 8001bfe:	2300      	movs	r3, #0
}
 8001c00:	4618      	mov	r0, r3
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr

08001c0c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001c0c:	b480      	push	{r7}
 8001c0e:	b083      	sub	sp, #12
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	689b      	ldr	r3, [r3, #8]
 8001c18:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8001c1c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001c20:	f043 0204 	orr.w	r2, r3, #4
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b083      	sub	sp, #12
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	689b      	ldr	r3, [r3, #8]
 8001c40:	f003 0304 	and.w	r3, r3, #4
 8001c44:	2b04      	cmp	r3, #4
 8001c46:	d101      	bne.n	8001c4c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001c48:	2301      	movs	r3, #1
 8001c4a:	e000      	b.n	8001c4e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001c4c:	2300      	movs	r3, #0
}
 8001c4e:	4618      	mov	r0, r3
 8001c50:	370c      	adds	r7, #12
 8001c52:	46bd      	mov	sp, r7
 8001c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c58:	4770      	bx	lr

08001c5a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001c5a:	b480      	push	{r7}
 8001c5c:	b083      	sub	sp, #12
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	689b      	ldr	r3, [r3, #8]
 8001c66:	f003 0308 	and.w	r3, r3, #8
 8001c6a:	2b08      	cmp	r3, #8
 8001c6c:	d101      	bne.n	8001c72 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8001c6e:	2301      	movs	r3, #1
 8001c70:	e000      	b.n	8001c74 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8001c72:	2300      	movs	r3, #0
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001c80:	b590      	push	{r4, r7, lr}
 8001c82:	b089      	sub	sp, #36	; 0x24
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001c88:	2300      	movs	r3, #0
 8001c8a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8001c90:	687b      	ldr	r3, [r7, #4]
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d101      	bne.n	8001c9a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e19f      	b.n	8001fda <HAL_ADC_Init+0x35a>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	695b      	ldr	r3, [r3, #20]
 8001c9e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d109      	bne.n	8001cbc <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001ca8:	6878      	ldr	r0, [r7, #4]
 8001caa:	f7ff f95b 	bl	8000f64 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	661a      	str	r2, [r3, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f7ff ff19 	bl	8001af8 <LL_ADC_IsDeepPowerDownEnabled>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d004      	beq.n	8001cd6 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	681b      	ldr	r3, [r3, #0]
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff feff 	bl	8001ad4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	4618      	mov	r0, r3
 8001cdc:	f7ff ff34 	bl	8001b48 <LL_ADC_IsInternalRegulatorEnabled>
 8001ce0:	4603      	mov	r3, r0
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d113      	bne.n	8001d0e <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	4618      	mov	r0, r3
 8001cec:	f7ff ff18 	bl	8001b20 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8001cf0:	4b99      	ldr	r3, [pc, #612]	; (8001f58 <HAL_ADC_Init+0x2d8>)
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	099b      	lsrs	r3, r3, #6
 8001cf6:	4a99      	ldr	r2, [pc, #612]	; (8001f5c <HAL_ADC_Init+0x2dc>)
 8001cf8:	fba2 2303 	umull	r2, r3, r2, r3
 8001cfc:	099b      	lsrs	r3, r3, #6
 8001cfe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d00:	e002      	b.n	8001d08 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	3b01      	subs	r3, #1
 8001d06:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8001d08:	68bb      	ldr	r3, [r7, #8]
 8001d0a:	2b00      	cmp	r3, #0
 8001d0c:	d1f9      	bne.n	8001d02 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001d0e:	687b      	ldr	r3, [r7, #4]
 8001d10:	681b      	ldr	r3, [r3, #0]
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7ff ff18 	bl	8001b48 <LL_ADC_IsInternalRegulatorEnabled>
 8001d18:	4603      	mov	r3, r0
 8001d1a:	2b00      	cmp	r3, #0
 8001d1c:	d10d      	bne.n	8001d3a <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d22:	f043 0210 	orr.w	r2, r3, #16
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d2e:	f043 0201 	orr.w	r2, r3, #1
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	661a      	str	r2, [r3, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	4618      	mov	r0, r3
 8001d40:	f7ff ff78 	bl	8001c34 <LL_ADC_REG_IsConversionOngoing>
 8001d44:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001d46:	687b      	ldr	r3, [r7, #4]
 8001d48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d4a:	f003 0310 	and.w	r3, r3, #16
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	f040 813a 	bne.w	8001fc8 <HAL_ADC_Init+0x348>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001d54:	697b      	ldr	r3, [r7, #20]
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	f040 8136 	bne.w	8001fc8 <HAL_ADC_Init+0x348>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001d60:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8001d64:	f043 0202 	orr.w	r2, r3, #2
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7ff ff25 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001d76:	4603      	mov	r3, r0
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d137      	bne.n	8001dec <HAL_ADC_Init+0x16c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	681b      	ldr	r3, [r3, #0]
 8001d80:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001d84:	d004      	beq.n	8001d90 <HAL_ADC_Init+0x110>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a75      	ldr	r2, [pc, #468]	; (8001f60 <HAL_ADC_Init+0x2e0>)
 8001d8c:	4293      	cmp	r3, r2
 8001d8e:	d10f      	bne.n	8001db0 <HAL_ADC_Init+0x130>
 8001d90:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001d94:	f7ff ff14 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001d98:	4604      	mov	r4, r0
 8001d9a:	4871      	ldr	r0, [pc, #452]	; (8001f60 <HAL_ADC_Init+0x2e0>)
 8001d9c:	f7ff ff10 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001da0:	4603      	mov	r3, r0
 8001da2:	4323      	orrs	r3, r4
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	bf0c      	ite	eq
 8001da8:	2301      	moveq	r3, #1
 8001daa:	2300      	movne	r3, #0
 8001dac:	b2db      	uxtb	r3, r3
 8001dae:	e008      	b.n	8001dc2 <HAL_ADC_Init+0x142>
 8001db0:	486c      	ldr	r0, [pc, #432]	; (8001f64 <HAL_ADC_Init+0x2e4>)
 8001db2:	f7ff ff05 	bl	8001bc0 <LL_ADC_IsEnabled>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	bf0c      	ite	eq
 8001dbc:	2301      	moveq	r3, #1
 8001dbe:	2300      	movne	r3, #0
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	2b00      	cmp	r3, #0
 8001dc4:	d012      	beq.n	8001dec <HAL_ADC_Init+0x16c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001dce:	d004      	beq.n	8001dda <HAL_ADC_Init+0x15a>
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	681b      	ldr	r3, [r3, #0]
 8001dd4:	4a62      	ldr	r2, [pc, #392]	; (8001f60 <HAL_ADC_Init+0x2e0>)
 8001dd6:	4293      	cmp	r3, r2
 8001dd8:	d101      	bne.n	8001dde <HAL_ADC_Init+0x15e>
 8001dda:	4a63      	ldr	r2, [pc, #396]	; (8001f68 <HAL_ADC_Init+0x2e8>)
 8001ddc:	e000      	b.n	8001de0 <HAL_ADC_Init+0x160>
 8001dde:	4a63      	ldr	r2, [pc, #396]	; (8001f6c <HAL_ADC_Init+0x2ec>)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	4619      	mov	r1, r3
 8001de6:	4610      	mov	r0, r2
 8001de8:	f7ff fd18 	bl	800181c <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	7f5b      	ldrb	r3, [r3, #29]
 8001df0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001df6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8001dfc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8001e02:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e0a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8001e0c:	4313      	orrs	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8001e16:	2b01      	cmp	r3, #1
 8001e18:	d106      	bne.n	8001e28 <HAL_ADC_Init+0x1a8>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001e1e:	3b01      	subs	r3, #1
 8001e20:	045b      	lsls	r3, r3, #17
 8001e22:	69ba      	ldr	r2, [r7, #24]
 8001e24:	4313      	orrs	r3, r2
 8001e26:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d009      	beq.n	8001e44 <HAL_ADC_Init+0x1c4>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001e34:	f403 7278 	and.w	r2, r3, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8001e38:	687b      	ldr	r3, [r7, #4]
 8001e3a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e3c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8001e3e:	69ba      	ldr	r2, [r7, #24]
 8001e40:	4313      	orrs	r3, r2
 8001e42:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	68da      	ldr	r2, [r3, #12]
 8001e4a:	4b49      	ldr	r3, [pc, #292]	; (8001f70 <HAL_ADC_Init+0x2f0>)
 8001e4c:	4013      	ands	r3, r2
 8001e4e:	687a      	ldr	r2, [r7, #4]
 8001e50:	6812      	ldr	r2, [r2, #0]
 8001e52:	69b9      	ldr	r1, [r7, #24]
 8001e54:	430b      	orrs	r3, r1
 8001e56:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	691b      	ldr	r3, [r3, #16]
 8001e5e:	f023 6140 	bic.w	r1, r3, #201326592	; 0xc000000
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	430a      	orrs	r2, r1
 8001e6c:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	4618      	mov	r0, r3
 8001e74:	f7ff fede 	bl	8001c34 <LL_ADC_REG_IsConversionOngoing>
 8001e78:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	4618      	mov	r0, r3
 8001e80:	f7ff feeb 	bl	8001c5a <LL_ADC_INJ_IsConversionOngoing>
 8001e84:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8001e86:	693b      	ldr	r3, [r7, #16]
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d17b      	bne.n	8001f84 <HAL_ADC_Init+0x304>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d178      	bne.n	8001f84 <HAL_ADC_Init+0x304>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	7f1b      	ldrb	r3, [r3, #28]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001e96:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001e98:	687b      	ldr	r3, [r7, #4]
 8001e9a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001e9e:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	68db      	ldr	r3, [r3, #12]
 8001eaa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001eae:	f023 0302 	bic.w	r3, r3, #2
 8001eb2:	687a      	ldr	r2, [r7, #4]
 8001eb4:	6812      	ldr	r2, [r2, #0]
 8001eb6:	69b9      	ldr	r1, [r7, #24]
 8001eb8:	430b      	orrs	r3, r1
 8001eba:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	691b      	ldr	r3, [r3, #16]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d017      	beq.n	8001ef4 <HAL_ADC_Init+0x274>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	691a      	ldr	r2, [r3, #16]
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8001ed2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001edc:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001ee0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001ee4:	687a      	ldr	r2, [r7, #4]
 8001ee6:	6911      	ldr	r1, [r2, #16]
 8001ee8:	687a      	ldr	r2, [r7, #4]
 8001eea:	6812      	ldr	r2, [r2, #0]
 8001eec:	430b      	orrs	r3, r1
 8001eee:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
 8001ef2:	e013      	b.n	8001f1c <HAL_ADC_Init+0x29c>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	691a      	ldr	r2, [r3, #16]
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001f02:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	681b      	ldr	r3, [r3, #0]
 8001f08:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8001f0c:	687a      	ldr	r2, [r7, #4]
 8001f0e:	6812      	ldr	r2, [r2, #0]
 8001f10:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8001f14:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8001f18:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8001f22:	2b01      	cmp	r3, #1
 8001f24:	d126      	bne.n	8001f74 <HAL_ADC_Init+0x2f4>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	691b      	ldr	r3, [r3, #16]
 8001f2c:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8001f30:	f023 0304 	bic.w	r3, r3, #4
 8001f34:	687a      	ldr	r2, [r7, #4]
 8001f36:	6c51      	ldr	r1, [r2, #68]	; 0x44
 8001f38:	687a      	ldr	r2, [r7, #4]
 8001f3a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8001f3c:	4311      	orrs	r1, r2
 8001f3e:	687a      	ldr	r2, [r7, #4]
 8001f40:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8001f42:	4311      	orrs	r1, r2
 8001f44:	687a      	ldr	r2, [r7, #4]
 8001f46:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8001f48:	430a      	orrs	r2, r1
 8001f4a:	431a      	orrs	r2, r3
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	f042 0201 	orr.w	r2, r2, #1
 8001f54:	611a      	str	r2, [r3, #16]
 8001f56:	e015      	b.n	8001f84 <HAL_ADC_Init+0x304>
 8001f58:	20000000 	.word	0x20000000
 8001f5c:	053e2d63 	.word	0x053e2d63
 8001f60:	50000100 	.word	0x50000100
 8001f64:	50000400 	.word	0x50000400
 8001f68:	50000300 	.word	0x50000300
 8001f6c:	50000700 	.word	0x50000700
 8001f70:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	691a      	ldr	r2, [r3, #16]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	f022 0201 	bic.w	r2, r2, #1
 8001f82:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	695b      	ldr	r3, [r3, #20]
 8001f88:	2b01      	cmp	r3, #1
 8001f8a:	d10c      	bne.n	8001fa6 <HAL_ADC_Init+0x326>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f92:	f023 010f 	bic.w	r1, r3, #15
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	6a1b      	ldr	r3, [r3, #32]
 8001f9a:	1e5a      	subs	r2, r3, #1
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	430a      	orrs	r2, r1
 8001fa2:	631a      	str	r2, [r3, #48]	; 0x30
 8001fa4:	e007      	b.n	8001fb6 <HAL_ADC_Init+0x336>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f022 020f 	bic.w	r2, r2, #15
 8001fb4:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fba:	f023 0303 	bic.w	r3, r3, #3
 8001fbe:	f043 0201 	orr.w	r2, r3, #1
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	65da      	str	r2, [r3, #92]	; 0x5c
 8001fc6:	e007      	b.n	8001fd8 <HAL_ADC_Init+0x358>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001fcc:	f043 0210 	orr.w	r2, r3, #16
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001fd4:	2301      	movs	r3, #1
 8001fd6:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8001fd8:	7ffb      	ldrb	r3, [r7, #31]
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	3724      	adds	r7, #36	; 0x24
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd90      	pop	{r4, r7, pc}
 8001fe2:	bf00      	nop

08001fe4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b086      	sub	sp, #24
 8001fe8:	af00      	add	r7, sp, #0
 8001fea:	60f8      	str	r0, [r7, #12]
 8001fec:	60b9      	str	r1, [r7, #8]
 8001fee:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8001ff8:	d004      	beq.n	8002004 <HAL_ADC_Start_DMA+0x20>
 8001ffa:	68fb      	ldr	r3, [r7, #12]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	4a54      	ldr	r2, [pc, #336]	; (8002150 <HAL_ADC_Start_DMA+0x16c>)
 8002000:	4293      	cmp	r3, r2
 8002002:	d101      	bne.n	8002008 <HAL_ADC_Start_DMA+0x24>
 8002004:	4b53      	ldr	r3, [pc, #332]	; (8002154 <HAL_ADC_Start_DMA+0x170>)
 8002006:	e000      	b.n	800200a <HAL_ADC_Start_DMA+0x26>
 8002008:	4b53      	ldr	r3, [pc, #332]	; (8002158 <HAL_ADC_Start_DMA+0x174>)
 800200a:	4618      	mov	r0, r3
 800200c:	f7ff fd54 	bl	8001ab8 <LL_ADC_GetMultimode>
 8002010:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002012:	68fb      	ldr	r3, [r7, #12]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4618      	mov	r0, r3
 8002018:	f7ff fe0c 	bl	8001c34 <LL_ADC_REG_IsConversionOngoing>
 800201c:	4603      	mov	r3, r0
 800201e:	2b00      	cmp	r3, #0
 8002020:	f040 808f 	bne.w	8002142 <HAL_ADC_Start_DMA+0x15e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 800202a:	2b01      	cmp	r3, #1
 800202c:	d101      	bne.n	8002032 <HAL_ADC_Start_DMA+0x4e>
 800202e:	2302      	movs	r3, #2
 8002030:	e08a      	b.n	8002148 <HAL_ADC_Start_DMA+0x164>
 8002032:	68fb      	ldr	r3, [r7, #12]
 8002034:	2201      	movs	r2, #1
 8002036:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800203a:	693b      	ldr	r3, [r7, #16]
 800203c:	2b00      	cmp	r3, #0
 800203e:	d005      	beq.n	800204c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8002040:	693b      	ldr	r3, [r7, #16]
 8002042:	2b05      	cmp	r3, #5
 8002044:	d002      	beq.n	800204c <HAL_ADC_Start_DMA+0x68>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002046:	693b      	ldr	r3, [r7, #16]
 8002048:	2b09      	cmp	r3, #9
 800204a:	d173      	bne.n	8002134 <HAL_ADC_Start_DMA+0x150>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800204c:	68f8      	ldr	r0, [r7, #12]
 800204e:	f000 fc47 	bl	80028e0 <ADC_Enable>
 8002052:	4603      	mov	r3, r0
 8002054:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002056:	7dfb      	ldrb	r3, [r7, #23]
 8002058:	2b00      	cmp	r3, #0
 800205a:	d166      	bne.n	800212a <HAL_ADC_Start_DMA+0x146>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002060:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002064:	f023 0301 	bic.w	r3, r3, #1
 8002068:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	65da      	str	r2, [r3, #92]	; 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8002070:	68fb      	ldr	r3, [r7, #12]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	4a36      	ldr	r2, [pc, #216]	; (8002150 <HAL_ADC_Start_DMA+0x16c>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d002      	beq.n	8002080 <HAL_ADC_Start_DMA+0x9c>
 800207a:	68fb      	ldr	r3, [r7, #12]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	e001      	b.n	8002084 <HAL_ADC_Start_DMA+0xa0>
 8002080:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8002084:	68fa      	ldr	r2, [r7, #12]
 8002086:	6812      	ldr	r2, [r2, #0]
 8002088:	4293      	cmp	r3, r2
 800208a:	d002      	beq.n	8002092 <HAL_ADC_Start_DMA+0xae>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 800208c:	693b      	ldr	r3, [r7, #16]
 800208e:	2b00      	cmp	r3, #0
 8002090:	d105      	bne.n	800209e <HAL_ADC_Start_DMA+0xba>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002096:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	65da      	str	r2, [r3, #92]	; 0x5c
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020a2:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d006      	beq.n	80020b8 <HAL_ADC_Start_DMA+0xd4>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80020ae:	f023 0206 	bic.w	r2, r3, #6
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	661a      	str	r2, [r3, #96]	; 0x60
 80020b6:	e002      	b.n	80020be <HAL_ADC_Start_DMA+0xda>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2200      	movs	r2, #0
 80020bc:	661a      	str	r2, [r3, #96]	; 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80020be:	68fb      	ldr	r3, [r7, #12]
 80020c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020c2:	4a26      	ldr	r2, [pc, #152]	; (800215c <HAL_ADC_Start_DMA+0x178>)
 80020c4:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80020c6:	68fb      	ldr	r3, [r7, #12]
 80020c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020ca:	4a25      	ldr	r2, [pc, #148]	; (8002160 <HAL_ADC_Start_DMA+0x17c>)
 80020cc:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80020d2:	4a24      	ldr	r2, [pc, #144]	; (8002164 <HAL_ADC_Start_DMA+0x180>)
 80020d4:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	221c      	movs	r2, #28
 80020dc:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80020de:	68fb      	ldr	r3, [r7, #12]
 80020e0:	2200      	movs	r2, #0
 80020e2:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	685a      	ldr	r2, [r3, #4]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f042 0210 	orr.w	r2, r2, #16
 80020f4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	68da      	ldr	r2, [r3, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f042 0201 	orr.w	r2, r2, #1
 8002104:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	6d58      	ldr	r0, [r3, #84]	; 0x54
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	3340      	adds	r3, #64	; 0x40
 8002110:	4619      	mov	r1, r3
 8002112:	68ba      	ldr	r2, [r7, #8]
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	f001 fa71 	bl	80035fc <HAL_DMA_Start_IT>
 800211a:	4603      	mov	r3, r0
 800211c:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 800211e:	68fb      	ldr	r3, [r7, #12]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4618      	mov	r0, r3
 8002124:	f7ff fd72 	bl	8001c0c <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002128:	e00d      	b.n	8002146 <HAL_ADC_Start_DMA+0x162>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800212a:	68fb      	ldr	r3, [r7, #12]
 800212c:	2200      	movs	r2, #0
 800212e:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
      if (tmp_hal_status == HAL_OK)
 8002132:	e008      	b.n	8002146 <HAL_ADC_Start_DMA+0x162>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002138:	68fb      	ldr	r3, [r7, #12]
 800213a:	2200      	movs	r2, #0
 800213c:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
 8002140:	e001      	b.n	8002146 <HAL_ADC_Start_DMA+0x162>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002142:	2302      	movs	r3, #2
 8002144:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002146:	7dfb      	ldrb	r3, [r7, #23]
}
 8002148:	4618      	mov	r0, r3
 800214a:	3718      	adds	r7, #24
 800214c:	46bd      	mov	sp, r7
 800214e:	bd80      	pop	{r7, pc}
 8002150:	50000100 	.word	0x50000100
 8002154:	50000300 	.word	0x50000300
 8002158:	50000700 	.word	0x50000700
 800215c:	08002a45 	.word	0x08002a45
 8002160:	08002b1d 	.word	0x08002b1d
 8002164:	08002b39 	.word	0x08002b39

08002168 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002168:	b480      	push	{r7}
 800216a:	b083      	sub	sp, #12
 800216c:	af00      	add	r7, sp, #0
 800216e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8002170:	bf00      	nop
 8002172:	370c      	adds	r7, #12
 8002174:	46bd      	mov	sp, r7
 8002176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217a:	4770      	bx	lr

0800217c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800217c:	b480      	push	{r7}
 800217e:	b083      	sub	sp, #12
 8002180:	af00      	add	r7, sp, #0
 8002182:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8002184:	bf00      	nop
 8002186:	370c      	adds	r7, #12
 8002188:	46bd      	mov	sp, r7
 800218a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800218e:	4770      	bx	lr

08002190 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002190:	b480      	push	{r7}
 8002192:	b083      	sub	sp, #12
 8002194:	af00      	add	r7, sp, #0
 8002196:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002198:	bf00      	nop
 800219a:	370c      	adds	r7, #12
 800219c:	46bd      	mov	sp, r7
 800219e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021a2:	4770      	bx	lr

080021a4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80021a4:	b580      	push	{r7, lr}
 80021a6:	b0a6      	sub	sp, #152	; 0x98
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	6078      	str	r0, [r7, #4]
 80021ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80021ae:	2300      	movs	r3, #0
 80021b0:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80021b4:	2300      	movs	r3, #0
 80021b6:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 80021be:	2b01      	cmp	r3, #1
 80021c0:	d101      	bne.n	80021c6 <HAL_ADC_ConfigChannel+0x22>
 80021c2:	2302      	movs	r3, #2
 80021c4:	e37d      	b.n	80028c2 <HAL_ADC_ConfigChannel+0x71e>
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	2201      	movs	r2, #1
 80021ca:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	4618      	mov	r0, r3
 80021d4:	f7ff fd2e 	bl	8001c34 <LL_ADC_REG_IsConversionOngoing>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	f040 8362 	bne.w	80028a4 <HAL_ADC_ConfigChannel+0x700>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6818      	ldr	r0, [r3, #0]
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	6859      	ldr	r1, [r3, #4]
 80021e8:	683b      	ldr	r3, [r7, #0]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	461a      	mov	r2, r3
 80021ee:	f7ff fbed 	bl	80019cc <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80021f2:	687b      	ldr	r3, [r7, #4]
 80021f4:	681b      	ldr	r3, [r3, #0]
 80021f6:	4618      	mov	r0, r3
 80021f8:	f7ff fd1c 	bl	8001c34 <LL_ADC_REG_IsConversionOngoing>
 80021fc:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	4618      	mov	r0, r3
 8002206:	f7ff fd28 	bl	8001c5a <LL_ADC_INJ_IsConversionOngoing>
 800220a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800220e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002212:	2b00      	cmp	r3, #0
 8002214:	f040 817b 	bne.w	800250e <HAL_ADC_ConfigChannel+0x36a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002218:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800221c:	2b00      	cmp	r3, #0
 800221e:	f040 8176 	bne.w	800250e <HAL_ADC_ConfigChannel+0x36a>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800222a:	d10f      	bne.n	800224c <HAL_ADC_ConfigChannel+0xa8>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	6818      	ldr	r0, [r3, #0]
 8002230:	683b      	ldr	r3, [r7, #0]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	2200      	movs	r2, #0
 8002236:	4619      	mov	r1, r3
 8002238:	f7ff fbf1 	bl	8001a1e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002244:	4618      	mov	r0, r3
 8002246:	f7ff fb9b 	bl	8001980 <LL_ADC_SetSamplingTimeCommonConfig>
 800224a:	e00e      	b.n	800226a <HAL_ADC_ConfigChannel+0xc6>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	683b      	ldr	r3, [r7, #0]
 8002252:	6819      	ldr	r1, [r3, #0]
 8002254:	683b      	ldr	r3, [r7, #0]
 8002256:	689b      	ldr	r3, [r3, #8]
 8002258:	461a      	mov	r2, r3
 800225a:	f7ff fbe0 	bl	8001a1e <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 800225e:	687b      	ldr	r3, [r7, #4]
 8002260:	681b      	ldr	r3, [r3, #0]
 8002262:	2100      	movs	r1, #0
 8002264:	4618      	mov	r0, r3
 8002266:	f7ff fb8b 	bl	8001980 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	695a      	ldr	r2, [r3, #20]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68db      	ldr	r3, [r3, #12]
 8002274:	08db      	lsrs	r3, r3, #3
 8002276:	f003 0303 	and.w	r3, r3, #3
 800227a:	005b      	lsls	r3, r3, #1
 800227c:	fa02 f303 	lsl.w	r3, r2, r3
 8002280:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002284:	683b      	ldr	r3, [r7, #0]
 8002286:	691b      	ldr	r3, [r3, #16]
 8002288:	2b04      	cmp	r3, #4
 800228a:	d022      	beq.n	80022d2 <HAL_ADC_ConfigChannel+0x12e>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6818      	ldr	r0, [r3, #0]
 8002290:	683b      	ldr	r3, [r7, #0]
 8002292:	6919      	ldr	r1, [r3, #16]
 8002294:	683b      	ldr	r3, [r7, #0]
 8002296:	681a      	ldr	r2, [r3, #0]
 8002298:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800229c:	f7ff faf2 	bl	8001884 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(sConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(sConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, sConfig->OffsetNumber, sConfig->OffsetSign);
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	6818      	ldr	r0, [r3, #0]
 80022a4:	683b      	ldr	r3, [r7, #0]
 80022a6:	6919      	ldr	r1, [r3, #16]
 80022a8:	683b      	ldr	r3, [r7, #0]
 80022aa:	699b      	ldr	r3, [r3, #24]
 80022ac:	461a      	mov	r2, r3
 80022ae:	f7ff fb37 	bl	8001920 <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6818      	ldr	r0, [r3, #0]
 80022b6:	683b      	ldr	r3, [r7, #0]
 80022b8:	6919      	ldr	r1, [r3, #16]
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	7f1b      	ldrb	r3, [r3, #28]
 80022be:	2b01      	cmp	r3, #1
 80022c0:	d102      	bne.n	80022c8 <HAL_ADC_ConfigChannel+0x124>
 80022c2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80022c6:	e000      	b.n	80022ca <HAL_ADC_ConfigChannel+0x126>
 80022c8:	2300      	movs	r3, #0
 80022ca:	461a      	mov	r2, r3
 80022cc:	f7ff fb40 	bl	8001950 <LL_ADC_SetOffsetSaturation>
 80022d0:	e11d      	b.n	800250e <HAL_ADC_ConfigChannel+0x36a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	2100      	movs	r1, #0
 80022d8:	4618      	mov	r0, r3
 80022da:	f7ff faf5 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80022de:	4603      	mov	r3, r0
 80022e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d10a      	bne.n	80022fe <HAL_ADC_ConfigChannel+0x15a>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	2100      	movs	r1, #0
 80022ee:	4618      	mov	r0, r3
 80022f0:	f7ff faea 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80022f4:	4603      	mov	r3, r0
 80022f6:	0e9b      	lsrs	r3, r3, #26
 80022f8:	f003 021f 	and.w	r2, r3, #31
 80022fc:	e012      	b.n	8002324 <HAL_ADC_ConfigChannel+0x180>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	2100      	movs	r1, #0
 8002304:	4618      	mov	r0, r3
 8002306:	f7ff fadf 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800230a:	4603      	mov	r3, r0
 800230c:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002310:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002314:	fa93 f3a3 	rbit	r3, r3
 8002318:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800231a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800231c:	fab3 f383 	clz	r3, r3
 8002320:	b2db      	uxtb	r3, r3
 8002322:	461a      	mov	r2, r3
 8002324:	683b      	ldr	r3, [r7, #0]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800232c:	2b00      	cmp	r3, #0
 800232e:	d105      	bne.n	800233c <HAL_ADC_ConfigChannel+0x198>
 8002330:	683b      	ldr	r3, [r7, #0]
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	0e9b      	lsrs	r3, r3, #26
 8002336:	f003 031f 	and.w	r3, r3, #31
 800233a:	e00a      	b.n	8002352 <HAL_ADC_ConfigChannel+0x1ae>
 800233c:	683b      	ldr	r3, [r7, #0]
 800233e:	681b      	ldr	r3, [r3, #0]
 8002340:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002342:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002344:	fa93 f3a3 	rbit	r3, r3
 8002348:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 800234a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800234c:	fab3 f383 	clz	r3, r3
 8002350:	b2db      	uxtb	r3, r3
 8002352:	429a      	cmp	r2, r3
 8002354:	d106      	bne.n	8002364 <HAL_ADC_ConfigChannel+0x1c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002356:	687b      	ldr	r3, [r7, #4]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	2200      	movs	r2, #0
 800235c:	2100      	movs	r1, #0
 800235e:	4618      	mov	r0, r3
 8002360:	f7ff fac6 	bl	80018f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	2101      	movs	r1, #1
 800236a:	4618      	mov	r0, r3
 800236c:	f7ff faac 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002370:	4603      	mov	r3, r0
 8002372:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002376:	2b00      	cmp	r3, #0
 8002378:	d10a      	bne.n	8002390 <HAL_ADC_ConfigChannel+0x1ec>
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	2101      	movs	r1, #1
 8002380:	4618      	mov	r0, r3
 8002382:	f7ff faa1 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002386:	4603      	mov	r3, r0
 8002388:	0e9b      	lsrs	r3, r3, #26
 800238a:	f003 021f 	and.w	r2, r3, #31
 800238e:	e010      	b.n	80023b2 <HAL_ADC_ConfigChannel+0x20e>
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	2101      	movs	r1, #1
 8002396:	4618      	mov	r0, r3
 8002398:	f7ff fa96 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800239c:	4603      	mov	r3, r0
 800239e:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023a0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80023a2:	fa93 f3a3 	rbit	r3, r3
 80023a6:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80023a8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80023aa:	fab3 f383 	clz	r3, r3
 80023ae:	b2db      	uxtb	r3, r3
 80023b0:	461a      	mov	r2, r3
 80023b2:	683b      	ldr	r3, [r7, #0]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d105      	bne.n	80023ca <HAL_ADC_ConfigChannel+0x226>
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	0e9b      	lsrs	r3, r3, #26
 80023c4:	f003 031f 	and.w	r3, r3, #31
 80023c8:	e00a      	b.n	80023e0 <HAL_ADC_ConfigChannel+0x23c>
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80023d0:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80023d2:	fa93 f3a3 	rbit	r3, r3
 80023d6:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80023d8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80023da:	fab3 f383 	clz	r3, r3
 80023de:	b2db      	uxtb	r3, r3
 80023e0:	429a      	cmp	r2, r3
 80023e2:	d106      	bne.n	80023f2 <HAL_ADC_ConfigChannel+0x24e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	2200      	movs	r2, #0
 80023ea:	2101      	movs	r1, #1
 80023ec:	4618      	mov	r0, r3
 80023ee:	f7ff fa7f 	bl	80018f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	681b      	ldr	r3, [r3, #0]
 80023f6:	2102      	movs	r1, #2
 80023f8:	4618      	mov	r0, r3
 80023fa:	f7ff fa65 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80023fe:	4603      	mov	r3, r0
 8002400:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002404:	2b00      	cmp	r3, #0
 8002406:	d10a      	bne.n	800241e <HAL_ADC_ConfigChannel+0x27a>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	2102      	movs	r1, #2
 800240e:	4618      	mov	r0, r3
 8002410:	f7ff fa5a 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 8002414:	4603      	mov	r3, r0
 8002416:	0e9b      	lsrs	r3, r3, #26
 8002418:	f003 021f 	and.w	r2, r3, #31
 800241c:	e010      	b.n	8002440 <HAL_ADC_ConfigChannel+0x29c>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	2102      	movs	r1, #2
 8002424:	4618      	mov	r0, r3
 8002426:	f7ff fa4f 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800242a:	4603      	mov	r3, r0
 800242c:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800242e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002430:	fa93 f3a3 	rbit	r3, r3
 8002434:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8002436:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002438:	fab3 f383 	clz	r3, r3
 800243c:	b2db      	uxtb	r3, r3
 800243e:	461a      	mov	r2, r3
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002448:	2b00      	cmp	r3, #0
 800244a:	d105      	bne.n	8002458 <HAL_ADC_ConfigChannel+0x2b4>
 800244c:	683b      	ldr	r3, [r7, #0]
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	0e9b      	lsrs	r3, r3, #26
 8002452:	f003 031f 	and.w	r3, r3, #31
 8002456:	e00a      	b.n	800246e <HAL_ADC_ConfigChannel+0x2ca>
 8002458:	683b      	ldr	r3, [r7, #0]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800245e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002460:	fa93 f3a3 	rbit	r3, r3
 8002464:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8002466:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002468:	fab3 f383 	clz	r3, r3
 800246c:	b2db      	uxtb	r3, r3
 800246e:	429a      	cmp	r2, r3
 8002470:	d106      	bne.n	8002480 <HAL_ADC_ConfigChannel+0x2dc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	2200      	movs	r2, #0
 8002478:	2102      	movs	r1, #2
 800247a:	4618      	mov	r0, r3
 800247c:	f7ff fa38 	bl	80018f0 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	2103      	movs	r1, #3
 8002486:	4618      	mov	r0, r3
 8002488:	f7ff fa1e 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 800248c:	4603      	mov	r3, r0
 800248e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002492:	2b00      	cmp	r3, #0
 8002494:	d10a      	bne.n	80024ac <HAL_ADC_ConfigChannel+0x308>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	2103      	movs	r1, #3
 800249c:	4618      	mov	r0, r3
 800249e:	f7ff fa13 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80024a2:	4603      	mov	r3, r0
 80024a4:	0e9b      	lsrs	r3, r3, #26
 80024a6:	f003 021f 	and.w	r2, r3, #31
 80024aa:	e010      	b.n	80024ce <HAL_ADC_ConfigChannel+0x32a>
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	2103      	movs	r1, #3
 80024b2:	4618      	mov	r0, r3
 80024b4:	f7ff fa08 	bl	80018c8 <LL_ADC_GetOffsetChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024bc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80024be:	fa93 f3a3 	rbit	r3, r3
 80024c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80024c4:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024c6:	fab3 f383 	clz	r3, r3
 80024ca:	b2db      	uxtb	r3, r3
 80024cc:	461a      	mov	r2, r3
 80024ce:	683b      	ldr	r3, [r7, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d6:	2b00      	cmp	r3, #0
 80024d8:	d105      	bne.n	80024e6 <HAL_ADC_ConfigChannel+0x342>
 80024da:	683b      	ldr	r3, [r7, #0]
 80024dc:	681b      	ldr	r3, [r3, #0]
 80024de:	0e9b      	lsrs	r3, r3, #26
 80024e0:	f003 031f 	and.w	r3, r3, #31
 80024e4:	e00a      	b.n	80024fc <HAL_ADC_ConfigChannel+0x358>
 80024e6:	683b      	ldr	r3, [r7, #0]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80024ec:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80024ee:	fa93 f3a3 	rbit	r3, r3
 80024f2:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 80024f4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80024f6:	fab3 f383 	clz	r3, r3
 80024fa:	b2db      	uxtb	r3, r3
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d106      	bne.n	800250e <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	2200      	movs	r2, #0
 8002506:	2103      	movs	r1, #3
 8002508:	4618      	mov	r0, r3
 800250a:	f7ff f9f1 	bl	80018f0 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	4618      	mov	r0, r3
 8002514:	f7ff fb54 	bl	8001bc0 <LL_ADC_IsEnabled>
 8002518:	4603      	mov	r3, r0
 800251a:	2b00      	cmp	r3, #0
 800251c:	f040 810c 	bne.w	8002738 <HAL_ADC_ConfigChannel+0x594>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	6818      	ldr	r0, [r3, #0]
 8002524:	683b      	ldr	r3, [r7, #0]
 8002526:	6819      	ldr	r1, [r3, #0]
 8002528:	683b      	ldr	r3, [r7, #0]
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	461a      	mov	r2, r3
 800252e:	f7ff fa9f 	bl	8001a70 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002532:	683b      	ldr	r3, [r7, #0]
 8002534:	68db      	ldr	r3, [r3, #12]
 8002536:	4aac      	ldr	r2, [pc, #688]	; (80027e8 <HAL_ADC_ConfigChannel+0x644>)
 8002538:	4293      	cmp	r3, r2
 800253a:	f040 80fd 	bne.w	8002738 <HAL_ADC_ConfigChannel+0x594>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002542:	683b      	ldr	r3, [r7, #0]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800254a:	2b00      	cmp	r3, #0
 800254c:	d10b      	bne.n	8002566 <HAL_ADC_ConfigChannel+0x3c2>
 800254e:	683b      	ldr	r3, [r7, #0]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	0e9b      	lsrs	r3, r3, #26
 8002554:	3301      	adds	r3, #1
 8002556:	f003 031f 	and.w	r3, r3, #31
 800255a:	2b09      	cmp	r3, #9
 800255c:	bf94      	ite	ls
 800255e:	2301      	movls	r3, #1
 8002560:	2300      	movhi	r3, #0
 8002562:	b2db      	uxtb	r3, r3
 8002564:	e012      	b.n	800258c <HAL_ADC_ConfigChannel+0x3e8>
 8002566:	683b      	ldr	r3, [r7, #0]
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800256c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800256e:	fa93 f3a3 	rbit	r3, r3
 8002572:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 8002574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002576:	fab3 f383 	clz	r3, r3
 800257a:	b2db      	uxtb	r3, r3
 800257c:	3301      	adds	r3, #1
 800257e:	f003 031f 	and.w	r3, r3, #31
 8002582:	2b09      	cmp	r3, #9
 8002584:	bf94      	ite	ls
 8002586:	2301      	movls	r3, #1
 8002588:	2300      	movhi	r3, #0
 800258a:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800258c:	2b00      	cmp	r3, #0
 800258e:	d064      	beq.n	800265a <HAL_ADC_ConfigChannel+0x4b6>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	681b      	ldr	r3, [r3, #0]
 8002594:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002598:	2b00      	cmp	r3, #0
 800259a:	d107      	bne.n	80025ac <HAL_ADC_ConfigChannel+0x408>
 800259c:	683b      	ldr	r3, [r7, #0]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	0e9b      	lsrs	r3, r3, #26
 80025a2:	3301      	adds	r3, #1
 80025a4:	069b      	lsls	r3, r3, #26
 80025a6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025aa:	e00e      	b.n	80025ca <HAL_ADC_ConfigChannel+0x426>
 80025ac:	683b      	ldr	r3, [r7, #0]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025b2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80025b4:	fa93 f3a3 	rbit	r3, r3
 80025b8:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80025ba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80025bc:	fab3 f383 	clz	r3, r3
 80025c0:	b2db      	uxtb	r3, r3
 80025c2:	3301      	adds	r3, #1
 80025c4:	069b      	lsls	r3, r3, #26
 80025c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80025ca:	683b      	ldr	r3, [r7, #0]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d109      	bne.n	80025ea <HAL_ADC_ConfigChannel+0x446>
 80025d6:	683b      	ldr	r3, [r7, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	0e9b      	lsrs	r3, r3, #26
 80025dc:	3301      	adds	r3, #1
 80025de:	f003 031f 	and.w	r3, r3, #31
 80025e2:	2101      	movs	r1, #1
 80025e4:	fa01 f303 	lsl.w	r3, r1, r3
 80025e8:	e010      	b.n	800260c <HAL_ADC_ConfigChannel+0x468>
 80025ea:	683b      	ldr	r3, [r7, #0]
 80025ec:	681b      	ldr	r3, [r3, #0]
 80025ee:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f2:	fa93 f3a3 	rbit	r3, r3
 80025f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80025f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025fa:	fab3 f383 	clz	r3, r3
 80025fe:	b2db      	uxtb	r3, r3
 8002600:	3301      	adds	r3, #1
 8002602:	f003 031f 	and.w	r3, r3, #31
 8002606:	2101      	movs	r1, #1
 8002608:	fa01 f303 	lsl.w	r3, r1, r3
 800260c:	ea42 0103 	orr.w	r1, r2, r3
 8002610:	683b      	ldr	r3, [r7, #0]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002618:	2b00      	cmp	r3, #0
 800261a:	d10a      	bne.n	8002632 <HAL_ADC_ConfigChannel+0x48e>
 800261c:	683b      	ldr	r3, [r7, #0]
 800261e:	681b      	ldr	r3, [r3, #0]
 8002620:	0e9b      	lsrs	r3, r3, #26
 8002622:	3301      	adds	r3, #1
 8002624:	f003 021f 	and.w	r2, r3, #31
 8002628:	4613      	mov	r3, r2
 800262a:	005b      	lsls	r3, r3, #1
 800262c:	4413      	add	r3, r2
 800262e:	051b      	lsls	r3, r3, #20
 8002630:	e011      	b.n	8002656 <HAL_ADC_ConfigChannel+0x4b2>
 8002632:	683b      	ldr	r3, [r7, #0]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002638:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800263a:	fa93 f3a3 	rbit	r3, r3
 800263e:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 8002640:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002642:	fab3 f383 	clz	r3, r3
 8002646:	b2db      	uxtb	r3, r3
 8002648:	3301      	adds	r3, #1
 800264a:	f003 021f 	and.w	r2, r3, #31
 800264e:	4613      	mov	r3, r2
 8002650:	005b      	lsls	r3, r3, #1
 8002652:	4413      	add	r3, r2
 8002654:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002656:	430b      	orrs	r3, r1
 8002658:	e069      	b.n	800272e <HAL_ADC_ConfigChannel+0x58a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800265a:	683b      	ldr	r3, [r7, #0]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002662:	2b00      	cmp	r3, #0
 8002664:	d107      	bne.n	8002676 <HAL_ADC_ConfigChannel+0x4d2>
 8002666:	683b      	ldr	r3, [r7, #0]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	0e9b      	lsrs	r3, r3, #26
 800266c:	3301      	adds	r3, #1
 800266e:	069b      	lsls	r3, r3, #26
 8002670:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002674:	e00e      	b.n	8002694 <HAL_ADC_ConfigChannel+0x4f0>
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800267c:	6a3b      	ldr	r3, [r7, #32]
 800267e:	fa93 f3a3 	rbit	r3, r3
 8002682:	61fb      	str	r3, [r7, #28]
  return result;
 8002684:	69fb      	ldr	r3, [r7, #28]
 8002686:	fab3 f383 	clz	r3, r3
 800268a:	b2db      	uxtb	r3, r3
 800268c:	3301      	adds	r3, #1
 800268e:	069b      	lsls	r3, r3, #26
 8002690:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002694:	683b      	ldr	r3, [r7, #0]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800269c:	2b00      	cmp	r3, #0
 800269e:	d109      	bne.n	80026b4 <HAL_ADC_ConfigChannel+0x510>
 80026a0:	683b      	ldr	r3, [r7, #0]
 80026a2:	681b      	ldr	r3, [r3, #0]
 80026a4:	0e9b      	lsrs	r3, r3, #26
 80026a6:	3301      	adds	r3, #1
 80026a8:	f003 031f 	and.w	r3, r3, #31
 80026ac:	2101      	movs	r1, #1
 80026ae:	fa01 f303 	lsl.w	r3, r1, r3
 80026b2:	e010      	b.n	80026d6 <HAL_ADC_ConfigChannel+0x532>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ba:	69bb      	ldr	r3, [r7, #24]
 80026bc:	fa93 f3a3 	rbit	r3, r3
 80026c0:	617b      	str	r3, [r7, #20]
  return result;
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	fab3 f383 	clz	r3, r3
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	3301      	adds	r3, #1
 80026cc:	f003 031f 	and.w	r3, r3, #31
 80026d0:	2101      	movs	r1, #1
 80026d2:	fa01 f303 	lsl.w	r3, r1, r3
 80026d6:	ea42 0103 	orr.w	r1, r2, r3
 80026da:	683b      	ldr	r3, [r7, #0]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d10d      	bne.n	8002702 <HAL_ADC_ConfigChannel+0x55e>
 80026e6:	683b      	ldr	r3, [r7, #0]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	0e9b      	lsrs	r3, r3, #26
 80026ec:	3301      	adds	r3, #1
 80026ee:	f003 021f 	and.w	r2, r3, #31
 80026f2:	4613      	mov	r3, r2
 80026f4:	005b      	lsls	r3, r3, #1
 80026f6:	4413      	add	r3, r2
 80026f8:	3b1e      	subs	r3, #30
 80026fa:	051b      	lsls	r3, r3, #20
 80026fc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002700:	e014      	b.n	800272c <HAL_ADC_ConfigChannel+0x588>
 8002702:	683b      	ldr	r3, [r7, #0]
 8002704:	681b      	ldr	r3, [r3, #0]
 8002706:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	fa93 f3a3 	rbit	r3, r3
 800270e:	60fb      	str	r3, [r7, #12]
  return result;
 8002710:	68fb      	ldr	r3, [r7, #12]
 8002712:	fab3 f383 	clz	r3, r3
 8002716:	b2db      	uxtb	r3, r3
 8002718:	3301      	adds	r3, #1
 800271a:	f003 021f 	and.w	r2, r3, #31
 800271e:	4613      	mov	r3, r2
 8002720:	005b      	lsls	r3, r3, #1
 8002722:	4413      	add	r3, r2
 8002724:	3b1e      	subs	r3, #30
 8002726:	051b      	lsls	r3, r3, #20
 8002728:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800272c:	430b      	orrs	r3, r1
 800272e:	683a      	ldr	r2, [r7, #0]
 8002730:	6892      	ldr	r2, [r2, #8]
 8002732:	4619      	mov	r1, r3
 8002734:	f7ff f973 	bl	8001a1e <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	681a      	ldr	r2, [r3, #0]
 800273c:	4b2b      	ldr	r3, [pc, #172]	; (80027ec <HAL_ADC_ConfigChannel+0x648>)
 800273e:	4013      	ands	r3, r2
 8002740:	2b00      	cmp	r3, #0
 8002742:	f000 80b8 	beq.w	80028b6 <HAL_ADC_ConfigChannel+0x712>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800274e:	d004      	beq.n	800275a <HAL_ADC_ConfigChannel+0x5b6>
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a26      	ldr	r2, [pc, #152]	; (80027f0 <HAL_ADC_ConfigChannel+0x64c>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d101      	bne.n	800275e <HAL_ADC_ConfigChannel+0x5ba>
 800275a:	4b26      	ldr	r3, [pc, #152]	; (80027f4 <HAL_ADC_ConfigChannel+0x650>)
 800275c:	e000      	b.n	8002760 <HAL_ADC_ConfigChannel+0x5bc>
 800275e:	4b26      	ldr	r3, [pc, #152]	; (80027f8 <HAL_ADC_ConfigChannel+0x654>)
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff f881 	bl	8001868 <LL_ADC_GetCommonPathInternalCh>
 8002766:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	4a23      	ldr	r2, [pc, #140]	; (80027fc <HAL_ADC_ConfigChannel+0x658>)
 8002770:	4293      	cmp	r3, r2
 8002772:	d004      	beq.n	800277e <HAL_ADC_ConfigChannel+0x5da>
 8002774:	683b      	ldr	r3, [r7, #0]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	4a21      	ldr	r2, [pc, #132]	; (8002800 <HAL_ADC_ConfigChannel+0x65c>)
 800277a:	4293      	cmp	r3, r2
 800277c:	d146      	bne.n	800280c <HAL_ADC_ConfigChannel+0x668>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800277e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002782:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d140      	bne.n	800280c <HAL_ADC_ConfigChannel+0x668>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002792:	f040 8090 	bne.w	80028b6 <HAL_ADC_ConfigChannel+0x712>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	681b      	ldr	r3, [r3, #0]
 800279a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800279e:	d004      	beq.n	80027aa <HAL_ADC_ConfigChannel+0x606>
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a12      	ldr	r2, [pc, #72]	; (80027f0 <HAL_ADC_ConfigChannel+0x64c>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d101      	bne.n	80027ae <HAL_ADC_ConfigChannel+0x60a>
 80027aa:	4a12      	ldr	r2, [pc, #72]	; (80027f4 <HAL_ADC_ConfigChannel+0x650>)
 80027ac:	e000      	b.n	80027b0 <HAL_ADC_ConfigChannel+0x60c>
 80027ae:	4a12      	ldr	r2, [pc, #72]	; (80027f8 <HAL_ADC_ConfigChannel+0x654>)
 80027b0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80027b4:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80027b8:	4619      	mov	r1, r3
 80027ba:	4610      	mov	r0, r2
 80027bc:	f7ff f841 	bl	8001842 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80027c0:	4b10      	ldr	r3, [pc, #64]	; (8002804 <HAL_ADC_ConfigChannel+0x660>)
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	099b      	lsrs	r3, r3, #6
 80027c6:	4a10      	ldr	r2, [pc, #64]	; (8002808 <HAL_ADC_ConfigChannel+0x664>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	099a      	lsrs	r2, r3, #6
 80027ce:	4613      	mov	r3, r2
 80027d0:	005b      	lsls	r3, r3, #1
 80027d2:	4413      	add	r3, r2
 80027d4:	009b      	lsls	r3, r3, #2
 80027d6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80027d8:	e002      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x63c>
          {
            wait_loop_index--;
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	3b01      	subs	r3, #1
 80027de:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f9      	bne.n	80027da <HAL_ADC_ConfigChannel+0x636>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80027e6:	e066      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
 80027e8:	407f0000 	.word	0x407f0000
 80027ec:	80080000 	.word	0x80080000
 80027f0:	50000100 	.word	0x50000100
 80027f4:	50000300 	.word	0x50000300
 80027f8:	50000700 	.word	0x50000700
 80027fc:	c3210000 	.word	0xc3210000
 8002800:	90c00010 	.word	0x90c00010
 8002804:	20000000 	.word	0x20000000
 8002808:	053e2d63 	.word	0x053e2d63
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	4a2e      	ldr	r2, [pc, #184]	; (80028cc <HAL_ADC_ConfigChannel+0x728>)
 8002812:	4293      	cmp	r3, r2
 8002814:	d120      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x6b4>
 8002816:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800281a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800281e:	2b00      	cmp	r3, #0
 8002820:	d11a      	bne.n	8002858 <HAL_ADC_ConfigChannel+0x6b4>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	4a2a      	ldr	r2, [pc, #168]	; (80028d0 <HAL_ADC_ConfigChannel+0x72c>)
 8002828:	4293      	cmp	r3, r2
 800282a:	d044      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002834:	d004      	beq.n	8002840 <HAL_ADC_ConfigChannel+0x69c>
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	4a25      	ldr	r2, [pc, #148]	; (80028d0 <HAL_ADC_ConfigChannel+0x72c>)
 800283c:	4293      	cmp	r3, r2
 800283e:	d101      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x6a0>
 8002840:	4a24      	ldr	r2, [pc, #144]	; (80028d4 <HAL_ADC_ConfigChannel+0x730>)
 8002842:	e000      	b.n	8002846 <HAL_ADC_ConfigChannel+0x6a2>
 8002844:	4a24      	ldr	r2, [pc, #144]	; (80028d8 <HAL_ADC_ConfigChannel+0x734>)
 8002846:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800284a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800284e:	4619      	mov	r1, r3
 8002850:	4610      	mov	r0, r2
 8002852:	f7fe fff6 	bl	8001842 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8002856:	e02e      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8002858:	683b      	ldr	r3, [r7, #0]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	4a1f      	ldr	r2, [pc, #124]	; (80028dc <HAL_ADC_ConfigChannel+0x738>)
 800285e:	4293      	cmp	r3, r2
 8002860:	d129      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002862:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002866:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800286a:	2b00      	cmp	r3, #0
 800286c:	d123      	bne.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4a17      	ldr	r2, [pc, #92]	; (80028d0 <HAL_ADC_ConfigChannel+0x72c>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d01e      	beq.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002880:	d004      	beq.n	800288c <HAL_ADC_ConfigChannel+0x6e8>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	4a12      	ldr	r2, [pc, #72]	; (80028d0 <HAL_ADC_ConfigChannel+0x72c>)
 8002888:	4293      	cmp	r3, r2
 800288a:	d101      	bne.n	8002890 <HAL_ADC_ConfigChannel+0x6ec>
 800288c:	4a11      	ldr	r2, [pc, #68]	; (80028d4 <HAL_ADC_ConfigChannel+0x730>)
 800288e:	e000      	b.n	8002892 <HAL_ADC_ConfigChannel+0x6ee>
 8002890:	4a11      	ldr	r2, [pc, #68]	; (80028d8 <HAL_ADC_ConfigChannel+0x734>)
 8002892:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002896:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800289a:	4619      	mov	r1, r3
 800289c:	4610      	mov	r0, r2
 800289e:	f7fe ffd0 	bl	8001842 <LL_ADC_SetCommonPathInternalCh>
 80028a2:	e008      	b.n	80028b6 <HAL_ADC_ConfigChannel+0x712>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028a8:	f043 0220 	orr.w	r2, r3, #32
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 80028be:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3798      	adds	r7, #152	; 0x98
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}
 80028ca:	bf00      	nop
 80028cc:	c7520000 	.word	0xc7520000
 80028d0:	50000100 	.word	0x50000100
 80028d4:	50000300 	.word	0x50000300
 80028d8:	50000700 	.word	0x50000700
 80028dc:	cb840000 	.word	0xcb840000

080028e0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	b084      	sub	sp, #16
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7ff f967 	bl	8001bc0 <LL_ADC_IsEnabled>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d146      	bne.n	8002986 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	689a      	ldr	r2, [r3, #8]
 80028fe:	4b24      	ldr	r3, [pc, #144]	; (8002990 <ADC_Enable+0xb0>)
 8002900:	4013      	ands	r3, r2
 8002902:	2b00      	cmp	r3, #0
 8002904:	d00d      	beq.n	8002922 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800290a:	f043 0210 	orr.w	r2, r3, #16
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002916:	f043 0201 	orr.w	r2, r3, #1
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	661a      	str	r2, [r3, #96]	; 0x60

      return HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	e032      	b.n	8002988 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4618      	mov	r0, r3
 8002928:	f7ff f922 	bl	8001b70 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800292c:	f7fe fefc 	bl	8001728 <HAL_GetTick>
 8002930:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002932:	e021      	b.n	8002978 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	4618      	mov	r0, r3
 800293a:	f7ff f941 	bl	8001bc0 <LL_ADC_IsEnabled>
 800293e:	4603      	mov	r3, r0
 8002940:	2b00      	cmp	r3, #0
 8002942:	d104      	bne.n	800294e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	4618      	mov	r0, r3
 800294a:	f7ff f911 	bl	8001b70 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800294e:	f7fe feeb 	bl	8001728 <HAL_GetTick>
 8002952:	4602      	mov	r2, r0
 8002954:	68fb      	ldr	r3, [r7, #12]
 8002956:	1ad3      	subs	r3, r2, r3
 8002958:	2b02      	cmp	r3, #2
 800295a:	d90d      	bls.n	8002978 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002960:	f043 0210 	orr.w	r2, r3, #16
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800296c:	f043 0201 	orr.w	r2, r3, #1
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002974:	2301      	movs	r3, #1
 8002976:	e007      	b.n	8002988 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f003 0301 	and.w	r3, r3, #1
 8002982:	2b01      	cmp	r3, #1
 8002984:	d1d6      	bne.n	8002934 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002986:	2300      	movs	r3, #0
}
 8002988:	4618      	mov	r0, r3
 800298a:	3710      	adds	r7, #16
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	8000003f 	.word	0x8000003f

08002994 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4618      	mov	r0, r3
 80029a2:	f7ff f920 	bl	8001be6 <LL_ADC_IsDisableOngoing>
 80029a6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	4618      	mov	r0, r3
 80029ae:	f7ff f907 	bl	8001bc0 <LL_ADC_IsEnabled>
 80029b2:	4603      	mov	r3, r0
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d040      	beq.n	8002a3a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2b00      	cmp	r3, #0
 80029bc:	d13d      	bne.n	8002a3a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80029be:	687b      	ldr	r3, [r7, #4]
 80029c0:	681b      	ldr	r3, [r3, #0]
 80029c2:	689b      	ldr	r3, [r3, #8]
 80029c4:	f003 030d 	and.w	r3, r3, #13
 80029c8:	2b01      	cmp	r3, #1
 80029ca:	d10c      	bne.n	80029e6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4618      	mov	r0, r3
 80029d2:	f7ff f8e1 	bl	8001b98 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2203      	movs	r2, #3
 80029dc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 80029de:	f7fe fea3 	bl	8001728 <HAL_GetTick>
 80029e2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80029e4:	e022      	b.n	8002a2c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80029ea:	f043 0210 	orr.w	r2, r3, #16
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	65da      	str	r2, [r3, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80029f6:	f043 0201 	orr.w	r2, r3, #1
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	661a      	str	r2, [r3, #96]	; 0x60
      return HAL_ERROR;
 80029fe:	2301      	movs	r3, #1
 8002a00:	e01c      	b.n	8002a3c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002a02:	f7fe fe91 	bl	8001728 <HAL_GetTick>
 8002a06:	4602      	mov	r2, r0
 8002a08:	68bb      	ldr	r3, [r7, #8]
 8002a0a:	1ad3      	subs	r3, r2, r3
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d90d      	bls.n	8002a2c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a14:	f043 0210 	orr.w	r2, r3, #16
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	65da      	str	r2, [r3, #92]	; 0x5c

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002a20:	f043 0201 	orr.w	r2, r3, #1
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	661a      	str	r2, [r3, #96]	; 0x60

        return HAL_ERROR;
 8002a28:	2301      	movs	r3, #1
 8002a2a:	e007      	b.n	8002a3c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	f003 0301 	and.w	r3, r3, #1
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1e3      	bne.n	8002a02 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002a3a:	2300      	movs	r3, #0
}
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	3710      	adds	r7, #16
 8002a40:	46bd      	mov	sp, r7
 8002a42:	bd80      	pop	{r7, pc}

08002a44 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8002a52:	68fb      	ldr	r3, [r7, #12]
 8002a54:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a56:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d14b      	bne.n	8002af6 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a62:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	f003 0308 	and.w	r3, r3, #8
 8002a74:	2b00      	cmp	r3, #0
 8002a76:	d021      	beq.n	8002abc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8002a78:	68fb      	ldr	r3, [r7, #12]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	4618      	mov	r0, r3
 8002a7e:	f7fe ff92 	bl	80019a6 <LL_ADC_REG_IsTriggerSourceSWStart>
 8002a82:	4603      	mov	r3, r0
 8002a84:	2b00      	cmp	r3, #0
 8002a86:	d032      	beq.n	8002aee <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d12b      	bne.n	8002aee <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002a9a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	65da      	str	r2, [r3, #92]	; 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aa6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d11f      	bne.n	8002aee <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002aae:	68fb      	ldr	r3, [r7, #12]
 8002ab0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ab2:	f043 0201 	orr.w	r2, r3, #1
 8002ab6:	68fb      	ldr	r3, [r7, #12]
 8002ab8:	65da      	str	r2, [r3, #92]	; 0x5c
 8002aba:	e018      	b.n	8002aee <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	68db      	ldr	r3, [r3, #12]
 8002ac2:	f003 0302 	and.w	r3, r3, #2
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d111      	bne.n	8002aee <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ace:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ada:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d105      	bne.n	8002aee <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ae6:	f043 0201 	orr.w	r2, r3, #1
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002aee:	68f8      	ldr	r0, [r7, #12]
 8002af0:	f7ff fb3a 	bl	8002168 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002af4:	e00e      	b.n	8002b14 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d003      	beq.n	8002b0a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8002b02:	68f8      	ldr	r0, [r7, #12]
 8002b04:	f7ff fb44 	bl	8002190 <HAL_ADC_ErrorCallback>
}
 8002b08:	e004      	b.n	8002b14 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002b0e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b10:	6878      	ldr	r0, [r7, #4]
 8002b12:	4798      	blx	r3
}
 8002b14:	bf00      	nop
 8002b16:	3710      	adds	r7, #16
 8002b18:	46bd      	mov	sp, r7
 8002b1a:	bd80      	pop	{r7, pc}

08002b1c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002b1c:	b580      	push	{r7, lr}
 8002b1e:	b084      	sub	sp, #16
 8002b20:	af00      	add	r7, sp, #0
 8002b22:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b28:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002b2a:	68f8      	ldr	r0, [r7, #12]
 8002b2c:	f7ff fb26 	bl	800217c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b30:	bf00      	nop
 8002b32:	3710      	adds	r7, #16
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bd80      	pop	{r7, pc}

08002b38 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b084      	sub	sp, #16
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b44:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002b4a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002b4e:	68fb      	ldr	r3, [r7, #12]
 8002b50:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b56:	f043 0204 	orr.w	r2, r3, #4
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002b5e:	68f8      	ldr	r0, [r7, #12]
 8002b60:	f7ff fb16 	bl	8002190 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002b64:	bf00      	nop
 8002b66:	3710      	adds	r7, #16
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <LL_ADC_GetCalibrationFactor>:
{
 8002b6c:	b480      	push	{r7}
 8002b6e:	b083      	sub	sp, #12
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	6078      	str	r0, [r7, #4]
 8002b74:	6039      	str	r1, [r7, #0]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, (SingleDiff & ADC_SINGLEDIFF_CALIB_FACTOR_MASK)) >> ((SingleDiff & ADC_SINGLEDIFF_CALIB_F_BIT_D_MASK) >> ADC_SINGLEDIFF_CALIB_F_BIT_D_SHIFT4));
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f8d3 20b4 	ldr.w	r2, [r3, #180]	; 0xb4
 8002b7c:	683b      	ldr	r3, [r7, #0]
 8002b7e:	4013      	ands	r3, r2
 8002b80:	f003 127f 	and.w	r2, r3, #8323199	; 0x7f007f
 8002b84:	683b      	ldr	r3, [r7, #0]
 8002b86:	0b1b      	lsrs	r3, r3, #12
 8002b88:	f003 0310 	and.w	r3, r3, #16
 8002b8c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr

08002b9c <LL_ADC_IsEnabled>:
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	b083      	sub	sp, #12
 8002ba0:	af00      	add	r7, sp, #0
 8002ba2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	689b      	ldr	r3, [r3, #8]
 8002ba8:	f003 0301 	and.w	r3, r3, #1
 8002bac:	2b01      	cmp	r3, #1
 8002bae:	d101      	bne.n	8002bb4 <LL_ADC_IsEnabled+0x18>
 8002bb0:	2301      	movs	r3, #1
 8002bb2:	e000      	b.n	8002bb6 <LL_ADC_IsEnabled+0x1a>
 8002bb4:	2300      	movs	r3, #0
}
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	370c      	adds	r7, #12
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bc0:	4770      	bx	lr

08002bc2 <LL_ADC_StartCalibration>:
{
 8002bc2:	b480      	push	{r7}
 8002bc4:	b083      	sub	sp, #12
 8002bc6:	af00      	add	r7, sp, #0
 8002bc8:	6078      	str	r0, [r7, #4]
 8002bca:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR,
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	689b      	ldr	r3, [r3, #8]
 8002bd0:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8002bd4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002bd8:	683a      	ldr	r2, [r7, #0]
 8002bda:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	609a      	str	r2, [r3, #8]
}
 8002be8:	bf00      	nop
 8002bea:	370c      	adds	r7, #12
 8002bec:	46bd      	mov	sp, r7
 8002bee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bf2:	4770      	bx	lr

08002bf4 <LL_ADC_IsCalibrationOnGoing>:
{
 8002bf4:	b480      	push	{r7}
 8002bf6:	b083      	sub	sp, #12
 8002bf8:	af00      	add	r7, sp, #0
 8002bfa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	689b      	ldr	r3, [r3, #8]
 8002c00:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8002c04:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002c08:	d101      	bne.n	8002c0e <LL_ADC_IsCalibrationOnGoing+0x1a>
 8002c0a:	2301      	movs	r3, #1
 8002c0c:	e000      	b.n	8002c10 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002c0e:	2300      	movs	r3, #0
}
 8002c10:	4618      	mov	r0, r3
 8002c12:	370c      	adds	r7, #12
 8002c14:	46bd      	mov	sp, r7
 8002c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c1a:	4770      	bx	lr

08002c1c <LL_ADC_REG_IsConversionOngoing>:
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	689b      	ldr	r3, [r3, #8]
 8002c28:	f003 0304 	and.w	r3, r3, #4
 8002c2c:	2b04      	cmp	r3, #4
 8002c2e:	d101      	bne.n	8002c34 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002c30:	2301      	movs	r3, #1
 8002c32:	e000      	b.n	8002c36 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002c34:	2300      	movs	r3, #0
}
 8002c36:	4618      	mov	r0, r3
 8002c38:	370c      	adds	r7, #12
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c40:	4770      	bx	lr
	...

08002c44 <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b084      	sub	sp, #16
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
 8002c4c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002c4e:	2300      	movs	r3, #0
 8002c50:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002c58:	2b01      	cmp	r3, #1
 8002c5a:	d101      	bne.n	8002c60 <HAL_ADCEx_Calibration_Start+0x1c>
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	e04d      	b.n	8002cfc <HAL_ADCEx_Calibration_Start+0xb8>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002c68:	6878      	ldr	r0, [r7, #4]
 8002c6a:	f7ff fe93 	bl	8002994 <ADC_Disable>
 8002c6e:	4603      	mov	r3, r0
 8002c70:	73fb      	strb	r3, [r7, #15]

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8002c72:	7bfb      	ldrb	r3, [r7, #15]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d136      	bne.n	8002ce6 <HAL_ADCEx_Calibration_Start+0xa2>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002c7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c80:	f023 0302 	bic.w	r3, r3, #2
 8002c84:	f043 0202 	orr.w	r2, r3, #2
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	65da      	str	r2, [r3, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	6839      	ldr	r1, [r7, #0]
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff ff95 	bl	8002bc2 <LL_ADC_StartCalibration>

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002c98:	e014      	b.n	8002cc4 <HAL_ADCEx_Calibration_Start+0x80>
    {
      wait_loop_index++;
 8002c9a:	68bb      	ldr	r3, [r7, #8]
 8002c9c:	3301      	adds	r3, #1
 8002c9e:	60bb      	str	r3, [r7, #8]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	4a18      	ldr	r2, [pc, #96]	; (8002d04 <HAL_ADCEx_Calibration_Start+0xc0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d90d      	bls.n	8002cc4 <HAL_ADCEx_Calibration_Start+0x80>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cac:	f023 0312 	bic.w	r3, r3, #18
 8002cb0:	f043 0210 	orr.w	r2, r3, #16
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	65da      	str	r2, [r3, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8002cc0:	2301      	movs	r3, #1
 8002cc2:	e01b      	b.n	8002cfc <HAL_ADCEx_Calibration_Start+0xb8>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	681b      	ldr	r3, [r3, #0]
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7ff ff93 	bl	8002bf4 <LL_ADC_IsCalibrationOnGoing>
 8002cce:	4603      	mov	r3, r0
 8002cd0:	2b00      	cmp	r3, #0
 8002cd2:	d1e2      	bne.n	8002c9a <HAL_ADCEx_Calibration_Start+0x56>
      }
    }

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cd8:	f023 0303 	bic.w	r3, r3, #3
 8002cdc:	f043 0201 	orr.w	r2, r3, #1
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	65da      	str	r2, [r3, #92]	; 0x5c
 8002ce4:	e005      	b.n	8002cf2 <HAL_ADCEx_Calibration_Start+0xae>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002cea:	f043 0210 	orr.w	r2, r3, #16
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002cfa:	7bfb      	ldrb	r3, [r7, #15]
}
 8002cfc:	4618      	mov	r0, r3
 8002cfe:	3710      	adds	r7, #16
 8002d00:	46bd      	mov	sp, r7
 8002d02:	bd80      	pop	{r7, pc}
 8002d04:	0004de01 	.word	0x0004de01

08002d08 <HAL_ADCEx_Calibration_GetValue>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval Calibration value.
  */
uint32_t HAL_ADCEx_Calibration_GetValue(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b082      	sub	sp, #8
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]
 8002d10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Return the selected ADC calibration value */
  return LL_ADC_GetCalibrationFactor(hadc->Instance, SingleDiff);
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	6839      	ldr	r1, [r7, #0]
 8002d18:	4618      	mov	r0, r3
 8002d1a:	f7ff ff27 	bl	8002b6c <LL_ADC_GetCalibrationFactor>
 8002d1e:	4603      	mov	r3, r0
}
 8002d20:	4618      	mov	r0, r3
 8002d22:	3708      	adds	r7, #8
 8002d24:	46bd      	mov	sp, r7
 8002d26:	bd80      	pop	{r7, pc}

08002d28 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 8002d28:	b590      	push	{r4, r7, lr}
 8002d2a:	b0a1      	sub	sp, #132	; 0x84
 8002d2c:	af00      	add	r7, sp, #0
 8002d2e:	6078      	str	r0, [r7, #4]
 8002d30:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002d32:	2300      	movs	r3, #0
 8002d34:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	f893 3058 	ldrb.w	r3, [r3, #88]	; 0x58
 8002d3e:	2b01      	cmp	r3, #1
 8002d40:	d101      	bne.n	8002d46 <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 8002d42:	2302      	movs	r3, #2
 8002d44:	e0c7      	b.n	8002ed6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2201      	movs	r2, #1
 8002d4a:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002d56:	d102      	bne.n	8002d5e <HAL_ADCEx_MultiModeConfigChannel+0x36>
 8002d58:	4b61      	ldr	r3, [pc, #388]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002d5a:	60bb      	str	r3, [r7, #8]
 8002d5c:	e001      	b.n	8002d62 <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8002d5e:	2300      	movs	r3, #0
 8002d60:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 8002d62:	68bb      	ldr	r3, [r7, #8]
 8002d64:	2b00      	cmp	r3, #0
 8002d66:	d10b      	bne.n	8002d80 <HAL_ADCEx_MultiModeConfigChannel+0x58>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d6c:	f043 0220 	orr.w	r2, r3, #32
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	2200      	movs	r2, #0
 8002d78:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

    return HAL_ERROR;
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e0aa      	b.n	8002ed6 <HAL_ADCEx_MultiModeConfigChannel+0x1ae>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	4618      	mov	r0, r3
 8002d84:	f7ff ff4a 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 8002d88:	67b8      	str	r0, [r7, #120]	; 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4618      	mov	r0, r3
 8002d90:	f7ff ff44 	bl	8002c1c <LL_ADC_REG_IsConversionOngoing>
 8002d94:	4603      	mov	r3, r0
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	f040 808c 	bne.w	8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8002d9c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	f040 8088 	bne.w	8002eb4 <HAL_ADCEx_MultiModeConfigChannel+0x18c>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dac:	d004      	beq.n	8002db8 <HAL_ADCEx_MultiModeConfigChannel+0x90>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a4b      	ldr	r2, [pc, #300]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d101      	bne.n	8002dbc <HAL_ADCEx_MultiModeConfigChannel+0x94>
 8002db8:	4b4a      	ldr	r3, [pc, #296]	; (8002ee4 <HAL_ADCEx_MultiModeConfigChannel+0x1bc>)
 8002dba:	e000      	b.n	8002dbe <HAL_ADCEx_MultiModeConfigChannel+0x96>
 8002dbc:	4b4a      	ldr	r3, [pc, #296]	; (8002ee8 <HAL_ADCEx_MultiModeConfigChannel+0x1c0>)
 8002dbe:	677b      	str	r3, [r7, #116]	; 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002dc0:	683b      	ldr	r3, [r7, #0]
 8002dc2:	681b      	ldr	r3, [r3, #0]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d041      	beq.n	8002e4c <HAL_ADCEx_MultiModeConfigChannel+0x124>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8002dc8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002dca:	689b      	ldr	r3, [r3, #8]
 8002dcc:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	6859      	ldr	r1, [r3, #4]
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002dda:	035b      	lsls	r3, r3, #13
 8002ddc:	430b      	orrs	r3, r1
 8002dde:	431a      	orrs	r2, r3
 8002de0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002de2:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002dec:	d004      	beq.n	8002df8 <HAL_ADCEx_MultiModeConfigChannel+0xd0>
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4a3b      	ldr	r2, [pc, #236]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d10f      	bne.n	8002e18 <HAL_ADCEx_MultiModeConfigChannel+0xf0>
 8002df8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002dfc:	f7ff fece 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e00:	4604      	mov	r4, r0
 8002e02:	4837      	ldr	r0, [pc, #220]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002e04:	f7ff feca 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e08:	4603      	mov	r3, r0
 8002e0a:	4323      	orrs	r3, r4
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	bf0c      	ite	eq
 8002e10:	2301      	moveq	r3, #1
 8002e12:	2300      	movne	r3, #0
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	e008      	b.n	8002e2a <HAL_ADCEx_MultiModeConfigChannel+0x102>
 8002e18:	4834      	ldr	r0, [pc, #208]	; (8002eec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8002e1a:	f7ff febf 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e1e:	4603      	mov	r3, r0
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	bf0c      	ite	eq
 8002e24:	2301      	moveq	r3, #1
 8002e26:	2300      	movne	r3, #0
 8002e28:	b2db      	uxtb	r3, r3
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d04c      	beq.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8002e2e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e30:	689b      	ldr	r3, [r3, #8]
 8002e32:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002e36:	f023 030f 	bic.w	r3, r3, #15
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6811      	ldr	r1, [r2, #0]
 8002e3e:	683a      	ldr	r2, [r7, #0]
 8002e40:	6892      	ldr	r2, [r2, #8]
 8002e42:	430a      	orrs	r2, r1
 8002e44:	431a      	orrs	r2, r3
 8002e46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e48:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002e4a:	e03d      	b.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8002e4c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e4e:	689b      	ldr	r3, [r3, #8]
 8002e50:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8002e54:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e56:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8002e60:	d004      	beq.n	8002e6c <HAL_ADCEx_MultiModeConfigChannel+0x144>
 8002e62:	687b      	ldr	r3, [r7, #4]
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	4a1e      	ldr	r2, [pc, #120]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002e68:	4293      	cmp	r3, r2
 8002e6a:	d10f      	bne.n	8002e8c <HAL_ADCEx_MultiModeConfigChannel+0x164>
 8002e6c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8002e70:	f7ff fe94 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e74:	4604      	mov	r4, r0
 8002e76:	481a      	ldr	r0, [pc, #104]	; (8002ee0 <HAL_ADCEx_MultiModeConfigChannel+0x1b8>)
 8002e78:	f7ff fe90 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e7c:	4603      	mov	r3, r0
 8002e7e:	4323      	orrs	r3, r4
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	bf0c      	ite	eq
 8002e84:	2301      	moveq	r3, #1
 8002e86:	2300      	movne	r3, #0
 8002e88:	b2db      	uxtb	r3, r3
 8002e8a:	e008      	b.n	8002e9e <HAL_ADCEx_MultiModeConfigChannel+0x176>
 8002e8c:	4817      	ldr	r0, [pc, #92]	; (8002eec <HAL_ADCEx_MultiModeConfigChannel+0x1c4>)
 8002e8e:	f7ff fe85 	bl	8002b9c <LL_ADC_IsEnabled>
 8002e92:	4603      	mov	r3, r0
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	bf0c      	ite	eq
 8002e98:	2301      	moveq	r3, #1
 8002e9a:	2300      	movne	r3, #0
 8002e9c:	b2db      	uxtb	r3, r3
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d012      	beq.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 8002ea2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002ea4:	689b      	ldr	r3, [r3, #8]
 8002ea6:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 8002eaa:	f023 030f 	bic.w	r3, r3, #15
 8002eae:	6f7a      	ldr	r2, [r7, #116]	; 0x74
 8002eb0:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002eb2:	e009      	b.n	8002ec8 <HAL_ADCEx_MultiModeConfigChannel+0x1a0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002eb8:	f043 0220 	orr.w	r2, r3, #32
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002ec0:	2301      	movs	r3, #1
 8002ec2:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 8002ec6:	e000      	b.n	8002eca <HAL_ADCEx_MultiModeConfigChannel+0x1a2>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8002ec8:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58

  /* Return function status */
  return tmp_hal_status;
 8002ed2:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3784      	adds	r7, #132	; 0x84
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd90      	pop	{r4, r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	50000100 	.word	0x50000100
 8002ee4:	50000300 	.word	0x50000300
 8002ee8:	50000700 	.word	0x50000700
 8002eec:	50000400 	.word	0x50000400

08002ef0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ef0:	b480      	push	{r7}
 8002ef2:	b085      	sub	sp, #20
 8002ef4:	af00      	add	r7, sp, #0
 8002ef6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002ef8:	687b      	ldr	r3, [r7, #4]
 8002efa:	f003 0307 	and.w	r3, r3, #7
 8002efe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002f00:	4b0c      	ldr	r3, [pc, #48]	; (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f02:	68db      	ldr	r3, [r3, #12]
 8002f04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002f06:	68ba      	ldr	r2, [r7, #8]
 8002f08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002f0c:	4013      	ands	r3, r2
 8002f0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002f10:	68fb      	ldr	r3, [r7, #12]
 8002f12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002f18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002f1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002f20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002f22:	4a04      	ldr	r2, [pc, #16]	; (8002f34 <__NVIC_SetPriorityGrouping+0x44>)
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	60d3      	str	r3, [r2, #12]
}
 8002f28:	bf00      	nop
 8002f2a:	3714      	adds	r7, #20
 8002f2c:	46bd      	mov	sp, r7
 8002f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f32:	4770      	bx	lr
 8002f34:	e000ed00 	.word	0xe000ed00

08002f38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002f38:	b480      	push	{r7}
 8002f3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002f3c:	4b04      	ldr	r3, [pc, #16]	; (8002f50 <__NVIC_GetPriorityGrouping+0x18>)
 8002f3e:	68db      	ldr	r3, [r3, #12]
 8002f40:	0a1b      	lsrs	r3, r3, #8
 8002f42:	f003 0307 	and.w	r3, r3, #7
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	46bd      	mov	sp, r7
 8002f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4e:	4770      	bx	lr
 8002f50:	e000ed00 	.word	0xe000ed00

08002f54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	4603      	mov	r3, r0
 8002f5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	db0b      	blt.n	8002f7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	f003 021f 	and.w	r2, r3, #31
 8002f6c:	4907      	ldr	r1, [pc, #28]	; (8002f8c <__NVIC_EnableIRQ+0x38>)
 8002f6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f72:	095b      	lsrs	r3, r3, #5
 8002f74:	2001      	movs	r0, #1
 8002f76:	fa00 f202 	lsl.w	r2, r0, r2
 8002f7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002f7e:	bf00      	nop
 8002f80:	370c      	adds	r7, #12
 8002f82:	46bd      	mov	sp, r7
 8002f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f88:	4770      	bx	lr
 8002f8a:	bf00      	nop
 8002f8c:	e000e100 	.word	0xe000e100

08002f90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	4603      	mov	r3, r0
 8002f98:	6039      	str	r1, [r7, #0]
 8002f9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002f9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	db0a      	blt.n	8002fba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	b2da      	uxtb	r2, r3
 8002fa8:	490c      	ldr	r1, [pc, #48]	; (8002fdc <__NVIC_SetPriority+0x4c>)
 8002faa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002fae:	0112      	lsls	r2, r2, #4
 8002fb0:	b2d2      	uxtb	r2, r2
 8002fb2:	440b      	add	r3, r1
 8002fb4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002fb8:	e00a      	b.n	8002fd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	4908      	ldr	r1, [pc, #32]	; (8002fe0 <__NVIC_SetPriority+0x50>)
 8002fc0:	79fb      	ldrb	r3, [r7, #7]
 8002fc2:	f003 030f 	and.w	r3, r3, #15
 8002fc6:	3b04      	subs	r3, #4
 8002fc8:	0112      	lsls	r2, r2, #4
 8002fca:	b2d2      	uxtb	r2, r2
 8002fcc:	440b      	add	r3, r1
 8002fce:	761a      	strb	r2, [r3, #24]
}
 8002fd0:	bf00      	nop
 8002fd2:	370c      	adds	r7, #12
 8002fd4:	46bd      	mov	sp, r7
 8002fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fda:	4770      	bx	lr
 8002fdc:	e000e100 	.word	0xe000e100
 8002fe0:	e000ed00 	.word	0xe000ed00

08002fe4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002fe4:	b480      	push	{r7}
 8002fe6:	b089      	sub	sp, #36	; 0x24
 8002fe8:	af00      	add	r7, sp, #0
 8002fea:	60f8      	str	r0, [r7, #12]
 8002fec:	60b9      	str	r1, [r7, #8]
 8002fee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	f003 0307 	and.w	r3, r3, #7
 8002ff6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ff8:	69fb      	ldr	r3, [r7, #28]
 8002ffa:	f1c3 0307 	rsb	r3, r3, #7
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	bf28      	it	cs
 8003002:	2304      	movcs	r3, #4
 8003004:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003006:	69fb      	ldr	r3, [r7, #28]
 8003008:	3304      	adds	r3, #4
 800300a:	2b06      	cmp	r3, #6
 800300c:	d902      	bls.n	8003014 <NVIC_EncodePriority+0x30>
 800300e:	69fb      	ldr	r3, [r7, #28]
 8003010:	3b03      	subs	r3, #3
 8003012:	e000      	b.n	8003016 <NVIC_EncodePriority+0x32>
 8003014:	2300      	movs	r3, #0
 8003016:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003018:	f04f 32ff 	mov.w	r2, #4294967295
 800301c:	69bb      	ldr	r3, [r7, #24]
 800301e:	fa02 f303 	lsl.w	r3, r2, r3
 8003022:	43da      	mvns	r2, r3
 8003024:	68bb      	ldr	r3, [r7, #8]
 8003026:	401a      	ands	r2, r3
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800302c:	f04f 31ff 	mov.w	r1, #4294967295
 8003030:	697b      	ldr	r3, [r7, #20]
 8003032:	fa01 f303 	lsl.w	r3, r1, r3
 8003036:	43d9      	mvns	r1, r3
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800303c:	4313      	orrs	r3, r2
         );
}
 800303e:	4618      	mov	r0, r3
 8003040:	3724      	adds	r7, #36	; 0x24
 8003042:	46bd      	mov	sp, r7
 8003044:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003048:	4770      	bx	lr
	...

0800304c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800304c:	b580      	push	{r7, lr}
 800304e:	b082      	sub	sp, #8
 8003050:	af00      	add	r7, sp, #0
 8003052:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	3b01      	subs	r3, #1
 8003058:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800305c:	d301      	bcc.n	8003062 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800305e:	2301      	movs	r3, #1
 8003060:	e00f      	b.n	8003082 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003062:	4a0a      	ldr	r2, [pc, #40]	; (800308c <SysTick_Config+0x40>)
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	3b01      	subs	r3, #1
 8003068:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800306a:	210f      	movs	r1, #15
 800306c:	f04f 30ff 	mov.w	r0, #4294967295
 8003070:	f7ff ff8e 	bl	8002f90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003074:	4b05      	ldr	r3, [pc, #20]	; (800308c <SysTick_Config+0x40>)
 8003076:	2200      	movs	r2, #0
 8003078:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800307a:	4b04      	ldr	r3, [pc, #16]	; (800308c <SysTick_Config+0x40>)
 800307c:	2207      	movs	r2, #7
 800307e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003080:	2300      	movs	r3, #0
}
 8003082:	4618      	mov	r0, r3
 8003084:	3708      	adds	r7, #8
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	e000e010 	.word	0xe000e010

08003090 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003090:	b580      	push	{r7, lr}
 8003092:	b082      	sub	sp, #8
 8003094:	af00      	add	r7, sp, #0
 8003096:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003098:	6878      	ldr	r0, [r7, #4]
 800309a:	f7ff ff29 	bl	8002ef0 <__NVIC_SetPriorityGrouping>
}
 800309e:	bf00      	nop
 80030a0:	3708      	adds	r7, #8
 80030a2:	46bd      	mov	sp, r7
 80030a4:	bd80      	pop	{r7, pc}

080030a6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80030a6:	b580      	push	{r7, lr}
 80030a8:	b086      	sub	sp, #24
 80030aa:	af00      	add	r7, sp, #0
 80030ac:	4603      	mov	r3, r0
 80030ae:	60b9      	str	r1, [r7, #8]
 80030b0:	607a      	str	r2, [r7, #4]
 80030b2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80030b4:	f7ff ff40 	bl	8002f38 <__NVIC_GetPriorityGrouping>
 80030b8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80030ba:	687a      	ldr	r2, [r7, #4]
 80030bc:	68b9      	ldr	r1, [r7, #8]
 80030be:	6978      	ldr	r0, [r7, #20]
 80030c0:	f7ff ff90 	bl	8002fe4 <NVIC_EncodePriority>
 80030c4:	4602      	mov	r2, r0
 80030c6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80030ca:	4611      	mov	r1, r2
 80030cc:	4618      	mov	r0, r3
 80030ce:	f7ff ff5f 	bl	8002f90 <__NVIC_SetPriority>
}
 80030d2:	bf00      	nop
 80030d4:	3718      	adds	r7, #24
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bd80      	pop	{r7, pc}

080030da <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80030da:	b580      	push	{r7, lr}
 80030dc:	b082      	sub	sp, #8
 80030de:	af00      	add	r7, sp, #0
 80030e0:	4603      	mov	r3, r0
 80030e2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80030e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff ff33 	bl	8002f54 <__NVIC_EnableIRQ>
}
 80030ee:	bf00      	nop
 80030f0:	3708      	adds	r7, #8
 80030f2:	46bd      	mov	sp, r7
 80030f4:	bd80      	pop	{r7, pc}

080030f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80030f6:	b580      	push	{r7, lr}
 80030f8:	b082      	sub	sp, #8
 80030fa:	af00      	add	r7, sp, #0
 80030fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80030fe:	6878      	ldr	r0, [r7, #4]
 8003100:	f7ff ffa4 	bl	800304c <SysTick_Config>
 8003104:	4603      	mov	r3, r0
}
 8003106:	4618      	mov	r0, r3
 8003108:	3708      	adds	r7, #8
 800310a:	46bd      	mov	sp, r7
 800310c:	bd80      	pop	{r7, pc}

0800310e <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 800310e:	b580      	push	{r7, lr}
 8003110:	b082      	sub	sp, #8
 8003112:	af00      	add	r7, sp, #0
 8003114:	6078      	str	r0, [r7, #4]
  /* Check DAC handle */
  if (hdac == NULL)
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d101      	bne.n	8003120 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 800311c:	2301      	movs	r3, #1
 800311e:	e014      	b.n	800314a <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	791b      	ldrb	r3, [r3, #4]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	2b00      	cmp	r3, #0
 8003128:	d105      	bne.n	8003136 <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	2200      	movs	r2, #0
 800312e:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8003130:	6878      	ldr	r0, [r7, #4]
 8003132:	f7fe f89b 	bl	800126c <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	2202      	movs	r2, #2
 800313a:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	2200      	movs	r2, #0
 8003140:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	2201      	movs	r2, #1
 8003146:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8003148:	2300      	movs	r3, #0
}
 800314a:	4618      	mov	r0, r3
 800314c:	3708      	adds	r7, #8
 800314e:	46bd      	mov	sp, r7
 8003150:	bd80      	pop	{r7, pc}
	...

08003154 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 serie, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8003154:	b580      	push	{r7, lr}
 8003156:	b08a      	sub	sp, #40	; 0x28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg1;
  uint32_t tmpreg2;
  uint32_t tickstart = 0U;
 8003160:	2300      	movs	r3, #0
 8003162:	61fb      	str	r3, [r7, #28]
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8003164:	68fb      	ldr	r3, [r7, #12]
 8003166:	795b      	ldrb	r3, [r3, #5]
 8003168:	2b01      	cmp	r3, #1
 800316a:	d101      	bne.n	8003170 <HAL_DAC_ConfigChannel+0x1c>
 800316c:	2302      	movs	r3, #2
 800316e:	e194      	b.n	800349a <HAL_DAC_ConfigChannel+0x346>
 8003170:	68fb      	ldr	r3, [r7, #12]
 8003172:	2201      	movs	r2, #1
 8003174:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2202      	movs	r2, #2
 800317a:	711a      	strb	r2, [r3, #4]

  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	689b      	ldr	r3, [r3, #8]
 8003180:	2b04      	cmp	r3, #4
 8003182:	d174      	bne.n	800326e <HAL_DAC_ConfigChannel+0x11a>
    /* Sample on old configuration */
  {
    /* SampleTime */
    if (Channel == DAC_CHANNEL_1)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2b00      	cmp	r3, #0
 8003188:	d137      	bne.n	80031fa <HAL_DAC_ConfigChannel+0xa6>
    {
      /* Get timeout */
      tickstart = HAL_GetTick();
 800318a:	f7fe facd 	bl	8001728 <HAL_GetTick>
 800318e:	61f8      	str	r0, [r7, #28]

      /* SHSR1 can be written when BWST1 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8003190:	e011      	b.n	80031b6 <HAL_DAC_ConfigChannel+0x62>
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8003192:	f7fe fac9 	bl	8001728 <HAL_GetTick>
 8003196:	4602      	mov	r2, r0
 8003198:	69fb      	ldr	r3, [r7, #28]
 800319a:	1ad3      	subs	r3, r2, r3
 800319c:	2b01      	cmp	r3, #1
 800319e:	d90a      	bls.n	80031b6 <HAL_DAC_ConfigChannel+0x62>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80031a0:	68fb      	ldr	r3, [r7, #12]
 80031a2:	691b      	ldr	r3, [r3, #16]
 80031a4:	f043 0208 	orr.w	r2, r3, #8
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80031ac:	68fb      	ldr	r3, [r7, #12]
 80031ae:	2203      	movs	r2, #3
 80031b0:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80031b2:	2303      	movs	r3, #3
 80031b4:	e171      	b.n	800349a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 80031b6:	68fb      	ldr	r3, [r7, #12]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80031bc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d1e6      	bne.n	8003192 <HAL_DAC_ConfigChannel+0x3e>
        }
      }
      HAL_Delay(1);
 80031c4:	2001      	movs	r0, #1
 80031c6:	f7fe fabb 	bl	8001740 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 80031ca:	68fb      	ldr	r3, [r7, #12]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	68ba      	ldr	r2, [r7, #8]
 80031d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80031d2:	641a      	str	r2, [r3, #64]	; 0x40
 80031d4:	e01e      	b.n	8003214 <HAL_DAC_ConfigChannel+0xc0>
      /* SHSR2 can be written when BWST2 is cleared */

      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
      {
        /* Check for the Timeout */
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 80031d6:	f7fe faa7 	bl	8001728 <HAL_GetTick>
 80031da:	4602      	mov	r2, r0
 80031dc:	69fb      	ldr	r3, [r7, #28]
 80031de:	1ad3      	subs	r3, r2, r3
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d90a      	bls.n	80031fa <HAL_DAC_ConfigChannel+0xa6>
        {
          /* Update error code */
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	691b      	ldr	r3, [r3, #16]
 80031e8:	f043 0208 	orr.w	r2, r3, #8
 80031ec:	68fb      	ldr	r3, [r7, #12]
 80031ee:	611a      	str	r2, [r3, #16]

          /* Change the DMA state */
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	2203      	movs	r2, #3
 80031f4:	711a      	strb	r2, [r3, #4]

          return HAL_TIMEOUT;
 80031f6:	2303      	movs	r3, #3
 80031f8:	e14f      	b.n	800349a <HAL_DAC_ConfigChannel+0x346>
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003200:	2b00      	cmp	r3, #0
 8003202:	dbe8      	blt.n	80031d6 <HAL_DAC_ConfigChannel+0x82>
        }
      }
      HAL_Delay(1U);
 8003204:	2001      	movs	r0, #1
 8003206:	f7fe fa9b 	bl	8001740 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	68ba      	ldr	r2, [r7, #8]
 8003210:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003212:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* HoldTime */
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_HoldTime) << (Channel & 0x10UL));
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f003 0310 	and.w	r3, r3, #16
 8003220:	f240 31ff 	movw	r1, #1023	; 0x3ff
 8003224:	fa01 f303 	lsl.w	r3, r1, r3
 8003228:	43db      	mvns	r3, r3
 800322a:	ea02 0103 	and.w	r1, r2, r3
 800322e:	68bb      	ldr	r3, [r7, #8]
 8003230:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	409a      	lsls	r2, r3
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	430a      	orrs	r2, r1
 8003240:	649a      	str	r2, [r3, #72]	; 0x48
    /* RefreshTime */
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL), (sConfig->DAC_SampleAndHoldConfig.DAC_RefreshTime) << (Channel & 0x10UL));
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	f003 0310 	and.w	r3, r3, #16
 800324e:	21ff      	movs	r1, #255	; 0xff
 8003250:	fa01 f303 	lsl.w	r3, r1, r3
 8003254:	43db      	mvns	r3, r3
 8003256:	ea02 0103 	and.w	r1, r2, r3
 800325a:	68bb      	ldr	r3, [r7, #8]
 800325c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	f003 0310 	and.w	r3, r3, #16
 8003264:	409a      	lsls	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	430a      	orrs	r2, r1
 800326c:	64da      	str	r2, [r3, #76]	; 0x4c
  }

  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 800326e:	68bb      	ldr	r3, [r7, #8]
 8003270:	69db      	ldr	r3, [r3, #28]
 8003272:	2b01      	cmp	r3, #1
 8003274:	d11d      	bne.n	80032b2 <HAL_DAC_ConfigChannel+0x15e>
    /* USER TRIMMING */
  {
    /* Get the DAC CCR value */
    tmpreg1 = hdac->Instance->CCR;
 8003276:	68fb      	ldr	r3, [r7, #12]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800327c:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear trimming value */
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	f003 0310 	and.w	r3, r3, #16
 8003284:	221f      	movs	r2, #31
 8003286:	fa02 f303 	lsl.w	r3, r2, r3
 800328a:	43db      	mvns	r3, r3
 800328c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800328e:	4013      	ands	r3, r2
 8003290:	627b      	str	r3, [r7, #36]	; 0x24
    /* Configure for the selected trimming offset */
    tmpreg2 = sConfig->DAC_TrimmingValue;
 8003292:	68bb      	ldr	r3, [r7, #8]
 8003294:	6a1b      	ldr	r3, [r3, #32]
 8003296:	61bb      	str	r3, [r7, #24]
    /* Calculate CCR register value depending on DAC_Channel */
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	f003 0310 	and.w	r3, r3, #16
 800329e:	69ba      	ldr	r2, [r7, #24]
 80032a0:	fa02 f303 	lsl.w	r3, r2, r3
 80032a4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032a6:	4313      	orrs	r3, r2
 80032a8:	627b      	str	r3, [r7, #36]	; 0x24
    /* Write to DAC CCR */
    hdac->Instance->CCR = tmpreg1;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032b0:	639a      	str	r2, [r3, #56]	; 0x38
  }
  /* else factory trimming is used (factory setting are available at reset)*/
  /* SW Nothing has nothing to do */

  /* Get the DAC MCR value */
  tmpreg1 = hdac->Instance->MCR;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80032b8:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear DAC_MCR_MODEx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f003 0310 	and.w	r3, r3, #16
 80032c0:	2207      	movs	r2, #7
 80032c2:	fa02 f303 	lsl.w	r3, r2, r3
 80032c6:	43db      	mvns	r3, r3
 80032c8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80032ca:	4013      	ands	r3, r2
 80032cc:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: mode, buffer output & on chip peripheral connect */
  if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_EXTERNAL) == DAC_CHIPCONNECT_EXTERNAL)
 80032ce:	68bb      	ldr	r3, [r7, #8]
 80032d0:	699b      	ldr	r3, [r3, #24]
 80032d2:	f003 0301 	and.w	r3, r3, #1
 80032d6:	2b00      	cmp	r3, #0
 80032d8:	d002      	beq.n	80032e0 <HAL_DAC_ConfigChannel+0x18c>
  {
    connectOnChip = 0x00000000UL;
 80032da:	2300      	movs	r3, #0
 80032dc:	623b      	str	r3, [r7, #32]
 80032de:	e011      	b.n	8003304 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else if ((sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_INTERNAL) == DAC_CHIPCONNECT_INTERNAL)
 80032e0:	68bb      	ldr	r3, [r7, #8]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	f003 0302 	and.w	r3, r3, #2
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d002      	beq.n	80032f2 <HAL_DAC_ConfigChannel+0x19e>
  {
    connectOnChip = DAC_MCR_MODE1_0;
 80032ec:	2301      	movs	r3, #1
 80032ee:	623b      	str	r3, [r7, #32]
 80032f0:	e008      	b.n	8003304 <HAL_DAC_ConfigChannel+0x1b0>
  }
  else /* (sConfig->DAC_ConnectOnChipPeripheral & DAC_CHIPCONNECT_BOTH) == DAC_CHIPCONNECT_BOTH */
  {
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 80032f2:	68bb      	ldr	r3, [r7, #8]
 80032f4:	695b      	ldr	r3, [r3, #20]
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d102      	bne.n	8003300 <HAL_DAC_ConfigChannel+0x1ac>
    {
      connectOnChip = DAC_MCR_MODE1_0;
 80032fa:	2301      	movs	r3, #1
 80032fc:	623b      	str	r3, [r7, #32]
 80032fe:	e001      	b.n	8003304 <HAL_DAC_ConfigChannel+0x1b0>
    }
    else
    {
      connectOnChip = 0x00000000UL;
 8003300:	2300      	movs	r3, #0
 8003302:	623b      	str	r3, [r7, #32]
    }
  }
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8003304:	68bb      	ldr	r3, [r7, #8]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	68bb      	ldr	r3, [r7, #8]
 800330a:	695b      	ldr	r3, [r3, #20]
 800330c:	4313      	orrs	r3, r2
 800330e:	6a3a      	ldr	r2, [r7, #32]
 8003310:	4313      	orrs	r3, r2
 8003312:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_DMADOUBLEx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	f003 0310 	and.w	r3, r3, #16
 800331a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800331e:	fa02 f303 	lsl.w	r3, r2, r3
 8003322:	43db      	mvns	r3, r3
 8003324:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003326:	4013      	ands	r3, r2
 8003328:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: DMA double data mode */
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 800332a:	68bb      	ldr	r3, [r7, #8]
 800332c:	791b      	ldrb	r3, [r3, #4]
 800332e:	2b01      	cmp	r3, #1
 8003330:	d102      	bne.n	8003338 <HAL_DAC_ConfigChannel+0x1e4>
 8003332:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003336:	e000      	b.n	800333a <HAL_DAC_ConfigChannel+0x1e6>
 8003338:	2300      	movs	r3, #0
 800333a:	69ba      	ldr	r2, [r7, #24]
 800333c:	4313      	orrs	r3, r2
 800333e:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_SINFORMATx */
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	f003 0310 	and.w	r3, r3, #16
 8003346:	f44f 7200 	mov.w	r2, #512	; 0x200
 800334a:	fa02 f303 	lsl.w	r3, r2, r3
 800334e:	43db      	mvns	r3, r3
 8003350:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003352:	4013      	ands	r3, r2
 8003354:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: Signed format */
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8003356:	68bb      	ldr	r3, [r7, #8]
 8003358:	795b      	ldrb	r3, [r3, #5]
 800335a:	2b01      	cmp	r3, #1
 800335c:	d102      	bne.n	8003364 <HAL_DAC_ConfigChannel+0x210>
 800335e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003362:	e000      	b.n	8003366 <HAL_DAC_ConfigChannel+0x212>
 8003364:	2300      	movs	r3, #0
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4313      	orrs	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
  /* Clear DAC_MCR_HFSEL bits */
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 800336c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800336e:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8003372:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for both DAC channels: high frequency mode */
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8003374:	68bb      	ldr	r3, [r7, #8]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	2b02      	cmp	r3, #2
 800337a:	d114      	bne.n	80033a6 <HAL_DAC_ConfigChannel+0x252>
  {
    hclkfreq = HAL_RCC_GetHCLKFreq();
 800337c:	f002 fb68 	bl	8005a50 <HAL_RCC_GetHCLKFreq>
 8003380:	6178      	str	r0, [r7, #20]
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	4a47      	ldr	r2, [pc, #284]	; (80034a4 <HAL_DAC_ConfigChannel+0x350>)
 8003386:	4293      	cmp	r3, r2
 8003388:	d904      	bls.n	8003394 <HAL_DAC_ConfigChannel+0x240>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 800338a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800338c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8003390:	627b      	str	r3, [r7, #36]	; 0x24
 8003392:	e00d      	b.n	80033b0 <HAL_DAC_ConfigChannel+0x25c>
    }
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8003394:	697b      	ldr	r3, [r7, #20]
 8003396:	4a44      	ldr	r2, [pc, #272]	; (80034a8 <HAL_DAC_ConfigChannel+0x354>)
 8003398:	4293      	cmp	r3, r2
 800339a:	d909      	bls.n	80033b0 <HAL_DAC_ConfigChannel+0x25c>
    {
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 800339c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800339e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80033a2:	627b      	str	r3, [r7, #36]	; 0x24
 80033a4:	e004      	b.n	80033b0 <HAL_DAC_ConfigChannel+0x25c>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_DISABLE;
    }
  }
  else
  {
    tmpreg1 |= sConfig->DAC_HighFrequency;
 80033a6:	68bb      	ldr	r3, [r7, #8]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033ac:	4313      	orrs	r3, r2
 80033ae:	627b      	str	r3, [r7, #36]	; 0x24
  }
  /* Calculate MCR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	f003 0310 	and.w	r3, r3, #16
 80033b6:	69ba      	ldr	r2, [r7, #24]
 80033b8:	fa02 f303 	lsl.w	r3, r2, r3
 80033bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033be:	4313      	orrs	r3, r2
 80033c0:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC MCR */
  hdac->Instance->MCR = tmpreg1;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80033c8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* DAC in normal operating mode hence clear DAC_CR_CENx bit */
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	6819      	ldr	r1, [r3, #0]
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f003 0310 	and.w	r3, r3, #16
 80033d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80033da:	fa02 f303 	lsl.w	r3, r2, r3
 80033de:	43da      	mvns	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	400a      	ands	r2, r1
 80033e6:	601a      	str	r2, [r3, #0]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	627b      	str	r3, [r7, #36]	; 0x24
  /* Clear TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f003 0310 	and.w	r3, r3, #16
 80033f6:	f640 72fe 	movw	r2, #4094	; 0xffe
 80033fa:	fa02 f303 	lsl.w	r3, r2, r3
 80033fe:	43db      	mvns	r3, r3
 8003400:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003402:	4013      	ands	r3, r2
 8003404:	627b      	str	r3, [r7, #36]	; 0x24
  /* Configure for the selected DAC channel: trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  tmpreg2 = sConfig->DAC_Trigger;
 8003406:	68bb      	ldr	r3, [r7, #8]
 8003408:	68db      	ldr	r3, [r3, #12]
 800340a:	61bb      	str	r3, [r7, #24]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	f003 0310 	and.w	r3, r3, #16
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	fa02 f303 	lsl.w	r3, r2, r3
 8003418:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800341a:	4313      	orrs	r3, r2
 800341c:	627b      	str	r3, [r7, #36]	; 0x24
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003424:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  hdac->Instance->CR &= ~(DAC_CR_WAVE1 << (Channel & 0x10UL));
 8003426:	68fb      	ldr	r3, [r7, #12]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	6819      	ldr	r1, [r3, #0]
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	f003 0310 	and.w	r3, r3, #16
 8003432:	22c0      	movs	r2, #192	; 0xc0
 8003434:	fa02 f303 	lsl.w	r3, r2, r3
 8003438:	43da      	mvns	r2, r3
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	400a      	ands	r2, r1
 8003440:	601a      	str	r2, [r3, #0]

  /* Set STRSTTRIGSELx and STINCTRIGSELx bits according to DAC_Trigger & DAC_Trigger2 values */
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8003442:	68bb      	ldr	r3, [r7, #8]
 8003444:	68db      	ldr	r3, [r3, #12]
 8003446:	089b      	lsrs	r3, r3, #2
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	61bb      	str	r3, [r7, #24]
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 800344e:	68bb      	ldr	r3, [r7, #8]
 8003450:	691b      	ldr	r3, [r3, #16]
 8003452:	089b      	lsrs	r3, r3, #2
 8003454:	021b      	lsls	r3, r3, #8
 8003456:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 800345a:	69ba      	ldr	r2, [r7, #24]
 800345c:	4313      	orrs	r3, r2
 800345e:	61bb      	str	r3, [r7, #24]
  /* Modify STMODR register value depending on DAC_Channel */
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8003460:	68fb      	ldr	r3, [r7, #12]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f003 0310 	and.w	r3, r3, #16
 800346c:	f640 710f 	movw	r1, #3855	; 0xf0f
 8003470:	fa01 f303 	lsl.w	r3, r1, r3
 8003474:	43db      	mvns	r3, r3
 8003476:	ea02 0103 	and.w	r1, r2, r3
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	f003 0310 	and.w	r3, r3, #16
 8003480:	69ba      	ldr	r2, [r7, #24]
 8003482:	409a      	lsls	r2, r3
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	430a      	orrs	r2, r1
 800348a:	661a      	str	r2, [r3, #96]	; 0x60
  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 800348c:	68fb      	ldr	r3, [r7, #12]
 800348e:	2201      	movs	r2, #1
 8003490:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2200      	movs	r2, #0
 8003496:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8003498:	2300      	movs	r3, #0
}
 800349a:	4618      	mov	r0, r3
 800349c:	3728      	adds	r7, #40	; 0x28
 800349e:	46bd      	mov	sp, r7
 80034a0:	bd80      	pop	{r7, pc}
 80034a2:	bf00      	nop
 80034a4:	09896800 	.word	0x09896800
 80034a8:	04c4b400 	.word	0x04c4b400

080034ac <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b084      	sub	sp, #16
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	2b00      	cmp	r3, #0
 80034b8:	d101      	bne.n	80034be <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80034ba:	2301      	movs	r3, #1
 80034bc:	e08d      	b.n	80035da <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	461a      	mov	r2, r3
 80034c4:	4b47      	ldr	r3, [pc, #284]	; (80035e4 <HAL_DMA_Init+0x138>)
 80034c6:	429a      	cmp	r2, r3
 80034c8:	d80f      	bhi.n	80034ea <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	461a      	mov	r2, r3
 80034d0:	4b45      	ldr	r3, [pc, #276]	; (80035e8 <HAL_DMA_Init+0x13c>)
 80034d2:	4413      	add	r3, r2
 80034d4:	4a45      	ldr	r2, [pc, #276]	; (80035ec <HAL_DMA_Init+0x140>)
 80034d6:	fba2 2303 	umull	r2, r3, r2, r3
 80034da:	091b      	lsrs	r3, r3, #4
 80034dc:	009a      	lsls	r2, r3, #2
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	4a42      	ldr	r2, [pc, #264]	; (80035f0 <HAL_DMA_Init+0x144>)
 80034e6:	641a      	str	r2, [r3, #64]	; 0x40
 80034e8:	e00e      	b.n	8003508 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	461a      	mov	r2, r3
 80034f0:	4b40      	ldr	r3, [pc, #256]	; (80035f4 <HAL_DMA_Init+0x148>)
 80034f2:	4413      	add	r3, r2
 80034f4:	4a3d      	ldr	r2, [pc, #244]	; (80035ec <HAL_DMA_Init+0x140>)
 80034f6:	fba2 2303 	umull	r2, r3, r2, r3
 80034fa:	091b      	lsrs	r3, r3, #4
 80034fc:	009a      	lsls	r2, r3, #2
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	4a3c      	ldr	r2, [pc, #240]	; (80035f8 <HAL_DMA_Init+0x14c>)
 8003506:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	2202      	movs	r2, #2
 800350c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800351e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003522:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 800352c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003538:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	699b      	ldr	r3, [r3, #24]
 800353e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003544:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6a1b      	ldr	r3, [r3, #32]
 800354a:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 800354c:	68fa      	ldr	r2, [r7, #12]
 800354e:	4313      	orrs	r3, r2
 8003550:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	68fa      	ldr	r2, [r7, #12]
 8003558:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f000 f9b6 	bl	80038cc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	689b      	ldr	r3, [r3, #8]
 8003564:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003568:	d102      	bne.n	8003570 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	2200      	movs	r2, #0
 800356e:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003578:	b2d2      	uxtb	r2, r2
 800357a:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003580:	687a      	ldr	r2, [r7, #4]
 8003582:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003584:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	685b      	ldr	r3, [r3, #4]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d010      	beq.n	80035b0 <HAL_DMA_Init+0x104>
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	685b      	ldr	r3, [r3, #4]
 8003592:	2b04      	cmp	r3, #4
 8003594:	d80c      	bhi.n	80035b0 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003596:	6878      	ldr	r0, [r7, #4]
 8003598:	f000 f9d6 	bl	8003948 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035a0:	2200      	movs	r2, #0
 80035a2:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035a8:	687a      	ldr	r2, [r7, #4]
 80035aa:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80035ac:	605a      	str	r2, [r3, #4]
 80035ae:	e008      	b.n	80035c2 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	2200      	movs	r2, #0
 80035b4:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	2200      	movs	r2, #0
 80035ba:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2200      	movs	r2, #0
 80035c0:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	2200      	movs	r2, #0
 80035c6:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	2201      	movs	r2, #1
 80035cc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	2200      	movs	r2, #0
 80035d4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80035d8:	2300      	movs	r3, #0
}
 80035da:	4618      	mov	r0, r3
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	40020407 	.word	0x40020407
 80035e8:	bffdfff8 	.word	0xbffdfff8
 80035ec:	cccccccd 	.word	0xcccccccd
 80035f0:	40020000 	.word	0x40020000
 80035f4:	bffdfbf8 	.word	0xbffdfbf8
 80035f8:	40020400 	.word	0x40020400

080035fc <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	b086      	sub	sp, #24
 8003600:	af00      	add	r7, sp, #0
 8003602:	60f8      	str	r0, [r7, #12]
 8003604:	60b9      	str	r1, [r7, #8]
 8003606:	607a      	str	r2, [r7, #4]
 8003608:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800360a:	2300      	movs	r3, #0
 800360c:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003614:	2b01      	cmp	r3, #1
 8003616:	d101      	bne.n	800361c <HAL_DMA_Start_IT+0x20>
 8003618:	2302      	movs	r3, #2
 800361a:	e066      	b.n	80036ea <HAL_DMA_Start_IT+0xee>
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2201      	movs	r2, #1
 8003620:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800362a:	b2db      	uxtb	r3, r3
 800362c:	2b01      	cmp	r3, #1
 800362e:	d155      	bne.n	80036dc <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2202      	movs	r2, #2
 8003634:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	2200      	movs	r2, #0
 800363c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	681a      	ldr	r2, [r3, #0]
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f022 0201 	bic.w	r2, r2, #1
 800364c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800364e:	683b      	ldr	r3, [r7, #0]
 8003650:	687a      	ldr	r2, [r7, #4]
 8003652:	68b9      	ldr	r1, [r7, #8]
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 f8fb 	bl	8003850 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800365a:	68fb      	ldr	r3, [r7, #12]
 800365c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800365e:	2b00      	cmp	r3, #0
 8003660:	d008      	beq.n	8003674 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	681a      	ldr	r2, [r3, #0]
 8003668:	68fb      	ldr	r3, [r7, #12]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	f042 020e 	orr.w	r2, r2, #14
 8003670:	601a      	str	r2, [r3, #0]
 8003672:	e00f      	b.n	8003694 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	681a      	ldr	r2, [r3, #0]
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	681b      	ldr	r3, [r3, #0]
 800367e:	f022 0204 	bic.w	r2, r2, #4
 8003682:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	681a      	ldr	r2, [r3, #0]
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f042 020a 	orr.w	r2, r2, #10
 8003692:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003694:	68fb      	ldr	r3, [r7, #12]
 8003696:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d007      	beq.n	80036b2 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036a6:	681a      	ldr	r2, [r3, #0]
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80036ac:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036b0:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036b6:	2b00      	cmp	r3, #0
 80036b8:	d007      	beq.n	80036ca <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036be:	681a      	ldr	r2, [r3, #0]
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036c4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80036c8:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	681a      	ldr	r2, [r3, #0]
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	f042 0201 	orr.w	r2, r2, #1
 80036d8:	601a      	str	r2, [r3, #0]
 80036da:	e005      	b.n	80036e8 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	2200      	movs	r2, #0
 80036e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80036e4:	2302      	movs	r3, #2
 80036e6:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80036e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ea:	4618      	mov	r0, r3
 80036ec:	3718      	adds	r7, #24
 80036ee:	46bd      	mov	sp, r7
 80036f0:	bd80      	pop	{r7, pc}

080036f2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80036f2:	b580      	push	{r7, lr}
 80036f4:	b084      	sub	sp, #16
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	681b      	ldr	r3, [r3, #0]
 8003708:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800370e:	f003 031f 	and.w	r3, r3, #31
 8003712:	2204      	movs	r2, #4
 8003714:	409a      	lsls	r2, r3
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	4013      	ands	r3, r2
 800371a:	2b00      	cmp	r3, #0
 800371c:	d026      	beq.n	800376c <HAL_DMA_IRQHandler+0x7a>
 800371e:	68bb      	ldr	r3, [r7, #8]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d021      	beq.n	800376c <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	681b      	ldr	r3, [r3, #0]
 800372e:	f003 0320 	and.w	r3, r3, #32
 8003732:	2b00      	cmp	r3, #0
 8003734:	d107      	bne.n	8003746 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f022 0204 	bic.w	r2, r2, #4
 8003744:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800374a:	f003 021f 	and.w	r2, r3, #31
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003752:	2104      	movs	r1, #4
 8003754:	fa01 f202 	lsl.w	r2, r1, r2
 8003758:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800375e:	2b00      	cmp	r3, #0
 8003760:	d071      	beq.n	8003846 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800376a:	e06c      	b.n	8003846 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003770:	f003 031f 	and.w	r3, r3, #31
 8003774:	2202      	movs	r2, #2
 8003776:	409a      	lsls	r2, r3
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4013      	ands	r3, r2
 800377c:	2b00      	cmp	r3, #0
 800377e:	d02e      	beq.n	80037de <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8003780:	68bb      	ldr	r3, [r7, #8]
 8003782:	f003 0302 	and.w	r3, r3, #2
 8003786:	2b00      	cmp	r3, #0
 8003788:	d029      	beq.n	80037de <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	f003 0320 	and.w	r3, r3, #32
 8003794:	2b00      	cmp	r3, #0
 8003796:	d10b      	bne.n	80037b0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	681a      	ldr	r2, [r3, #0]
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	681b      	ldr	r3, [r3, #0]
 80037a2:	f022 020a 	bic.w	r2, r2, #10
 80037a6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2201      	movs	r2, #1
 80037ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037b4:	f003 021f 	and.w	r2, r3, #31
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037bc:	2102      	movs	r1, #2
 80037be:	fa01 f202 	lsl.w	r2, r1, r2
 80037c2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2200      	movs	r2, #0
 80037c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferCpltCallback != NULL)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d038      	beq.n	8003846 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037d8:	6878      	ldr	r0, [r7, #4]
 80037da:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80037dc:	e033      	b.n	8003846 <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80037e2:	f003 031f 	and.w	r3, r3, #31
 80037e6:	2208      	movs	r2, #8
 80037e8:	409a      	lsls	r2, r3
 80037ea:	68fb      	ldr	r3, [r7, #12]
 80037ec:	4013      	ands	r3, r2
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d02a      	beq.n	8003848 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	f003 0308 	and.w	r3, r3, #8
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	d025      	beq.n	8003848 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	681a      	ldr	r2, [r3, #0]
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	f022 020e 	bic.w	r2, r2, #14
 800380a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003810:	f003 021f 	and.w	r2, r3, #31
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003818:	2101      	movs	r1, #1
 800381a:	fa01 f202 	lsl.w	r2, r1, r2
 800381e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	2201      	movs	r2, #1
 8003824:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	2201      	movs	r2, #1
 800382a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	2200      	movs	r2, #0
 8003832:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800383a:	2b00      	cmp	r3, #0
 800383c:	d004      	beq.n	8003848 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003842:	6878      	ldr	r0, [r7, #4]
 8003844:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003846:	bf00      	nop
 8003848:	bf00      	nop
}
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003850:	b480      	push	{r7}
 8003852:	b085      	sub	sp, #20
 8003854:	af00      	add	r7, sp, #0
 8003856:	60f8      	str	r0, [r7, #12]
 8003858:	60b9      	str	r1, [r7, #8]
 800385a:	607a      	str	r2, [r7, #4]
 800385c:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003862:	68fa      	ldr	r2, [r7, #12]
 8003864:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003866:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8003868:	68fb      	ldr	r3, [r7, #12]
 800386a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800386c:	2b00      	cmp	r3, #0
 800386e:	d004      	beq.n	800387a <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003874:	68fa      	ldr	r2, [r7, #12]
 8003876:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003878:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800387e:	f003 021f 	and.w	r2, r3, #31
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	2101      	movs	r1, #1
 8003888:	fa01 f202 	lsl.w	r2, r1, r2
 800388c:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	683a      	ldr	r2, [r7, #0]
 8003894:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	689b      	ldr	r3, [r3, #8]
 800389a:	2b10      	cmp	r3, #16
 800389c:	d108      	bne.n	80038b0 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800389e:	68fb      	ldr	r3, [r7, #12]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	68ba      	ldr	r2, [r7, #8]
 80038ac:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80038ae:	e007      	b.n	80038c0 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80038b0:	68fb      	ldr	r3, [r7, #12]
 80038b2:	681b      	ldr	r3, [r3, #0]
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	687a      	ldr	r2, [r7, #4]
 80038be:	60da      	str	r2, [r3, #12]
}
 80038c0:	bf00      	nop
 80038c2:	3714      	adds	r7, #20
 80038c4:	46bd      	mov	sp, r7
 80038c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ca:	4770      	bx	lr

080038cc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80038cc:	b480      	push	{r7}
 80038ce:	b087      	sub	sp, #28
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	461a      	mov	r2, r3
 80038da:	4b16      	ldr	r3, [pc, #88]	; (8003934 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 80038dc:	429a      	cmp	r2, r3
 80038de:	d802      	bhi.n	80038e6 <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 80038e0:	4b15      	ldr	r3, [pc, #84]	; (8003938 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80038e2:	617b      	str	r3, [r7, #20]
 80038e4:	e001      	b.n	80038ea <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 80038e6:	4b15      	ldr	r3, [pc, #84]	; (800393c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80038e8:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 80038ea:	697b      	ldr	r3, [r7, #20]
 80038ec:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	b2db      	uxtb	r3, r3
 80038f4:	3b08      	subs	r3, #8
 80038f6:	4a12      	ldr	r2, [pc, #72]	; (8003940 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80038f8:	fba2 2303 	umull	r2, r3, r2, r3
 80038fc:	091b      	lsrs	r3, r3, #4
 80038fe:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003904:	089b      	lsrs	r3, r3, #2
 8003906:	009a      	lsls	r2, r3, #2
 8003908:	693b      	ldr	r3, [r7, #16]
 800390a:	4413      	add	r3, r2
 800390c:	461a      	mov	r2, r3
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	4a0b      	ldr	r2, [pc, #44]	; (8003944 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8003916:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	f003 031f 	and.w	r3, r3, #31
 800391e:	2201      	movs	r2, #1
 8003920:	409a      	lsls	r2, r3
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	651a      	str	r2, [r3, #80]	; 0x50
}
 8003926:	bf00      	nop
 8003928:	371c      	adds	r7, #28
 800392a:	46bd      	mov	sp, r7
 800392c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003930:	4770      	bx	lr
 8003932:	bf00      	nop
 8003934:	40020407 	.word	0x40020407
 8003938:	40020800 	.word	0x40020800
 800393c:	40020820 	.word	0x40020820
 8003940:	cccccccd 	.word	0xcccccccd
 8003944:	40020880 	.word	0x40020880

08003948 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8003948:	b480      	push	{r7}
 800394a:	b085      	sub	sp, #20
 800394c:	af00      	add	r7, sp, #0
 800394e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	685b      	ldr	r3, [r3, #4]
 8003954:	b2db      	uxtb	r3, r3
 8003956:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8003958:	68fa      	ldr	r2, [r7, #12]
 800395a:	4b0b      	ldr	r3, [pc, #44]	; (8003988 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800395c:	4413      	add	r3, r2
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	461a      	mov	r2, r3
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a08      	ldr	r2, [pc, #32]	; (800398c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800396a:	659a      	str	r2, [r3, #88]	; 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	3b01      	subs	r3, #1
 8003970:	f003 031f 	and.w	r3, r3, #31
 8003974:	2201      	movs	r2, #1
 8003976:	409a      	lsls	r2, r3
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	65da      	str	r2, [r3, #92]	; 0x5c
}
 800397c:	bf00      	nop
 800397e:	3714      	adds	r7, #20
 8003980:	46bd      	mov	sp, r7
 8003982:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003986:	4770      	bx	lr
 8003988:	1000823f 	.word	0x1000823f
 800398c:	40020940 	.word	0x40020940

08003990 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8003990:	b480      	push	{r7}
 8003992:	b083      	sub	sp, #12
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
 8003998:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	2b01      	cmp	r3, #1
 80039a4:	d12b      	bne.n	80039fe <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039ac:	2b01      	cmp	r3, #1
 80039ae:	d101      	bne.n	80039b4 <HAL_DMAEx_ConfigMuxSync+0x24>
 80039b0:	2302      	movs	r3, #2
 80039b2:	e025      	b.n	8003a00 <HAL_DMAEx_ConfigMuxSync+0x70>
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	2201      	movs	r2, #1
 80039b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	b2d9      	uxtb	r1, r3
 80039c4:	683b      	ldr	r3, [r7, #0]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	061a      	lsls	r2, r3, #24
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	68db      	ldr	r3, [r3, #12]
 80039ce:	3b01      	subs	r3, #1
 80039d0:	04db      	lsls	r3, r3, #19
 80039d2:	431a      	orrs	r2, r3
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	431a      	orrs	r2, r3
 80039da:	683b      	ldr	r3, [r7, #0]
 80039dc:	7a1b      	ldrb	r3, [r3, #8]
 80039de:	041b      	lsls	r3, r3, #16
 80039e0:	431a      	orrs	r2, r3
 80039e2:	683b      	ldr	r3, [r7, #0]
 80039e4:	7a5b      	ldrb	r3, [r3, #9]
 80039e6:	025b      	lsls	r3, r3, #9
 80039e8:	431a      	orrs	r2, r3
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039ee:	430a      	orrs	r2, r1
 80039f0:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	2200      	movs	r2, #0
 80039f6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	e000      	b.n	8003a00 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 80039fe:	2301      	movs	r3, #1
  }
}
 8003a00:	4618      	mov	r0, r3
 8003a02:	370c      	adds	r7, #12
 8003a04:	46bd      	mov	sp, r7
 8003a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a0a:	4770      	bx	lr

08003a0c <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b082      	sub	sp, #8
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a1e:	4013      	ands	r3, r2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d01a      	beq.n	8003a5a <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a28:	681a      	ldr	r2, [r3, #0]
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a2e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a32:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003a38:	687a      	ldr	r2, [r7, #4]
 8003a3a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003a3c:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a42:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	63da      	str	r2, [r3, #60]	; 0x3c

    if (hdma->XferErrorCallback != NULL)
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d003      	beq.n	8003a5a <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a56:	6878      	ldr	r0, [r7, #4]
 8003a58:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d022      	beq.n	8003aa8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a66:	681a      	ldr	r2, [r3, #0]
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a6c:	4013      	ands	r3, r2
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d01a      	beq.n	8003aa8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a76:	681a      	ldr	r2, [r3, #0]
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a7c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003a80:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a86:	687a      	ldr	r2, [r7, #4]
 8003a88:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003a8a:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003a90:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	63da      	str	r2, [r3, #60]	; 0x3c

      if (hdma->XferErrorCallback != NULL)
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d003      	beq.n	8003aa8 <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa4:	6878      	ldr	r0, [r7, #4]
 8003aa6:	4798      	blx	r3
      }
    }
  }
}
 8003aa8:	bf00      	nop
 8003aaa:	3708      	adds	r7, #8
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}

08003ab0 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	b084      	sub	sp, #16
 8003ab4:	af00      	add	r7, sp, #0
 8003ab6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d101      	bne.n	8003ac2 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8003abe:	2301      	movs	r3, #1
 8003ac0:	e147      	b.n	8003d52 <HAL_FDCAN_Init+0x2a2>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8003ac8:	b2db      	uxtb	r3, r3
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d106      	bne.n	8003adc <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8003ad6:	6878      	ldr	r0, [r7, #4]
 8003ad8:	f7fd fc06 	bl	80012e8 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	681b      	ldr	r3, [r3, #0]
 8003ae0:	699a      	ldr	r2, [r3, #24]
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f022 0210 	bic.w	r2, r2, #16
 8003aea:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003aec:	f7fd fe1c 	bl	8001728 <HAL_GetTick>
 8003af0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003af2:	e012      	b.n	8003b1a <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003af4:	f7fd fe18 	bl	8001728 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	68fb      	ldr	r3, [r7, #12]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b0a      	cmp	r3, #10
 8003b00:	d90b      	bls.n	8003b1a <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b06:	f043 0201 	orr.w	r2, r3, #1
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	2203      	movs	r2, #3
 8003b12:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003b16:	2301      	movs	r3, #1
 8003b18:	e11b      	b.n	8003d52 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	699b      	ldr	r3, [r3, #24]
 8003b20:	f003 0308 	and.w	r3, r3, #8
 8003b24:	2b08      	cmp	r3, #8
 8003b26:	d0e5      	beq.n	8003af4 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	699a      	ldr	r2, [r3, #24]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f042 0201 	orr.w	r2, r2, #1
 8003b36:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003b38:	f7fd fdf6 	bl	8001728 <HAL_GetTick>
 8003b3c:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b3e:	e012      	b.n	8003b66 <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8003b40:	f7fd fdf2 	bl	8001728 <HAL_GetTick>
 8003b44:	4602      	mov	r2, r0
 8003b46:	68fb      	ldr	r3, [r7, #12]
 8003b48:	1ad3      	subs	r3, r2, r3
 8003b4a:	2b0a      	cmp	r3, #10
 8003b4c:	d90b      	bls.n	8003b66 <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003b52:	f043 0201 	orr.w	r2, r3, #1
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	661a      	str	r2, [r3, #96]	; 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	2203      	movs	r2, #3
 8003b5e:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003b62:	2301      	movs	r3, #1
 8003b64:	e0f5      	b.n	8003d52 <HAL_FDCAN_Init+0x2a2>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	681b      	ldr	r3, [r3, #0]
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	f003 0301 	and.w	r3, r3, #1
 8003b70:	2b00      	cmp	r3, #0
 8003b72:	d0e5      	beq.n	8003b40 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	699a      	ldr	r2, [r3, #24]
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	f042 0202 	orr.w	r2, r2, #2
 8003b82:	619a      	str	r2, [r3, #24]

  /* Check FDCAN instance */
  if (hfdcan->Instance == FDCAN1)
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	4a74      	ldr	r2, [pc, #464]	; (8003d5c <HAL_FDCAN_Init+0x2ac>)
 8003b8a:	4293      	cmp	r3, r2
 8003b8c:	d103      	bne.n	8003b96 <HAL_FDCAN_Init+0xe6>
  {
    /* Configure Clock divider */
    FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8003b8e:	4a74      	ldr	r2, [pc, #464]	; (8003d60 <HAL_FDCAN_Init+0x2b0>)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	685b      	ldr	r3, [r3, #4]
 8003b94:	6013      	str	r3, [r2, #0]
  }

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	7c1b      	ldrb	r3, [r3, #16]
 8003b9a:	2b01      	cmp	r3, #1
 8003b9c:	d108      	bne.n	8003bb0 <HAL_FDCAN_Init+0x100>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	699a      	ldr	r2, [r3, #24]
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	681b      	ldr	r3, [r3, #0]
 8003ba8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003bac:	619a      	str	r2, [r3, #24]
 8003bae:	e007      	b.n	8003bc0 <HAL_FDCAN_Init+0x110>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	699a      	ldr	r2, [r3, #24]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003bbe:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	7c5b      	ldrb	r3, [r3, #17]
 8003bc4:	2b01      	cmp	r3, #1
 8003bc6:	d108      	bne.n	8003bda <HAL_FDCAN_Init+0x12a>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	699a      	ldr	r2, [r3, #24]
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003bd6:	619a      	str	r2, [r3, #24]
 8003bd8:	e007      	b.n	8003bea <HAL_FDCAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	699a      	ldr	r2, [r3, #24]
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8003be8:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	7c9b      	ldrb	r3, [r3, #18]
 8003bee:	2b01      	cmp	r3, #1
 8003bf0:	d108      	bne.n	8003c04 <HAL_FDCAN_Init+0x154>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	699a      	ldr	r2, [r3, #24]
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003c00:	619a      	str	r2, [r3, #24]
 8003c02:	e007      	b.n	8003c14 <HAL_FDCAN_Init+0x164>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	699a      	ldr	r2, [r3, #24]
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003c12:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	430a      	orrs	r2, r1
 8003c28:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	699a      	ldr	r2, [r3, #24]
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	f022 02a4 	bic.w	r2, r2, #164	; 0xa4
 8003c38:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	691a      	ldr	r2, [r3, #16]
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f022 0210 	bic.w	r2, r2, #16
 8003c48:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	68db      	ldr	r3, [r3, #12]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d108      	bne.n	8003c64 <HAL_FDCAN_Init+0x1b4>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	699a      	ldr	r2, [r3, #24]
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	f042 0204 	orr.w	r2, r2, #4
 8003c60:	619a      	str	r2, [r3, #24]
 8003c62:	e02c      	b.n	8003cbe <HAL_FDCAN_Init+0x20e>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8003c64:	687b      	ldr	r3, [r7, #4]
 8003c66:	68db      	ldr	r3, [r3, #12]
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d028      	beq.n	8003cbe <HAL_FDCAN_Init+0x20e>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	68db      	ldr	r3, [r3, #12]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d01c      	beq.n	8003cae <HAL_FDCAN_Init+0x1fe>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	699a      	ldr	r2, [r3, #24]
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003c82:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	691a      	ldr	r2, [r3, #16]
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	f042 0210 	orr.w	r2, r2, #16
 8003c92:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	68db      	ldr	r3, [r3, #12]
 8003c98:	2b03      	cmp	r3, #3
 8003c9a:	d110      	bne.n	8003cbe <HAL_FDCAN_Init+0x20e>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	699a      	ldr	r2, [r3, #24]
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	681b      	ldr	r3, [r3, #0]
 8003ca6:	f042 0220 	orr.w	r2, r2, #32
 8003caa:	619a      	str	r2, [r3, #24]
 8003cac:	e007      	b.n	8003cbe <HAL_FDCAN_Init+0x20e>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	699a      	ldr	r2, [r3, #24]
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f042 0220 	orr.w	r2, r2, #32
 8003cbc:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	699b      	ldr	r3, [r3, #24]
 8003cc2:	3b01      	subs	r3, #1
 8003cc4:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	69db      	ldr	r3, [r3, #28]
 8003cca:	3b01      	subs	r3, #1
 8003ccc:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003cce:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003cd0:	687b      	ldr	r3, [r7, #4]
 8003cd2:	6a1b      	ldr	r3, [r3, #32]
 8003cd4:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8003cd6:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	695b      	ldr	r3, [r3, #20]
 8003cde:	3b01      	subs	r3, #1
 8003ce0:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8003ce6:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8003ce8:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	689b      	ldr	r3, [r3, #8]
 8003cee:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003cf2:	d115      	bne.n	8003d20 <HAL_FDCAN_Init+0x270>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003cf8:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cfe:	3b01      	subs	r3, #1
 8003d00:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d02:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003d08:	3b01      	subs	r3, #1
 8003d0a:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8003d0c:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d14:	3b01      	subs	r3, #1
 8003d16:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8003d1c:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8003d1e:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	f8d3 10c0 	ldr.w	r1, [r3, #192]	; 0xc0
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	430a      	orrs	r2, r1
 8003d32:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8003d36:	6878      	ldr	r0, [r7, #4]
 8003d38:	f000 f814 	bl	8003d64 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	2200      	movs	r2, #0
 8003d40:	659a      	str	r2, [r3, #88]	; 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2200      	movs	r2, #0
 8003d46:	661a      	str	r2, [r3, #96]	; 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	2201      	movs	r2, #1
 8003d4c:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Return function status */
  return HAL_OK;
 8003d50:	2300      	movs	r3, #0
}
 8003d52:	4618      	mov	r0, r3
 8003d54:	3710      	adds	r7, #16
 8003d56:	46bd      	mov	sp, r7
 8003d58:	bd80      	pop	{r7, pc}
 8003d5a:	bf00      	nop
 8003d5c:	40006400 	.word	0x40006400
 8003d60:	40006500 	.word	0x40006500

08003d64 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b085      	sub	sp, #20
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8003d6c:	4b2b      	ldr	r3, [pc, #172]	; (8003e1c <FDCAN_CalcultateRamBlockAddresses+0xb8>)
 8003d6e:	60bb      	str	r3, [r7, #8]
#if defined(FDCAN2)

  if (hfdcan->Instance == FDCAN2)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	4a2a      	ldr	r2, [pc, #168]	; (8003e20 <FDCAN_CalcultateRamBlockAddresses+0xbc>)
 8003d76:	4293      	cmp	r3, r2
 8003d78:	d103      	bne.n	8003d82 <FDCAN_CalcultateRamBlockAddresses+0x1e>
  {
    SramCanInstanceBase += SRAMCAN_SIZE;
 8003d7a:	68bb      	ldr	r3, [r7, #8]
 8003d7c:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003d80:	60bb      	str	r3, [r7, #8]
    SramCanInstanceBase += SRAMCAN_SIZE * 2U;
  }
#endif /* FDCAN3 */

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	68ba      	ldr	r2, [r7, #8]
 8003d86:	641a      	str	r2, [r3, #64]	; 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	681b      	ldr	r3, [r3, #0]
 8003d8c:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d90:	f423 11f8 	bic.w	r1, r3, #2031616	; 0x1f0000
 8003d94:	687b      	ldr	r3, [r7, #4]
 8003d96:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003d98:	041a      	lsls	r2, r3, #16
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	430a      	orrs	r2, r1
 8003da0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8003da4:	68bb      	ldr	r3, [r7, #8]
 8003da6:	f103 0270 	add.w	r2, r3, #112	; 0x70
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	645a      	str	r2, [r3, #68]	; 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	681b      	ldr	r3, [r3, #0]
 8003db2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003db6:	f023 6170 	bic.w	r1, r3, #251658240	; 0xf000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003dbe:	061a      	lsls	r2, r3, #24
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	430a      	orrs	r2, r1
 8003dc6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8003dca:	68bb      	ldr	r3, [r7, #8]
 8003dcc:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	649a      	str	r2, [r3, #72]	; 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	f503 72c4 	add.w	r2, r3, #392	; 0x188
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	f503 7218 	add.w	r2, r3, #608	; 0x260
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	651a      	str	r2, [r3, #80]	; 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8003de8:	68bb      	ldr	r3, [r7, #8]
 8003dea:	f503 721e 	add.w	r2, r3, #632	; 0x278
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003df2:	68bb      	ldr	r3, [r7, #8]
 8003df4:	60fb      	str	r3, [r7, #12]
 8003df6:	e005      	b.n	8003e04 <FDCAN_CalcultateRamBlockAddresses+0xa0>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	3304      	adds	r3, #4
 8003e02:	60fb      	str	r3, [r7, #12]
 8003e04:	68bb      	ldr	r3, [r7, #8]
 8003e06:	f503 7354 	add.w	r3, r3, #848	; 0x350
 8003e0a:	68fa      	ldr	r2, [r7, #12]
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d3f3      	bcc.n	8003df8 <FDCAN_CalcultateRamBlockAddresses+0x94>
  }
}
 8003e10:	bf00      	nop
 8003e12:	3714      	adds	r7, #20
 8003e14:	46bd      	mov	sp, r7
 8003e16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e1a:	4770      	bx	lr
 8003e1c:	4000a400 	.word	0x4000a400
 8003e20:	40006800 	.word	0x40006800

08003e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e24:	b480      	push	{r7}
 8003e26:	b087      	sub	sp, #28
 8003e28:	af00      	add	r7, sp, #0
 8003e2a:	6078      	str	r0, [r7, #4]
 8003e2c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003e2e:	2300      	movs	r3, #0
 8003e30:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003e32:	e15a      	b.n	80040ea <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003e34:	683b      	ldr	r3, [r7, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	2101      	movs	r1, #1
 8003e3a:	697b      	ldr	r3, [r7, #20]
 8003e3c:	fa01 f303 	lsl.w	r3, r1, r3
 8003e40:	4013      	ands	r3, r2
 8003e42:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	f000 814c 	beq.w	80040e4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	2b02      	cmp	r3, #2
 8003e52:	d003      	beq.n	8003e5c <HAL_GPIO_Init+0x38>
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	685b      	ldr	r3, [r3, #4]
 8003e58:	2b12      	cmp	r3, #18
 8003e5a:	d123      	bne.n	8003ea4 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	08da      	lsrs	r2, r3, #3
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	3208      	adds	r2, #8
 8003e64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e68:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003e6a:	697b      	ldr	r3, [r7, #20]
 8003e6c:	f003 0307 	and.w	r3, r3, #7
 8003e70:	009b      	lsls	r3, r3, #2
 8003e72:	220f      	movs	r2, #15
 8003e74:	fa02 f303 	lsl.w	r3, r2, r3
 8003e78:	43db      	mvns	r3, r3
 8003e7a:	693a      	ldr	r2, [r7, #16]
 8003e7c:	4013      	ands	r3, r2
 8003e7e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003e80:	683b      	ldr	r3, [r7, #0]
 8003e82:	691a      	ldr	r2, [r3, #16]
 8003e84:	697b      	ldr	r3, [r7, #20]
 8003e86:	f003 0307 	and.w	r3, r3, #7
 8003e8a:	009b      	lsls	r3, r3, #2
 8003e8c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e90:	693a      	ldr	r2, [r7, #16]
 8003e92:	4313      	orrs	r3, r2
 8003e94:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003e96:	697b      	ldr	r3, [r7, #20]
 8003e98:	08da      	lsrs	r2, r3, #3
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	3208      	adds	r2, #8
 8003e9e:	6939      	ldr	r1, [r7, #16]
 8003ea0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003eaa:	697b      	ldr	r3, [r7, #20]
 8003eac:	005b      	lsls	r3, r3, #1
 8003eae:	2203      	movs	r2, #3
 8003eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb4:	43db      	mvns	r3, r3
 8003eb6:	693a      	ldr	r2, [r7, #16]
 8003eb8:	4013      	ands	r3, r2
 8003eba:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003ebc:	683b      	ldr	r3, [r7, #0]
 8003ebe:	685b      	ldr	r3, [r3, #4]
 8003ec0:	f003 0203 	and.w	r2, r3, #3
 8003ec4:	697b      	ldr	r3, [r7, #20]
 8003ec6:	005b      	lsls	r3, r3, #1
 8003ec8:	fa02 f303 	lsl.w	r3, r2, r3
 8003ecc:	693a      	ldr	r2, [r7, #16]
 8003ece:	4313      	orrs	r3, r2
 8003ed0:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003ed8:	683b      	ldr	r3, [r7, #0]
 8003eda:	685b      	ldr	r3, [r3, #4]
 8003edc:	2b01      	cmp	r3, #1
 8003ede:	d00b      	beq.n	8003ef8 <HAL_GPIO_Init+0xd4>
 8003ee0:	683b      	ldr	r3, [r7, #0]
 8003ee2:	685b      	ldr	r3, [r3, #4]
 8003ee4:	2b02      	cmp	r3, #2
 8003ee6:	d007      	beq.n	8003ef8 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ee8:	683b      	ldr	r3, [r7, #0]
 8003eea:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003eec:	2b11      	cmp	r3, #17
 8003eee:	d003      	beq.n	8003ef8 <HAL_GPIO_Init+0xd4>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	685b      	ldr	r3, [r3, #4]
 8003ef4:	2b12      	cmp	r3, #18
 8003ef6:	d130      	bne.n	8003f5a <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	689b      	ldr	r3, [r3, #8]
 8003efc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	005b      	lsls	r3, r3, #1
 8003f02:	2203      	movs	r2, #3
 8003f04:	fa02 f303 	lsl.w	r3, r2, r3
 8003f08:	43db      	mvns	r3, r3
 8003f0a:	693a      	ldr	r2, [r7, #16]
 8003f0c:	4013      	ands	r3, r2
 8003f0e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003f10:	683b      	ldr	r3, [r7, #0]
 8003f12:	68da      	ldr	r2, [r3, #12]
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	005b      	lsls	r3, r3, #1
 8003f18:	fa02 f303 	lsl.w	r3, r2, r3
 8003f1c:	693a      	ldr	r2, [r7, #16]
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	693a      	ldr	r2, [r7, #16]
 8003f26:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	685b      	ldr	r3, [r3, #4]
 8003f2c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003f2e:	2201      	movs	r2, #1
 8003f30:	697b      	ldr	r3, [r7, #20]
 8003f32:	fa02 f303 	lsl.w	r3, r2, r3
 8003f36:	43db      	mvns	r3, r3
 8003f38:	693a      	ldr	r2, [r7, #16]
 8003f3a:	4013      	ands	r3, r2
 8003f3c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8003f3e:	683b      	ldr	r3, [r7, #0]
 8003f40:	685b      	ldr	r3, [r3, #4]
 8003f42:	091b      	lsrs	r3, r3, #4
 8003f44:	f003 0201 	and.w	r2, r3, #1
 8003f48:	697b      	ldr	r3, [r7, #20]
 8003f4a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f4e:	693a      	ldr	r2, [r7, #16]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	693a      	ldr	r2, [r7, #16]
 8003f58:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	68db      	ldr	r3, [r3, #12]
 8003f5e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003f60:	697b      	ldr	r3, [r7, #20]
 8003f62:	005b      	lsls	r3, r3, #1
 8003f64:	2203      	movs	r2, #3
 8003f66:	fa02 f303 	lsl.w	r3, r2, r3
 8003f6a:	43db      	mvns	r3, r3
 8003f6c:	693a      	ldr	r2, [r7, #16]
 8003f6e:	4013      	ands	r3, r2
 8003f70:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f72:	683b      	ldr	r3, [r7, #0]
 8003f74:	689a      	ldr	r2, [r3, #8]
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	005b      	lsls	r3, r3, #1
 8003f7a:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7e:	693a      	ldr	r2, [r7, #16]
 8003f80:	4313      	orrs	r3, r2
 8003f82:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	693a      	ldr	r2, [r7, #16]
 8003f88:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003f8a:	683b      	ldr	r3, [r7, #0]
 8003f8c:	685b      	ldr	r3, [r3, #4]
 8003f8e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	f000 80a6 	beq.w	80040e4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003f98:	4b5b      	ldr	r3, [pc, #364]	; (8004108 <HAL_GPIO_Init+0x2e4>)
 8003f9a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003f9c:	4a5a      	ldr	r2, [pc, #360]	; (8004108 <HAL_GPIO_Init+0x2e4>)
 8003f9e:	f043 0301 	orr.w	r3, r3, #1
 8003fa2:	6613      	str	r3, [r2, #96]	; 0x60
 8003fa4:	4b58      	ldr	r3, [pc, #352]	; (8004108 <HAL_GPIO_Init+0x2e4>)
 8003fa6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003fa8:	f003 0301 	and.w	r3, r3, #1
 8003fac:	60bb      	str	r3, [r7, #8]
 8003fae:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fb0:	4a56      	ldr	r2, [pc, #344]	; (800410c <HAL_GPIO_Init+0x2e8>)
 8003fb2:	697b      	ldr	r3, [r7, #20]
 8003fb4:	089b      	lsrs	r3, r3, #2
 8003fb6:	3302      	adds	r3, #2
 8003fb8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fbc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003fbe:	697b      	ldr	r3, [r7, #20]
 8003fc0:	f003 0303 	and.w	r3, r3, #3
 8003fc4:	009b      	lsls	r3, r3, #2
 8003fc6:	220f      	movs	r2, #15
 8003fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003fcc:	43db      	mvns	r3, r3
 8003fce:	693a      	ldr	r2, [r7, #16]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003fda:	d01f      	beq.n	800401c <HAL_GPIO_Init+0x1f8>
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	4a4c      	ldr	r2, [pc, #304]	; (8004110 <HAL_GPIO_Init+0x2ec>)
 8003fe0:	4293      	cmp	r3, r2
 8003fe2:	d019      	beq.n	8004018 <HAL_GPIO_Init+0x1f4>
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	4a4b      	ldr	r2, [pc, #300]	; (8004114 <HAL_GPIO_Init+0x2f0>)
 8003fe8:	4293      	cmp	r3, r2
 8003fea:	d013      	beq.n	8004014 <HAL_GPIO_Init+0x1f0>
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	4a4a      	ldr	r2, [pc, #296]	; (8004118 <HAL_GPIO_Init+0x2f4>)
 8003ff0:	4293      	cmp	r3, r2
 8003ff2:	d00d      	beq.n	8004010 <HAL_GPIO_Init+0x1ec>
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	4a49      	ldr	r2, [pc, #292]	; (800411c <HAL_GPIO_Init+0x2f8>)
 8003ff8:	4293      	cmp	r3, r2
 8003ffa:	d007      	beq.n	800400c <HAL_GPIO_Init+0x1e8>
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	4a48      	ldr	r2, [pc, #288]	; (8004120 <HAL_GPIO_Init+0x2fc>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d101      	bne.n	8004008 <HAL_GPIO_Init+0x1e4>
 8004004:	2305      	movs	r3, #5
 8004006:	e00a      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 8004008:	2306      	movs	r3, #6
 800400a:	e008      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 800400c:	2304      	movs	r3, #4
 800400e:	e006      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 8004010:	2303      	movs	r3, #3
 8004012:	e004      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 8004014:	2302      	movs	r3, #2
 8004016:	e002      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 8004018:	2301      	movs	r3, #1
 800401a:	e000      	b.n	800401e <HAL_GPIO_Init+0x1fa>
 800401c:	2300      	movs	r3, #0
 800401e:	697a      	ldr	r2, [r7, #20]
 8004020:	f002 0203 	and.w	r2, r2, #3
 8004024:	0092      	lsls	r2, r2, #2
 8004026:	4093      	lsls	r3, r2
 8004028:	693a      	ldr	r2, [r7, #16]
 800402a:	4313      	orrs	r3, r2
 800402c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800402e:	4937      	ldr	r1, [pc, #220]	; (800410c <HAL_GPIO_Init+0x2e8>)
 8004030:	697b      	ldr	r3, [r7, #20]
 8004032:	089b      	lsrs	r3, r3, #2
 8004034:	3302      	adds	r3, #2
 8004036:	693a      	ldr	r2, [r7, #16]
 8004038:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800403c:	4b39      	ldr	r3, [pc, #228]	; (8004124 <HAL_GPIO_Init+0x300>)
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004042:	68fb      	ldr	r3, [r7, #12]
 8004044:	43db      	mvns	r3, r3
 8004046:	693a      	ldr	r2, [r7, #16]
 8004048:	4013      	ands	r3, r2
 800404a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800404c:	683b      	ldr	r3, [r7, #0]
 800404e:	685b      	ldr	r3, [r3, #4]
 8004050:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004054:	2b00      	cmp	r3, #0
 8004056:	d003      	beq.n	8004060 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8004058:	693a      	ldr	r2, [r7, #16]
 800405a:	68fb      	ldr	r3, [r7, #12]
 800405c:	4313      	orrs	r3, r2
 800405e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004060:	4a30      	ldr	r2, [pc, #192]	; (8004124 <HAL_GPIO_Init+0x300>)
 8004062:	693b      	ldr	r3, [r7, #16]
 8004064:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8004066:	4b2f      	ldr	r3, [pc, #188]	; (8004124 <HAL_GPIO_Init+0x300>)
 8004068:	685b      	ldr	r3, [r3, #4]
 800406a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	43db      	mvns	r3, r3
 8004070:	693a      	ldr	r2, [r7, #16]
 8004072:	4013      	ands	r3, r2
 8004074:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004076:	683b      	ldr	r3, [r7, #0]
 8004078:	685b      	ldr	r3, [r3, #4]
 800407a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8004082:	693a      	ldr	r2, [r7, #16]
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	4313      	orrs	r3, r2
 8004088:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800408a:	4a26      	ldr	r2, [pc, #152]	; (8004124 <HAL_GPIO_Init+0x300>)
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004090:	4b24      	ldr	r3, [pc, #144]	; (8004124 <HAL_GPIO_Init+0x300>)
 8004092:	689b      	ldr	r3, [r3, #8]
 8004094:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004096:	68fb      	ldr	r3, [r7, #12]
 8004098:	43db      	mvns	r3, r3
 800409a:	693a      	ldr	r2, [r7, #16]
 800409c:	4013      	ands	r3, r2
 800409e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80040a0:	683b      	ldr	r3, [r7, #0]
 80040a2:	685b      	ldr	r3, [r3, #4]
 80040a4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040a8:	2b00      	cmp	r3, #0
 80040aa:	d003      	beq.n	80040b4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80040ac:	693a      	ldr	r2, [r7, #16]
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	4313      	orrs	r3, r2
 80040b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80040b4:	4a1b      	ldr	r2, [pc, #108]	; (8004124 <HAL_GPIO_Init+0x300>)
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80040ba:	4b1a      	ldr	r3, [pc, #104]	; (8004124 <HAL_GPIO_Init+0x300>)
 80040bc:	68db      	ldr	r3, [r3, #12]
 80040be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	43db      	mvns	r3, r3
 80040c4:	693a      	ldr	r2, [r7, #16]
 80040c6:	4013      	ands	r3, r2
 80040c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80040ca:	683b      	ldr	r3, [r7, #0]
 80040cc:	685b      	ldr	r3, [r3, #4]
 80040ce:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80040d6:	693a      	ldr	r2, [r7, #16]
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	4313      	orrs	r3, r2
 80040dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80040de:	4a11      	ldr	r2, [pc, #68]	; (8004124 <HAL_GPIO_Init+0x300>)
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	3301      	adds	r3, #1
 80040e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80040ea:	683b      	ldr	r3, [r7, #0]
 80040ec:	681a      	ldr	r2, [r3, #0]
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	fa22 f303 	lsr.w	r3, r2, r3
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	f47f ae9d 	bne.w	8003e34 <HAL_GPIO_Init+0x10>
  }
}
 80040fa:	bf00      	nop
 80040fc:	371c      	adds	r7, #28
 80040fe:	46bd      	mov	sp, r7
 8004100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004104:	4770      	bx	lr
 8004106:	bf00      	nop
 8004108:	40021000 	.word	0x40021000
 800410c:	40010000 	.word	0x40010000
 8004110:	48000400 	.word	0x48000400
 8004114:	48000800 	.word	0x48000800
 8004118:	48000c00 	.word	0x48000c00
 800411c:	48001000 	.word	0x48001000
 8004120:	48001400 	.word	0x48001400
 8004124:	40010400 	.word	0x40010400

08004128 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	6078      	str	r0, [r7, #4]
 8004130:	460b      	mov	r3, r1
 8004132:	807b      	strh	r3, [r7, #2]
 8004134:	4613      	mov	r3, r2
 8004136:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004138:	787b      	ldrb	r3, [r7, #1]
 800413a:	2b00      	cmp	r3, #0
 800413c:	d003      	beq.n	8004146 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800413e:	887a      	ldrh	r2, [r7, #2]
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004144:	e002      	b.n	800414c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004146:	887a      	ldrh	r2, [r7, #2]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	629a      	str	r2, [r3, #40]	; 0x28
}
 800414c:	bf00      	nop
 800414e:	370c      	adds	r7, #12
 8004150:	46bd      	mov	sp, r7
 8004152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004156:	4770      	bx	lr

08004158 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004158:	b5f0      	push	{r4, r5, r6, r7, lr}
 800415a:	b08b      	sub	sp, #44	; 0x2c
 800415c:	af06      	add	r7, sp, #24
 800415e:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d101      	bne.n	800416a <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e0ad      	b.n	80042c6 <HAL_PCD_Init+0x16e>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3229 	ldrb.w	r3, [r3, #553]	; 0x229
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b00      	cmp	r3, #0
 8004174:	d106      	bne.n	8004184 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2200      	movs	r2, #0
 800417a:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800417e:	6878      	ldr	r0, [r7, #4]
 8004180:	f007 fa18 	bl	800b5b4 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2203      	movs	r2, #3
 8004188:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4618      	mov	r0, r3
 8004192:	f004 fbb9 	bl	8008908 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004196:	2300      	movs	r3, #0
 8004198:	73fb      	strb	r3, [r7, #15]
 800419a:	e035      	b.n	8004208 <HAL_PCD_Init+0xb0>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 800419c:	7bfb      	ldrb	r3, [r7, #15]
 800419e:	687a      	ldr	r2, [r7, #4]
 80041a0:	015b      	lsls	r3, r3, #5
 80041a2:	4413      	add	r3, r2
 80041a4:	3329      	adds	r3, #41	; 0x29
 80041a6:	2201      	movs	r2, #1
 80041a8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80041aa:	7bfb      	ldrb	r3, [r7, #15]
 80041ac:	687a      	ldr	r2, [r7, #4]
 80041ae:	015b      	lsls	r3, r3, #5
 80041b0:	4413      	add	r3, r2
 80041b2:	3328      	adds	r3, #40	; 0x28
 80041b4:	7bfa      	ldrb	r2, [r7, #15]
 80041b6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80041b8:	7bfb      	ldrb	r3, [r7, #15]
 80041ba:	7bfa      	ldrb	r2, [r7, #15]
 80041bc:	b291      	uxth	r1, r2
 80041be:	687a      	ldr	r2, [r7, #4]
 80041c0:	015b      	lsls	r3, r3, #5
 80041c2:	4413      	add	r3, r2
 80041c4:	3336      	adds	r3, #54	; 0x36
 80041c6:	460a      	mov	r2, r1
 80041c8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80041ca:	7bfb      	ldrb	r3, [r7, #15]
 80041cc:	687a      	ldr	r2, [r7, #4]
 80041ce:	015b      	lsls	r3, r3, #5
 80041d0:	4413      	add	r3, r2
 80041d2:	332b      	adds	r3, #43	; 0x2b
 80041d4:	2200      	movs	r2, #0
 80041d6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80041d8:	7bfb      	ldrb	r3, [r7, #15]
 80041da:	687a      	ldr	r2, [r7, #4]
 80041dc:	015b      	lsls	r3, r3, #5
 80041de:	4413      	add	r3, r2
 80041e0:	3338      	adds	r3, #56	; 0x38
 80041e2:	2200      	movs	r2, #0
 80041e4:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80041e6:	7bfb      	ldrb	r3, [r7, #15]
 80041e8:	687a      	ldr	r2, [r7, #4]
 80041ea:	015b      	lsls	r3, r3, #5
 80041ec:	4413      	add	r3, r2
 80041ee:	333c      	adds	r3, #60	; 0x3c
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80041f4:	7bfb      	ldrb	r3, [r7, #15]
 80041f6:	687a      	ldr	r2, [r7, #4]
 80041f8:	3302      	adds	r3, #2
 80041fa:	015b      	lsls	r3, r3, #5
 80041fc:	4413      	add	r3, r2
 80041fe:	2200      	movs	r2, #0
 8004200:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004202:	7bfb      	ldrb	r3, [r7, #15]
 8004204:	3301      	adds	r3, #1
 8004206:	73fb      	strb	r3, [r7, #15]
 8004208:	7bfa      	ldrb	r2, [r7, #15]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	685b      	ldr	r3, [r3, #4]
 800420e:	429a      	cmp	r2, r3
 8004210:	d3c4      	bcc.n	800419c <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004212:	2300      	movs	r3, #0
 8004214:	73fb      	strb	r3, [r7, #15]
 8004216:	e031      	b.n	800427c <HAL_PCD_Init+0x124>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004218:	7bfb      	ldrb	r3, [r7, #15]
 800421a:	687a      	ldr	r2, [r7, #4]
 800421c:	015b      	lsls	r3, r3, #5
 800421e:	4413      	add	r3, r2
 8004220:	f203 1329 	addw	r3, r3, #297	; 0x129
 8004224:	2200      	movs	r2, #0
 8004226:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004228:	7bfb      	ldrb	r3, [r7, #15]
 800422a:	687a      	ldr	r2, [r7, #4]
 800422c:	015b      	lsls	r3, r3, #5
 800422e:	4413      	add	r3, r2
 8004230:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004234:	7bfa      	ldrb	r2, [r7, #15]
 8004236:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004238:	7bfb      	ldrb	r3, [r7, #15]
 800423a:	687a      	ldr	r2, [r7, #4]
 800423c:	015b      	lsls	r3, r3, #5
 800423e:	4413      	add	r3, r2
 8004240:	f203 132b 	addw	r3, r3, #299	; 0x12b
 8004244:	2200      	movs	r2, #0
 8004246:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004248:	7bfb      	ldrb	r3, [r7, #15]
 800424a:	687a      	ldr	r2, [r7, #4]
 800424c:	015b      	lsls	r3, r3, #5
 800424e:	4413      	add	r3, r2
 8004250:	f503 739c 	add.w	r3, r3, #312	; 0x138
 8004254:	2200      	movs	r2, #0
 8004256:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004258:	7bfb      	ldrb	r3, [r7, #15]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	015b      	lsls	r3, r3, #5
 800425e:	4413      	add	r3, r2
 8004260:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 8004264:	2200      	movs	r2, #0
 8004266:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004268:	7bfb      	ldrb	r3, [r7, #15]
 800426a:	687a      	ldr	r2, [r7, #4]
 800426c:	330a      	adds	r3, #10
 800426e:	015b      	lsls	r3, r3, #5
 8004270:	4413      	add	r3, r2
 8004272:	2200      	movs	r2, #0
 8004274:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004276:	7bfb      	ldrb	r3, [r7, #15]
 8004278:	3301      	adds	r3, #1
 800427a:	73fb      	strb	r3, [r7, #15]
 800427c:	7bfa      	ldrb	r2, [r7, #15]
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	429a      	cmp	r2, r3
 8004284:	d3c8      	bcc.n	8004218 <HAL_PCD_Init+0xc0>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	603b      	str	r3, [r7, #0]
 800428c:	687e      	ldr	r6, [r7, #4]
 800428e:	466d      	mov	r5, sp
 8004290:	f106 0410 	add.w	r4, r6, #16
 8004294:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004296:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004298:	6823      	ldr	r3, [r4, #0]
 800429a:	602b      	str	r3, [r5, #0]
 800429c:	1d33      	adds	r3, r6, #4
 800429e:	cb0e      	ldmia	r3, {r1, r2, r3}
 80042a0:	6838      	ldr	r0, [r7, #0]
 80042a2:	f004 fb4e 	bl	8008942 <USB_DevInit>

  hpcd->USB_Address = 0U;
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	2200      	movs	r2, #0
 80042aa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	2201      	movs	r2, #1
 80042b2:	f883 2229 	strb.w	r2, [r3, #553]	; 0x229
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	69db      	ldr	r3, [r3, #28]
 80042ba:	2b01      	cmp	r3, #1
 80042bc:	d102      	bne.n	80042c4 <HAL_PCD_Init+0x16c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f000 fe41 	bl	8004f46 <HAL_PCDEx_ActivateLPM>
  }
  
  return HAL_OK;
 80042c4:	2300      	movs	r3, #0
}
 80042c6:	4618      	mov	r0, r3
 80042c8:	3714      	adds	r7, #20
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bdf0      	pop	{r4, r5, r6, r7, pc}

080042ce <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b082      	sub	sp, #8
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80042dc:	2b01      	cmp	r3, #1
 80042de:	d101      	bne.n	80042e4 <HAL_PCD_Start+0x16>
 80042e0:	2302      	movs	r3, #2
 80042e2:	e012      	b.n	800430a <HAL_PCD_Start+0x3c>
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	2201      	movs	r2, #1
 80042e8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DevConnect(hpcd->Instance);
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4618      	mov	r0, r3
 80042f2:	f005 fb73 	bl	80099dc <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4618      	mov	r0, r3
 80042fc:	f004 faec 	bl	80088d8 <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004308:	2300      	movs	r3, #0
}
 800430a:	4618      	mov	r0, r3
 800430c:	3708      	adds	r7, #8
 800430e:	46bd      	mov	sp, r7
 8004310:	bd80      	pop	{r7, pc}

08004312 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004312:	b580      	push	{r7, lr}
 8004314:	b082      	sub	sp, #8
 8004316:	af00      	add	r7, sp, #0
 8004318:	6078      	str	r0, [r7, #4]
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	681b      	ldr	r3, [r3, #0]
 800431e:	4618      	mov	r0, r3
 8004320:	f005 fb73 	bl	8009a0a <USB_ReadInterrupts>
 8004324:	4603      	mov	r3, r0
 8004326:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800432a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800432e:	d102      	bne.n	8004336 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8004330:	6878      	ldr	r0, [r7, #4]
 8004332:	f000 fb3f 	bl	80049b4 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	4618      	mov	r0, r3
 800433c:	f005 fb65 	bl	8009a0a <USB_ReadInterrupts>
 8004340:	4603      	mov	r3, r0
 8004342:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004346:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800434a:	d112      	bne.n	8004372 <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004354:	b29a      	uxth	r2, r3
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800435e:	b292      	uxth	r2, r2
 8004360:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f007 f99a 	bl	800b69e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 800436a:	2100      	movs	r1, #0
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	f000 f929 	bl	80045c4 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f005 fb47 	bl	8009a0a <USB_ReadInterrupts>
 800437c:	4603      	mov	r3, r0
 800437e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004382:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004386:	d10b      	bne.n	80043a0 <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004390:	b29a      	uxth	r2, r3
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800439a:	b292      	uxth	r2, r2
 800439c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	4618      	mov	r0, r3
 80043a6:	f005 fb30 	bl	8009a0a <USB_ReadInterrupts>
 80043aa:	4603      	mov	r3, r0
 80043ac:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80043b0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80043b4:	d10b      	bne.n	80043ce <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80043be:	b29a      	uxth	r2, r3
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80043c8:	b292      	uxth	r2, r2
 80043ca:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	4618      	mov	r0, r3
 80043d4:	f005 fb19 	bl	8009a0a <USB_ReadInterrupts>
 80043d8:	4603      	mov	r3, r0
 80043da:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043de:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043e2:	d133      	bne.n	800444c <HAL_PCD_IRQHandler+0x13a>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80043ec:	b29a      	uxth	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f022 0204 	bic.w	r2, r2, #4
 80043f6:	b292      	uxth	r2, r2
 80043f8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004404:	b29a      	uxth	r2, r3
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0208 	bic.w	r2, r2, #8
 800440e:	b292      	uxth	r2, r2
 8004410:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (hpcd->LPM_State == LPM_L1)
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 800441a:	2b01      	cmp	r3, #1
 800441c:	d107      	bne.n	800442e <HAL_PCD_IRQHandler+0x11c>
    {
      hpcd->LPM_State = LPM_L0;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004426:	2100      	movs	r1, #0
 8004428:	6878      	ldr	r0, [r7, #4]
 800442a:	f007 fb29 	bl	800ba80 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f007 f96e 	bl	800b710 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800443c:	b29a      	uxth	r2, r3
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8004446:	b292      	uxth	r2, r2
 8004448:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	4618      	mov	r0, r3
 8004452:	f005 fada 	bl	8009a0a <USB_ReadInterrupts>
 8004456:	4603      	mov	r3, r0
 8004458:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800445c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004460:	d131      	bne.n	80044c6 <HAL_PCD_IRQHandler+0x1b4>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004462:	687b      	ldr	r3, [r7, #4]
 8004464:	681b      	ldr	r3, [r3, #0]
 8004466:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800446a:	b29a      	uxth	r2, r3
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f042 0208 	orr.w	r2, r2, #8
 8004474:	b292      	uxth	r2, r2
 8004476:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004482:	b29a      	uxth	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800448c:	b292      	uxth	r2, r2
 800448e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800449a:	b29a      	uxth	r2, r3
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0204 	orr.w	r2, r2, #4
 80044a4:	b292      	uxth	r2, r2
 80044a6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP) == 0U)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	4618      	mov	r0, r3
 80044b0:	f005 faab 	bl	8009a0a <USB_ReadInterrupts>
 80044b4:	4603      	mov	r3, r0
 80044b6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044ba:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044be:	d002      	beq.n	80044c6 <HAL_PCD_IRQHandler+0x1b4>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f007 f90b 	bl	800b6dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  /* Handle LPM Interrupt */
  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_L1REQ))
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	4618      	mov	r0, r3
 80044cc:	f005 fa9d 	bl	8009a0a <USB_ReadInterrupts>
 80044d0:	4603      	mov	r3, r0
 80044d2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80044d6:	2b80      	cmp	r3, #128	; 0x80
 80044d8:	d13f      	bne.n	800455a <HAL_PCD_IRQHandler+0x248>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80044e2:	b29a      	uxth	r2, r3
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80044ec:	b292      	uxth	r2, r2
 80044ee:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3260 	ldrb.w	r3, [r3, #608]	; 0x260
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d12b      	bne.n	8004554 <HAL_PCD_IRQHandler+0x242>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= USB_CNTR_LPMODE;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004504:	b29a      	uxth	r2, r3
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0204 	orr.w	r2, r2, #4
 800450e:	b292      	uxth	r2, r2
 8004510:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800451c:	b29a      	uxth	r2, r3
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	f042 0208 	orr.w	r2, r2, #8
 8004526:	b292      	uxth	r2, r2
 8004528:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

      hpcd->LPM_State = LPM_L1;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 800453c:	b29b      	uxth	r3, r3
 800453e:	089b      	lsrs	r3, r3, #2
 8004540:	f003 023c 	and.w	r2, r3, #60	; 0x3c
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	f8c3 2264 	str.w	r2, [r3, #612]	; 0x264
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800454a:	2101      	movs	r1, #1
 800454c:	6878      	ldr	r0, [r7, #4]
 800454e:	f007 fa97 	bl	800ba80 <HAL_PCDEx_LPM_Callback>
 8004552:	e002      	b.n	800455a <HAL_PCD_IRQHandler+0x248>
    else
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SuspendCallback(hpcd);
#else
      HAL_PCD_SuspendCallback(hpcd);
 8004554:	6878      	ldr	r0, [r7, #4]
 8004556:	f007 f8c1 	bl	800b6dc <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	681b      	ldr	r3, [r3, #0]
 800455e:	4618      	mov	r0, r3
 8004560:	f005 fa53 	bl	8009a0a <USB_ReadInterrupts>
 8004564:	4603      	mov	r3, r0
 8004566:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800456a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800456e:	d10e      	bne.n	800458e <HAL_PCD_IRQHandler+0x27c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004578:	b29a      	uxth	r2, r3
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8004582:	b292      	uxth	r2, r2
 8004584:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8004588:	6878      	ldr	r0, [r7, #4]
 800458a:	f007 f87a 	bl	800b682 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	4618      	mov	r0, r3
 8004594:	f005 fa39 	bl	8009a0a <USB_ReadInterrupts>
 8004598:	4603      	mov	r3, r0
 800459a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800459e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80045a2:	d10b      	bne.n	80045bc <HAL_PCD_IRQHandler+0x2aa>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80045ac:	b29a      	uxth	r2, r3
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80045b6:	b292      	uxth	r2, r2
 80045b8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 80045bc:	bf00      	nop
 80045be:	3708      	adds	r7, #8
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}

080045c4 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80045c4:	b580      	push	{r7, lr}
 80045c6:	b082      	sub	sp, #8
 80045c8:	af00      	add	r7, sp, #0
 80045ca:	6078      	str	r0, [r7, #4]
 80045cc:	460b      	mov	r3, r1
 80045ce:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80045d6:	2b01      	cmp	r3, #1
 80045d8:	d101      	bne.n	80045de <HAL_PCD_SetAddress+0x1a>
 80045da:	2302      	movs	r3, #2
 80045dc:	e013      	b.n	8004606 <HAL_PCD_SetAddress+0x42>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	2201      	movs	r2, #1
 80045e2:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  hpcd->USB_Address = address;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	78fa      	ldrb	r2, [r7, #3]
 80045ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	78fa      	ldrb	r2, [r7, #3]
 80045f4:	4611      	mov	r1, r2
 80045f6:	4618      	mov	r0, r3
 80045f8:	f005 f9dc 	bl	80099b4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2200      	movs	r2, #0
 8004600:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004604:	2300      	movs	r3, #0
}
 8004606:	4618      	mov	r0, r3
 8004608:	3708      	adds	r7, #8
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800460e:	b580      	push	{r7, lr}
 8004610:	b084      	sub	sp, #16
 8004612:	af00      	add	r7, sp, #0
 8004614:	6078      	str	r0, [r7, #4]
 8004616:	4608      	mov	r0, r1
 8004618:	4611      	mov	r1, r2
 800461a:	461a      	mov	r2, r3
 800461c:	4603      	mov	r3, r0
 800461e:	70fb      	strb	r3, [r7, #3]
 8004620:	460b      	mov	r3, r1
 8004622:	803b      	strh	r3, [r7, #0]
 8004624:	4613      	mov	r3, r2
 8004626:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004628:	2300      	movs	r3, #0
 800462a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800462c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004630:	2b00      	cmp	r3, #0
 8004632:	da0b      	bge.n	800464c <HAL_PCD_EP_Open+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004634:	78fb      	ldrb	r3, [r7, #3]
 8004636:	f003 0307 	and.w	r3, r3, #7
 800463a:	015b      	lsls	r3, r3, #5
 800463c:	3328      	adds	r3, #40	; 0x28
 800463e:	687a      	ldr	r2, [r7, #4]
 8004640:	4413      	add	r3, r2
 8004642:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	2201      	movs	r2, #1
 8004648:	705a      	strb	r2, [r3, #1]
 800464a:	e00b      	b.n	8004664 <HAL_PCD_EP_Open+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800464c:	78fb      	ldrb	r3, [r7, #3]
 800464e:	f003 0307 	and.w	r3, r3, #7
 8004652:	015b      	lsls	r3, r3, #5
 8004654:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004658:	687a      	ldr	r2, [r7, #4]
 800465a:	4413      	add	r3, r2
 800465c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	2200      	movs	r2, #0
 8004662:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8004664:	78fb      	ldrb	r3, [r7, #3]
 8004666:	f003 0307 	and.w	r3, r3, #7
 800466a:	b2da      	uxtb	r2, r3
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8004670:	883a      	ldrh	r2, [r7, #0]
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	78ba      	ldrb	r2, [r7, #2]
 800467a:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 800467c:	68fb      	ldr	r3, [r7, #12]
 800467e:	785b      	ldrb	r3, [r3, #1]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d004      	beq.n	800468e <HAL_PCD_EP_Open+0x80>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004684:	68fb      	ldr	r3, [r7, #12]
 8004686:	781b      	ldrb	r3, [r3, #0]
 8004688:	b29a      	uxth	r2, r3
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800468e:	78bb      	ldrb	r3, [r7, #2]
 8004690:	2b02      	cmp	r3, #2
 8004692:	d102      	bne.n	800469a <HAL_PCD_EP_Open+0x8c>
  {
    ep->data_pid_start = 0U;
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	2200      	movs	r2, #0
 8004698:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_PCD_EP_Open+0x9a>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e00e      	b.n	80046c6 <HAL_PCD_EP_Open+0xb8>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	68f9      	ldr	r1, [r7, #12]
 80046b6:	4618      	mov	r0, r3
 80046b8:	f004 f968 	bl	800898c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	2200      	movs	r2, #0
 80046c0:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return ret;
 80046c4:	7afb      	ldrb	r3, [r7, #11]
}
 80046c6:	4618      	mov	r0, r3
 80046c8:	3710      	adds	r7, #16
 80046ca:	46bd      	mov	sp, r7
 80046cc:	bd80      	pop	{r7, pc}

080046ce <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80046ce:	b580      	push	{r7, lr}
 80046d0:	b084      	sub	sp, #16
 80046d2:	af00      	add	r7, sp, #0
 80046d4:	6078      	str	r0, [r7, #4]
 80046d6:	460b      	mov	r3, r1
 80046d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80046da:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046de:	2b00      	cmp	r3, #0
 80046e0:	da0b      	bge.n	80046fa <HAL_PCD_EP_Close+0x2c>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046e2:	78fb      	ldrb	r3, [r7, #3]
 80046e4:	f003 0307 	and.w	r3, r3, #7
 80046e8:	015b      	lsls	r3, r3, #5
 80046ea:	3328      	adds	r3, #40	; 0x28
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	4413      	add	r3, r2
 80046f0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	2201      	movs	r2, #1
 80046f6:	705a      	strb	r2, [r3, #1]
 80046f8:	e00b      	b.n	8004712 <HAL_PCD_EP_Close+0x44>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80046fa:	78fb      	ldrb	r3, [r7, #3]
 80046fc:	f003 0307 	and.w	r3, r3, #7
 8004700:	015b      	lsls	r3, r3, #5
 8004702:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	4413      	add	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800470c:	68fb      	ldr	r3, [r7, #12]
 800470e:	2200      	movs	r2, #0
 8004710:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004712:	78fb      	ldrb	r3, [r7, #3]
 8004714:	f003 0307 	and.w	r3, r3, #7
 8004718:	b2da      	uxtb	r2, r3
 800471a:	68fb      	ldr	r3, [r7, #12]
 800471c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004724:	2b01      	cmp	r3, #1
 8004726:	d101      	bne.n	800472c <HAL_PCD_EP_Close+0x5e>
 8004728:	2302      	movs	r3, #2
 800472a:	e00e      	b.n	800474a <HAL_PCD_EP_Close+0x7c>
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	68f9      	ldr	r1, [r7, #12]
 800473a:	4618      	mov	r0, r3
 800473c:	f004 fc16 	bl	8008f6c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	2200      	movs	r2, #0
 8004744:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  return HAL_OK;
 8004748:	2300      	movs	r3, #0
}
 800474a:	4618      	mov	r0, r3
 800474c:	3710      	adds	r7, #16
 800474e:	46bd      	mov	sp, r7
 8004750:	bd80      	pop	{r7, pc}

08004752 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004752:	b580      	push	{r7, lr}
 8004754:	b086      	sub	sp, #24
 8004756:	af00      	add	r7, sp, #0
 8004758:	60f8      	str	r0, [r7, #12]
 800475a:	607a      	str	r2, [r7, #4]
 800475c:	603b      	str	r3, [r7, #0]
 800475e:	460b      	mov	r3, r1
 8004760:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004762:	7afb      	ldrb	r3, [r7, #11]
 8004764:	f003 0307 	and.w	r3, r3, #7
 8004768:	015b      	lsls	r3, r3, #5
 800476a:	f503 7394 	add.w	r3, r3, #296	; 0x128
 800476e:	68fa      	ldr	r2, [r7, #12]
 8004770:	4413      	add	r3, r2
 8004772:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004774:	697b      	ldr	r3, [r7, #20]
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 800477a:	697b      	ldr	r3, [r7, #20]
 800477c:	683a      	ldr	r2, [r7, #0]
 800477e:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004780:	697b      	ldr	r3, [r7, #20]
 8004782:	2200      	movs	r2, #0
 8004784:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	2200      	movs	r2, #0
 800478a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800478c:	7afb      	ldrb	r3, [r7, #11]
 800478e:	f003 0307 	and.w	r3, r3, #7
 8004792:	b2da      	uxtb	r2, r3
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004798:	7afb      	ldrb	r3, [r7, #11]
 800479a:	f003 0307 	and.w	r3, r3, #7
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d106      	bne.n	80047b0 <HAL_PCD_EP_Receive+0x5e>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	6979      	ldr	r1, [r7, #20]
 80047a8:	4618      	mov	r0, r3
 80047aa:	f004 fd75 	bl	8009298 <USB_EPStartXfer>
 80047ae:	e005      	b.n	80047bc <HAL_PCD_EP_Receive+0x6a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80047b0:	68fb      	ldr	r3, [r7, #12]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	6979      	ldr	r1, [r7, #20]
 80047b6:	4618      	mov	r0, r3
 80047b8:	f004 fd6e 	bl	8009298 <USB_EPStartXfer>
  }

  return HAL_OK;
 80047bc:	2300      	movs	r3, #0
}
 80047be:	4618      	mov	r0, r3
 80047c0:	3718      	adds	r7, #24
 80047c2:	46bd      	mov	sp, r7
 80047c4:	bd80      	pop	{r7, pc}

080047c6 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047c6:	b480      	push	{r7}
 80047c8:	b083      	sub	sp, #12
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
 80047ce:	460b      	mov	r3, r1
 80047d0:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80047d2:	78fb      	ldrb	r3, [r7, #3]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	330a      	adds	r3, #10
 80047dc:	015b      	lsls	r3, r3, #5
 80047de:	4413      	add	r3, r2
 80047e0:	3304      	adds	r3, #4
 80047e2:	681b      	ldr	r3, [r3, #0]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	370c      	adds	r7, #12
 80047e8:	46bd      	mov	sp, r7
 80047ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ee:	4770      	bx	lr

080047f0 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	b086      	sub	sp, #24
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	60f8      	str	r0, [r7, #12]
 80047f8:	607a      	str	r2, [r7, #4]
 80047fa:	603b      	str	r3, [r7, #0]
 80047fc:	460b      	mov	r3, r1
 80047fe:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004800:	7afb      	ldrb	r3, [r7, #11]
 8004802:	f003 0307 	and.w	r3, r3, #7
 8004806:	015b      	lsls	r3, r3, #5
 8004808:	3328      	adds	r3, #40	; 0x28
 800480a:	68fa      	ldr	r2, [r7, #12]
 800480c:	4413      	add	r3, r2
 800480e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	687a      	ldr	r2, [r7, #4]
 8004814:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8004816:	697b      	ldr	r3, [r7, #20]
 8004818:	683a      	ldr	r2, [r7, #0]
 800481a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800481c:	697b      	ldr	r3, [r7, #20]
 800481e:	2200      	movs	r2, #0
 8004820:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2201      	movs	r2, #1
 8004826:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004828:	7afb      	ldrb	r3, [r7, #11]
 800482a:	f003 0307 	and.w	r3, r3, #7
 800482e:	b2da      	uxtb	r2, r3
 8004830:	697b      	ldr	r3, [r7, #20]
 8004832:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004834:	7afb      	ldrb	r3, [r7, #11]
 8004836:	f003 0307 	and.w	r3, r3, #7
 800483a:	2b00      	cmp	r3, #0
 800483c:	d106      	bne.n	800484c <HAL_PCD_EP_Transmit+0x5c>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	6979      	ldr	r1, [r7, #20]
 8004844:	4618      	mov	r0, r3
 8004846:	f004 fd27 	bl	8009298 <USB_EPStartXfer>
 800484a:	e005      	b.n	8004858 <HAL_PCD_EP_Transmit+0x68>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	681b      	ldr	r3, [r3, #0]
 8004850:	6979      	ldr	r1, [r7, #20]
 8004852:	4618      	mov	r0, r3
 8004854:	f004 fd20 	bl	8009298 <USB_EPStartXfer>
  }

  return HAL_OK;
 8004858:	2300      	movs	r3, #0
}
 800485a:	4618      	mov	r0, r3
 800485c:	3718      	adds	r7, #24
 800485e:	46bd      	mov	sp, r7
 8004860:	bd80      	pop	{r7, pc}

08004862 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004862:	b580      	push	{r7, lr}
 8004864:	b084      	sub	sp, #16
 8004866:	af00      	add	r7, sp, #0
 8004868:	6078      	str	r0, [r7, #4]
 800486a:	460b      	mov	r3, r1
 800486c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800486e:	78fb      	ldrb	r3, [r7, #3]
 8004870:	f003 0207 	and.w	r2, r3, #7
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	685b      	ldr	r3, [r3, #4]
 8004878:	429a      	cmp	r2, r3
 800487a:	d901      	bls.n	8004880 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800487c:	2301      	movs	r3, #1
 800487e:	e046      	b.n	800490e <HAL_PCD_EP_SetStall+0xac>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004880:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004884:	2b00      	cmp	r3, #0
 8004886:	da0b      	bge.n	80048a0 <HAL_PCD_EP_SetStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004888:	78fb      	ldrb	r3, [r7, #3]
 800488a:	f003 0307 	and.w	r3, r3, #7
 800488e:	015b      	lsls	r3, r3, #5
 8004890:	3328      	adds	r3, #40	; 0x28
 8004892:	687a      	ldr	r2, [r7, #4]
 8004894:	4413      	add	r3, r2
 8004896:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	2201      	movs	r2, #1
 800489c:	705a      	strb	r2, [r3, #1]
 800489e:	e009      	b.n	80048b4 <HAL_PCD_EP_SetStall+0x52>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80048a0:	78fb      	ldrb	r3, [r7, #3]
 80048a2:	015b      	lsls	r3, r3, #5
 80048a4:	f503 7394 	add.w	r3, r3, #296	; 0x128
 80048a8:	687a      	ldr	r2, [r7, #4]
 80048aa:	4413      	add	r3, r2
 80048ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	2201      	movs	r2, #1
 80048b8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80048ba:	78fb      	ldrb	r3, [r7, #3]
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	b2da      	uxtb	r2, r3
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d101      	bne.n	80048d4 <HAL_PCD_EP_SetStall+0x72>
 80048d0:	2302      	movs	r3, #2
 80048d2:	e01c      	b.n	800490e <HAL_PCD_EP_SetStall+0xac>
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2201      	movs	r2, #1
 80048d8:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80048dc:	687b      	ldr	r3, [r7, #4]
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	68f9      	ldr	r1, [r7, #12]
 80048e2:	4618      	mov	r0, r3
 80048e4:	f004 ff90 	bl	8009808 <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80048e8:	78fb      	ldrb	r3, [r7, #3]
 80048ea:	f003 0307 	and.w	r3, r3, #7
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d108      	bne.n	8004904 <HAL_PCD_EP_SetStall+0xa2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681a      	ldr	r2, [r3, #0]
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f503 730c 	add.w	r3, r3, #560	; 0x230
 80048fc:	4619      	mov	r1, r3
 80048fe:	4610      	mov	r0, r2
 8004900:	f005 f893 	bl	8009a2a <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2200      	movs	r2, #0
 8004908:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 800490c:	2300      	movs	r3, #0
}
 800490e:	4618      	mov	r0, r3
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b084      	sub	sp, #16
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
 800491e:	460b      	mov	r3, r1
 8004920:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004922:	78fb      	ldrb	r3, [r7, #3]
 8004924:	f003 020f 	and.w	r2, r3, #15
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	429a      	cmp	r2, r3
 800492e:	d901      	bls.n	8004934 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004930:	2301      	movs	r3, #1
 8004932:	e03a      	b.n	80049aa <HAL_PCD_EP_ClrStall+0x94>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004938:	2b00      	cmp	r3, #0
 800493a:	da0b      	bge.n	8004954 <HAL_PCD_EP_ClrStall+0x3e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800493c:	78fb      	ldrb	r3, [r7, #3]
 800493e:	f003 0307 	and.w	r3, r3, #7
 8004942:	015b      	lsls	r3, r3, #5
 8004944:	3328      	adds	r3, #40	; 0x28
 8004946:	687a      	ldr	r2, [r7, #4]
 8004948:	4413      	add	r3, r2
 800494a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800494c:	68fb      	ldr	r3, [r7, #12]
 800494e:	2201      	movs	r2, #1
 8004950:	705a      	strb	r2, [r3, #1]
 8004952:	e00b      	b.n	800496c <HAL_PCD_EP_ClrStall+0x56>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	f003 0307 	and.w	r3, r3, #7
 800495a:	015b      	lsls	r3, r3, #5
 800495c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004960:	687a      	ldr	r2, [r7, #4]
 8004962:	4413      	add	r3, r2
 8004964:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	2200      	movs	r2, #0
 800496a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004972:	78fb      	ldrb	r3, [r7, #3]
 8004974:	f003 0307 	and.w	r3, r3, #7
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 3228 	ldrb.w	r3, [r3, #552]	; 0x228
 8004984:	2b01      	cmp	r3, #1
 8004986:	d101      	bne.n	800498c <HAL_PCD_EP_ClrStall+0x76>
 8004988:	2302      	movs	r3, #2
 800498a:	e00e      	b.n	80049aa <HAL_PCD_EP_ClrStall+0x94>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68f9      	ldr	r1, [r7, #12]
 800499a:	4618      	mov	r0, r3
 800499c:	f004 ff76 	bl	800988c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2228 	strb.w	r2, [r3, #552]	; 0x228

  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}
	...

080049b4 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80049b4:	b590      	push	{r4, r7, lr}
 80049b6:	b089      	sub	sp, #36	; 0x24
 80049b8:	af00      	add	r7, sp, #0
 80049ba:	6078      	str	r0, [r7, #4]
  uint16_t wIstr;
  uint16_t wEPVal;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80049bc:	e274      	b.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
  {
    wIstr = hpcd->Instance->ISTR;
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 80049c6:	82fb      	strh	r3, [r7, #22]
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 80049c8:	8afb      	ldrh	r3, [r7, #22]
 80049ca:	b2db      	uxtb	r3, r3
 80049cc:	f003 030f 	and.w	r3, r3, #15
 80049d0:	757b      	strb	r3, [r7, #21]

    if (epindex == 0U)
 80049d2:	7d7b      	ldrb	r3, [r7, #21]
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	f040 813c 	bne.w	8004c52 <PCD_EP_ISR_Handler+0x29e>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80049da:	8afb      	ldrh	r3, [r7, #22]
 80049dc:	f003 0310 	and.w	r3, r3, #16
 80049e0:	2b00      	cmp	r3, #0
 80049e2:	d14f      	bne.n	8004a84 <PCD_EP_ISR_Handler+0xd0>
      {
        /* DIR = 0 */

        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	681b      	ldr	r3, [r3, #0]
 80049e8:	881b      	ldrh	r3, [r3, #0]
 80049ea:	b29b      	uxth	r3, r3
 80049ec:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80049f0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049f4:	b29c      	uxth	r4, r3
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	681a      	ldr	r2, [r3, #0]
 80049fa:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 80049fe:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004a02:	b29b      	uxth	r3, r3
 8004a04:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	3328      	adds	r3, #40	; 0x28
 8004a0a:	60fb      	str	r3, [r7, #12]

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004a14:	b29b      	uxth	r3, r3
 8004a16:	461a      	mov	r2, r3
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	781b      	ldrb	r3, [r3, #0]
 8004a1c:	00db      	lsls	r3, r3, #3
 8004a1e:	4413      	add	r3, r2
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	6812      	ldr	r2, [r2, #0]
 8004a24:	4413      	add	r3, r2
 8004a26:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004a2a:	881b      	ldrh	r3, [r3, #0]
 8004a2c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	695a      	ldr	r2, [r3, #20]
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	69db      	ldr	r3, [r3, #28]
 8004a3c:	441a      	add	r2, r3
 8004a3e:	68fb      	ldr	r3, [r7, #12]
 8004a40:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8004a42:	2100      	movs	r1, #0
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f006 fe05 	bl	800b654 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a50:	b2db      	uxtb	r3, r3
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	f000 8228 	beq.w	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	699b      	ldr	r3, [r3, #24]
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	f040 8223 	bne.w	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004a6e:	b2da      	uxtb	r2, r3
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	b292      	uxth	r2, r2
 8004a76:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	2200      	movs	r2, #0
 8004a7e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8004a82:	e211      	b.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004a8a:	60fb      	str	r3, [r7, #12]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	881b      	ldrh	r3, [r3, #0]
 8004a92:	827b      	strh	r3, [r7, #18]

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8004a94:	8a7b      	ldrh	r3, [r7, #18]
 8004a96:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d031      	beq.n	8004b02 <PCD_EP_ISR_Handler+0x14e>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681b      	ldr	r3, [r3, #0]
 8004aa2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004aa6:	b29b      	uxth	r3, r3
 8004aa8:	461a      	mov	r2, r3
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	781b      	ldrb	r3, [r3, #0]
 8004aae:	00db      	lsls	r3, r3, #3
 8004ab0:	4413      	add	r3, r2
 8004ab2:	687a      	ldr	r2, [r7, #4]
 8004ab4:	6812      	ldr	r2, [r2, #0]
 8004ab6:	4413      	add	r3, r2
 8004ab8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004abc:	881b      	ldrh	r3, [r3, #0]
 8004abe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	6818      	ldr	r0, [r3, #0]
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	f503 710c 	add.w	r1, r3, #560	; 0x230
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8004ad8:	b29b      	uxth	r3, r3
 8004ada:	f004 fff3 	bl	8009ac4 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1*/
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	881b      	ldrh	r3, [r3, #0]
 8004ae4:	b29a      	uxth	r2, r3
 8004ae6:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004aea:	4013      	ands	r3, r2
 8004aec:	b29c      	uxth	r4, r3
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004af6:	b292      	uxth	r2, r2
 8004af8:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f006 fd80 	bl	800b600 <HAL_PCD_SetupStageCallback>
 8004b00:	e1d2      	b.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }

        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004b02:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	f280 81ce 	bge.w	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	881b      	ldrh	r3, [r3, #0]
 8004b12:	b29a      	uxth	r2, r3
 8004b14:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004b18:	4013      	ands	r3, r2
 8004b1a:	b29c      	uxth	r4, r3
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004b24:	b292      	uxth	r2, r2
 8004b26:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	461a      	mov	r2, r3
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	781b      	ldrb	r3, [r3, #0]
 8004b38:	00db      	lsls	r3, r3, #3
 8004b3a:	4413      	add	r3, r2
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	6812      	ldr	r2, [r2, #0]
 8004b40:	4413      	add	r3, r2
 8004b42:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004b46:	881b      	ldrh	r3, [r3, #0]
 8004b48:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	69db      	ldr	r3, [r3, #28]
 8004b54:	2b00      	cmp	r3, #0
 8004b56:	d019      	beq.n	8004b8c <PCD_EP_ISR_Handler+0x1d8>
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d015      	beq.n	8004b8c <PCD_EP_ISR_Handler+0x1d8>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	6818      	ldr	r0, [r3, #0]
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	6959      	ldr	r1, [r3, #20]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8004b70:	b29b      	uxth	r3, r3
 8004b72:	f004 ffa7 	bl	8009ac4 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	695a      	ldr	r2, [r3, #20]
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	69db      	ldr	r3, [r3, #28]
 8004b7e:	441a      	add	r2, r3
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8004b84:	2100      	movs	r1, #0
 8004b86:	6878      	ldr	r0, [r7, #4]
 8004b88:	f006 fd4c 	bl	800b624 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	461c      	mov	r4, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b9a:	b29b      	uxth	r3, r3
 8004b9c:	441c      	add	r4, r3
 8004b9e:	f204 4306 	addw	r3, r4, #1030	; 0x406
 8004ba2:	461c      	mov	r4, r3
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	691b      	ldr	r3, [r3, #16]
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10e      	bne.n	8004bca <PCD_EP_ISR_Handler+0x216>
 8004bac:	8823      	ldrh	r3, [r4, #0]
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004bb4:	b29b      	uxth	r3, r3
 8004bb6:	8023      	strh	r3, [r4, #0]
 8004bb8:	8823      	ldrh	r3, [r4, #0]
 8004bba:	b29b      	uxth	r3, r3
 8004bbc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bc0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bc4:	b29b      	uxth	r3, r3
 8004bc6:	8023      	strh	r3, [r4, #0]
 8004bc8:	e02d      	b.n	8004c26 <PCD_EP_ISR_Handler+0x272>
 8004bca:	68fb      	ldr	r3, [r7, #12]
 8004bcc:	691b      	ldr	r3, [r3, #16]
 8004bce:	2b3e      	cmp	r3, #62	; 0x3e
 8004bd0:	d812      	bhi.n	8004bf8 <PCD_EP_ISR_Handler+0x244>
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	691b      	ldr	r3, [r3, #16]
 8004bd6:	085b      	lsrs	r3, r3, #1
 8004bd8:	61bb      	str	r3, [r7, #24]
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	f003 0301 	and.w	r3, r3, #1
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d002      	beq.n	8004bec <PCD_EP_ISR_Handler+0x238>
 8004be6:	69bb      	ldr	r3, [r7, #24]
 8004be8:	3301      	adds	r3, #1
 8004bea:	61bb      	str	r3, [r7, #24]
 8004bec:	69bb      	ldr	r3, [r7, #24]
 8004bee:	b29b      	uxth	r3, r3
 8004bf0:	029b      	lsls	r3, r3, #10
 8004bf2:	b29b      	uxth	r3, r3
 8004bf4:	8023      	strh	r3, [r4, #0]
 8004bf6:	e016      	b.n	8004c26 <PCD_EP_ISR_Handler+0x272>
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	691b      	ldr	r3, [r3, #16]
 8004bfc:	095b      	lsrs	r3, r3, #5
 8004bfe:	61bb      	str	r3, [r7, #24]
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	f003 031f 	and.w	r3, r3, #31
 8004c08:	2b00      	cmp	r3, #0
 8004c0a:	d102      	bne.n	8004c12 <PCD_EP_ISR_Handler+0x25e>
 8004c0c:	69bb      	ldr	r3, [r7, #24]
 8004c0e:	3b01      	subs	r3, #1
 8004c10:	61bb      	str	r3, [r7, #24]
 8004c12:	69bb      	ldr	r3, [r7, #24]
 8004c14:	b29b      	uxth	r3, r3
 8004c16:	029b      	lsls	r3, r3, #10
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004c1e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004c22:	b29b      	uxth	r3, r3
 8004c24:	8023      	strh	r3, [r4, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	881b      	ldrh	r3, [r3, #0]
 8004c2c:	b29b      	uxth	r3, r3
 8004c2e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c36:	b29c      	uxth	r4, r3
 8004c38:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8004c3c:	b29c      	uxth	r4, r3
 8004c3e:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8004c42:	b29c      	uxth	r4, r3
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	4b9e      	ldr	r3, [pc, #632]	; (8004ec4 <PCD_EP_ISR_Handler+0x510>)
 8004c4a:	4323      	orrs	r3, r4
 8004c4c:	b29b      	uxth	r3, r3
 8004c4e:	8013      	strh	r3, [r2, #0]
 8004c50:	e12a      	b.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
    else
    {
      /* Decode and service non control endpoints interrupt  */

      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8004c52:	687b      	ldr	r3, [r7, #4]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	461a      	mov	r2, r3
 8004c58:	7d7b      	ldrb	r3, [r7, #21]
 8004c5a:	009b      	lsls	r3, r3, #2
 8004c5c:	4413      	add	r3, r2
 8004c5e:	881b      	ldrh	r3, [r3, #0]
 8004c60:	827b      	strh	r3, [r7, #18]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8004c62:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	f280 80cb 	bge.w	8004e02 <PCD_EP_ISR_Handler+0x44e>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	461a      	mov	r2, r3
 8004c72:	7d7b      	ldrb	r3, [r7, #21]
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	4413      	add	r3, r2
 8004c78:	881b      	ldrh	r3, [r3, #0]
 8004c7a:	b29a      	uxth	r2, r3
 8004c7c:	f640 738f 	movw	r3, #3983	; 0xf8f
 8004c80:	4013      	ands	r3, r2
 8004c82:	b29c      	uxth	r4, r3
 8004c84:	687b      	ldr	r3, [r7, #4]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	461a      	mov	r2, r3
 8004c8a:	7d7b      	ldrb	r3, [r7, #21]
 8004c8c:	009b      	lsls	r3, r3, #2
 8004c8e:	4413      	add	r3, r2
 8004c90:	f044 0280 	orr.w	r2, r4, #128	; 0x80
 8004c94:	b292      	uxth	r2, r2
 8004c96:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 8004c98:	7d7b      	ldrb	r3, [r7, #21]
 8004c9a:	015b      	lsls	r3, r3, #5
 8004c9c:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004ca0:	687a      	ldr	r2, [r7, #4]
 8004ca2:	4413      	add	r3, r2
 8004ca4:	60fb      	str	r3, [r7, #12]

        /* OUT double Buffering*/
        if (ep->doublebuffer == 0U)
 8004ca6:	68fb      	ldr	r3, [r7, #12]
 8004ca8:	7b1b      	ldrb	r3, [r3, #12]
 8004caa:	2b00      	cmp	r3, #0
 8004cac:	d11f      	bne.n	8004cee <PCD_EP_ISR_Handler+0x33a>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8004cae:	687b      	ldr	r3, [r7, #4]
 8004cb0:	681b      	ldr	r3, [r3, #0]
 8004cb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cb6:	b29b      	uxth	r3, r3
 8004cb8:	461a      	mov	r2, r3
 8004cba:	68fb      	ldr	r3, [r7, #12]
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	00db      	lsls	r3, r3, #3
 8004cc0:	4413      	add	r3, r2
 8004cc2:	687a      	ldr	r2, [r7, #4]
 8004cc4:	6812      	ldr	r2, [r2, #0]
 8004cc6:	4413      	add	r3, r2
 8004cc8:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004ccc:	881b      	ldrh	r3, [r3, #0]
 8004cce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004cd2:	83fb      	strh	r3, [r7, #30]
          if (count != 0U)
 8004cd4:	8bfb      	ldrh	r3, [r7, #30]
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d06e      	beq.n	8004db8 <PCD_EP_ISR_Handler+0x404>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6818      	ldr	r0, [r3, #0]
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	6959      	ldr	r1, [r3, #20]
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	88da      	ldrh	r2, [r3, #6]
 8004ce6:	8bfb      	ldrh	r3, [r7, #30]
 8004ce8:	f004 feec 	bl	8009ac4 <USB_ReadPMA>
 8004cec:	e064      	b.n	8004db8 <PCD_EP_ISR_Handler+0x404>
          }
        }
        else
        {
          if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	681b      	ldr	r3, [r3, #0]
 8004cf2:	461a      	mov	r2, r3
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	781b      	ldrb	r3, [r3, #0]
 8004cf8:	009b      	lsls	r3, r3, #2
 8004cfa:	4413      	add	r3, r2
 8004cfc:	881b      	ldrh	r3, [r3, #0]
 8004cfe:	b29b      	uxth	r3, r3
 8004d00:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d01f      	beq.n	8004d48 <PCD_EP_ISR_Handler+0x394>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d10:	b29b      	uxth	r3, r3
 8004d12:	461a      	mov	r2, r3
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	781b      	ldrb	r3, [r3, #0]
 8004d18:	00db      	lsls	r3, r3, #3
 8004d1a:	4413      	add	r3, r2
 8004d1c:	687a      	ldr	r2, [r7, #4]
 8004d1e:	6812      	ldr	r2, [r2, #0]
 8004d20:	4413      	add	r3, r2
 8004d22:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004d26:	881b      	ldrh	r3, [r3, #0]
 8004d28:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d2c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004d2e:	8bfb      	ldrh	r3, [r7, #30]
 8004d30:	2b00      	cmp	r3, #0
 8004d32:	d028      	beq.n	8004d86 <PCD_EP_ISR_Handler+0x3d2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	6818      	ldr	r0, [r3, #0]
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	6959      	ldr	r1, [r3, #20]
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	891a      	ldrh	r2, [r3, #8]
 8004d40:	8bfb      	ldrh	r3, [r7, #30]
 8004d42:	f004 febf 	bl	8009ac4 <USB_ReadPMA>
 8004d46:	e01e      	b.n	8004d86 <PCD_EP_ISR_Handler+0x3d2>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	461a      	mov	r2, r3
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	781b      	ldrb	r3, [r3, #0]
 8004d58:	00db      	lsls	r3, r3, #3
 8004d5a:	4413      	add	r3, r2
 8004d5c:	687a      	ldr	r2, [r7, #4]
 8004d5e:	6812      	ldr	r2, [r2, #0]
 8004d60:	4413      	add	r3, r2
 8004d62:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8004d66:	881b      	ldrh	r3, [r3, #0]
 8004d68:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004d6c:	83fb      	strh	r3, [r7, #30]
            if (count != 0U)
 8004d6e:	8bfb      	ldrh	r3, [r7, #30]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d008      	beq.n	8004d86 <PCD_EP_ISR_Handler+0x3d2>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6818      	ldr	r0, [r3, #0]
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	6959      	ldr	r1, [r3, #20]
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	895a      	ldrh	r2, [r3, #10]
 8004d80:	8bfb      	ldrh	r3, [r7, #30]
 8004d82:	f004 fe9f 	bl	8009ac4 <USB_ReadPMA>
            }
          }
          /* free EP OUT Buffer */
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	461a      	mov	r2, r3
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	781b      	ldrb	r3, [r3, #0]
 8004d90:	009b      	lsls	r3, r3, #2
 8004d92:	4413      	add	r3, r2
 8004d94:	881b      	ldrh	r3, [r3, #0]
 8004d96:	b29b      	uxth	r3, r3
 8004d98:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d9c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004da0:	b29c      	uxth	r4, r3
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	461a      	mov	r2, r3
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	441a      	add	r2, r3
 8004db0:	4b45      	ldr	r3, [pc, #276]	; (8004ec8 <PCD_EP_ISR_Handler+0x514>)
 8004db2:	4323      	orrs	r3, r4
 8004db4:	b29b      	uxth	r3, r3
 8004db6:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count += count;
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	69da      	ldr	r2, [r3, #28]
 8004dbc:	8bfb      	ldrh	r3, [r7, #30]
 8004dbe:	441a      	add	r2, r3
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	695a      	ldr	r2, [r3, #20]
 8004dc8:	8bfb      	ldrh	r3, [r7, #30]
 8004dca:	441a      	add	r2, r3
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	699b      	ldr	r3, [r3, #24]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d004      	beq.n	8004de2 <PCD_EP_ISR_Handler+0x42e>
 8004dd8:	8bfa      	ldrh	r2, [r7, #30]
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	691b      	ldr	r3, [r3, #16]
 8004dde:	429a      	cmp	r2, r3
 8004de0:	d206      	bcs.n	8004df0 <PCD_EP_ISR_Handler+0x43c>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	781b      	ldrb	r3, [r3, #0]
 8004de6:	4619      	mov	r1, r3
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f006 fc1b 	bl	800b624 <HAL_PCD_DataOutStageCallback>
 8004dee:	e008      	b.n	8004e02 <PCD_EP_ISR_Handler+0x44e>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	7819      	ldrb	r1, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	695a      	ldr	r2, [r3, #20]
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	699b      	ldr	r3, [r3, #24]
 8004dfc:	6878      	ldr	r0, [r7, #4]
 8004dfe:	f7ff fca8 	bl	8004752 <HAL_PCD_EP_Receive>
        }

      } /* if((wEPVal & EP_CTR_RX) */

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8004e02:	8a7b      	ldrh	r3, [r7, #18]
 8004e04:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e08:	2b00      	cmp	r3, #0
 8004e0a:	d04d      	beq.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8004e0c:	7d7b      	ldrb	r3, [r7, #21]
 8004e0e:	015b      	lsls	r3, r3, #5
 8004e10:	3328      	adds	r3, #40	; 0x28
 8004e12:	687a      	ldr	r2, [r7, #4]
 8004e14:	4413      	add	r3, r2
 8004e16:	60fb      	str	r3, [r7, #12]

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	461a      	mov	r2, r3
 8004e1e:	7d7b      	ldrb	r3, [r7, #21]
 8004e20:	009b      	lsls	r3, r3, #2
 8004e22:	4413      	add	r3, r2
 8004e24:	881b      	ldrh	r3, [r3, #0]
 8004e26:	b29b      	uxth	r3, r3
 8004e28:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8004e2c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e30:	b29c      	uxth	r4, r3
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	7d7b      	ldrb	r3, [r7, #21]
 8004e3a:	009b      	lsls	r3, r3, #2
 8004e3c:	441a      	add	r2, r3
 8004e3e:	ea6f 4344 	mvn.w	r3, r4, lsl #17
 8004e42:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	8013      	strh	r3, [r2, #0]

        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004e52:	b29b      	uxth	r3, r3
 8004e54:	461a      	mov	r2, r3
 8004e56:	68fb      	ldr	r3, [r7, #12]
 8004e58:	781b      	ldrb	r3, [r3, #0]
 8004e5a:	00db      	lsls	r3, r3, #3
 8004e5c:	4413      	add	r3, r2
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	6812      	ldr	r2, [r2, #0]
 8004e62:	4413      	add	r3, r2
 8004e64:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	695a      	ldr	r2, [r3, #20]
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	69db      	ldr	r3, [r3, #28]
 8004e7a:	441a      	add	r2, r3
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	615a      	str	r2, [r3, #20]

        /* Zero Length Packet? */
        if (ep->xfer_len == 0U)
 8004e80:	68fb      	ldr	r3, [r7, #12]
 8004e82:	699b      	ldr	r3, [r3, #24]
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d106      	bne.n	8004e96 <PCD_EP_ISR_Handler+0x4e2>
        {
          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	781b      	ldrb	r3, [r3, #0]
 8004e8c:	4619      	mov	r1, r3
 8004e8e:	6878      	ldr	r0, [r7, #4]
 8004e90:	f006 fbe0 	bl	800b654 <HAL_PCD_DataInStageCallback>
 8004e94:	e008      	b.n	8004ea8 <PCD_EP_ISR_Handler+0x4f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	7819      	ldrb	r1, [r3, #0]
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	695a      	ldr	r2, [r3, #20]
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	699b      	ldr	r3, [r3, #24]
 8004ea2:	6878      	ldr	r0, [r7, #4]
 8004ea4:	f7ff fca4 	bl	80047f0 <HAL_PCD_EP_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8004eb0:	b29b      	uxth	r3, r3
 8004eb2:	b21b      	sxth	r3, r3
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	f6ff ad82 	blt.w	80049be <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }
  return HAL_OK;
 8004eba:	2300      	movs	r3, #0
}
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	3724      	adds	r7, #36	; 0x24
 8004ec0:	46bd      	mov	sp, r7
 8004ec2:	bd90      	pop	{r4, r7, pc}
 8004ec4:	ffff8080 	.word	0xffff8080
 8004ec8:	ffff80c0 	.word	0xffff80c0

08004ecc <HAL_PCDEx_PMAConfig>:

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd,
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)
{
 8004ecc:	b480      	push	{r7}
 8004ece:	b087      	sub	sp, #28
 8004ed0:	af00      	add	r7, sp, #0
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	607b      	str	r3, [r7, #4]
 8004ed6:	460b      	mov	r3, r1
 8004ed8:	817b      	strh	r3, [r7, #10]
 8004eda:	4613      	mov	r3, r2
 8004edc:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8004ede:	897b      	ldrh	r3, [r7, #10]
 8004ee0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ee4:	b29b      	uxth	r3, r3
 8004ee6:	2b00      	cmp	r3, #0
 8004ee8:	d008      	beq.n	8004efc <HAL_PCDEx_PMAConfig+0x30>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004eea:	897b      	ldrh	r3, [r7, #10]
 8004eec:	f003 0307 	and.w	r3, r3, #7
 8004ef0:	015b      	lsls	r3, r3, #5
 8004ef2:	3328      	adds	r3, #40	; 0x28
 8004ef4:	68fa      	ldr	r2, [r7, #12]
 8004ef6:	4413      	add	r3, r2
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	e006      	b.n	8004f0a <HAL_PCDEx_PMAConfig+0x3e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004efc:	897b      	ldrh	r3, [r7, #10]
 8004efe:	015b      	lsls	r3, r3, #5
 8004f00:	f503 7394 	add.w	r3, r3, #296	; 0x128
 8004f04:	68fa      	ldr	r2, [r7, #12]
 8004f06:	4413      	add	r3, r2
 8004f08:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8004f0a:	893b      	ldrh	r3, [r7, #8]
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d107      	bne.n	8004f20 <HAL_PCDEx_PMAConfig+0x54>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8004f10:	697b      	ldr	r3, [r7, #20]
 8004f12:	2200      	movs	r2, #0
 8004f14:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	b29a      	uxth	r2, r3
 8004f1a:	697b      	ldr	r3, [r7, #20]
 8004f1c:	80da      	strh	r2, [r3, #6]
 8004f1e:	e00b      	b.n	8004f38 <HAL_PCDEx_PMAConfig+0x6c>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8004f20:	697b      	ldr	r3, [r7, #20]
 8004f22:	2201      	movs	r2, #1
 8004f24:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	b29a      	uxth	r2, r3
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	0c1b      	lsrs	r3, r3, #16
 8004f32:	b29a      	uxth	r2, r3
 8004f34:	697b      	ldr	r3, [r7, #20]
 8004f36:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 8004f38:	2300      	movs	r3, #0
}
 8004f3a:	4618      	mov	r0, r3
 8004f3c:	371c      	adds	r7, #28
 8004f3e:	46bd      	mov	sp, r7
 8004f40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f44:	4770      	bx	lr

08004f46 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8004f46:	b480      	push	{r7}
 8004f48:	b085      	sub	sp, #20
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f8c3 2268 	str.w	r2, [r3, #616]	; 0x268
  hpcd->LPM_State = LPM_L0;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2260 	strb.w	r2, [r3, #608]	; 0x260

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004f6a:	b29b      	uxth	r3, r3
 8004f6c:	f043 0301 	orr.w	r3, r3, #1
 8004f70:	b29a      	uxth	r2, r3
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8004f7e:	b29b      	uxth	r3, r3
 8004f80:	f043 0302 	orr.w	r3, r3, #2
 8004f84:	b29a      	uxth	r2, r3
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54

  return HAL_OK;
 8004f8c:	2300      	movs	r3, #0
}
 8004f8e:	4618      	mov	r0, r3
 8004f90:	3714      	adds	r7, #20
 8004f92:	46bd      	mov	sp, r7
 8004f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f98:	4770      	bx	lr
	...

08004f9c <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004f9c:	b480      	push	{r7}
 8004f9e:	b085      	sub	sp, #20
 8004fa0:	af00      	add	r7, sp, #0
 8004fa2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	2b00      	cmp	r3, #0
 8004fa8:	d141      	bne.n	800502e <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004faa:	4b4b      	ldr	r3, [pc, #300]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004fb2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004fb6:	d131      	bne.n	800501c <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004fb8:	4b47      	ldr	r3, [pc, #284]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fba:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004fbe:	4a46      	ldr	r2, [pc, #280]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fc0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004fc4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004fc8:	4b43      	ldr	r3, [pc, #268]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004fd0:	4a41      	ldr	r2, [pc, #260]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004fd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8004fd8:	4b40      	ldr	r3, [pc, #256]	; (80050dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	2232      	movs	r2, #50	; 0x32
 8004fde:	fb02 f303 	mul.w	r3, r2, r3
 8004fe2:	4a3f      	ldr	r2, [pc, #252]	; (80050e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004fe4:	fba2 2303 	umull	r2, r3, r2, r3
 8004fe8:	0c9b      	lsrs	r3, r3, #18
 8004fea:	3301      	adds	r3, #1
 8004fec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004fee:	e002      	b.n	8004ff6 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	3b01      	subs	r3, #1
 8004ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004ff6:	4b38      	ldr	r3, [pc, #224]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004ff8:	695b      	ldr	r3, [r3, #20]
 8004ffa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ffe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005002:	d102      	bne.n	800500a <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d1f2      	bne.n	8004ff0 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800500a:	4b33      	ldr	r3, [pc, #204]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800500c:	695b      	ldr	r3, [r3, #20]
 800500e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005012:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005016:	d158      	bne.n	80050ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005018:	2303      	movs	r3, #3
 800501a:	e057      	b.n	80050cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800501c:	4b2e      	ldr	r3, [pc, #184]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800501e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005022:	4a2d      	ldr	r2, [pc, #180]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005024:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005028:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800502c:	e04d      	b.n	80050ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005034:	d141      	bne.n	80050ba <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005036:	4b28      	ldr	r3, [pc, #160]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800503e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005042:	d131      	bne.n	80050a8 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005044:	4b24      	ldr	r3, [pc, #144]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005046:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800504a:	4a23      	ldr	r2, [pc, #140]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800504c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005050:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005054:	4b20      	ldr	r3, [pc, #128]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800505c:	4a1e      	ldr	r2, [pc, #120]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800505e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005062:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005064:	4b1d      	ldr	r3, [pc, #116]	; (80050dc <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	2232      	movs	r2, #50	; 0x32
 800506a:	fb02 f303 	mul.w	r3, r2, r3
 800506e:	4a1c      	ldr	r2, [pc, #112]	; (80050e0 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005070:	fba2 2303 	umull	r2, r3, r2, r3
 8005074:	0c9b      	lsrs	r3, r3, #18
 8005076:	3301      	adds	r3, #1
 8005078:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800507a:	e002      	b.n	8005082 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	3b01      	subs	r3, #1
 8005080:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005082:	4b15      	ldr	r3, [pc, #84]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005084:	695b      	ldr	r3, [r3, #20]
 8005086:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800508a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800508e:	d102      	bne.n	8005096 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d1f2      	bne.n	800507c <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005096:	4b10      	ldr	r3, [pc, #64]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005098:	695b      	ldr	r3, [r3, #20]
 800509a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800509e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80050a2:	d112      	bne.n	80050ca <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80050a4:	2303      	movs	r3, #3
 80050a6:	e011      	b.n	80050cc <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80050a8:	4b0b      	ldr	r3, [pc, #44]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050ae:	4a0a      	ldr	r2, [pc, #40]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80050b4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80050b8:	e007      	b.n	80050ca <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80050ba:	4b07      	ldr	r3, [pc, #28]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80050c2:	4a05      	ldr	r2, [pc, #20]	; (80050d8 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80050c4:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80050c8:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr
 80050d8:	40007000 	.word	0x40007000
 80050dc:	20000000 	.word	0x20000000
 80050e0:	431bde83 	.word	0x431bde83

080050e4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b088      	sub	sp, #32
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d101      	bne.n	80050f6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80050f2:	2301      	movs	r3, #1
 80050f4:	e308      	b.n	8005708 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	f003 0301 	and.w	r3, r3, #1
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d075      	beq.n	80051ee <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005102:	4ba3      	ldr	r3, [pc, #652]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005104:	689b      	ldr	r3, [r3, #8]
 8005106:	f003 030c 	and.w	r3, r3, #12
 800510a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800510c:	4ba0      	ldr	r3, [pc, #640]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800510e:	68db      	ldr	r3, [r3, #12]
 8005110:	f003 0303 	and.w	r3, r3, #3
 8005114:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005116:	69bb      	ldr	r3, [r7, #24]
 8005118:	2b0c      	cmp	r3, #12
 800511a:	d102      	bne.n	8005122 <HAL_RCC_OscConfig+0x3e>
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	2b03      	cmp	r3, #3
 8005120:	d002      	beq.n	8005128 <HAL_RCC_OscConfig+0x44>
 8005122:	69bb      	ldr	r3, [r7, #24]
 8005124:	2b08      	cmp	r3, #8
 8005126:	d10b      	bne.n	8005140 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005128:	4b99      	ldr	r3, [pc, #612]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005130:	2b00      	cmp	r3, #0
 8005132:	d05b      	beq.n	80051ec <HAL_RCC_OscConfig+0x108>
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	685b      	ldr	r3, [r3, #4]
 8005138:	2b00      	cmp	r3, #0
 800513a:	d157      	bne.n	80051ec <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e2e3      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005148:	d106      	bne.n	8005158 <HAL_RCC_OscConfig+0x74>
 800514a:	4b91      	ldr	r3, [pc, #580]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	4a90      	ldr	r2, [pc, #576]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005150:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005154:	6013      	str	r3, [r2, #0]
 8005156:	e01d      	b.n	8005194 <HAL_RCC_OscConfig+0xb0>
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005160:	d10c      	bne.n	800517c <HAL_RCC_OscConfig+0x98>
 8005162:	4b8b      	ldr	r3, [pc, #556]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005164:	681b      	ldr	r3, [r3, #0]
 8005166:	4a8a      	ldr	r2, [pc, #552]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005168:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800516c:	6013      	str	r3, [r2, #0]
 800516e:	4b88      	ldr	r3, [pc, #544]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	4a87      	ldr	r2, [pc, #540]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005174:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005178:	6013      	str	r3, [r2, #0]
 800517a:	e00b      	b.n	8005194 <HAL_RCC_OscConfig+0xb0>
 800517c:	4b84      	ldr	r3, [pc, #528]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	4a83      	ldr	r2, [pc, #524]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005182:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005186:	6013      	str	r3, [r2, #0]
 8005188:	4b81      	ldr	r3, [pc, #516]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	4a80      	ldr	r2, [pc, #512]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800518e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005192:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	2b00      	cmp	r3, #0
 800519a:	d013      	beq.n	80051c4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800519c:	f7fc fac4 	bl	8001728 <HAL_GetTick>
 80051a0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051a2:	e008      	b.n	80051b6 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051a4:	f7fc fac0 	bl	8001728 <HAL_GetTick>
 80051a8:	4602      	mov	r2, r0
 80051aa:	693b      	ldr	r3, [r7, #16]
 80051ac:	1ad3      	subs	r3, r2, r3
 80051ae:	2b64      	cmp	r3, #100	; 0x64
 80051b0:	d901      	bls.n	80051b6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051b2:	2303      	movs	r3, #3
 80051b4:	e2a8      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80051b6:	4b76      	ldr	r3, [pc, #472]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051be:	2b00      	cmp	r3, #0
 80051c0:	d0f0      	beq.n	80051a4 <HAL_RCC_OscConfig+0xc0>
 80051c2:	e014      	b.n	80051ee <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051c4:	f7fc fab0 	bl	8001728 <HAL_GetTick>
 80051c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051ca:	e008      	b.n	80051de <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80051cc:	f7fc faac 	bl	8001728 <HAL_GetTick>
 80051d0:	4602      	mov	r2, r0
 80051d2:	693b      	ldr	r3, [r7, #16]
 80051d4:	1ad3      	subs	r3, r2, r3
 80051d6:	2b64      	cmp	r3, #100	; 0x64
 80051d8:	d901      	bls.n	80051de <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80051da:	2303      	movs	r3, #3
 80051dc:	e294      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80051de:	4b6c      	ldr	r3, [pc, #432]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d1f0      	bne.n	80051cc <HAL_RCC_OscConfig+0xe8>
 80051ea:	e000      	b.n	80051ee <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051ec:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0302 	and.w	r3, r3, #2
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d075      	beq.n	80052e6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051fa:	4b65      	ldr	r3, [pc, #404]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80051fc:	689b      	ldr	r3, [r3, #8]
 80051fe:	f003 030c 	and.w	r3, r3, #12
 8005202:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005204:	4b62      	ldr	r3, [pc, #392]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005206:	68db      	ldr	r3, [r3, #12]
 8005208:	f003 0303 	and.w	r3, r3, #3
 800520c:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800520e:	69bb      	ldr	r3, [r7, #24]
 8005210:	2b0c      	cmp	r3, #12
 8005212:	d102      	bne.n	800521a <HAL_RCC_OscConfig+0x136>
 8005214:	697b      	ldr	r3, [r7, #20]
 8005216:	2b02      	cmp	r3, #2
 8005218:	d002      	beq.n	8005220 <HAL_RCC_OscConfig+0x13c>
 800521a:	69bb      	ldr	r3, [r7, #24]
 800521c:	2b04      	cmp	r3, #4
 800521e:	d11f      	bne.n	8005260 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005220:	4b5b      	ldr	r3, [pc, #364]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_RCC_OscConfig+0x154>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	68db      	ldr	r3, [r3, #12]
 8005230:	2b00      	cmp	r3, #0
 8005232:	d101      	bne.n	8005238 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8005234:	2301      	movs	r3, #1
 8005236:	e267      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005238:	4b55      	ldr	r3, [pc, #340]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800523a:	685b      	ldr	r3, [r3, #4]
 800523c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	691b      	ldr	r3, [r3, #16]
 8005244:	061b      	lsls	r3, r3, #24
 8005246:	4952      	ldr	r1, [pc, #328]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005248:	4313      	orrs	r3, r2
 800524a:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800524c:	4b51      	ldr	r3, [pc, #324]	; (8005394 <HAL_RCC_OscConfig+0x2b0>)
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	4618      	mov	r0, r3
 8005252:	f7fc fa1d 	bl	8001690 <HAL_InitTick>
 8005256:	4603      	mov	r3, r0
 8005258:	2b00      	cmp	r3, #0
 800525a:	d043      	beq.n	80052e4 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 800525c:	2301      	movs	r3, #1
 800525e:	e253      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	68db      	ldr	r3, [r3, #12]
 8005264:	2b00      	cmp	r3, #0
 8005266:	d023      	beq.n	80052b0 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005268:	4b49      	ldr	r3, [pc, #292]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	4a48      	ldr	r2, [pc, #288]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800526e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005272:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005274:	f7fc fa58 	bl	8001728 <HAL_GetTick>
 8005278:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800527a:	e008      	b.n	800528e <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800527c:	f7fc fa54 	bl	8001728 <HAL_GetTick>
 8005280:	4602      	mov	r2, r0
 8005282:	693b      	ldr	r3, [r7, #16]
 8005284:	1ad3      	subs	r3, r2, r3
 8005286:	2b02      	cmp	r3, #2
 8005288:	d901      	bls.n	800528e <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800528a:	2303      	movs	r3, #3
 800528c:	e23c      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800528e:	4b40      	ldr	r3, [pc, #256]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005290:	681b      	ldr	r3, [r3, #0]
 8005292:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005296:	2b00      	cmp	r3, #0
 8005298:	d0f0      	beq.n	800527c <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800529a:	4b3d      	ldr	r3, [pc, #244]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800529c:	685b      	ldr	r3, [r3, #4]
 800529e:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	691b      	ldr	r3, [r3, #16]
 80052a6:	061b      	lsls	r3, r3, #24
 80052a8:	4939      	ldr	r1, [pc, #228]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80052aa:	4313      	orrs	r3, r2
 80052ac:	604b      	str	r3, [r1, #4]
 80052ae:	e01a      	b.n	80052e6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052b0:	4b37      	ldr	r3, [pc, #220]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	4a36      	ldr	r2, [pc, #216]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80052b6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80052ba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052bc:	f7fc fa34 	bl	8001728 <HAL_GetTick>
 80052c0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052c2:	e008      	b.n	80052d6 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052c4:	f7fc fa30 	bl	8001728 <HAL_GetTick>
 80052c8:	4602      	mov	r2, r0
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	1ad3      	subs	r3, r2, r3
 80052ce:	2b02      	cmp	r3, #2
 80052d0:	d901      	bls.n	80052d6 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80052d2:	2303      	movs	r3, #3
 80052d4:	e218      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80052d6:	4b2e      	ldr	r3, [pc, #184]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80052de:	2b00      	cmp	r3, #0
 80052e0:	d1f0      	bne.n	80052c4 <HAL_RCC_OscConfig+0x1e0>
 80052e2:	e000      	b.n	80052e6 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80052e4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	f003 0308 	and.w	r3, r3, #8
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	d03c      	beq.n	800536c <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	695b      	ldr	r3, [r3, #20]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d01c      	beq.n	8005334 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80052fa:	4b25      	ldr	r3, [pc, #148]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 80052fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005300:	4a23      	ldr	r2, [pc, #140]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005302:	f043 0301 	orr.w	r3, r3, #1
 8005306:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800530a:	f7fc fa0d 	bl	8001728 <HAL_GetTick>
 800530e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005310:	e008      	b.n	8005324 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005312:	f7fc fa09 	bl	8001728 <HAL_GetTick>
 8005316:	4602      	mov	r2, r0
 8005318:	693b      	ldr	r3, [r7, #16]
 800531a:	1ad3      	subs	r3, r2, r3
 800531c:	2b02      	cmp	r3, #2
 800531e:	d901      	bls.n	8005324 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005320:	2303      	movs	r3, #3
 8005322:	e1f1      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005324:	4b1a      	ldr	r3, [pc, #104]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005326:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800532a:	f003 0302 	and.w	r3, r3, #2
 800532e:	2b00      	cmp	r3, #0
 8005330:	d0ef      	beq.n	8005312 <HAL_RCC_OscConfig+0x22e>
 8005332:	e01b      	b.n	800536c <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005334:	4b16      	ldr	r3, [pc, #88]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005336:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800533a:	4a15      	ldr	r2, [pc, #84]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 800533c:	f023 0301 	bic.w	r3, r3, #1
 8005340:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005344:	f7fc f9f0 	bl	8001728 <HAL_GetTick>
 8005348:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800534a:	e008      	b.n	800535e <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800534c:	f7fc f9ec 	bl	8001728 <HAL_GetTick>
 8005350:	4602      	mov	r2, r0
 8005352:	693b      	ldr	r3, [r7, #16]
 8005354:	1ad3      	subs	r3, r2, r3
 8005356:	2b02      	cmp	r3, #2
 8005358:	d901      	bls.n	800535e <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 800535a:	2303      	movs	r3, #3
 800535c:	e1d4      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800535e:	4b0c      	ldr	r3, [pc, #48]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005360:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005364:	f003 0302 	and.w	r3, r3, #2
 8005368:	2b00      	cmp	r3, #0
 800536a:	d1ef      	bne.n	800534c <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f003 0304 	and.w	r3, r3, #4
 8005374:	2b00      	cmp	r3, #0
 8005376:	f000 80ab 	beq.w	80054d0 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 800537a:	2300      	movs	r3, #0
 800537c:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800537e:	4b04      	ldr	r3, [pc, #16]	; (8005390 <HAL_RCC_OscConfig+0x2ac>)
 8005380:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005382:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005386:	2b00      	cmp	r3, #0
 8005388:	d106      	bne.n	8005398 <HAL_RCC_OscConfig+0x2b4>
 800538a:	2301      	movs	r3, #1
 800538c:	e005      	b.n	800539a <HAL_RCC_OscConfig+0x2b6>
 800538e:	bf00      	nop
 8005390:	40021000 	.word	0x40021000
 8005394:	20000004 	.word	0x20000004
 8005398:	2300      	movs	r3, #0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d00d      	beq.n	80053ba <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	4baf      	ldr	r3, [pc, #700]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80053a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053a2:	4aae      	ldr	r2, [pc, #696]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80053a4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053a8:	6593      	str	r3, [r2, #88]	; 0x58
 80053aa:	4bac      	ldr	r3, [pc, #688]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80053ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80053ae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053b2:	60fb      	str	r3, [r7, #12]
 80053b4:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80053b6:	2301      	movs	r3, #1
 80053b8:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053ba:	4ba9      	ldr	r3, [pc, #676]	; (8005660 <HAL_RCC_OscConfig+0x57c>)
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d118      	bne.n	80053f8 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80053c6:	4ba6      	ldr	r3, [pc, #664]	; (8005660 <HAL_RCC_OscConfig+0x57c>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	4aa5      	ldr	r2, [pc, #660]	; (8005660 <HAL_RCC_OscConfig+0x57c>)
 80053cc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053d0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053d2:	f7fc f9a9 	bl	8001728 <HAL_GetTick>
 80053d6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053d8:	e008      	b.n	80053ec <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053da:	f7fc f9a5 	bl	8001728 <HAL_GetTick>
 80053de:	4602      	mov	r2, r0
 80053e0:	693b      	ldr	r3, [r7, #16]
 80053e2:	1ad3      	subs	r3, r2, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d901      	bls.n	80053ec <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80053e8:	2303      	movs	r3, #3
 80053ea:	e18d      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80053ec:	4b9c      	ldr	r3, [pc, #624]	; (8005660 <HAL_RCC_OscConfig+0x57c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f4:	2b00      	cmp	r3, #0
 80053f6:	d0f0      	beq.n	80053da <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	689b      	ldr	r3, [r3, #8]
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d108      	bne.n	8005412 <HAL_RCC_OscConfig+0x32e>
 8005400:	4b96      	ldr	r3, [pc, #600]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005406:	4a95      	ldr	r2, [pc, #596]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005408:	f043 0301 	orr.w	r3, r3, #1
 800540c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005410:	e024      	b.n	800545c <HAL_RCC_OscConfig+0x378>
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	2b05      	cmp	r3, #5
 8005418:	d110      	bne.n	800543c <HAL_RCC_OscConfig+0x358>
 800541a:	4b90      	ldr	r3, [pc, #576]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800541c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005420:	4a8e      	ldr	r2, [pc, #568]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005422:	f043 0304 	orr.w	r3, r3, #4
 8005426:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800542a:	4b8c      	ldr	r3, [pc, #560]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800542c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005430:	4a8a      	ldr	r2, [pc, #552]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005432:	f043 0301 	orr.w	r3, r3, #1
 8005436:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800543a:	e00f      	b.n	800545c <HAL_RCC_OscConfig+0x378>
 800543c:	4b87      	ldr	r3, [pc, #540]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800543e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005442:	4a86      	ldr	r2, [pc, #536]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005444:	f023 0301 	bic.w	r3, r3, #1
 8005448:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800544c:	4b83      	ldr	r3, [pc, #524]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800544e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005452:	4a82      	ldr	r2, [pc, #520]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005454:	f023 0304 	bic.w	r3, r3, #4
 8005458:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	689b      	ldr	r3, [r3, #8]
 8005460:	2b00      	cmp	r3, #0
 8005462:	d016      	beq.n	8005492 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005464:	f7fc f960 	bl	8001728 <HAL_GetTick>
 8005468:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800546a:	e00a      	b.n	8005482 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800546c:	f7fc f95c 	bl	8001728 <HAL_GetTick>
 8005470:	4602      	mov	r2, r0
 8005472:	693b      	ldr	r3, [r7, #16]
 8005474:	1ad3      	subs	r3, r2, r3
 8005476:	f241 3288 	movw	r2, #5000	; 0x1388
 800547a:	4293      	cmp	r3, r2
 800547c:	d901      	bls.n	8005482 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800547e:	2303      	movs	r3, #3
 8005480:	e142      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005482:	4b76      	ldr	r3, [pc, #472]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d0ed      	beq.n	800546c <HAL_RCC_OscConfig+0x388>
 8005490:	e015      	b.n	80054be <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005492:	f7fc f949 	bl	8001728 <HAL_GetTick>
 8005496:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005498:	e00a      	b.n	80054b0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800549a:	f7fc f945 	bl	8001728 <HAL_GetTick>
 800549e:	4602      	mov	r2, r0
 80054a0:	693b      	ldr	r3, [r7, #16]
 80054a2:	1ad3      	subs	r3, r2, r3
 80054a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80054a8:	4293      	cmp	r3, r2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e12b      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80054b0:	4b6a      	ldr	r3, [pc, #424]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80054b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054b6:	f003 0302 	and.w	r3, r3, #2
 80054ba:	2b00      	cmp	r3, #0
 80054bc:	d1ed      	bne.n	800549a <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80054be:	7ffb      	ldrb	r3, [r7, #31]
 80054c0:	2b01      	cmp	r3, #1
 80054c2:	d105      	bne.n	80054d0 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054c4:	4b65      	ldr	r3, [pc, #404]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80054c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80054c8:	4a64      	ldr	r2, [pc, #400]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80054ca:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054ce:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f003 0320 	and.w	r3, r3, #32
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d03c      	beq.n	8005556 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80054dc:	687b      	ldr	r3, [r7, #4]
 80054de:	699b      	ldr	r3, [r3, #24]
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d01c      	beq.n	800551e <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80054e4:	4b5d      	ldr	r3, [pc, #372]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80054e6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80054ea:	4a5c      	ldr	r2, [pc, #368]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80054ec:	f043 0301 	orr.w	r3, r3, #1
 80054f0:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054f4:	f7fc f918 	bl	8001728 <HAL_GetTick>
 80054f8:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80054fa:	e008      	b.n	800550e <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80054fc:	f7fc f914 	bl	8001728 <HAL_GetTick>
 8005500:	4602      	mov	r2, r0
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	1ad3      	subs	r3, r2, r3
 8005506:	2b02      	cmp	r3, #2
 8005508:	d901      	bls.n	800550e <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 800550a:	2303      	movs	r3, #3
 800550c:	e0fc      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800550e:	4b53      	ldr	r3, [pc, #332]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005510:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005514:	f003 0302 	and.w	r3, r3, #2
 8005518:	2b00      	cmp	r3, #0
 800551a:	d0ef      	beq.n	80054fc <HAL_RCC_OscConfig+0x418>
 800551c:	e01b      	b.n	8005556 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800551e:	4b4f      	ldr	r3, [pc, #316]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005520:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005524:	4a4d      	ldr	r2, [pc, #308]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005526:	f023 0301 	bic.w	r3, r3, #1
 800552a:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800552e:	f7fc f8fb 	bl	8001728 <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005536:	f7fc f8f7 	bl	8001728 <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e0df      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005548:	4b44      	ldr	r3, [pc, #272]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800554a:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800554e:	f003 0302 	and.w	r3, r3, #2
 8005552:	2b00      	cmp	r3, #0
 8005554:	d1ef      	bne.n	8005536 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69db      	ldr	r3, [r3, #28]
 800555a:	2b00      	cmp	r3, #0
 800555c:	f000 80d3 	beq.w	8005706 <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005560:	4b3e      	ldr	r3, [pc, #248]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005562:	689b      	ldr	r3, [r3, #8]
 8005564:	f003 030c 	and.w	r3, r3, #12
 8005568:	2b0c      	cmp	r3, #12
 800556a:	f000 808d 	beq.w	8005688 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	69db      	ldr	r3, [r3, #28]
 8005572:	2b02      	cmp	r3, #2
 8005574:	d15a      	bne.n	800562c <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005576:	4b39      	ldr	r3, [pc, #228]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	4a38      	ldr	r2, [pc, #224]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800557c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005580:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005582:	f7fc f8d1 	bl	8001728 <HAL_GetTick>
 8005586:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005588:	e008      	b.n	800559c <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800558a:	f7fc f8cd 	bl	8001728 <HAL_GetTick>
 800558e:	4602      	mov	r2, r0
 8005590:	693b      	ldr	r3, [r7, #16]
 8005592:	1ad3      	subs	r3, r2, r3
 8005594:	2b02      	cmp	r3, #2
 8005596:	d901      	bls.n	800559c <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 8005598:	2303      	movs	r3, #3
 800559a:	e0b5      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800559c:	4b2f      	ldr	r3, [pc, #188]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80055a4:	2b00      	cmp	r3, #0
 80055a6:	d1f0      	bne.n	800558a <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80055a8:	4b2c      	ldr	r3, [pc, #176]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055aa:	68da      	ldr	r2, [r3, #12]
 80055ac:	4b2d      	ldr	r3, [pc, #180]	; (8005664 <HAL_RCC_OscConfig+0x580>)
 80055ae:	4013      	ands	r3, r2
 80055b0:	687a      	ldr	r2, [r7, #4]
 80055b2:	6a11      	ldr	r1, [r2, #32]
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055b8:	3a01      	subs	r2, #1
 80055ba:	0112      	lsls	r2, r2, #4
 80055bc:	4311      	orrs	r1, r2
 80055be:	687a      	ldr	r2, [r7, #4]
 80055c0:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80055c2:	0212      	lsls	r2, r2, #8
 80055c4:	4311      	orrs	r1, r2
 80055c6:	687a      	ldr	r2, [r7, #4]
 80055c8:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80055ca:	0852      	lsrs	r2, r2, #1
 80055cc:	3a01      	subs	r2, #1
 80055ce:	0552      	lsls	r2, r2, #21
 80055d0:	4311      	orrs	r1, r2
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80055d6:	0852      	lsrs	r2, r2, #1
 80055d8:	3a01      	subs	r2, #1
 80055da:	0652      	lsls	r2, r2, #25
 80055dc:	4311      	orrs	r1, r2
 80055de:	687a      	ldr	r2, [r7, #4]
 80055e0:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80055e2:	06d2      	lsls	r2, r2, #27
 80055e4:	430a      	orrs	r2, r1
 80055e6:	491d      	ldr	r1, [pc, #116]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055e8:	4313      	orrs	r3, r2
 80055ea:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80055ec:	4b1b      	ldr	r3, [pc, #108]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4a1a      	ldr	r2, [pc, #104]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055f2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80055f6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055f8:	4b18      	ldr	r3, [pc, #96]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055fa:	68db      	ldr	r3, [r3, #12]
 80055fc:	4a17      	ldr	r2, [pc, #92]	; (800565c <HAL_RCC_OscConfig+0x578>)
 80055fe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005602:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005604:	f7fc f890 	bl	8001728 <HAL_GetTick>
 8005608:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800560a:	e008      	b.n	800561e <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800560c:	f7fc f88c 	bl	8001728 <HAL_GetTick>
 8005610:	4602      	mov	r2, r0
 8005612:	693b      	ldr	r3, [r7, #16]
 8005614:	1ad3      	subs	r3, r2, r3
 8005616:	2b02      	cmp	r3, #2
 8005618:	d901      	bls.n	800561e <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 800561a:	2303      	movs	r3, #3
 800561c:	e074      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800561e:	4b0f      	ldr	r3, [pc, #60]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005620:	681b      	ldr	r3, [r3, #0]
 8005622:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005626:	2b00      	cmp	r3, #0
 8005628:	d0f0      	beq.n	800560c <HAL_RCC_OscConfig+0x528>
 800562a:	e06c      	b.n	8005706 <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800562c:	4b0b      	ldr	r3, [pc, #44]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a0a      	ldr	r2, [pc, #40]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005632:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005636:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8005638:	4b08      	ldr	r3, [pc, #32]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800563a:	68db      	ldr	r3, [r3, #12]
 800563c:	4a07      	ldr	r2, [pc, #28]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800563e:	f023 0303 	bic.w	r3, r3, #3
 8005642:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005644:	4b05      	ldr	r3, [pc, #20]	; (800565c <HAL_RCC_OscConfig+0x578>)
 8005646:	68db      	ldr	r3, [r3, #12]
 8005648:	4a04      	ldr	r2, [pc, #16]	; (800565c <HAL_RCC_OscConfig+0x578>)
 800564a:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 800564e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005652:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005654:	f7fc f868 	bl	8001728 <HAL_GetTick>
 8005658:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800565a:	e00e      	b.n	800567a <HAL_RCC_OscConfig+0x596>
 800565c:	40021000 	.word	0x40021000
 8005660:	40007000 	.word	0x40007000
 8005664:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005668:	f7fc f85e 	bl	8001728 <HAL_GetTick>
 800566c:	4602      	mov	r2, r0
 800566e:	693b      	ldr	r3, [r7, #16]
 8005670:	1ad3      	subs	r3, r2, r3
 8005672:	2b02      	cmp	r3, #2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e046      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800567a:	4b25      	ldr	r3, [pc, #148]	; (8005710 <HAL_RCC_OscConfig+0x62c>)
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005682:	2b00      	cmp	r3, #0
 8005684:	d1f0      	bne.n	8005668 <HAL_RCC_OscConfig+0x584>
 8005686:	e03e      	b.n	8005706 <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	69db      	ldr	r3, [r3, #28]
 800568c:	2b01      	cmp	r3, #1
 800568e:	d101      	bne.n	8005694 <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8005690:	2301      	movs	r3, #1
 8005692:	e039      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005694:	4b1e      	ldr	r3, [pc, #120]	; (8005710 <HAL_RCC_OscConfig+0x62c>)
 8005696:	68db      	ldr	r3, [r3, #12]
 8005698:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f003 0203 	and.w	r2, r3, #3
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	6a1b      	ldr	r3, [r3, #32]
 80056a4:	429a      	cmp	r2, r3
 80056a6:	d12c      	bne.n	8005702 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80056ae:	687b      	ldr	r3, [r7, #4]
 80056b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056b2:	3b01      	subs	r3, #1
 80056b4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80056b6:	429a      	cmp	r2, r3
 80056b8:	d123      	bne.n	8005702 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056c4:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80056c6:	429a      	cmp	r2, r3
 80056c8:	d11b      	bne.n	8005702 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80056ca:	697b      	ldr	r3, [r7, #20]
 80056cc:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80056d4:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80056d6:	429a      	cmp	r2, r3
 80056d8:	d113      	bne.n	8005702 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056da:	697b      	ldr	r3, [r7, #20]
 80056dc:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056e4:	085b      	lsrs	r3, r3, #1
 80056e6:	3b01      	subs	r3, #1
 80056e8:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d109      	bne.n	8005702 <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80056ee:	697b      	ldr	r3, [r7, #20]
 80056f0:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80056f8:	085b      	lsrs	r3, r3, #1
 80056fa:	3b01      	subs	r3, #1
 80056fc:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80056fe:	429a      	cmp	r2, r3
 8005700:	d001      	beq.n	8005706 <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 8005702:	2301      	movs	r3, #1
 8005704:	e000      	b.n	8005708 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 8005706:	2300      	movs	r3, #0
}
 8005708:	4618      	mov	r0, r3
 800570a:	3720      	adds	r7, #32
 800570c:	46bd      	mov	sp, r7
 800570e:	bd80      	pop	{r7, pc}
 8005710:	40021000 	.word	0x40021000

08005714 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005714:	b580      	push	{r7, lr}
 8005716:	b086      	sub	sp, #24
 8005718:	af00      	add	r7, sp, #0
 800571a:	6078      	str	r0, [r7, #4]
 800571c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800571e:	2300      	movs	r3, #0
 8005720:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	2b00      	cmp	r3, #0
 8005726:	d101      	bne.n	800572c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005728:	2301      	movs	r3, #1
 800572a:	e11e      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800572c:	4b91      	ldr	r3, [pc, #580]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800572e:	681b      	ldr	r3, [r3, #0]
 8005730:	f003 030f 	and.w	r3, r3, #15
 8005734:	683a      	ldr	r2, [r7, #0]
 8005736:	429a      	cmp	r2, r3
 8005738:	d910      	bls.n	800575c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573a:	4b8e      	ldr	r3, [pc, #568]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800573c:	681b      	ldr	r3, [r3, #0]
 800573e:	f023 020f 	bic.w	r2, r3, #15
 8005742:	498c      	ldr	r1, [pc, #560]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 8005744:	683b      	ldr	r3, [r7, #0]
 8005746:	4313      	orrs	r3, r2
 8005748:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800574a:	4b8a      	ldr	r3, [pc, #552]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 030f 	and.w	r3, r3, #15
 8005752:	683a      	ldr	r2, [r7, #0]
 8005754:	429a      	cmp	r2, r3
 8005756:	d001      	beq.n	800575c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005758:	2301      	movs	r3, #1
 800575a:	e106      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800575c:	687b      	ldr	r3, [r7, #4]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f003 0301 	and.w	r3, r3, #1
 8005764:	2b00      	cmp	r3, #0
 8005766:	d073      	beq.n	8005850 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	685b      	ldr	r3, [r3, #4]
 800576c:	2b03      	cmp	r3, #3
 800576e:	d129      	bne.n	80057c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005770:	4b81      	ldr	r3, [pc, #516]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800577c:	2301      	movs	r3, #1
 800577e:	e0f4      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005780:	f000 f99e 	bl	8005ac0 <RCC_GetSysClockFreqFromPLLSource>
 8005784:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005786:	693b      	ldr	r3, [r7, #16]
 8005788:	4a7c      	ldr	r2, [pc, #496]	; (800597c <HAL_RCC_ClockConfig+0x268>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d93f      	bls.n	800580e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800578e:	4b7a      	ldr	r3, [pc, #488]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005790:	689b      	ldr	r3, [r3, #8]
 8005792:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005796:	2b00      	cmp	r3, #0
 8005798:	d009      	beq.n	80057ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800579a:	687b      	ldr	r3, [r7, #4]
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d033      	beq.n	800580e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d12f      	bne.n	800580e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057ae:	4b72      	ldr	r3, [pc, #456]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80057b0:	689b      	ldr	r3, [r3, #8]
 80057b2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80057b6:	4a70      	ldr	r2, [pc, #448]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80057b8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80057bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80057be:	2380      	movs	r3, #128	; 0x80
 80057c0:	617b      	str	r3, [r7, #20]
 80057c2:	e024      	b.n	800580e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	685b      	ldr	r3, [r3, #4]
 80057c8:	2b02      	cmp	r3, #2
 80057ca:	d107      	bne.n	80057dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80057cc:	4b6a      	ldr	r3, [pc, #424]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d109      	bne.n	80057ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80057d8:	2301      	movs	r3, #1
 80057da:	e0c6      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80057dc:	4b66      	ldr	r3, [pc, #408]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80057de:	681b      	ldr	r3, [r3, #0]
 80057e0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057e4:	2b00      	cmp	r3, #0
 80057e6:	d101      	bne.n	80057ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80057e8:	2301      	movs	r3, #1
 80057ea:	e0be      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80057ec:	f000 f8ce 	bl	800598c <HAL_RCC_GetSysClockFreq>
 80057f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	4a61      	ldr	r2, [pc, #388]	; (800597c <HAL_RCC_ClockConfig+0x268>)
 80057f6:	4293      	cmp	r3, r2
 80057f8:	d909      	bls.n	800580e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057fa:	4b5f      	ldr	r3, [pc, #380]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80057fc:	689b      	ldr	r3, [r3, #8]
 80057fe:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005802:	4a5d      	ldr	r2, [pc, #372]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005808:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800580a:	2380      	movs	r3, #128	; 0x80
 800580c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800580e:	4b5a      	ldr	r3, [pc, #360]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	f023 0203 	bic.w	r2, r3, #3
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	685b      	ldr	r3, [r3, #4]
 800581a:	4957      	ldr	r1, [pc, #348]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800581c:	4313      	orrs	r3, r2
 800581e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005820:	f7fb ff82 	bl	8001728 <HAL_GetTick>
 8005824:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005826:	e00a      	b.n	800583e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005828:	f7fb ff7e 	bl	8001728 <HAL_GetTick>
 800582c:	4602      	mov	r2, r0
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	1ad3      	subs	r3, r2, r3
 8005832:	f241 3288 	movw	r2, #5000	; 0x1388
 8005836:	4293      	cmp	r3, r2
 8005838:	d901      	bls.n	800583e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800583a:	2303      	movs	r3, #3
 800583c:	e095      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800583e:	4b4e      	ldr	r3, [pc, #312]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005840:	689b      	ldr	r3, [r3, #8]
 8005842:	f003 020c 	and.w	r2, r3, #12
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	009b      	lsls	r3, r3, #2
 800584c:	429a      	cmp	r2, r3
 800584e:	d1eb      	bne.n	8005828 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f003 0302 	and.w	r3, r3, #2
 8005858:	2b00      	cmp	r3, #0
 800585a:	d023      	beq.n	80058a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	f003 0304 	and.w	r3, r3, #4
 8005864:	2b00      	cmp	r3, #0
 8005866:	d005      	beq.n	8005874 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005868:	4b43      	ldr	r3, [pc, #268]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800586a:	689b      	ldr	r3, [r3, #8]
 800586c:	4a42      	ldr	r2, [pc, #264]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800586e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005872:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	f003 0308 	and.w	r3, r3, #8
 800587c:	2b00      	cmp	r3, #0
 800587e:	d007      	beq.n	8005890 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005880:	4b3d      	ldr	r3, [pc, #244]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8005888:	4a3b      	ldr	r2, [pc, #236]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800588a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800588e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005890:	4b39      	ldr	r3, [pc, #228]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005892:	689b      	ldr	r3, [r3, #8]
 8005894:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	689b      	ldr	r3, [r3, #8]
 800589c:	4936      	ldr	r1, [pc, #216]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800589e:	4313      	orrs	r3, r2
 80058a0:	608b      	str	r3, [r1, #8]
 80058a2:	e008      	b.n	80058b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2b80      	cmp	r3, #128	; 0x80
 80058a8:	d105      	bne.n	80058b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80058aa:	4b33      	ldr	r3, [pc, #204]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	4a32      	ldr	r2, [pc, #200]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 80058b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80058b6:	4b2f      	ldr	r3, [pc, #188]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	f003 030f 	and.w	r3, r3, #15
 80058be:	683a      	ldr	r2, [r7, #0]
 80058c0:	429a      	cmp	r2, r3
 80058c2:	d21d      	bcs.n	8005900 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80058c4:	4b2b      	ldr	r3, [pc, #172]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058c6:	681b      	ldr	r3, [r3, #0]
 80058c8:	f023 020f 	bic.w	r2, r3, #15
 80058cc:	4929      	ldr	r1, [pc, #164]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	4313      	orrs	r3, r2
 80058d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80058d4:	f7fb ff28 	bl	8001728 <HAL_GetTick>
 80058d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058da:	e00a      	b.n	80058f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80058dc:	f7fb ff24 	bl	8001728 <HAL_GetTick>
 80058e0:	4602      	mov	r2, r0
 80058e2:	68fb      	ldr	r3, [r7, #12]
 80058e4:	1ad3      	subs	r3, r2, r3
 80058e6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ea:	4293      	cmp	r3, r2
 80058ec:	d901      	bls.n	80058f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80058ee:	2303      	movs	r3, #3
 80058f0:	e03b      	b.n	800596a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80058f2:	4b20      	ldr	r3, [pc, #128]	; (8005974 <HAL_RCC_ClockConfig+0x260>)
 80058f4:	681b      	ldr	r3, [r3, #0]
 80058f6:	f003 030f 	and.w	r3, r3, #15
 80058fa:	683a      	ldr	r2, [r7, #0]
 80058fc:	429a      	cmp	r2, r3
 80058fe:	d1ed      	bne.n	80058dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005900:	687b      	ldr	r3, [r7, #4]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	f003 0304 	and.w	r3, r3, #4
 8005908:	2b00      	cmp	r3, #0
 800590a:	d008      	beq.n	800591e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800590c:	4b1a      	ldr	r3, [pc, #104]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800590e:	689b      	ldr	r3, [r3, #8]
 8005910:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	68db      	ldr	r3, [r3, #12]
 8005918:	4917      	ldr	r1, [pc, #92]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800591a:	4313      	orrs	r3, r2
 800591c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	681b      	ldr	r3, [r3, #0]
 8005922:	f003 0308 	and.w	r3, r3, #8
 8005926:	2b00      	cmp	r3, #0
 8005928:	d009      	beq.n	800593e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800592a:	4b13      	ldr	r3, [pc, #76]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	691b      	ldr	r3, [r3, #16]
 8005936:	00db      	lsls	r3, r3, #3
 8005938:	490f      	ldr	r1, [pc, #60]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 800593a:	4313      	orrs	r3, r2
 800593c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800593e:	f000 f825 	bl	800598c <HAL_RCC_GetSysClockFreq>
 8005942:	4601      	mov	r1, r0
 8005944:	4b0c      	ldr	r3, [pc, #48]	; (8005978 <HAL_RCC_ClockConfig+0x264>)
 8005946:	689b      	ldr	r3, [r3, #8]
 8005948:	091b      	lsrs	r3, r3, #4
 800594a:	f003 030f 	and.w	r3, r3, #15
 800594e:	4a0c      	ldr	r2, [pc, #48]	; (8005980 <HAL_RCC_ClockConfig+0x26c>)
 8005950:	5cd3      	ldrb	r3, [r2, r3]
 8005952:	f003 031f 	and.w	r3, r3, #31
 8005956:	fa21 f303 	lsr.w	r3, r1, r3
 800595a:	4a0a      	ldr	r2, [pc, #40]	; (8005984 <HAL_RCC_ClockConfig+0x270>)
 800595c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800595e:	4b0a      	ldr	r3, [pc, #40]	; (8005988 <HAL_RCC_ClockConfig+0x274>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	4618      	mov	r0, r3
 8005964:	f7fb fe94 	bl	8001690 <HAL_InitTick>
 8005968:	4603      	mov	r3, r0
}
 800596a:	4618      	mov	r0, r3
 800596c:	3718      	adds	r7, #24
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
 8005972:	bf00      	nop
 8005974:	40022000 	.word	0x40022000
 8005978:	40021000 	.word	0x40021000
 800597c:	04c4b400 	.word	0x04c4b400
 8005980:	0800bc48 	.word	0x0800bc48
 8005984:	20000000 	.word	0x20000000
 8005988:	20000004 	.word	0x20000004

0800598c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800598c:	b480      	push	{r7}
 800598e:	b087      	sub	sp, #28
 8005990:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8005992:	4b2c      	ldr	r3, [pc, #176]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005994:	689b      	ldr	r3, [r3, #8]
 8005996:	f003 030c 	and.w	r3, r3, #12
 800599a:	2b04      	cmp	r3, #4
 800599c:	d102      	bne.n	80059a4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800599e:	4b2a      	ldr	r3, [pc, #168]	; (8005a48 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059a0:	613b      	str	r3, [r7, #16]
 80059a2:	e047      	b.n	8005a34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80059a4:	4b27      	ldr	r3, [pc, #156]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059a6:	689b      	ldr	r3, [r3, #8]
 80059a8:	f003 030c 	and.w	r3, r3, #12
 80059ac:	2b08      	cmp	r3, #8
 80059ae:	d102      	bne.n	80059b6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80059b0:	4b26      	ldr	r3, [pc, #152]	; (8005a4c <HAL_RCC_GetSysClockFreq+0xc0>)
 80059b2:	613b      	str	r3, [r7, #16]
 80059b4:	e03e      	b.n	8005a34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80059b6:	4b23      	ldr	r3, [pc, #140]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059b8:	689b      	ldr	r3, [r3, #8]
 80059ba:	f003 030c 	and.w	r3, r3, #12
 80059be:	2b0c      	cmp	r3, #12
 80059c0:	d136      	bne.n	8005a30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80059c2:	4b20      	ldr	r3, [pc, #128]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059c4:	68db      	ldr	r3, [r3, #12]
 80059c6:	f003 0303 	and.w	r3, r3, #3
 80059ca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059cc:	4b1d      	ldr	r3, [pc, #116]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059ce:	68db      	ldr	r3, [r3, #12]
 80059d0:	091b      	lsrs	r3, r3, #4
 80059d2:	f003 030f 	and.w	r3, r3, #15
 80059d6:	3301      	adds	r3, #1
 80059d8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80059da:	68fb      	ldr	r3, [r7, #12]
 80059dc:	2b03      	cmp	r3, #3
 80059de:	d10c      	bne.n	80059fa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059e0:	4a1a      	ldr	r2, [pc, #104]	; (8005a4c <HAL_RCC_GetSysClockFreq+0xc0>)
 80059e2:	68bb      	ldr	r3, [r7, #8]
 80059e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80059e8:	4a16      	ldr	r2, [pc, #88]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 80059ea:	68d2      	ldr	r2, [r2, #12]
 80059ec:	0a12      	lsrs	r2, r2, #8
 80059ee:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80059f2:	fb02 f303 	mul.w	r3, r2, r3
 80059f6:	617b      	str	r3, [r7, #20]
      break;
 80059f8:	e00c      	b.n	8005a14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80059fa:	4a13      	ldr	r2, [pc, #76]	; (8005a48 <HAL_RCC_GetSysClockFreq+0xbc>)
 80059fc:	68bb      	ldr	r3, [r7, #8]
 80059fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a02:	4a10      	ldr	r2, [pc, #64]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a04:	68d2      	ldr	r2, [r2, #12]
 8005a06:	0a12      	lsrs	r2, r2, #8
 8005a08:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005a0c:	fb02 f303 	mul.w	r3, r2, r3
 8005a10:	617b      	str	r3, [r7, #20]
      break;
 8005a12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005a14:	4b0b      	ldr	r3, [pc, #44]	; (8005a44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8005a16:	68db      	ldr	r3, [r3, #12]
 8005a18:	0e5b      	lsrs	r3, r3, #25
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	3301      	adds	r3, #1
 8005a20:	005b      	lsls	r3, r3, #1
 8005a22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8005a24:	697a      	ldr	r2, [r7, #20]
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a2c:	613b      	str	r3, [r7, #16]
 8005a2e:	e001      	b.n	8005a34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8005a30:	2300      	movs	r3, #0
 8005a32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8005a34:	693b      	ldr	r3, [r7, #16]
}
 8005a36:	4618      	mov	r0, r3
 8005a38:	371c      	adds	r7, #28
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a40:	4770      	bx	lr
 8005a42:	bf00      	nop
 8005a44:	40021000 	.word	0x40021000
 8005a48:	00f42400 	.word	0x00f42400
 8005a4c:	007a1200 	.word	0x007a1200

08005a50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a50:	b480      	push	{r7}
 8005a52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a54:	4b03      	ldr	r3, [pc, #12]	; (8005a64 <HAL_RCC_GetHCLKFreq+0x14>)
 8005a56:	681b      	ldr	r3, [r3, #0]
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a60:	4770      	bx	lr
 8005a62:	bf00      	nop
 8005a64:	20000000 	.word	0x20000000

08005a68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a68:	b580      	push	{r7, lr}
 8005a6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a6c:	f7ff fff0 	bl	8005a50 <HAL_RCC_GetHCLKFreq>
 8005a70:	4601      	mov	r1, r0
 8005a72:	4b06      	ldr	r3, [pc, #24]	; (8005a8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	0a1b      	lsrs	r3, r3, #8
 8005a78:	f003 0307 	and.w	r3, r3, #7
 8005a7c:	4a04      	ldr	r2, [pc, #16]	; (8005a90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a7e:	5cd3      	ldrb	r3, [r2, r3]
 8005a80:	f003 031f 	and.w	r3, r3, #31
 8005a84:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005a88:	4618      	mov	r0, r3
 8005a8a:	bd80      	pop	{r7, pc}
 8005a8c:	40021000 	.word	0x40021000
 8005a90:	0800bc58 	.word	0x0800bc58

08005a94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a94:	b580      	push	{r7, lr}
 8005a96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a98:	f7ff ffda 	bl	8005a50 <HAL_RCC_GetHCLKFreq>
 8005a9c:	4601      	mov	r1, r0
 8005a9e:	4b06      	ldr	r3, [pc, #24]	; (8005ab8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005aa0:	689b      	ldr	r3, [r3, #8]
 8005aa2:	0adb      	lsrs	r3, r3, #11
 8005aa4:	f003 0307 	and.w	r3, r3, #7
 8005aa8:	4a04      	ldr	r2, [pc, #16]	; (8005abc <HAL_RCC_GetPCLK2Freq+0x28>)
 8005aaa:	5cd3      	ldrb	r3, [r2, r3]
 8005aac:	f003 031f 	and.w	r3, r3, #31
 8005ab0:	fa21 f303 	lsr.w	r3, r1, r3
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	bd80      	pop	{r7, pc}
 8005ab8:	40021000 	.word	0x40021000
 8005abc:	0800bc58 	.word	0x0800bc58

08005ac0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005ac0:	b480      	push	{r7}
 8005ac2:	b087      	sub	sp, #28
 8005ac4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ac6:	4b1e      	ldr	r3, [pc, #120]	; (8005b40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ac8:	68db      	ldr	r3, [r3, #12]
 8005aca:	f003 0303 	and.w	r3, r3, #3
 8005ace:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005ad0:	4b1b      	ldr	r3, [pc, #108]	; (8005b40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005ad2:	68db      	ldr	r3, [r3, #12]
 8005ad4:	091b      	lsrs	r3, r3, #4
 8005ad6:	f003 030f 	and.w	r3, r3, #15
 8005ada:	3301      	adds	r3, #1
 8005adc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005ade:	693b      	ldr	r3, [r7, #16]
 8005ae0:	2b03      	cmp	r3, #3
 8005ae2:	d10c      	bne.n	8005afe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005ae4:	4a17      	ldr	r2, [pc, #92]	; (8005b44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8005ae6:	68fb      	ldr	r3, [r7, #12]
 8005ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aec:	4a14      	ldr	r2, [pc, #80]	; (8005b40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005aee:	68d2      	ldr	r2, [r2, #12]
 8005af0:	0a12      	lsrs	r2, r2, #8
 8005af2:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005af6:	fb02 f303 	mul.w	r3, r2, r3
 8005afa:	617b      	str	r3, [r7, #20]
    break;
 8005afc:	e00c      	b.n	8005b18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8005afe:	4a12      	ldr	r2, [pc, #72]	; (8005b48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b06:	4a0e      	ldr	r2, [pc, #56]	; (8005b40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005b08:	68d2      	ldr	r2, [r2, #12]
 8005b0a:	0a12      	lsrs	r2, r2, #8
 8005b0c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005b10:	fb02 f303 	mul.w	r3, r2, r3
 8005b14:	617b      	str	r3, [r7, #20]
    break;
 8005b16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005b18:	4b09      	ldr	r3, [pc, #36]	; (8005b40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8005b1a:	68db      	ldr	r3, [r3, #12]
 8005b1c:	0e5b      	lsrs	r3, r3, #25
 8005b1e:	f003 0303 	and.w	r3, r3, #3
 8005b22:	3301      	adds	r3, #1
 8005b24:	005b      	lsls	r3, r3, #1
 8005b26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8005b28:	697a      	ldr	r2, [r7, #20]
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8005b32:	687b      	ldr	r3, [r7, #4]
}
 8005b34:	4618      	mov	r0, r3
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3e:	4770      	bx	lr
 8005b40:	40021000 	.word	0x40021000
 8005b44:	007a1200 	.word	0x007a1200
 8005b48:	00f42400 	.word	0x00f42400

08005b4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005b4c:	b580      	push	{r7, lr}
 8005b4e:	b086      	sub	sp, #24
 8005b50:	af00      	add	r7, sp, #0
 8005b52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005b54:	2300      	movs	r3, #0
 8005b56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005b58:	2300      	movs	r3, #0
 8005b5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005b64:	2b00      	cmp	r3, #0
 8005b66:	f000 8098 	beq.w	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005b6e:	4b43      	ldr	r3, [pc, #268]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d10d      	bne.n	8005b96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b7a:	4b40      	ldr	r3, [pc, #256]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b7e:	4a3f      	ldr	r2, [pc, #252]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005b84:	6593      	str	r3, [r2, #88]	; 0x58
 8005b86:	4b3d      	ldr	r3, [pc, #244]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005b88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005b8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005b8e:	60bb      	str	r3, [r7, #8]
 8005b90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005b92:	2301      	movs	r3, #1
 8005b94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b96:	4b3a      	ldr	r3, [pc, #232]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	4a39      	ldr	r2, [pc, #228]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005b9c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ba0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005ba2:	f7fb fdc1 	bl	8001728 <HAL_GetTick>
 8005ba6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005ba8:	e009      	b.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005baa:	f7fb fdbd 	bl	8001728 <HAL_GetTick>
 8005bae:	4602      	mov	r2, r0
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	1ad3      	subs	r3, r2, r3
 8005bb4:	2b02      	cmp	r3, #2
 8005bb6:	d902      	bls.n	8005bbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8005bb8:	2303      	movs	r3, #3
 8005bba:	74fb      	strb	r3, [r7, #19]
        break;
 8005bbc:	e005      	b.n	8005bca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8005bbe:	4b30      	ldr	r3, [pc, #192]	; (8005c80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bc6:	2b00      	cmp	r3, #0
 8005bc8:	d0ef      	beq.n	8005baa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8005bca:	7cfb      	ldrb	r3, [r7, #19]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d159      	bne.n	8005c84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005bd0:	4b2a      	ldr	r3, [pc, #168]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bd6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005bda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005bdc:	697b      	ldr	r3, [r7, #20]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	d01e      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005be6:	697a      	ldr	r2, [r7, #20]
 8005be8:	429a      	cmp	r2, r3
 8005bea:	d019      	beq.n	8005c20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005bec:	4b23      	ldr	r3, [pc, #140]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bf2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bf6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005bf8:	4b20      	ldr	r3, [pc, #128]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005bfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005bfe:	4a1f      	ldr	r2, [pc, #124]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c00:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005c04:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005c08:	4b1c      	ldr	r3, [pc, #112]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c0e:	4a1b      	ldr	r2, [pc, #108]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c10:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c14:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005c18:	4a18      	ldr	r2, [pc, #96]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c1a:	697b      	ldr	r3, [r7, #20]
 8005c1c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d016      	beq.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c2a:	f7fb fd7d 	bl	8001728 <HAL_GetTick>
 8005c2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c30:	e00b      	b.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c32:	f7fb fd79 	bl	8001728 <HAL_GetTick>
 8005c36:	4602      	mov	r2, r0
 8005c38:	68fb      	ldr	r3, [r7, #12]
 8005c3a:	1ad3      	subs	r3, r2, r3
 8005c3c:	f241 3288 	movw	r2, #5000	; 0x1388
 8005c40:	4293      	cmp	r3, r2
 8005c42:	d902      	bls.n	8005c4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8005c44:	2303      	movs	r3, #3
 8005c46:	74fb      	strb	r3, [r7, #19]
            break;
 8005c48:	e006      	b.n	8005c58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c4a:	4b0c      	ldr	r3, [pc, #48]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c50:	f003 0302 	and.w	r3, r3, #2
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d0ec      	beq.n	8005c32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8005c58:	7cfb      	ldrb	r3, [r7, #19]
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d10b      	bne.n	8005c76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005c5e:	4b07      	ldr	r3, [pc, #28]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c64:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005c6c:	4903      	ldr	r1, [pc, #12]	; (8005c7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8005c74:	e008      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005c76:	7cfb      	ldrb	r3, [r7, #19]
 8005c78:	74bb      	strb	r3, [r7, #18]
 8005c7a:	e005      	b.n	8005c88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8005c7c:	40021000 	.word	0x40021000
 8005c80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005c84:	7cfb      	ldrb	r3, [r7, #19]
 8005c86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005c88:	7c7b      	ldrb	r3, [r7, #17]
 8005c8a:	2b01      	cmp	r3, #1
 8005c8c:	d105      	bne.n	8005c9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c8e:	4baf      	ldr	r3, [pc, #700]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c92:	4aae      	ldr	r2, [pc, #696]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005c94:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005c98:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0301 	and.w	r3, r3, #1
 8005ca2:	2b00      	cmp	r3, #0
 8005ca4:	d00a      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005ca6:	4ba9      	ldr	r3, [pc, #676]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ca8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cac:	f023 0203 	bic.w	r2, r3, #3
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	685b      	ldr	r3, [r3, #4]
 8005cb4:	49a5      	ldr	r1, [pc, #660]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cb6:	4313      	orrs	r3, r2
 8005cb8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	681b      	ldr	r3, [r3, #0]
 8005cc0:	f003 0302 	and.w	r3, r3, #2
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d00a      	beq.n	8005cde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005cc8:	4ba0      	ldr	r3, [pc, #640]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cce:	f023 020c 	bic.w	r2, r3, #12
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	689b      	ldr	r3, [r3, #8]
 8005cd6:	499d      	ldr	r1, [pc, #628]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cd8:	4313      	orrs	r3, r2
 8005cda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	f003 0304 	and.w	r3, r3, #4
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d00a      	beq.n	8005d00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005cea:	4b98      	ldr	r3, [pc, #608]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005cf0:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	68db      	ldr	r3, [r3, #12]
 8005cf8:	4994      	ldr	r1, [pc, #592]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005cfa:	4313      	orrs	r3, r2
 8005cfc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f003 0308 	and.w	r3, r3, #8
 8005d08:	2b00      	cmp	r3, #0
 8005d0a:	d00a      	beq.n	8005d22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005d0c:	4b8f      	ldr	r3, [pc, #572]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d12:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	691b      	ldr	r3, [r3, #16]
 8005d1a:	498c      	ldr	r1, [pc, #560]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	f003 0310 	and.w	r3, r3, #16
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d00a      	beq.n	8005d44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005d2e:	4b87      	ldr	r3, [pc, #540]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d30:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d34:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	4983      	ldr	r1, [pc, #524]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d3e:	4313      	orrs	r3, r2
 8005d40:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005d44:	687b      	ldr	r3, [r7, #4]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f003 0320 	and.w	r3, r3, #32
 8005d4c:	2b00      	cmp	r3, #0
 8005d4e:	d00a      	beq.n	8005d66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005d50:	4b7e      	ldr	r3, [pc, #504]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d56:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	699b      	ldr	r3, [r3, #24]
 8005d5e:	497b      	ldr	r1, [pc, #492]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d60:	4313      	orrs	r3, r2
 8005d62:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d00a      	beq.n	8005d88 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8005d72:	4b76      	ldr	r3, [pc, #472]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d78:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	69db      	ldr	r3, [r3, #28]
 8005d80:	4972      	ldr	r1, [pc, #456]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d82:	4313      	orrs	r3, r2
 8005d84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d00a      	beq.n	8005daa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005d94:	4b6d      	ldr	r3, [pc, #436]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005d96:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005d9a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	496a      	ldr	r1, [pc, #424]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005da4:	4313      	orrs	r3, r2
 8005da6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	d00a      	beq.n	8005dcc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8005db6:	4b65      	ldr	r3, [pc, #404]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005db8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005dbc:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005dc4:	4961      	ldr	r1, [pc, #388]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dc6:	4313      	orrs	r3, r2
 8005dc8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d00a      	beq.n	8005dee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8005dd8:	4b5c      	ldr	r3, [pc, #368]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dda:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005dde:	f023 0203 	bic.w	r2, r3, #3
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005de6:	4959      	ldr	r1, [pc, #356]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005de8:	4313      	orrs	r3, r2
 8005dea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d00a      	beq.n	8005e10 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005dfa:	4b54      	ldr	r3, [pc, #336]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005dfc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e00:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005e08:	4950      	ldr	r1, [pc, #320]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d015      	beq.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005e1c:	4b4b      	ldr	r3, [pc, #300]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e22:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005e26:	687b      	ldr	r3, [r7, #4]
 8005e28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e2a:	4948      	ldr	r1, [pc, #288]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e2c:	4313      	orrs	r3, r2
 8005e2e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e36:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005e3a:	d105      	bne.n	8005e48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e3c:	4b43      	ldr	r3, [pc, #268]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e3e:	68db      	ldr	r3, [r3, #12]
 8005e40:	4a42      	ldr	r2, [pc, #264]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e42:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e46:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005e50:	2b00      	cmp	r3, #0
 8005e52:	d015      	beq.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8005e54:	4b3d      	ldr	r3, [pc, #244]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e5a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e62:	493a      	ldr	r1, [pc, #232]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e64:	4313      	orrs	r3, r2
 8005e66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005e6e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005e72:	d105      	bne.n	8005e80 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005e74:	4b35      	ldr	r3, [pc, #212]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e76:	68db      	ldr	r3, [r3, #12]
 8005e78:	4a34      	ldr	r2, [pc, #208]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e7a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005e7e:	60d3      	str	r3, [r2, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005e88:	2b00      	cmp	r3, #0
 8005e8a:	d015      	beq.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8005e8c:	4b2f      	ldr	r3, [pc, #188]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005e92:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005e9a:	492c      	ldr	r1, [pc, #176]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005e9c:	4313      	orrs	r3, r2
 8005e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005ea6:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8005eaa:	d105      	bne.n	8005eb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005eac:	4b27      	ldr	r3, [pc, #156]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005eae:	68db      	ldr	r3, [r3, #12]
 8005eb0:	4a26      	ldr	r2, [pc, #152]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005eb2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005eb6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	d015      	beq.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8005ec4:	4b21      	ldr	r3, [pc, #132]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ec6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005eca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ed2:	491e      	ldr	r1, [pc, #120]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ede:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005ee2:	d105      	bne.n	8005ef0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005ee4:	4b19      	ldr	r3, [pc, #100]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	4a18      	ldr	r2, [pc, #96]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005eea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005eee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005ef8:	2b00      	cmp	r3, #0
 8005efa:	d015      	beq.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005efc:	4b13      	ldr	r3, [pc, #76]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005efe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f02:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f0a:	4910      	ldr	r1, [pc, #64]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f16:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005f1a:	d105      	bne.n	8005f28 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005f1c:	4b0b      	ldr	r3, [pc, #44]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005f1e:	68db      	ldr	r3, [r3, #12]
 8005f20:	4a0a      	ldr	r2, [pc, #40]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005f22:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005f26:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	681b      	ldr	r3, [r3, #0]
 8005f2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005f30:	2b00      	cmp	r3, #0
 8005f32:	d018      	beq.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x41a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8005f34:	4b05      	ldr	r3, [pc, #20]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005f36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f3a:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f42:	4902      	ldr	r1, [pc, #8]	; (8005f4c <HAL_RCCEx_PeriphCLKConfig+0x400>)
 8005f44:	4313      	orrs	r3, r2
 8005f46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8005f4a:	e001      	b.n	8005f50 <HAL_RCCEx_PeriphCLKConfig+0x404>
 8005f4c:	40021000 	.word	0x40021000
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8005f50:	687b      	ldr	r3, [r7, #4]
 8005f52:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f54:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005f58:	d105      	bne.n	8005f66 <HAL_RCCEx_PeriphCLKConfig+0x41a>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f5a:	4b13      	ldr	r3, [pc, #76]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f5c:	68db      	ldr	r3, [r3, #12]
 8005f5e:	4a12      	ldr	r2, [pc, #72]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f60:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f64:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d015      	beq.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8005f72:	4b0d      	ldr	r3, [pc, #52]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f74:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005f78:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8005f7c:	687b      	ldr	r3, [r7, #4]
 8005f7e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f80:	4909      	ldr	r1, [pc, #36]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f82:	4313      	orrs	r3, r2
 8005f84:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005f8c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005f90:	d105      	bne.n	8005f9e <HAL_RCCEx_PeriphCLKConfig+0x452>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8005f92:	4b05      	ldr	r3, [pc, #20]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	4a04      	ldr	r2, [pc, #16]	; (8005fa8 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8005f98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f9c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8005f9e:	7cbb      	ldrb	r3, [r7, #18]
}
 8005fa0:	4618      	mov	r0, r3
 8005fa2:	3718      	adds	r7, #24
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	bd80      	pop	{r7, pc}
 8005fa8:	40021000 	.word	0x40021000

08005fac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005fac:	b580      	push	{r7, lr}
 8005fae:	b082      	sub	sp, #8
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d101      	bne.n	8005fbe <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005fba:	2301      	movs	r3, #1
 8005fbc:	e01d      	b.n	8005ffa <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d106      	bne.n	8005fd8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	2200      	movs	r2, #0
 8005fce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f7fb f9cc 	bl	8001370 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	2202      	movs	r2, #2
 8005fdc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681a      	ldr	r2, [r3, #0]
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	3304      	adds	r3, #4
 8005fe8:	4619      	mov	r1, r3
 8005fea:	4610      	mov	r0, r2
 8005fec:	f000 fa94 	bl	8006518 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	2201      	movs	r2, #1
 8005ff4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005ff8:	2300      	movs	r3, #0
}
 8005ffa:	4618      	mov	r0, r3
 8005ffc:	3708      	adds	r7, #8
 8005ffe:	46bd      	mov	sp, r7
 8006000:	bd80      	pop	{r7, pc}

08006002 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006002:	b580      	push	{r7, lr}
 8006004:	b082      	sub	sp, #8
 8006006:	af00      	add	r7, sp, #0
 8006008:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800600a:	687b      	ldr	r3, [r7, #4]
 800600c:	2b00      	cmp	r3, #0
 800600e:	d101      	bne.n	8006014 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006010:	2301      	movs	r3, #1
 8006012:	e01d      	b.n	8006050 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800601a:	b2db      	uxtb	r3, r3
 800601c:	2b00      	cmp	r3, #0
 800601e:	d106      	bne.n	800602e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	2200      	movs	r2, #0
 8006024:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006028:	6878      	ldr	r0, [r7, #4]
 800602a:	f000 f815 	bl	8006058 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	2202      	movs	r2, #2
 8006032:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	3304      	adds	r3, #4
 800603e:	4619      	mov	r1, r3
 8006040:	4610      	mov	r0, r2
 8006042:	f000 fa69 	bl	8006518 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2201      	movs	r2, #1
 800604a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800604e:	2300      	movs	r3, #0
}
 8006050:	4618      	mov	r0, r3
 8006052:	3708      	adds	r7, #8
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006058:	b480      	push	{r7}
 800605a:	b083      	sub	sp, #12
 800605c:	af00      	add	r7, sp, #0
 800605e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006060:	bf00      	nop
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr

0800606c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800606c:	b580      	push	{r7, lr}
 800606e:	b084      	sub	sp, #16
 8006070:	af00      	add	r7, sp, #0
 8006072:	6078      	str	r0, [r7, #4]
 8006074:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	681b      	ldr	r3, [r3, #0]
 800607a:	2201      	movs	r2, #1
 800607c:	6839      	ldr	r1, [r7, #0]
 800607e:	4618      	mov	r0, r3
 8006080:	f000 fe76 	bl	8006d70 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	4a1e      	ldr	r2, [pc, #120]	; (8006104 <HAL_TIM_PWM_Start+0x98>)
 800608a:	4293      	cmp	r3, r2
 800608c:	d013      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x4a>
 800608e:	687b      	ldr	r3, [r7, #4]
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a1d      	ldr	r2, [pc, #116]	; (8006108 <HAL_TIM_PWM_Start+0x9c>)
 8006094:	4293      	cmp	r3, r2
 8006096:	d00e      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x4a>
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a1b      	ldr	r2, [pc, #108]	; (800610c <HAL_TIM_PWM_Start+0xa0>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d009      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x4a>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	4a1a      	ldr	r2, [pc, #104]	; (8006110 <HAL_TIM_PWM_Start+0xa4>)
 80060a8:	4293      	cmp	r3, r2
 80060aa:	d004      	beq.n	80060b6 <HAL_TIM_PWM_Start+0x4a>
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	681b      	ldr	r3, [r3, #0]
 80060b0:	4a18      	ldr	r2, [pc, #96]	; (8006114 <HAL_TIM_PWM_Start+0xa8>)
 80060b2:	4293      	cmp	r3, r2
 80060b4:	d101      	bne.n	80060ba <HAL_TIM_PWM_Start+0x4e>
 80060b6:	2301      	movs	r3, #1
 80060b8:	e000      	b.n	80060bc <HAL_TIM_PWM_Start+0x50>
 80060ba:	2300      	movs	r3, #0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d007      	beq.n	80060d0 <HAL_TIM_PWM_Start+0x64>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80060c0:	687b      	ldr	r3, [r7, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80060ce:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	689a      	ldr	r2, [r3, #8]
 80060d6:	4b10      	ldr	r3, [pc, #64]	; (8006118 <HAL_TIM_PWM_Start+0xac>)
 80060d8:	4013      	ands	r3, r2
 80060da:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	2b06      	cmp	r3, #6
 80060e0:	d00b      	beq.n	80060fa <HAL_TIM_PWM_Start+0x8e>
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80060e8:	d007      	beq.n	80060fa <HAL_TIM_PWM_Start+0x8e>
  {
    __HAL_TIM_ENABLE(htim);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	681a      	ldr	r2, [r3, #0]
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	f042 0201 	orr.w	r2, r2, #1
 80060f8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80060fa:	2300      	movs	r3, #0
}
 80060fc:	4618      	mov	r0, r3
 80060fe:	3710      	adds	r7, #16
 8006100:	46bd      	mov	sp, r7
 8006102:	bd80      	pop	{r7, pc}
 8006104:	40012c00 	.word	0x40012c00
 8006108:	40013400 	.word	0x40013400
 800610c:	40014000 	.word	0x40014000
 8006110:	40014400 	.word	0x40014400
 8006114:	40014800 	.word	0x40014800
 8006118:	00010007 	.word	0x00010007

0800611c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b084      	sub	sp, #16
 8006120:	af00      	add	r7, sp, #0
 8006122:	60f8      	str	r0, [r7, #12]
 8006124:	60b9      	str	r1, [r7, #8]
 8006126:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800612e:	2b01      	cmp	r3, #1
 8006130:	d101      	bne.n	8006136 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8006132:	2302      	movs	r3, #2
 8006134:	e105      	b.n	8006342 <HAL_TIM_PWM_ConfigChannel+0x226>
 8006136:	68fb      	ldr	r3, [r7, #12]
 8006138:	2201      	movs	r2, #1
 800613a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800613e:	68fb      	ldr	r3, [r7, #12]
 8006140:	2202      	movs	r2, #2
 8006142:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	2b14      	cmp	r3, #20
 800614a:	f200 80f0 	bhi.w	800632e <HAL_TIM_PWM_ConfigChannel+0x212>
 800614e:	a201      	add	r2, pc, #4	; (adr r2, 8006154 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8006150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006154:	080061a9 	.word	0x080061a9
 8006158:	0800632f 	.word	0x0800632f
 800615c:	0800632f 	.word	0x0800632f
 8006160:	0800632f 	.word	0x0800632f
 8006164:	080061e9 	.word	0x080061e9
 8006168:	0800632f 	.word	0x0800632f
 800616c:	0800632f 	.word	0x0800632f
 8006170:	0800632f 	.word	0x0800632f
 8006174:	0800622b 	.word	0x0800622b
 8006178:	0800632f 	.word	0x0800632f
 800617c:	0800632f 	.word	0x0800632f
 8006180:	0800632f 	.word	0x0800632f
 8006184:	0800626b 	.word	0x0800626b
 8006188:	0800632f 	.word	0x0800632f
 800618c:	0800632f 	.word	0x0800632f
 8006190:	0800632f 	.word	0x0800632f
 8006194:	080062ad 	.word	0x080062ad
 8006198:	0800632f 	.word	0x0800632f
 800619c:	0800632f 	.word	0x0800632f
 80061a0:	0800632f 	.word	0x0800632f
 80061a4:	080062ed 	.word	0x080062ed
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	68b9      	ldr	r1, [r7, #8]
 80061ae:	4618      	mov	r0, r3
 80061b0:	f000 fa4c 	bl	800664c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80061b4:	68fb      	ldr	r3, [r7, #12]
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	699a      	ldr	r2, [r3, #24]
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f042 0208 	orr.w	r2, r2, #8
 80061c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80061c4:	68fb      	ldr	r3, [r7, #12]
 80061c6:	681b      	ldr	r3, [r3, #0]
 80061c8:	699a      	ldr	r2, [r3, #24]
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	f022 0204 	bic.w	r2, r2, #4
 80061d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	6999      	ldr	r1, [r3, #24]
 80061da:	68bb      	ldr	r3, [r7, #8]
 80061dc:	691a      	ldr	r2, [r3, #16]
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	430a      	orrs	r2, r1
 80061e4:	619a      	str	r2, [r3, #24]
      break;
 80061e6:	e0a3      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	68b9      	ldr	r1, [r7, #8]
 80061ee:	4618      	mov	r0, r3
 80061f0:	f000 fabc 	bl	800676c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	699a      	ldr	r2, [r3, #24]
 80061fa:	68fb      	ldr	r3, [r7, #12]
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006202:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006204:	68fb      	ldr	r3, [r7, #12]
 8006206:	681b      	ldr	r3, [r3, #0]
 8006208:	699a      	ldr	r2, [r3, #24]
 800620a:	68fb      	ldr	r3, [r7, #12]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006212:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006214:	68fb      	ldr	r3, [r7, #12]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	6999      	ldr	r1, [r3, #24]
 800621a:	68bb      	ldr	r3, [r7, #8]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	021a      	lsls	r2, r3, #8
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	430a      	orrs	r2, r1
 8006226:	619a      	str	r2, [r3, #24]
      break;
 8006228:	e082      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800622a:	68fb      	ldr	r3, [r7, #12]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	68b9      	ldr	r1, [r7, #8]
 8006230:	4618      	mov	r0, r3
 8006232:	f000 fb25 	bl	8006880 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006236:	68fb      	ldr	r3, [r7, #12]
 8006238:	681b      	ldr	r3, [r3, #0]
 800623a:	69da      	ldr	r2, [r3, #28]
 800623c:	68fb      	ldr	r3, [r7, #12]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	f042 0208 	orr.w	r2, r2, #8
 8006244:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006246:	68fb      	ldr	r3, [r7, #12]
 8006248:	681b      	ldr	r3, [r3, #0]
 800624a:	69da      	ldr	r2, [r3, #28]
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	f022 0204 	bic.w	r2, r2, #4
 8006254:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	69d9      	ldr	r1, [r3, #28]
 800625c:	68bb      	ldr	r3, [r7, #8]
 800625e:	691a      	ldr	r2, [r3, #16]
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	681b      	ldr	r3, [r3, #0]
 8006264:	430a      	orrs	r2, r1
 8006266:	61da      	str	r2, [r3, #28]
      break;
 8006268:	e062      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800626a:	68fb      	ldr	r3, [r7, #12]
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	68b9      	ldr	r1, [r7, #8]
 8006270:	4618      	mov	r0, r3
 8006272:	f000 fb8d 	bl	8006990 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	69da      	ldr	r2, [r3, #28]
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006284:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	69da      	ldr	r2, [r3, #28]
 800628c:	68fb      	ldr	r3, [r7, #12]
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006294:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	69d9      	ldr	r1, [r3, #28]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	691b      	ldr	r3, [r3, #16]
 80062a0:	021a      	lsls	r2, r3, #8
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	61da      	str	r2, [r3, #28]
      break;
 80062aa:	e041      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80062ac:	68fb      	ldr	r3, [r7, #12]
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	68b9      	ldr	r1, [r7, #8]
 80062b2:	4618      	mov	r0, r3
 80062b4:	f000 fbf6 	bl	8006aa4 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80062b8:	68fb      	ldr	r3, [r7, #12]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062be:	68fb      	ldr	r3, [r7, #12]
 80062c0:	681b      	ldr	r3, [r3, #0]
 80062c2:	f042 0208 	orr.w	r2, r2, #8
 80062c6:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 80062c8:	68fb      	ldr	r3, [r7, #12]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062ce:	68fb      	ldr	r3, [r7, #12]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f022 0204 	bic.w	r2, r2, #4
 80062d6:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 80062d8:	68fb      	ldr	r3, [r7, #12]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	6d19      	ldr	r1, [r3, #80]	; 0x50
 80062de:	68bb      	ldr	r3, [r7, #8]
 80062e0:	691a      	ldr	r2, [r3, #16]
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	430a      	orrs	r2, r1
 80062e8:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 80062ea:	e021      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	68b9      	ldr	r1, [r7, #8]
 80062f2:	4618      	mov	r0, r3
 80062f4:	f000 fc3a 	bl	8006b6c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	681b      	ldr	r3, [r3, #0]
 8006302:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006306:	651a      	str	r2, [r3, #80]	; 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006308:	68fb      	ldr	r3, [r7, #12]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006316:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	6d19      	ldr	r1, [r3, #80]	; 0x50
 800631e:	68bb      	ldr	r3, [r7, #8]
 8006320:	691b      	ldr	r3, [r3, #16]
 8006322:	021a      	lsls	r2, r3, #8
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	430a      	orrs	r2, r1
 800632a:	651a      	str	r2, [r3, #80]	; 0x50
      break;
 800632c:	e000      	b.n	8006330 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 800632e:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8006330:	68fb      	ldr	r3, [r7, #12]
 8006332:	2201      	movs	r2, #1
 8006334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006338:	68fb      	ldr	r3, [r7, #12]
 800633a:	2200      	movs	r2, #0
 800633c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006340:	2300      	movs	r3, #0
}
 8006342:	4618      	mov	r0, r3
 8006344:	3710      	adds	r7, #16
 8006346:	46bd      	mov	sp, r7
 8006348:	bd80      	pop	{r7, pc}
 800634a:	bf00      	nop

0800634c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800634c:	b580      	push	{r7, lr}
 800634e:	b084      	sub	sp, #16
 8006350:	af00      	add	r7, sp, #0
 8006352:	6078      	str	r0, [r7, #4]
 8006354:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800635c:	2b01      	cmp	r3, #1
 800635e:	d101      	bne.n	8006364 <HAL_TIM_ConfigClockSource+0x18>
 8006360:	2302      	movs	r3, #2
 8006362:	e0cb      	b.n	80064fc <HAL_TIM_ConfigClockSource+0x1b0>
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2201      	movs	r2, #1
 8006368:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	2202      	movs	r2, #2
 8006370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	689b      	ldr	r3, [r3, #8]
 800637a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f423 1344 	bic.w	r3, r3, #3211264	; 0x310000
 8006382:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8006386:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006388:	68fb      	ldr	r3, [r7, #12]
 800638a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800638e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	68fa      	ldr	r2, [r7, #12]
 8006396:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006398:	683b      	ldr	r3, [r7, #0]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063a0:	f000 80a2 	beq.w	80064e8 <HAL_TIM_ConfigClockSource+0x19c>
 80063a4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063a8:	d81a      	bhi.n	80063e0 <HAL_TIM_ConfigClockSource+0x94>
 80063aa:	2b30      	cmp	r3, #48	; 0x30
 80063ac:	f000 8093 	beq.w	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063b0:	2b30      	cmp	r3, #48	; 0x30
 80063b2:	d809      	bhi.n	80063c8 <HAL_TIM_ConfigClockSource+0x7c>
 80063b4:	2b10      	cmp	r3, #16
 80063b6:	f000 808e 	beq.w	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063ba:	2b20      	cmp	r3, #32
 80063bc:	f000 808b 	beq.w	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063c0:	2b00      	cmp	r3, #0
 80063c2:	f000 8088 	beq.w	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80063c6:	e090      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
  switch (sClockSourceConfig->ClockSource)
 80063c8:	2b50      	cmp	r3, #80	; 0x50
 80063ca:	d054      	beq.n	8006476 <HAL_TIM_ConfigClockSource+0x12a>
 80063cc:	2b50      	cmp	r3, #80	; 0x50
 80063ce:	d802      	bhi.n	80063d6 <HAL_TIM_ConfigClockSource+0x8a>
 80063d0:	2b40      	cmp	r3, #64	; 0x40
 80063d2:	d070      	beq.n	80064b6 <HAL_TIM_ConfigClockSource+0x16a>
      break;
 80063d4:	e089      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
  switch (sClockSourceConfig->ClockSource)
 80063d6:	2b60      	cmp	r3, #96	; 0x60
 80063d8:	d05d      	beq.n	8006496 <HAL_TIM_ConfigClockSource+0x14a>
 80063da:	2b70      	cmp	r3, #112	; 0x70
 80063dc:	d021      	beq.n	8006422 <HAL_TIM_ConfigClockSource+0xd6>
      break;
 80063de:	e084      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
  switch (sClockSourceConfig->ClockSource)
 80063e0:	4a48      	ldr	r2, [pc, #288]	; (8006504 <HAL_TIM_ConfigClockSource+0x1b8>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d077      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063e6:	4a47      	ldr	r2, [pc, #284]	; (8006504 <HAL_TIM_ConfigClockSource+0x1b8>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d809      	bhi.n	8006400 <HAL_TIM_ConfigClockSource+0xb4>
 80063ec:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80063f0:	d071      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063f2:	f1b3 1f10 	cmp.w	r3, #1048592	; 0x100010
 80063f6:	d06e      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 80063f8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063fc:	d028      	beq.n	8006450 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80063fe:	e074      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
  switch (sClockSourceConfig->ClockSource)
 8006400:	4a41      	ldr	r2, [pc, #260]	; (8006508 <HAL_TIM_ConfigClockSource+0x1bc>)
 8006402:	4293      	cmp	r3, r2
 8006404:	d067      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 8006406:	4a40      	ldr	r2, [pc, #256]	; (8006508 <HAL_TIM_ConfigClockSource+0x1bc>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d803      	bhi.n	8006414 <HAL_TIM_ConfigClockSource+0xc8>
 800640c:	4a3f      	ldr	r2, [pc, #252]	; (800650c <HAL_TIM_ConfigClockSource+0x1c0>)
 800640e:	4293      	cmp	r3, r2
 8006410:	d061      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
      break;
 8006412:	e06a      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
  switch (sClockSourceConfig->ClockSource)
 8006414:	4a3e      	ldr	r2, [pc, #248]	; (8006510 <HAL_TIM_ConfigClockSource+0x1c4>)
 8006416:	4293      	cmp	r3, r2
 8006418:	d05d      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
 800641a:	4a3e      	ldr	r2, [pc, #248]	; (8006514 <HAL_TIM_ConfigClockSource+0x1c8>)
 800641c:	4293      	cmp	r3, r2
 800641e:	d05a      	beq.n	80064d6 <HAL_TIM_ConfigClockSource+0x18a>
      break;
 8006420:	e063      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_ETR_SetConfig(htim->Instance,
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	6818      	ldr	r0, [r3, #0]
 8006426:	683b      	ldr	r3, [r7, #0]
 8006428:	6899      	ldr	r1, [r3, #8]
 800642a:	683b      	ldr	r3, [r7, #0]
 800642c:	685a      	ldr	r2, [r3, #4]
 800642e:	683b      	ldr	r3, [r7, #0]
 8006430:	68db      	ldr	r3, [r3, #12]
 8006432:	f000 fc7d 	bl	8006d30 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	689b      	ldr	r3, [r3, #8]
 800643c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800643e:	68fb      	ldr	r3, [r7, #12]
 8006440:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006444:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	68fa      	ldr	r2, [r7, #12]
 800644c:	609a      	str	r2, [r3, #8]
      break;
 800644e:	e04c      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_ETR_SetConfig(htim->Instance,
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	6818      	ldr	r0, [r3, #0]
 8006454:	683b      	ldr	r3, [r7, #0]
 8006456:	6899      	ldr	r1, [r3, #8]
 8006458:	683b      	ldr	r3, [r7, #0]
 800645a:	685a      	ldr	r2, [r3, #4]
 800645c:	683b      	ldr	r3, [r7, #0]
 800645e:	68db      	ldr	r3, [r3, #12]
 8006460:	f000 fc66 	bl	8006d30 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	689a      	ldr	r2, [r3, #8]
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006472:	609a      	str	r2, [r3, #8]
      break;
 8006474:	e039      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	6818      	ldr	r0, [r3, #0]
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	6859      	ldr	r1, [r3, #4]
 800647e:	683b      	ldr	r3, [r7, #0]
 8006480:	68db      	ldr	r3, [r3, #12]
 8006482:	461a      	mov	r2, r3
 8006484:	f000 fbd8 	bl	8006c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	2150      	movs	r1, #80	; 0x50
 800648e:	4618      	mov	r0, r3
 8006490:	f000 fc31 	bl	8006cf6 <TIM_ITRx_SetConfig>
      break;
 8006494:	e029      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006496:	687b      	ldr	r3, [r7, #4]
 8006498:	6818      	ldr	r0, [r3, #0]
 800649a:	683b      	ldr	r3, [r7, #0]
 800649c:	6859      	ldr	r1, [r3, #4]
 800649e:	683b      	ldr	r3, [r7, #0]
 80064a0:	68db      	ldr	r3, [r3, #12]
 80064a2:	461a      	mov	r2, r3
 80064a4:	f000 fbf7 	bl	8006c96 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	2160      	movs	r1, #96	; 0x60
 80064ae:	4618      	mov	r0, r3
 80064b0:	f000 fc21 	bl	8006cf6 <TIM_ITRx_SetConfig>
      break;
 80064b4:	e019      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	6818      	ldr	r0, [r3, #0]
 80064ba:	683b      	ldr	r3, [r7, #0]
 80064bc:	6859      	ldr	r1, [r3, #4]
 80064be:	683b      	ldr	r3, [r7, #0]
 80064c0:	68db      	ldr	r3, [r3, #12]
 80064c2:	461a      	mov	r2, r3
 80064c4:	f000 fbb8 	bl	8006c38 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	2140      	movs	r1, #64	; 0x40
 80064ce:	4618      	mov	r0, r3
 80064d0:	f000 fc11 	bl	8006cf6 <TIM_ITRx_SetConfig>
      break;
 80064d4:	e009      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681a      	ldr	r2, [r3, #0]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4619      	mov	r1, r3
 80064e0:	4610      	mov	r0, r2
 80064e2:	f000 fc08 	bl	8006cf6 <TIM_ITRx_SetConfig>
      break;
 80064e6:	e000      	b.n	80064ea <HAL_TIM_ConfigClockSource+0x19e>
      break;
 80064e8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	2201      	movs	r2, #1
 80064ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	2200      	movs	r2, #0
 80064f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80064fa:	2300      	movs	r3, #0
}
 80064fc:	4618      	mov	r0, r3
 80064fe:	3710      	adds	r7, #16
 8006500:	46bd      	mov	sp, r7
 8006502:	bd80      	pop	{r7, pc}
 8006504:	00100020 	.word	0x00100020
 8006508:	00100040 	.word	0x00100040
 800650c:	00100030 	.word	0x00100030
 8006510:	00100060 	.word	0x00100060
 8006514:	00100070 	.word	0x00100070

08006518 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006518:	b480      	push	{r7}
 800651a:	b085      	sub	sp, #20
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
 8006520:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	681b      	ldr	r3, [r3, #0]
 8006526:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	4a40      	ldr	r2, [pc, #256]	; (800662c <TIM_Base_SetConfig+0x114>)
 800652c:	4293      	cmp	r3, r2
 800652e:	d013      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006536:	d00f      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	4a3d      	ldr	r2, [pc, #244]	; (8006630 <TIM_Base_SetConfig+0x118>)
 800653c:	4293      	cmp	r3, r2
 800653e:	d00b      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a3c      	ldr	r2, [pc, #240]	; (8006634 <TIM_Base_SetConfig+0x11c>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d007      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a3b      	ldr	r2, [pc, #236]	; (8006638 <TIM_Base_SetConfig+0x120>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d003      	beq.n	8006558 <TIM_Base_SetConfig+0x40>
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	4a3a      	ldr	r2, [pc, #232]	; (800663c <TIM_Base_SetConfig+0x124>)
 8006554:	4293      	cmp	r3, r2
 8006556:	d108      	bne.n	800656a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006558:	68fb      	ldr	r3, [r7, #12]
 800655a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800655e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006560:	683b      	ldr	r3, [r7, #0]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	68fa      	ldr	r2, [r7, #12]
 8006566:	4313      	orrs	r3, r2
 8006568:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a2f      	ldr	r2, [pc, #188]	; (800662c <TIM_Base_SetConfig+0x114>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d01f      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006578:	d01b      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a2c      	ldr	r2, [pc, #176]	; (8006630 <TIM_Base_SetConfig+0x118>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d017      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a2b      	ldr	r2, [pc, #172]	; (8006634 <TIM_Base_SetConfig+0x11c>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d013      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 800658a:	687b      	ldr	r3, [r7, #4]
 800658c:	4a2a      	ldr	r2, [pc, #168]	; (8006638 <TIM_Base_SetConfig+0x120>)
 800658e:	4293      	cmp	r3, r2
 8006590:	d00f      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 8006592:	687b      	ldr	r3, [r7, #4]
 8006594:	4a29      	ldr	r2, [pc, #164]	; (800663c <TIM_Base_SetConfig+0x124>)
 8006596:	4293      	cmp	r3, r2
 8006598:	d00b      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	4a28      	ldr	r2, [pc, #160]	; (8006640 <TIM_Base_SetConfig+0x128>)
 800659e:	4293      	cmp	r3, r2
 80065a0:	d007      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	4a27      	ldr	r2, [pc, #156]	; (8006644 <TIM_Base_SetConfig+0x12c>)
 80065a6:	4293      	cmp	r3, r2
 80065a8:	d003      	beq.n	80065b2 <TIM_Base_SetConfig+0x9a>
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	4a26      	ldr	r2, [pc, #152]	; (8006648 <TIM_Base_SetConfig+0x130>)
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d108      	bne.n	80065c4 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80065b8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	68fa      	ldr	r2, [r7, #12]
 80065c0:	4313      	orrs	r3, r2
 80065c2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80065ca:	683b      	ldr	r3, [r7, #0]
 80065cc:	695b      	ldr	r3, [r3, #20]
 80065ce:	4313      	orrs	r3, r2
 80065d0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	68fa      	ldr	r2, [r7, #12]
 80065d6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	689a      	ldr	r2, [r3, #8]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065e0:	683b      	ldr	r3, [r7, #0]
 80065e2:	681a      	ldr	r2, [r3, #0]
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	4a10      	ldr	r2, [pc, #64]	; (800662c <TIM_Base_SetConfig+0x114>)
 80065ec:	4293      	cmp	r3, r2
 80065ee:	d00f      	beq.n	8006610 <TIM_Base_SetConfig+0xf8>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	4a12      	ldr	r2, [pc, #72]	; (800663c <TIM_Base_SetConfig+0x124>)
 80065f4:	4293      	cmp	r3, r2
 80065f6:	d00b      	beq.n	8006610 <TIM_Base_SetConfig+0xf8>
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	4a11      	ldr	r2, [pc, #68]	; (8006640 <TIM_Base_SetConfig+0x128>)
 80065fc:	4293      	cmp	r3, r2
 80065fe:	d007      	beq.n	8006610 <TIM_Base_SetConfig+0xf8>
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	4a10      	ldr	r2, [pc, #64]	; (8006644 <TIM_Base_SetConfig+0x12c>)
 8006604:	4293      	cmp	r3, r2
 8006606:	d003      	beq.n	8006610 <TIM_Base_SetConfig+0xf8>
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4a0f      	ldr	r2, [pc, #60]	; (8006648 <TIM_Base_SetConfig+0x130>)
 800660c:	4293      	cmp	r3, r2
 800660e:	d103      	bne.n	8006618 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006610:	683b      	ldr	r3, [r7, #0]
 8006612:	691a      	ldr	r2, [r3, #16]
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	2201      	movs	r2, #1
 800661c:	615a      	str	r2, [r3, #20]
}
 800661e:	bf00      	nop
 8006620:	3714      	adds	r7, #20
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	40012c00 	.word	0x40012c00
 8006630:	40000400 	.word	0x40000400
 8006634:	40000800 	.word	0x40000800
 8006638:	40000c00 	.word	0x40000c00
 800663c:	40013400 	.word	0x40013400
 8006640:	40014000 	.word	0x40014000
 8006644:	40014400 	.word	0x40014400
 8006648:	40014800 	.word	0x40014800

0800664c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800664c:	b480      	push	{r7}
 800664e:	b087      	sub	sp, #28
 8006650:	af00      	add	r7, sp, #0
 8006652:	6078      	str	r0, [r7, #4]
 8006654:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6a1b      	ldr	r3, [r3, #32]
 800665a:	f023 0201 	bic.w	r2, r3, #1
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a1b      	ldr	r3, [r3, #32]
 8006666:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	685b      	ldr	r3, [r3, #4]
 800666c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	699b      	ldr	r3, [r3, #24]
 8006672:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800667a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800667e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	f023 0303 	bic.w	r3, r3, #3
 8006686:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	68fa      	ldr	r2, [r7, #12]
 800668e:	4313      	orrs	r3, r2
 8006690:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006692:	697b      	ldr	r3, [r7, #20]
 8006694:	f023 0302 	bic.w	r3, r3, #2
 8006698:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800669a:	683b      	ldr	r3, [r7, #0]
 800669c:	689b      	ldr	r3, [r3, #8]
 800669e:	697a      	ldr	r2, [r7, #20]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	4a2c      	ldr	r2, [pc, #176]	; (8006758 <TIM_OC1_SetConfig+0x10c>)
 80066a8:	4293      	cmp	r3, r2
 80066aa:	d00f      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	4a2b      	ldr	r2, [pc, #172]	; (800675c <TIM_OC1_SetConfig+0x110>)
 80066b0:	4293      	cmp	r3, r2
 80066b2:	d00b      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	4a2a      	ldr	r2, [pc, #168]	; (8006760 <TIM_OC1_SetConfig+0x114>)
 80066b8:	4293      	cmp	r3, r2
 80066ba:	d007      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	4a29      	ldr	r2, [pc, #164]	; (8006764 <TIM_OC1_SetConfig+0x118>)
 80066c0:	4293      	cmp	r3, r2
 80066c2:	d003      	beq.n	80066cc <TIM_OC1_SetConfig+0x80>
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	4a28      	ldr	r2, [pc, #160]	; (8006768 <TIM_OC1_SetConfig+0x11c>)
 80066c8:	4293      	cmp	r3, r2
 80066ca:	d10c      	bne.n	80066e6 <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80066cc:	697b      	ldr	r3, [r7, #20]
 80066ce:	f023 0308 	bic.w	r3, r3, #8
 80066d2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	68db      	ldr	r3, [r3, #12]
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	4313      	orrs	r3, r2
 80066dc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80066de:	697b      	ldr	r3, [r7, #20]
 80066e0:	f023 0304 	bic.w	r3, r3, #4
 80066e4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	4a1b      	ldr	r2, [pc, #108]	; (8006758 <TIM_OC1_SetConfig+0x10c>)
 80066ea:	4293      	cmp	r3, r2
 80066ec:	d00f      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066ee:	687b      	ldr	r3, [r7, #4]
 80066f0:	4a1a      	ldr	r2, [pc, #104]	; (800675c <TIM_OC1_SetConfig+0x110>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00b      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	4a19      	ldr	r2, [pc, #100]	; (8006760 <TIM_OC1_SetConfig+0x114>)
 80066fa:	4293      	cmp	r3, r2
 80066fc:	d007      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	4a18      	ldr	r2, [pc, #96]	; (8006764 <TIM_OC1_SetConfig+0x118>)
 8006702:	4293      	cmp	r3, r2
 8006704:	d003      	beq.n	800670e <TIM_OC1_SetConfig+0xc2>
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	4a17      	ldr	r2, [pc, #92]	; (8006768 <TIM_OC1_SetConfig+0x11c>)
 800670a:	4293      	cmp	r3, r2
 800670c:	d111      	bne.n	8006732 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800670e:	693b      	ldr	r3, [r7, #16]
 8006710:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006714:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800671c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	695b      	ldr	r3, [r3, #20]
 8006722:	693a      	ldr	r2, [r7, #16]
 8006724:	4313      	orrs	r3, r2
 8006726:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006728:	683b      	ldr	r3, [r7, #0]
 800672a:	699b      	ldr	r3, [r3, #24]
 800672c:	693a      	ldr	r2, [r7, #16]
 800672e:	4313      	orrs	r3, r2
 8006730:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	693a      	ldr	r2, [r7, #16]
 8006736:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	68fa      	ldr	r2, [r7, #12]
 800673c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800673e:	683b      	ldr	r3, [r7, #0]
 8006740:	685a      	ldr	r2, [r3, #4]
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	621a      	str	r2, [r3, #32]
}
 800674c:	bf00      	nop
 800674e:	371c      	adds	r7, #28
 8006750:	46bd      	mov	sp, r7
 8006752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006756:	4770      	bx	lr
 8006758:	40012c00 	.word	0x40012c00
 800675c:	40013400 	.word	0x40013400
 8006760:	40014000 	.word	0x40014000
 8006764:	40014400 	.word	0x40014400
 8006768:	40014800 	.word	0x40014800

0800676c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800676c:	b480      	push	{r7}
 800676e:	b087      	sub	sp, #28
 8006770:	af00      	add	r7, sp, #0
 8006772:	6078      	str	r0, [r7, #4]
 8006774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	6a1b      	ldr	r3, [r3, #32]
 800677a:	f023 0210 	bic.w	r2, r3, #16
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6a1b      	ldr	r3, [r3, #32]
 8006786:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	699b      	ldr	r3, [r3, #24]
 8006792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006794:	68fb      	ldr	r3, [r7, #12]
 8006796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800679a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800679e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80067a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067a8:	683b      	ldr	r3, [r7, #0]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	021b      	lsls	r3, r3, #8
 80067ae:	68fa      	ldr	r2, [r7, #12]
 80067b0:	4313      	orrs	r3, r2
 80067b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80067b4:	697b      	ldr	r3, [r7, #20]
 80067b6:	f023 0320 	bic.w	r3, r3, #32
 80067ba:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	689b      	ldr	r3, [r3, #8]
 80067c0:	011b      	lsls	r3, r3, #4
 80067c2:	697a      	ldr	r2, [r7, #20]
 80067c4:	4313      	orrs	r3, r2
 80067c6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	4a28      	ldr	r2, [pc, #160]	; (800686c <TIM_OC2_SetConfig+0x100>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d003      	beq.n	80067d8 <TIM_OC2_SetConfig+0x6c>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	4a27      	ldr	r2, [pc, #156]	; (8006870 <TIM_OC2_SetConfig+0x104>)
 80067d4:	4293      	cmp	r3, r2
 80067d6:	d10d      	bne.n	80067f4 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80067de:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	68db      	ldr	r3, [r3, #12]
 80067e4:	011b      	lsls	r3, r3, #4
 80067e6:	697a      	ldr	r2, [r7, #20]
 80067e8:	4313      	orrs	r3, r2
 80067ea:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80067ec:	697b      	ldr	r3, [r7, #20]
 80067ee:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80067f2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	4a1d      	ldr	r2, [pc, #116]	; (800686c <TIM_OC2_SetConfig+0x100>)
 80067f8:	4293      	cmp	r3, r2
 80067fa:	d00f      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	4a1c      	ldr	r2, [pc, #112]	; (8006870 <TIM_OC2_SetConfig+0x104>)
 8006800:	4293      	cmp	r3, r2
 8006802:	d00b      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	4a1b      	ldr	r2, [pc, #108]	; (8006874 <TIM_OC2_SetConfig+0x108>)
 8006808:	4293      	cmp	r3, r2
 800680a:	d007      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	4a1a      	ldr	r2, [pc, #104]	; (8006878 <TIM_OC2_SetConfig+0x10c>)
 8006810:	4293      	cmp	r3, r2
 8006812:	d003      	beq.n	800681c <TIM_OC2_SetConfig+0xb0>
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a19      	ldr	r2, [pc, #100]	; (800687c <TIM_OC2_SetConfig+0x110>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d113      	bne.n	8006844 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800681c:	693b      	ldr	r3, [r7, #16]
 800681e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006822:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006824:	693b      	ldr	r3, [r7, #16]
 8006826:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800682a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	009b      	lsls	r3, r3, #2
 8006832:	693a      	ldr	r2, [r7, #16]
 8006834:	4313      	orrs	r3, r2
 8006836:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006838:	683b      	ldr	r3, [r7, #0]
 800683a:	699b      	ldr	r3, [r3, #24]
 800683c:	009b      	lsls	r3, r3, #2
 800683e:	693a      	ldr	r2, [r7, #16]
 8006840:	4313      	orrs	r3, r2
 8006842:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	693a      	ldr	r2, [r7, #16]
 8006848:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	68fa      	ldr	r2, [r7, #12]
 800684e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006850:	683b      	ldr	r3, [r7, #0]
 8006852:	685a      	ldr	r2, [r3, #4]
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	697a      	ldr	r2, [r7, #20]
 800685c:	621a      	str	r2, [r3, #32]
}
 800685e:	bf00      	nop
 8006860:	371c      	adds	r7, #28
 8006862:	46bd      	mov	sp, r7
 8006864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006868:	4770      	bx	lr
 800686a:	bf00      	nop
 800686c:	40012c00 	.word	0x40012c00
 8006870:	40013400 	.word	0x40013400
 8006874:	40014000 	.word	0x40014000
 8006878:	40014400 	.word	0x40014400
 800687c:	40014800 	.word	0x40014800

08006880 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006880:	b480      	push	{r7}
 8006882:	b087      	sub	sp, #28
 8006884:	af00      	add	r7, sp, #0
 8006886:	6078      	str	r0, [r7, #4]
 8006888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800688a:	687b      	ldr	r3, [r7, #4]
 800688c:	6a1b      	ldr	r3, [r3, #32]
 800688e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800689c:	687b      	ldr	r3, [r7, #4]
 800689e:	685b      	ldr	r3, [r3, #4]
 80068a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80068ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80068b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	f023 0303 	bic.w	r3, r3, #3
 80068ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80068bc:	683b      	ldr	r3, [r7, #0]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	68fa      	ldr	r2, [r7, #12]
 80068c2:	4313      	orrs	r3, r2
 80068c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80068cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	689b      	ldr	r3, [r3, #8]
 80068d2:	021b      	lsls	r3, r3, #8
 80068d4:	697a      	ldr	r2, [r7, #20]
 80068d6:	4313      	orrs	r3, r2
 80068d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	4a27      	ldr	r2, [pc, #156]	; (800697c <TIM_OC3_SetConfig+0xfc>)
 80068de:	4293      	cmp	r3, r2
 80068e0:	d003      	beq.n	80068ea <TIM_OC3_SetConfig+0x6a>
 80068e2:	687b      	ldr	r3, [r7, #4]
 80068e4:	4a26      	ldr	r2, [pc, #152]	; (8006980 <TIM_OC3_SetConfig+0x100>)
 80068e6:	4293      	cmp	r3, r2
 80068e8:	d10d      	bne.n	8006906 <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80068f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	68db      	ldr	r3, [r3, #12]
 80068f6:	021b      	lsls	r3, r3, #8
 80068f8:	697a      	ldr	r2, [r7, #20]
 80068fa:	4313      	orrs	r3, r2
 80068fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80068fe:	697b      	ldr	r3, [r7, #20]
 8006900:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	4a1c      	ldr	r2, [pc, #112]	; (800697c <TIM_OC3_SetConfig+0xfc>)
 800690a:	4293      	cmp	r3, r2
 800690c:	d00f      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	4a1b      	ldr	r2, [pc, #108]	; (8006980 <TIM_OC3_SetConfig+0x100>)
 8006912:	4293      	cmp	r3, r2
 8006914:	d00b      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a1a      	ldr	r2, [pc, #104]	; (8006984 <TIM_OC3_SetConfig+0x104>)
 800691a:	4293      	cmp	r3, r2
 800691c:	d007      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	4a19      	ldr	r2, [pc, #100]	; (8006988 <TIM_OC3_SetConfig+0x108>)
 8006922:	4293      	cmp	r3, r2
 8006924:	d003      	beq.n	800692e <TIM_OC3_SetConfig+0xae>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	4a18      	ldr	r2, [pc, #96]	; (800698c <TIM_OC3_SetConfig+0x10c>)
 800692a:	4293      	cmp	r3, r2
 800692c:	d113      	bne.n	8006956 <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800692e:	693b      	ldr	r3, [r7, #16]
 8006930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006934:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006936:	693b      	ldr	r3, [r7, #16]
 8006938:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800693c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800693e:	683b      	ldr	r3, [r7, #0]
 8006940:	695b      	ldr	r3, [r3, #20]
 8006942:	011b      	lsls	r3, r3, #4
 8006944:	693a      	ldr	r2, [r7, #16]
 8006946:	4313      	orrs	r3, r2
 8006948:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800694a:	683b      	ldr	r3, [r7, #0]
 800694c:	699b      	ldr	r3, [r3, #24]
 800694e:	011b      	lsls	r3, r3, #4
 8006950:	693a      	ldr	r2, [r7, #16]
 8006952:	4313      	orrs	r3, r2
 8006954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	693a      	ldr	r2, [r7, #16]
 800695a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	68fa      	ldr	r2, [r7, #12]
 8006960:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006962:	683b      	ldr	r3, [r7, #0]
 8006964:	685a      	ldr	r2, [r3, #4]
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	697a      	ldr	r2, [r7, #20]
 800696e:	621a      	str	r2, [r3, #32]
}
 8006970:	bf00      	nop
 8006972:	371c      	adds	r7, #28
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr
 800697c:	40012c00 	.word	0x40012c00
 8006980:	40013400 	.word	0x40013400
 8006984:	40014000 	.word	0x40014000
 8006988:	40014400 	.word	0x40014400
 800698c:	40014800 	.word	0x40014800

08006990 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006990:	b480      	push	{r7}
 8006992:	b087      	sub	sp, #28
 8006994:	af00      	add	r7, sp, #0
 8006996:	6078      	str	r0, [r7, #4]
 8006998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6a1b      	ldr	r3, [r3, #32]
 800699e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6a1b      	ldr	r3, [r3, #32]
 80069aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	685b      	ldr	r3, [r3, #4]
 80069b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	69db      	ldr	r3, [r3, #28]
 80069b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80069be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80069c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80069ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80069cc:	683b      	ldr	r3, [r7, #0]
 80069ce:	681b      	ldr	r3, [r3, #0]
 80069d0:	021b      	lsls	r3, r3, #8
 80069d2:	68fa      	ldr	r2, [r7, #12]
 80069d4:	4313      	orrs	r3, r2
 80069d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80069d8:	697b      	ldr	r3, [r7, #20]
 80069da:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80069de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80069e0:	683b      	ldr	r3, [r7, #0]
 80069e2:	689b      	ldr	r3, [r3, #8]
 80069e4:	031b      	lsls	r3, r3, #12
 80069e6:	697a      	ldr	r2, [r7, #20]
 80069e8:	4313      	orrs	r3, r2
 80069ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 80069ec:	687b      	ldr	r3, [r7, #4]
 80069ee:	4a28      	ldr	r2, [pc, #160]	; (8006a90 <TIM_OC4_SetConfig+0x100>)
 80069f0:	4293      	cmp	r3, r2
 80069f2:	d003      	beq.n	80069fc <TIM_OC4_SetConfig+0x6c>
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	4a27      	ldr	r2, [pc, #156]	; (8006a94 <TIM_OC4_SetConfig+0x104>)
 80069f8:	4293      	cmp	r3, r2
 80069fa:	d10d      	bne.n	8006a18 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 80069fc:	697b      	ldr	r3, [r7, #20]
 80069fe:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a02:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006a04:	683b      	ldr	r3, [r7, #0]
 8006a06:	68db      	ldr	r3, [r3, #12]
 8006a08:	031b      	lsls	r3, r3, #12
 8006a0a:	697a      	ldr	r2, [r7, #20]
 8006a0c:	4313      	orrs	r3, r2
 8006a0e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006a10:	697b      	ldr	r3, [r7, #20]
 8006a12:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a16:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	4a1d      	ldr	r2, [pc, #116]	; (8006a90 <TIM_OC4_SetConfig+0x100>)
 8006a1c:	4293      	cmp	r3, r2
 8006a1e:	d00f      	beq.n	8006a40 <TIM_OC4_SetConfig+0xb0>
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	4a1c      	ldr	r2, [pc, #112]	; (8006a94 <TIM_OC4_SetConfig+0x104>)
 8006a24:	4293      	cmp	r3, r2
 8006a26:	d00b      	beq.n	8006a40 <TIM_OC4_SetConfig+0xb0>
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	4a1b      	ldr	r2, [pc, #108]	; (8006a98 <TIM_OC4_SetConfig+0x108>)
 8006a2c:	4293      	cmp	r3, r2
 8006a2e:	d007      	beq.n	8006a40 <TIM_OC4_SetConfig+0xb0>
 8006a30:	687b      	ldr	r3, [r7, #4]
 8006a32:	4a1a      	ldr	r2, [pc, #104]	; (8006a9c <TIM_OC4_SetConfig+0x10c>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d003      	beq.n	8006a40 <TIM_OC4_SetConfig+0xb0>
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	4a19      	ldr	r2, [pc, #100]	; (8006aa0 <TIM_OC4_SetConfig+0x110>)
 8006a3c:	4293      	cmp	r3, r2
 8006a3e:	d113      	bne.n	8006a68 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006a40:	693b      	ldr	r3, [r7, #16]
 8006a42:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a46:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8006a4e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006a50:	683b      	ldr	r3, [r7, #0]
 8006a52:	695b      	ldr	r3, [r3, #20]
 8006a54:	019b      	lsls	r3, r3, #6
 8006a56:	693a      	ldr	r2, [r7, #16]
 8006a58:	4313      	orrs	r3, r2
 8006a5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006a5c:	683b      	ldr	r3, [r7, #0]
 8006a5e:	699b      	ldr	r3, [r3, #24]
 8006a60:	019b      	lsls	r3, r3, #6
 8006a62:	693a      	ldr	r2, [r7, #16]
 8006a64:	4313      	orrs	r3, r2
 8006a66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	693a      	ldr	r2, [r7, #16]
 8006a6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006a6e:	687b      	ldr	r3, [r7, #4]
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	685a      	ldr	r2, [r3, #4]
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	697a      	ldr	r2, [r7, #20]
 8006a80:	621a      	str	r2, [r3, #32]
}
 8006a82:	bf00      	nop
 8006a84:	371c      	adds	r7, #28
 8006a86:	46bd      	mov	sp, r7
 8006a88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a8c:	4770      	bx	lr
 8006a8e:	bf00      	nop
 8006a90:	40012c00 	.word	0x40012c00
 8006a94:	40013400 	.word	0x40013400
 8006a98:	40014000 	.word	0x40014000
 8006a9c:	40014400 	.word	0x40014400
 8006aa0:	40014800 	.word	0x40014800

08006aa4 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	6078      	str	r0, [r7, #4]
 8006aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	6a1b      	ldr	r3, [r3, #32]
 8006ab2:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	6a1b      	ldr	r3, [r3, #32]
 8006abe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006ac0:	687b      	ldr	r3, [r7, #4]
 8006ac2:	685b      	ldr	r3, [r3, #4]
 8006ac4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006ad2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ad6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006ad8:	683b      	ldr	r3, [r7, #0]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	68fa      	ldr	r2, [r7, #12]
 8006ade:	4313      	orrs	r3, r2
 8006ae0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8006ae2:	693b      	ldr	r3, [r7, #16]
 8006ae4:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8006ae8:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8006aea:	683b      	ldr	r3, [r7, #0]
 8006aec:	689b      	ldr	r3, [r3, #8]
 8006aee:	041b      	lsls	r3, r3, #16
 8006af0:	693a      	ldr	r2, [r7, #16]
 8006af2:	4313      	orrs	r3, r2
 8006af4:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006af6:	687b      	ldr	r3, [r7, #4]
 8006af8:	4a17      	ldr	r2, [pc, #92]	; (8006b58 <TIM_OC5_SetConfig+0xb4>)
 8006afa:	4293      	cmp	r3, r2
 8006afc:	d00f      	beq.n	8006b1e <TIM_OC5_SetConfig+0x7a>
 8006afe:	687b      	ldr	r3, [r7, #4]
 8006b00:	4a16      	ldr	r2, [pc, #88]	; (8006b5c <TIM_OC5_SetConfig+0xb8>)
 8006b02:	4293      	cmp	r3, r2
 8006b04:	d00b      	beq.n	8006b1e <TIM_OC5_SetConfig+0x7a>
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a15      	ldr	r2, [pc, #84]	; (8006b60 <TIM_OC5_SetConfig+0xbc>)
 8006b0a:	4293      	cmp	r3, r2
 8006b0c:	d007      	beq.n	8006b1e <TIM_OC5_SetConfig+0x7a>
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	4a14      	ldr	r2, [pc, #80]	; (8006b64 <TIM_OC5_SetConfig+0xc0>)
 8006b12:	4293      	cmp	r3, r2
 8006b14:	d003      	beq.n	8006b1e <TIM_OC5_SetConfig+0x7a>
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	4a13      	ldr	r2, [pc, #76]	; (8006b68 <TIM_OC5_SetConfig+0xc4>)
 8006b1a:	4293      	cmp	r3, r2
 8006b1c:	d109      	bne.n	8006b32 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006b1e:	697b      	ldr	r3, [r7, #20]
 8006b20:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006b24:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8006b26:	683b      	ldr	r3, [r7, #0]
 8006b28:	695b      	ldr	r3, [r3, #20]
 8006b2a:	021b      	lsls	r3, r3, #8
 8006b2c:	697a      	ldr	r2, [r7, #20]
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	697a      	ldr	r2, [r7, #20]
 8006b36:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	68fa      	ldr	r2, [r7, #12]
 8006b3c:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006b3e:	683b      	ldr	r3, [r7, #0]
 8006b40:	685a      	ldr	r2, [r3, #4]
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	649a      	str	r2, [r3, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	693a      	ldr	r2, [r7, #16]
 8006b4a:	621a      	str	r2, [r3, #32]
}
 8006b4c:	bf00      	nop
 8006b4e:	371c      	adds	r7, #28
 8006b50:	46bd      	mov	sp, r7
 8006b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b56:	4770      	bx	lr
 8006b58:	40012c00 	.word	0x40012c00
 8006b5c:	40013400 	.word	0x40013400
 8006b60:	40014000 	.word	0x40014000
 8006b64:	40014400 	.word	0x40014400
 8006b68:	40014800 	.word	0x40014800

08006b6c <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8006b6c:	b480      	push	{r7}
 8006b6e:	b087      	sub	sp, #28
 8006b70:	af00      	add	r7, sp, #0
 8006b72:	6078      	str	r0, [r7, #4]
 8006b74:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	6a1b      	ldr	r3, [r3, #32]
 8006b86:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	685b      	ldr	r3, [r3, #4]
 8006b8c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006b92:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8006b94:	68fb      	ldr	r3, [r7, #12]
 8006b96:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006b9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b9e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	681b      	ldr	r3, [r3, #0]
 8006ba4:	021b      	lsls	r3, r3, #8
 8006ba6:	68fa      	ldr	r2, [r7, #12]
 8006ba8:	4313      	orrs	r3, r2
 8006baa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006bac:	693b      	ldr	r3, [r7, #16]
 8006bae:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8006bb2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006bb4:	683b      	ldr	r3, [r7, #0]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	051b      	lsls	r3, r3, #20
 8006bba:	693a      	ldr	r2, [r7, #16]
 8006bbc:	4313      	orrs	r3, r2
 8006bbe:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	4a18      	ldr	r2, [pc, #96]	; (8006c24 <TIM_OC6_SetConfig+0xb8>)
 8006bc4:	4293      	cmp	r3, r2
 8006bc6:	d00f      	beq.n	8006be8 <TIM_OC6_SetConfig+0x7c>
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	4a17      	ldr	r2, [pc, #92]	; (8006c28 <TIM_OC6_SetConfig+0xbc>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d00b      	beq.n	8006be8 <TIM_OC6_SetConfig+0x7c>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	4a16      	ldr	r2, [pc, #88]	; (8006c2c <TIM_OC6_SetConfig+0xc0>)
 8006bd4:	4293      	cmp	r3, r2
 8006bd6:	d007      	beq.n	8006be8 <TIM_OC6_SetConfig+0x7c>
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	4a15      	ldr	r2, [pc, #84]	; (8006c30 <TIM_OC6_SetConfig+0xc4>)
 8006bdc:	4293      	cmp	r3, r2
 8006bde:	d003      	beq.n	8006be8 <TIM_OC6_SetConfig+0x7c>
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	4a14      	ldr	r2, [pc, #80]	; (8006c34 <TIM_OC6_SetConfig+0xc8>)
 8006be4:	4293      	cmp	r3, r2
 8006be6:	d109      	bne.n	8006bfc <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006be8:	697b      	ldr	r3, [r7, #20]
 8006bea:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006bee:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006bf0:	683b      	ldr	r3, [r7, #0]
 8006bf2:	695b      	ldr	r3, [r3, #20]
 8006bf4:	029b      	lsls	r3, r3, #10
 8006bf6:	697a      	ldr	r2, [r7, #20]
 8006bf8:	4313      	orrs	r3, r2
 8006bfa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	697a      	ldr	r2, [r7, #20]
 8006c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	68fa      	ldr	r2, [r7, #12]
 8006c06:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006c08:	683b      	ldr	r3, [r7, #0]
 8006c0a:	685a      	ldr	r2, [r3, #4]
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	693a      	ldr	r2, [r7, #16]
 8006c14:	621a      	str	r2, [r3, #32]
}
 8006c16:	bf00      	nop
 8006c18:	371c      	adds	r7, #28
 8006c1a:	46bd      	mov	sp, r7
 8006c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c20:	4770      	bx	lr
 8006c22:	bf00      	nop
 8006c24:	40012c00 	.word	0x40012c00
 8006c28:	40013400 	.word	0x40013400
 8006c2c:	40014000 	.word	0x40014000
 8006c30:	40014400 	.word	0x40014400
 8006c34:	40014800 	.word	0x40014800

08006c38 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c38:	b480      	push	{r7}
 8006c3a:	b087      	sub	sp, #28
 8006c3c:	af00      	add	r7, sp, #0
 8006c3e:	60f8      	str	r0, [r7, #12]
 8006c40:	60b9      	str	r1, [r7, #8]
 8006c42:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006c44:	68fb      	ldr	r3, [r7, #12]
 8006c46:	6a1b      	ldr	r3, [r3, #32]
 8006c48:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	6a1b      	ldr	r3, [r3, #32]
 8006c4e:	f023 0201 	bic.w	r2, r3, #1
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006c56:	68fb      	ldr	r3, [r7, #12]
 8006c58:	699b      	ldr	r3, [r3, #24]
 8006c5a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006c62:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	011b      	lsls	r3, r3, #4
 8006c68:	693a      	ldr	r2, [r7, #16]
 8006c6a:	4313      	orrs	r3, r2
 8006c6c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8006c6e:	697b      	ldr	r3, [r7, #20]
 8006c70:	f023 030a 	bic.w	r3, r3, #10
 8006c74:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006c76:	697a      	ldr	r2, [r7, #20]
 8006c78:	68bb      	ldr	r3, [r7, #8]
 8006c7a:	4313      	orrs	r3, r2
 8006c7c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	693a      	ldr	r2, [r7, #16]
 8006c82:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	697a      	ldr	r2, [r7, #20]
 8006c88:	621a      	str	r2, [r3, #32]
}
 8006c8a:	bf00      	nop
 8006c8c:	371c      	adds	r7, #28
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c94:	4770      	bx	lr

08006c96 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006c96:	b480      	push	{r7}
 8006c98:	b087      	sub	sp, #28
 8006c9a:	af00      	add	r7, sp, #0
 8006c9c:	60f8      	str	r0, [r7, #12]
 8006c9e:	60b9      	str	r1, [r7, #8]
 8006ca0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	6a1b      	ldr	r3, [r3, #32]
 8006ca6:	f023 0210 	bic.w	r2, r3, #16
 8006caa:	68fb      	ldr	r3, [r7, #12]
 8006cac:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	699b      	ldr	r3, [r3, #24]
 8006cb2:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006cb4:	68fb      	ldr	r3, [r7, #12]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006cba:	697b      	ldr	r3, [r7, #20]
 8006cbc:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8006cc0:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	031b      	lsls	r3, r3, #12
 8006cc6:	697a      	ldr	r2, [r7, #20]
 8006cc8:	4313      	orrs	r3, r2
 8006cca:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8006cd2:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006cd4:	68bb      	ldr	r3, [r7, #8]
 8006cd6:	011b      	lsls	r3, r3, #4
 8006cd8:	693a      	ldr	r2, [r7, #16]
 8006cda:	4313      	orrs	r3, r2
 8006cdc:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	697a      	ldr	r2, [r7, #20]
 8006ce2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	693a      	ldr	r2, [r7, #16]
 8006ce8:	621a      	str	r2, [r3, #32]
}
 8006cea:	bf00      	nop
 8006cec:	371c      	adds	r7, #28
 8006cee:	46bd      	mov	sp, r7
 8006cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cf4:	4770      	bx	lr

08006cf6 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006cf6:	b480      	push	{r7}
 8006cf8:	b085      	sub	sp, #20
 8006cfa:	af00      	add	r7, sp, #0
 8006cfc:	6078      	str	r0, [r7, #4]
 8006cfe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	689b      	ldr	r3, [r3, #8]
 8006d04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006d06:	68fb      	ldr	r3, [r7, #12]
 8006d08:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8006d0c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006d10:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006d12:	683a      	ldr	r2, [r7, #0]
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	4313      	orrs	r3, r2
 8006d18:	f043 0307 	orr.w	r3, r3, #7
 8006d1c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	68fa      	ldr	r2, [r7, #12]
 8006d22:	609a      	str	r2, [r3, #8]
}
 8006d24:	bf00      	nop
 8006d26:	3714      	adds	r7, #20
 8006d28:	46bd      	mov	sp, r7
 8006d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d2e:	4770      	bx	lr

08006d30 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006d30:	b480      	push	{r7}
 8006d32:	b087      	sub	sp, #28
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	60f8      	str	r0, [r7, #12]
 8006d38:	60b9      	str	r1, [r7, #8]
 8006d3a:	607a      	str	r2, [r7, #4]
 8006d3c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006d3e:	68fb      	ldr	r3, [r7, #12]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006d44:	697b      	ldr	r3, [r7, #20]
 8006d46:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8006d4a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006d4c:	683b      	ldr	r3, [r7, #0]
 8006d4e:	021a      	lsls	r2, r3, #8
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	431a      	orrs	r2, r3
 8006d54:	68bb      	ldr	r3, [r7, #8]
 8006d56:	4313      	orrs	r3, r2
 8006d58:	697a      	ldr	r2, [r7, #20]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	697a      	ldr	r2, [r7, #20]
 8006d62:	609a      	str	r2, [r3, #8]
}
 8006d64:	bf00      	nop
 8006d66:	371c      	adds	r7, #28
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr

08006d70 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006d70:	b480      	push	{r7}
 8006d72:	b087      	sub	sp, #28
 8006d74:	af00      	add	r7, sp, #0
 8006d76:	60f8      	str	r0, [r7, #12]
 8006d78:	60b9      	str	r1, [r7, #8]
 8006d7a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006d7c:	68bb      	ldr	r3, [r7, #8]
 8006d7e:	f003 031f 	and.w	r3, r3, #31
 8006d82:	2201      	movs	r2, #1
 8006d84:	fa02 f303 	lsl.w	r3, r2, r3
 8006d88:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	6a1a      	ldr	r2, [r3, #32]
 8006d8e:	697b      	ldr	r3, [r7, #20]
 8006d90:	43db      	mvns	r3, r3
 8006d92:	401a      	ands	r2, r3
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006d98:	68fb      	ldr	r3, [r7, #12]
 8006d9a:	6a1a      	ldr	r2, [r3, #32]
 8006d9c:	68bb      	ldr	r3, [r7, #8]
 8006d9e:	f003 031f 	and.w	r3, r3, #31
 8006da2:	6879      	ldr	r1, [r7, #4]
 8006da4:	fa01 f303 	lsl.w	r3, r1, r3
 8006da8:	431a      	orrs	r2, r3
 8006daa:	68fb      	ldr	r3, [r7, #12]
 8006dac:	621a      	str	r2, [r3, #32]
}
 8006dae:	bf00      	nop
 8006db0:	371c      	adds	r7, #28
 8006db2:	46bd      	mov	sp, r7
 8006db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db8:	4770      	bx	lr
	...

08006dbc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006dbc:	b480      	push	{r7}
 8006dbe:	b085      	sub	sp, #20
 8006dc0:	af00      	add	r7, sp, #0
 8006dc2:	6078      	str	r0, [r7, #4]
 8006dc4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006dcc:	2b01      	cmp	r3, #1
 8006dce:	d101      	bne.n	8006dd4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006dd0:	2302      	movs	r3, #2
 8006dd2:	e047      	b.n	8006e64 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2201      	movs	r2, #1
 8006dd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	2202      	movs	r2, #2
 8006de0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	685b      	ldr	r3, [r3, #4]
 8006dea:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	689b      	ldr	r3, [r3, #8]
 8006df2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006df4:	687b      	ldr	r3, [r7, #4]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	4a1d      	ldr	r2, [pc, #116]	; (8006e70 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8006dfa:	4293      	cmp	r3, r2
 8006dfc:	d004      	beq.n	8006e08 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	681b      	ldr	r3, [r3, #0]
 8006e02:	4a1c      	ldr	r2, [pc, #112]	; (8006e74 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006e04:	4293      	cmp	r3, r2
 8006e06:	d108      	bne.n	8006e1a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006e08:	68fb      	ldr	r3, [r7, #12]
 8006e0a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8006e0e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006e10:	683b      	ldr	r3, [r7, #0]
 8006e12:	685b      	ldr	r3, [r3, #4]
 8006e14:	68fa      	ldr	r2, [r7, #12]
 8006e16:	4313      	orrs	r3, r2
 8006e18:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006e1a:	68fb      	ldr	r3, [r7, #12]
 8006e1c:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8006e20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e24:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006e26:	683b      	ldr	r3, [r7, #0]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	68fa      	ldr	r2, [r7, #12]
 8006e2c:	4313      	orrs	r3, r2
 8006e2e:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8006e30:	68bb      	ldr	r3, [r7, #8]
 8006e32:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006e36:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006e38:	683b      	ldr	r3, [r7, #0]
 8006e3a:	689b      	ldr	r3, [r3, #8]
 8006e3c:	68ba      	ldr	r2, [r7, #8]
 8006e3e:	4313      	orrs	r3, r2
 8006e40:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	681b      	ldr	r3, [r3, #0]
 8006e46:	68fa      	ldr	r2, [r7, #12]
 8006e48:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	68ba      	ldr	r2, [r7, #8]
 8006e50:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	2201      	movs	r2, #1
 8006e56:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	2200      	movs	r2, #0
 8006e5e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006e62:	2300      	movs	r3, #0
}
 8006e64:	4618      	mov	r0, r3
 8006e66:	3714      	adds	r7, #20
 8006e68:	46bd      	mov	sp, r7
 8006e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e6e:	4770      	bx	lr
 8006e70:	40012c00 	.word	0x40012c00
 8006e74:	40013400 	.word	0x40013400

08006e78 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b085      	sub	sp, #20
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
 8006e80:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8006e82:	2300      	movs	r3, #0
 8006e84:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006e8c:	2b01      	cmp	r3, #1
 8006e8e:	d101      	bne.n	8006e94 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8006e90:	2302      	movs	r3, #2
 8006e92:	e087      	b.n	8006fa4 <HAL_TIMEx_ConfigBreakDeadTime+0x12c>
 8006e94:	687b      	ldr	r3, [r7, #4]
 8006e96:	2201      	movs	r2, #1
 8006e98:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8006ea2:	683b      	ldr	r3, [r7, #0]
 8006ea4:	68db      	ldr	r3, [r3, #12]
 8006ea6:	4313      	orrs	r3, r2
 8006ea8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8006eaa:	68fb      	ldr	r3, [r7, #12]
 8006eac:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	689b      	ldr	r3, [r3, #8]
 8006eb4:	4313      	orrs	r3, r2
 8006eb6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8006eb8:	68fb      	ldr	r3, [r7, #12]
 8006eba:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8006ebe:	683b      	ldr	r3, [r7, #0]
 8006ec0:	685b      	ldr	r3, [r3, #4]
 8006ec2:	4313      	orrs	r3, r2
 8006ec4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	4313      	orrs	r3, r2
 8006ed2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8006ed4:	68fb      	ldr	r3, [r7, #12]
 8006ed6:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006eda:	683b      	ldr	r3, [r7, #0]
 8006edc:	691b      	ldr	r3, [r3, #16]
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8006ee8:	683b      	ldr	r3, [r7, #0]
 8006eea:	695b      	ldr	r3, [r3, #20]
 8006eec:	4313      	orrs	r3, r2
 8006eee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8006ef6:	683b      	ldr	r3, [r7, #0]
 8006ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efa:	4313      	orrs	r3, r2
 8006efc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8006efe:	68fb      	ldr	r3, [r7, #12]
 8006f00:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8006f04:	683b      	ldr	r3, [r7, #0]
 8006f06:	699b      	ldr	r3, [r3, #24]
 8006f08:	041b      	lsls	r3, r3, #16
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	4a27      	ldr	r2, [pc, #156]	; (8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006f14:	4293      	cmp	r3, r2
 8006f16:	d004      	beq.n	8006f22 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	4a25      	ldr	r2, [pc, #148]	; (8006fb4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006f1e:	4293      	cmp	r3, r2
 8006f20:	d106      	bne.n	8006f30 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
  {
    /* Check the parameters */
    assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

    /* Set BREAK AF mode */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8006f22:	68fb      	ldr	r3, [r7, #12]
 8006f24:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8006f28:	683b      	ldr	r3, [r7, #0]
 8006f2a:	69db      	ldr	r3, [r3, #28]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	4a1e      	ldr	r2, [pc, #120]	; (8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006f36:	4293      	cmp	r3, r2
 8006f38:	d004      	beq.n	8006f44 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	681b      	ldr	r3, [r3, #0]
 8006f3e:	4a1d      	ldr	r2, [pc, #116]	; (8006fb4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006f40:	4293      	cmp	r3, r2
 8006f42:	d126      	bne.n	8006f92 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8006f4a:	683b      	ldr	r3, [r7, #0]
 8006f4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f4e:	051b      	lsls	r3, r3, #20
 8006f50:	4313      	orrs	r3, r2
 8006f52:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8006f5a:	683b      	ldr	r3, [r7, #0]
 8006f5c:	6a1b      	ldr	r3, [r3, #32]
 8006f5e:	4313      	orrs	r3, r2
 8006f60:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8006f68:	683b      	ldr	r3, [r7, #0]
 8006f6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f6c:	4313      	orrs	r3, r2
 8006f6e:	60fb      	str	r3, [r7, #12]

    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	4a0e      	ldr	r2, [pc, #56]	; (8006fb0 <HAL_TIMEx_ConfigBreakDeadTime+0x138>)
 8006f76:	4293      	cmp	r3, r2
 8006f78:	d004      	beq.n	8006f84 <HAL_TIMEx_ConfigBreakDeadTime+0x10c>
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	4a0d      	ldr	r2, [pc, #52]	; (8006fb4 <HAL_TIMEx_ConfigBreakDeadTime+0x13c>)
 8006f80:	4293      	cmp	r3, r2
 8006f82:	d106      	bne.n	8006f92 <HAL_TIMEx_ConfigBreakDeadTime+0x11a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

      /* Set BREAK2 AF mode */
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8006f84:	68fb      	ldr	r3, [r7, #12]
 8006f86:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8006f8a:	683b      	ldr	r3, [r7, #0]
 8006f8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006f8e:	4313      	orrs	r3, r2
 8006f90:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	68fa      	ldr	r2, [r7, #12]
 8006f98:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	2200      	movs	r2, #0
 8006f9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006fa2:	2300      	movs	r3, #0
}
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	3714      	adds	r7, #20
 8006fa8:	46bd      	mov	sp, r7
 8006faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fae:	4770      	bx	lr
 8006fb0:	40012c00 	.word	0x40012c00
 8006fb4:	40013400 	.word	0x40013400

08006fb8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006fb8:	b580      	push	{r7, lr}
 8006fba:	b082      	sub	sp, #8
 8006fbc:	af00      	add	r7, sp, #0
 8006fbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d101      	bne.n	8006fca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006fc6:	2301      	movs	r3, #1
 8006fc8:	e042      	b.n	8007050 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d106      	bne.n	8006fe2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	2200      	movs	r2, #0
 8006fd8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006fdc:	6878      	ldr	r0, [r7, #4]
 8006fde:	f7fa fa1f 	bl	8001420 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	2224      	movs	r2, #36	; 0x24
 8006fe6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 8006fea:	687b      	ldr	r3, [r7, #4]
 8006fec:	681b      	ldr	r3, [r3, #0]
 8006fee:	681a      	ldr	r2, [r3, #0]
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	f022 0201 	bic.w	r2, r2, #1
 8006ff8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006ffa:	6878      	ldr	r0, [r7, #4]
 8006ffc:	f000 f82c 	bl	8007058 <UART_SetConfig>
 8007000:	4603      	mov	r3, r0
 8007002:	2b01      	cmp	r3, #1
 8007004:	d101      	bne.n	800700a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8007006:	2301      	movs	r3, #1
 8007008:	e022      	b.n	8007050 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800700e:	2b00      	cmp	r3, #0
 8007010:	d002      	beq.n	8007018 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007012:	6878      	ldr	r0, [r7, #4]
 8007014:	f001 fa0e 	bl	8008434 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	685a      	ldr	r2, [r3, #4]
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	681b      	ldr	r3, [r3, #0]
 8007022:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007026:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	689a      	ldr	r2, [r3, #8]
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007036:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	681b      	ldr	r3, [r3, #0]
 800703c:	681a      	ldr	r2, [r3, #0]
 800703e:	687b      	ldr	r3, [r7, #4]
 8007040:	681b      	ldr	r3, [r3, #0]
 8007042:	f042 0201 	orr.w	r2, r2, #1
 8007046:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007048:	6878      	ldr	r0, [r7, #4]
 800704a:	f001 fa95 	bl	8008578 <UART_CheckIdleState>
 800704e:	4603      	mov	r3, r0
}
 8007050:	4618      	mov	r0, r3
 8007052:	3708      	adds	r7, #8
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007058:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800705c:	b08a      	sub	sp, #40	; 0x28
 800705e:	af00      	add	r7, sp, #0
 8007060:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8007062:	2300      	movs	r3, #0
 8007064:	61fb      	str	r3, [r7, #28]
  HAL_StatusTypeDef ret               = HAL_OK;
 8007066:	2300      	movs	r3, #0
 8007068:	76fb      	strb	r3, [r7, #27]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800706a:	2300      	movs	r3, #0
 800706c:	617b      	str	r3, [r7, #20]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	689a      	ldr	r2, [r3, #8]
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	691b      	ldr	r3, [r3, #16]
 8007076:	431a      	orrs	r2, r3
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	695b      	ldr	r3, [r3, #20]
 800707c:	431a      	orrs	r2, r3
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	69db      	ldr	r3, [r3, #28]
 8007082:	4313      	orrs	r3, r2
 8007084:	627b      	str	r3, [r7, #36]	; 0x24
  tmpreg |= (uint32_t)huart->FifoMode;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800708a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800708c:	4313      	orrs	r3, r2
 800708e:	627b      	str	r3, [r7, #36]	; 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	681b      	ldr	r3, [r3, #0]
 8007094:	681a      	ldr	r2, [r3, #0]
 8007096:	4baa      	ldr	r3, [pc, #680]	; (8007340 <UART_SetConfig+0x2e8>)
 8007098:	4013      	ands	r3, r2
 800709a:	687a      	ldr	r2, [r7, #4]
 800709c:	6812      	ldr	r2, [r2, #0]
 800709e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80070a0:	430b      	orrs	r3, r1
 80070a2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685b      	ldr	r3, [r3, #4]
 80070aa:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	68da      	ldr	r2, [r3, #12]
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	430a      	orrs	r2, r1
 80070b8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	699b      	ldr	r3, [r3, #24]
 80070be:	627b      	str	r3, [r7, #36]	; 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	4a9f      	ldr	r2, [pc, #636]	; (8007344 <UART_SetConfig+0x2ec>)
 80070c6:	4293      	cmp	r3, r2
 80070c8:	d004      	beq.n	80070d4 <UART_SetConfig+0x7c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6a1b      	ldr	r3, [r3, #32]
 80070ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80070d0:	4313      	orrs	r3, r2
 80070d2:	627b      	str	r3, [r7, #36]	; 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80070d4:	687b      	ldr	r3, [r7, #4]
 80070d6:	681b      	ldr	r3, [r3, #0]
 80070d8:	689b      	ldr	r3, [r3, #8]
 80070da:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 80070de:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 80070e2:	687a      	ldr	r2, [r7, #4]
 80070e4:	6812      	ldr	r2, [r2, #0]
 80070e6:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80070e8:	430b      	orrs	r3, r1
 80070ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	681b      	ldr	r3, [r3, #0]
 80070f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070f2:	f023 010f 	bic.w	r1, r3, #15
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	430a      	orrs	r2, r1
 8007100:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	4a90      	ldr	r2, [pc, #576]	; (8007348 <UART_SetConfig+0x2f0>)
 8007108:	4293      	cmp	r3, r2
 800710a:	d126      	bne.n	800715a <UART_SetConfig+0x102>
 800710c:	4b8f      	ldr	r3, [pc, #572]	; (800734c <UART_SetConfig+0x2f4>)
 800710e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007112:	f003 0303 	and.w	r3, r3, #3
 8007116:	2b03      	cmp	r3, #3
 8007118:	d81a      	bhi.n	8007150 <UART_SetConfig+0xf8>
 800711a:	a201      	add	r2, pc, #4	; (adr r2, 8007120 <UART_SetConfig+0xc8>)
 800711c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007120:	08007131 	.word	0x08007131
 8007124:	08007141 	.word	0x08007141
 8007128:	08007139 	.word	0x08007139
 800712c:	08007149 	.word	0x08007149
 8007130:	2301      	movs	r3, #1
 8007132:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007136:	e116      	b.n	8007366 <UART_SetConfig+0x30e>
 8007138:	2302      	movs	r3, #2
 800713a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800713e:	e112      	b.n	8007366 <UART_SetConfig+0x30e>
 8007140:	2304      	movs	r3, #4
 8007142:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007146:	e10e      	b.n	8007366 <UART_SetConfig+0x30e>
 8007148:	2308      	movs	r3, #8
 800714a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800714e:	e10a      	b.n	8007366 <UART_SetConfig+0x30e>
 8007150:	2310      	movs	r3, #16
 8007152:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007156:	bf00      	nop
 8007158:	e105      	b.n	8007366 <UART_SetConfig+0x30e>
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	4a7c      	ldr	r2, [pc, #496]	; (8007350 <UART_SetConfig+0x2f8>)
 8007160:	4293      	cmp	r3, r2
 8007162:	d138      	bne.n	80071d6 <UART_SetConfig+0x17e>
 8007164:	4b79      	ldr	r3, [pc, #484]	; (800734c <UART_SetConfig+0x2f4>)
 8007166:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800716a:	f003 030c 	and.w	r3, r3, #12
 800716e:	2b0c      	cmp	r3, #12
 8007170:	d82c      	bhi.n	80071cc <UART_SetConfig+0x174>
 8007172:	a201      	add	r2, pc, #4	; (adr r2, 8007178 <UART_SetConfig+0x120>)
 8007174:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007178:	080071ad 	.word	0x080071ad
 800717c:	080071cd 	.word	0x080071cd
 8007180:	080071cd 	.word	0x080071cd
 8007184:	080071cd 	.word	0x080071cd
 8007188:	080071bd 	.word	0x080071bd
 800718c:	080071cd 	.word	0x080071cd
 8007190:	080071cd 	.word	0x080071cd
 8007194:	080071cd 	.word	0x080071cd
 8007198:	080071b5 	.word	0x080071b5
 800719c:	080071cd 	.word	0x080071cd
 80071a0:	080071cd 	.word	0x080071cd
 80071a4:	080071cd 	.word	0x080071cd
 80071a8:	080071c5 	.word	0x080071c5
 80071ac:	2300      	movs	r3, #0
 80071ae:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071b2:	e0d8      	b.n	8007366 <UART_SetConfig+0x30e>
 80071b4:	2302      	movs	r3, #2
 80071b6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071ba:	e0d4      	b.n	8007366 <UART_SetConfig+0x30e>
 80071bc:	2304      	movs	r3, #4
 80071be:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071c2:	e0d0      	b.n	8007366 <UART_SetConfig+0x30e>
 80071c4:	2308      	movs	r3, #8
 80071c6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071ca:	e0cc      	b.n	8007366 <UART_SetConfig+0x30e>
 80071cc:	2310      	movs	r3, #16
 80071ce:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80071d2:	bf00      	nop
 80071d4:	e0c7      	b.n	8007366 <UART_SetConfig+0x30e>
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	4a5e      	ldr	r2, [pc, #376]	; (8007354 <UART_SetConfig+0x2fc>)
 80071dc:	4293      	cmp	r3, r2
 80071de:	d125      	bne.n	800722c <UART_SetConfig+0x1d4>
 80071e0:	4b5a      	ldr	r3, [pc, #360]	; (800734c <UART_SetConfig+0x2f4>)
 80071e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071e6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80071ea:	2b10      	cmp	r3, #16
 80071ec:	d011      	beq.n	8007212 <UART_SetConfig+0x1ba>
 80071ee:	2b10      	cmp	r3, #16
 80071f0:	d802      	bhi.n	80071f8 <UART_SetConfig+0x1a0>
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d005      	beq.n	8007202 <UART_SetConfig+0x1aa>
 80071f6:	e014      	b.n	8007222 <UART_SetConfig+0x1ca>
 80071f8:	2b20      	cmp	r3, #32
 80071fa:	d006      	beq.n	800720a <UART_SetConfig+0x1b2>
 80071fc:	2b30      	cmp	r3, #48	; 0x30
 80071fe:	d00c      	beq.n	800721a <UART_SetConfig+0x1c2>
 8007200:	e00f      	b.n	8007222 <UART_SetConfig+0x1ca>
 8007202:	2300      	movs	r3, #0
 8007204:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007208:	e0ad      	b.n	8007366 <UART_SetConfig+0x30e>
 800720a:	2302      	movs	r3, #2
 800720c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007210:	e0a9      	b.n	8007366 <UART_SetConfig+0x30e>
 8007212:	2304      	movs	r3, #4
 8007214:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007218:	e0a5      	b.n	8007366 <UART_SetConfig+0x30e>
 800721a:	2308      	movs	r3, #8
 800721c:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007220:	e0a1      	b.n	8007366 <UART_SetConfig+0x30e>
 8007222:	2310      	movs	r3, #16
 8007224:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007228:	bf00      	nop
 800722a:	e09c      	b.n	8007366 <UART_SetConfig+0x30e>
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	681b      	ldr	r3, [r3, #0]
 8007230:	4a49      	ldr	r2, [pc, #292]	; (8007358 <UART_SetConfig+0x300>)
 8007232:	4293      	cmp	r3, r2
 8007234:	d125      	bne.n	8007282 <UART_SetConfig+0x22a>
 8007236:	4b45      	ldr	r3, [pc, #276]	; (800734c <UART_SetConfig+0x2f4>)
 8007238:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800723c:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8007240:	2b40      	cmp	r3, #64	; 0x40
 8007242:	d011      	beq.n	8007268 <UART_SetConfig+0x210>
 8007244:	2b40      	cmp	r3, #64	; 0x40
 8007246:	d802      	bhi.n	800724e <UART_SetConfig+0x1f6>
 8007248:	2b00      	cmp	r3, #0
 800724a:	d005      	beq.n	8007258 <UART_SetConfig+0x200>
 800724c:	e014      	b.n	8007278 <UART_SetConfig+0x220>
 800724e:	2b80      	cmp	r3, #128	; 0x80
 8007250:	d006      	beq.n	8007260 <UART_SetConfig+0x208>
 8007252:	2bc0      	cmp	r3, #192	; 0xc0
 8007254:	d00c      	beq.n	8007270 <UART_SetConfig+0x218>
 8007256:	e00f      	b.n	8007278 <UART_SetConfig+0x220>
 8007258:	2300      	movs	r3, #0
 800725a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800725e:	e082      	b.n	8007366 <UART_SetConfig+0x30e>
 8007260:	2302      	movs	r3, #2
 8007262:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007266:	e07e      	b.n	8007366 <UART_SetConfig+0x30e>
 8007268:	2304      	movs	r3, #4
 800726a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800726e:	e07a      	b.n	8007366 <UART_SetConfig+0x30e>
 8007270:	2308      	movs	r3, #8
 8007272:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007276:	e076      	b.n	8007366 <UART_SetConfig+0x30e>
 8007278:	2310      	movs	r3, #16
 800727a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800727e:	bf00      	nop
 8007280:	e071      	b.n	8007366 <UART_SetConfig+0x30e>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a35      	ldr	r2, [pc, #212]	; (800735c <UART_SetConfig+0x304>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d129      	bne.n	80072e0 <UART_SetConfig+0x288>
 800728c:	4b2f      	ldr	r3, [pc, #188]	; (800734c <UART_SetConfig+0x2f4>)
 800728e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007292:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007296:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800729a:	d014      	beq.n	80072c6 <UART_SetConfig+0x26e>
 800729c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072a0:	d802      	bhi.n	80072a8 <UART_SetConfig+0x250>
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d007      	beq.n	80072b6 <UART_SetConfig+0x25e>
 80072a6:	e016      	b.n	80072d6 <UART_SetConfig+0x27e>
 80072a8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80072ac:	d007      	beq.n	80072be <UART_SetConfig+0x266>
 80072ae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80072b2:	d00c      	beq.n	80072ce <UART_SetConfig+0x276>
 80072b4:	e00f      	b.n	80072d6 <UART_SetConfig+0x27e>
 80072b6:	2300      	movs	r3, #0
 80072b8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072bc:	e053      	b.n	8007366 <UART_SetConfig+0x30e>
 80072be:	2302      	movs	r3, #2
 80072c0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072c4:	e04f      	b.n	8007366 <UART_SetConfig+0x30e>
 80072c6:	2304      	movs	r3, #4
 80072c8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072cc:	e04b      	b.n	8007366 <UART_SetConfig+0x30e>
 80072ce:	2308      	movs	r3, #8
 80072d0:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072d4:	e047      	b.n	8007366 <UART_SetConfig+0x30e>
 80072d6:	2310      	movs	r3, #16
 80072d8:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 80072dc:	bf00      	nop
 80072de:	e042      	b.n	8007366 <UART_SetConfig+0x30e>
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	4a17      	ldr	r2, [pc, #92]	; (8007344 <UART_SetConfig+0x2ec>)
 80072e6:	4293      	cmp	r3, r2
 80072e8:	d13a      	bne.n	8007360 <UART_SetConfig+0x308>
 80072ea:	4b18      	ldr	r3, [pc, #96]	; (800734c <UART_SetConfig+0x2f4>)
 80072ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072f0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80072f4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072f8:	d014      	beq.n	8007324 <UART_SetConfig+0x2cc>
 80072fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80072fe:	d802      	bhi.n	8007306 <UART_SetConfig+0x2ae>
 8007300:	2b00      	cmp	r3, #0
 8007302:	d007      	beq.n	8007314 <UART_SetConfig+0x2bc>
 8007304:	e016      	b.n	8007334 <UART_SetConfig+0x2dc>
 8007306:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800730a:	d007      	beq.n	800731c <UART_SetConfig+0x2c4>
 800730c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8007310:	d00c      	beq.n	800732c <UART_SetConfig+0x2d4>
 8007312:	e00f      	b.n	8007334 <UART_SetConfig+0x2dc>
 8007314:	2300      	movs	r3, #0
 8007316:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800731a:	e024      	b.n	8007366 <UART_SetConfig+0x30e>
 800731c:	2302      	movs	r3, #2
 800731e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007322:	e020      	b.n	8007366 <UART_SetConfig+0x30e>
 8007324:	2304      	movs	r3, #4
 8007326:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800732a:	e01c      	b.n	8007366 <UART_SetConfig+0x30e>
 800732c:	2308      	movs	r3, #8
 800732e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 8007332:	e018      	b.n	8007366 <UART_SetConfig+0x30e>
 8007334:	2310      	movs	r3, #16
 8007336:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
 800733a:	bf00      	nop
 800733c:	e013      	b.n	8007366 <UART_SetConfig+0x30e>
 800733e:	bf00      	nop
 8007340:	cfff69f3 	.word	0xcfff69f3
 8007344:	40008000 	.word	0x40008000
 8007348:	40013800 	.word	0x40013800
 800734c:	40021000 	.word	0x40021000
 8007350:	40004400 	.word	0x40004400
 8007354:	40004800 	.word	0x40004800
 8007358:	40004c00 	.word	0x40004c00
 800735c:	40005000 	.word	0x40005000
 8007360:	2310      	movs	r3, #16
 8007362:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	4a86      	ldr	r2, [pc, #536]	; (8007584 <UART_SetConfig+0x52c>)
 800736c:	4293      	cmp	r3, r2
 800736e:	f040 8422 	bne.w	8007bb6 <UART_SetConfig+0xb5e>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007372:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007376:	2b08      	cmp	r3, #8
 8007378:	f200 8173 	bhi.w	8007662 <UART_SetConfig+0x60a>
 800737c:	a201      	add	r2, pc, #4	; (adr r2, 8007384 <UART_SetConfig+0x32c>)
 800737e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007382:	bf00      	nop
 8007384:	080073a9 	.word	0x080073a9
 8007388:	08007663 	.word	0x08007663
 800738c:	0800744b 	.word	0x0800744b
 8007390:	08007663 	.word	0x08007663
 8007394:	080074e3 	.word	0x080074e3
 8007398:	08007663 	.word	0x08007663
 800739c:	08007663 	.word	0x08007663
 80073a0:	08007663 	.word	0x08007663
 80073a4:	080075b5 	.word	0x080075b5
    {
      case UART_CLOCKSOURCE_PCLK1:
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80073a8:	f7fe fb5e 	bl	8005a68 <HAL_RCC_GetPCLK1Freq>
 80073ac:	4602      	mov	r2, r0
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073b2:	2b00      	cmp	r3, #0
 80073b4:	d044      	beq.n	8007440 <UART_SetConfig+0x3e8>
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ba:	2b01      	cmp	r3, #1
 80073bc:	d03e      	beq.n	800743c <UART_SetConfig+0x3e4>
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073c2:	2b02      	cmp	r3, #2
 80073c4:	d038      	beq.n	8007438 <UART_SetConfig+0x3e0>
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ca:	2b03      	cmp	r3, #3
 80073cc:	d032      	beq.n	8007434 <UART_SetConfig+0x3dc>
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073d2:	2b04      	cmp	r3, #4
 80073d4:	d02c      	beq.n	8007430 <UART_SetConfig+0x3d8>
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073da:	2b05      	cmp	r3, #5
 80073dc:	d026      	beq.n	800742c <UART_SetConfig+0x3d4>
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073e2:	2b06      	cmp	r3, #6
 80073e4:	d020      	beq.n	8007428 <UART_SetConfig+0x3d0>
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073ea:	2b07      	cmp	r3, #7
 80073ec:	d01a      	beq.n	8007424 <UART_SetConfig+0x3cc>
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073f2:	2b08      	cmp	r3, #8
 80073f4:	d014      	beq.n	8007420 <UART_SetConfig+0x3c8>
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80073fa:	2b09      	cmp	r3, #9
 80073fc:	d00e      	beq.n	800741c <UART_SetConfig+0x3c4>
 80073fe:	687b      	ldr	r3, [r7, #4]
 8007400:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007402:	2b0a      	cmp	r3, #10
 8007404:	d008      	beq.n	8007418 <UART_SetConfig+0x3c0>
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800740a:	2b0b      	cmp	r3, #11
 800740c:	d102      	bne.n	8007414 <UART_SetConfig+0x3bc>
 800740e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007412:	e016      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007414:	2301      	movs	r3, #1
 8007416:	e014      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007418:	2380      	movs	r3, #128	; 0x80
 800741a:	e012      	b.n	8007442 <UART_SetConfig+0x3ea>
 800741c:	2340      	movs	r3, #64	; 0x40
 800741e:	e010      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007420:	2320      	movs	r3, #32
 8007422:	e00e      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007424:	2310      	movs	r3, #16
 8007426:	e00c      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007428:	230c      	movs	r3, #12
 800742a:	e00a      	b.n	8007442 <UART_SetConfig+0x3ea>
 800742c:	230a      	movs	r3, #10
 800742e:	e008      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007430:	2308      	movs	r3, #8
 8007432:	e006      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007434:	2306      	movs	r3, #6
 8007436:	e004      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007438:	2304      	movs	r3, #4
 800743a:	e002      	b.n	8007442 <UART_SetConfig+0x3ea>
 800743c:	2302      	movs	r3, #2
 800743e:	e000      	b.n	8007442 <UART_SetConfig+0x3ea>
 8007440:	2301      	movs	r3, #1
 8007442:	fbb2 f3f3 	udiv	r3, r2, r3
 8007446:	617b      	str	r3, [r7, #20]
        break;
 8007448:	e10e      	b.n	8007668 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_HSI:
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800744e:	2b00      	cmp	r3, #0
 8007450:	d044      	beq.n	80074dc <UART_SetConfig+0x484>
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007456:	2b01      	cmp	r3, #1
 8007458:	d03e      	beq.n	80074d8 <UART_SetConfig+0x480>
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800745e:	2b02      	cmp	r3, #2
 8007460:	d038      	beq.n	80074d4 <UART_SetConfig+0x47c>
 8007462:	687b      	ldr	r3, [r7, #4]
 8007464:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007466:	2b03      	cmp	r3, #3
 8007468:	d032      	beq.n	80074d0 <UART_SetConfig+0x478>
 800746a:	687b      	ldr	r3, [r7, #4]
 800746c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800746e:	2b04      	cmp	r3, #4
 8007470:	d02c      	beq.n	80074cc <UART_SetConfig+0x474>
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007476:	2b05      	cmp	r3, #5
 8007478:	d026      	beq.n	80074c8 <UART_SetConfig+0x470>
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800747e:	2b06      	cmp	r3, #6
 8007480:	d020      	beq.n	80074c4 <UART_SetConfig+0x46c>
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007486:	2b07      	cmp	r3, #7
 8007488:	d01a      	beq.n	80074c0 <UART_SetConfig+0x468>
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800748e:	2b08      	cmp	r3, #8
 8007490:	d014      	beq.n	80074bc <UART_SetConfig+0x464>
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007496:	2b09      	cmp	r3, #9
 8007498:	d00e      	beq.n	80074b8 <UART_SetConfig+0x460>
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800749e:	2b0a      	cmp	r3, #10
 80074a0:	d008      	beq.n	80074b4 <UART_SetConfig+0x45c>
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074a6:	2b0b      	cmp	r3, #11
 80074a8:	d102      	bne.n	80074b0 <UART_SetConfig+0x458>
 80074aa:	f24f 4324 	movw	r3, #62500	; 0xf424
 80074ae:	e016      	b.n	80074de <UART_SetConfig+0x486>
 80074b0:	4b35      	ldr	r3, [pc, #212]	; (8007588 <UART_SetConfig+0x530>)
 80074b2:	e014      	b.n	80074de <UART_SetConfig+0x486>
 80074b4:	4b35      	ldr	r3, [pc, #212]	; (800758c <UART_SetConfig+0x534>)
 80074b6:	e012      	b.n	80074de <UART_SetConfig+0x486>
 80074b8:	4b35      	ldr	r3, [pc, #212]	; (8007590 <UART_SetConfig+0x538>)
 80074ba:	e010      	b.n	80074de <UART_SetConfig+0x486>
 80074bc:	4b35      	ldr	r3, [pc, #212]	; (8007594 <UART_SetConfig+0x53c>)
 80074be:	e00e      	b.n	80074de <UART_SetConfig+0x486>
 80074c0:	4b35      	ldr	r3, [pc, #212]	; (8007598 <UART_SetConfig+0x540>)
 80074c2:	e00c      	b.n	80074de <UART_SetConfig+0x486>
 80074c4:	4b35      	ldr	r3, [pc, #212]	; (800759c <UART_SetConfig+0x544>)
 80074c6:	e00a      	b.n	80074de <UART_SetConfig+0x486>
 80074c8:	4b35      	ldr	r3, [pc, #212]	; (80075a0 <UART_SetConfig+0x548>)
 80074ca:	e008      	b.n	80074de <UART_SetConfig+0x486>
 80074cc:	4b35      	ldr	r3, [pc, #212]	; (80075a4 <UART_SetConfig+0x54c>)
 80074ce:	e006      	b.n	80074de <UART_SetConfig+0x486>
 80074d0:	4b35      	ldr	r3, [pc, #212]	; (80075a8 <UART_SetConfig+0x550>)
 80074d2:	e004      	b.n	80074de <UART_SetConfig+0x486>
 80074d4:	4b35      	ldr	r3, [pc, #212]	; (80075ac <UART_SetConfig+0x554>)
 80074d6:	e002      	b.n	80074de <UART_SetConfig+0x486>
 80074d8:	4b35      	ldr	r3, [pc, #212]	; (80075b0 <UART_SetConfig+0x558>)
 80074da:	e000      	b.n	80074de <UART_SetConfig+0x486>
 80074dc:	4b2a      	ldr	r3, [pc, #168]	; (8007588 <UART_SetConfig+0x530>)
 80074de:	617b      	str	r3, [r7, #20]
        break;
 80074e0:	e0c2      	b.n	8007668 <UART_SetConfig+0x610>
      case UART_CLOCKSOURCE_SYSCLK:
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80074e2:	f7fe fa53 	bl	800598c <HAL_RCC_GetSysClockFreq>
 80074e6:	4602      	mov	r2, r0
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074ec:	2b00      	cmp	r3, #0
 80074ee:	d044      	beq.n	800757a <UART_SetConfig+0x522>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074f4:	2b01      	cmp	r3, #1
 80074f6:	d03e      	beq.n	8007576 <UART_SetConfig+0x51e>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80074fc:	2b02      	cmp	r3, #2
 80074fe:	d038      	beq.n	8007572 <UART_SetConfig+0x51a>
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007504:	2b03      	cmp	r3, #3
 8007506:	d032      	beq.n	800756e <UART_SetConfig+0x516>
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800750c:	2b04      	cmp	r3, #4
 800750e:	d02c      	beq.n	800756a <UART_SetConfig+0x512>
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007514:	2b05      	cmp	r3, #5
 8007516:	d026      	beq.n	8007566 <UART_SetConfig+0x50e>
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800751c:	2b06      	cmp	r3, #6
 800751e:	d020      	beq.n	8007562 <UART_SetConfig+0x50a>
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007524:	2b07      	cmp	r3, #7
 8007526:	d01a      	beq.n	800755e <UART_SetConfig+0x506>
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800752c:	2b08      	cmp	r3, #8
 800752e:	d014      	beq.n	800755a <UART_SetConfig+0x502>
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007534:	2b09      	cmp	r3, #9
 8007536:	d00e      	beq.n	8007556 <UART_SetConfig+0x4fe>
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800753c:	2b0a      	cmp	r3, #10
 800753e:	d008      	beq.n	8007552 <UART_SetConfig+0x4fa>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007544:	2b0b      	cmp	r3, #11
 8007546:	d102      	bne.n	800754e <UART_SetConfig+0x4f6>
 8007548:	f44f 7380 	mov.w	r3, #256	; 0x100
 800754c:	e016      	b.n	800757c <UART_SetConfig+0x524>
 800754e:	2301      	movs	r3, #1
 8007550:	e014      	b.n	800757c <UART_SetConfig+0x524>
 8007552:	2380      	movs	r3, #128	; 0x80
 8007554:	e012      	b.n	800757c <UART_SetConfig+0x524>
 8007556:	2340      	movs	r3, #64	; 0x40
 8007558:	e010      	b.n	800757c <UART_SetConfig+0x524>
 800755a:	2320      	movs	r3, #32
 800755c:	e00e      	b.n	800757c <UART_SetConfig+0x524>
 800755e:	2310      	movs	r3, #16
 8007560:	e00c      	b.n	800757c <UART_SetConfig+0x524>
 8007562:	230c      	movs	r3, #12
 8007564:	e00a      	b.n	800757c <UART_SetConfig+0x524>
 8007566:	230a      	movs	r3, #10
 8007568:	e008      	b.n	800757c <UART_SetConfig+0x524>
 800756a:	2308      	movs	r3, #8
 800756c:	e006      	b.n	800757c <UART_SetConfig+0x524>
 800756e:	2306      	movs	r3, #6
 8007570:	e004      	b.n	800757c <UART_SetConfig+0x524>
 8007572:	2304      	movs	r3, #4
 8007574:	e002      	b.n	800757c <UART_SetConfig+0x524>
 8007576:	2302      	movs	r3, #2
 8007578:	e000      	b.n	800757c <UART_SetConfig+0x524>
 800757a:	2301      	movs	r3, #1
 800757c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007580:	617b      	str	r3, [r7, #20]
        break;
 8007582:	e071      	b.n	8007668 <UART_SetConfig+0x610>
 8007584:	40008000 	.word	0x40008000
 8007588:	00f42400 	.word	0x00f42400
 800758c:	0001e848 	.word	0x0001e848
 8007590:	0003d090 	.word	0x0003d090
 8007594:	0007a120 	.word	0x0007a120
 8007598:	000f4240 	.word	0x000f4240
 800759c:	00145855 	.word	0x00145855
 80075a0:	00186a00 	.word	0x00186a00
 80075a4:	001e8480 	.word	0x001e8480
 80075a8:	0028b0aa 	.word	0x0028b0aa
 80075ac:	003d0900 	.word	0x003d0900
 80075b0:	007a1200 	.word	0x007a1200
      case UART_CLOCKSOURCE_LSE:
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d04e      	beq.n	800765a <UART_SetConfig+0x602>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d047      	beq.n	8007654 <UART_SetConfig+0x5fc>
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075c8:	2b02      	cmp	r3, #2
 80075ca:	d040      	beq.n	800764e <UART_SetConfig+0x5f6>
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d0:	2b03      	cmp	r3, #3
 80075d2:	d039      	beq.n	8007648 <UART_SetConfig+0x5f0>
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075d8:	2b04      	cmp	r3, #4
 80075da:	d032      	beq.n	8007642 <UART_SetConfig+0x5ea>
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e0:	2b05      	cmp	r3, #5
 80075e2:	d02b      	beq.n	800763c <UART_SetConfig+0x5e4>
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075e8:	2b06      	cmp	r3, #6
 80075ea:	d024      	beq.n	8007636 <UART_SetConfig+0x5de>
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f0:	2b07      	cmp	r3, #7
 80075f2:	d01d      	beq.n	8007630 <UART_SetConfig+0x5d8>
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80075f8:	2b08      	cmp	r3, #8
 80075fa:	d016      	beq.n	800762a <UART_SetConfig+0x5d2>
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007600:	2b09      	cmp	r3, #9
 8007602:	d00f      	beq.n	8007624 <UART_SetConfig+0x5cc>
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007608:	2b0a      	cmp	r3, #10
 800760a:	d008      	beq.n	800761e <UART_SetConfig+0x5c6>
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007610:	2b0b      	cmp	r3, #11
 8007612:	d101      	bne.n	8007618 <UART_SetConfig+0x5c0>
 8007614:	2380      	movs	r3, #128	; 0x80
 8007616:	e022      	b.n	800765e <UART_SetConfig+0x606>
 8007618:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800761c:	e01f      	b.n	800765e <UART_SetConfig+0x606>
 800761e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007622:	e01c      	b.n	800765e <UART_SetConfig+0x606>
 8007624:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007628:	e019      	b.n	800765e <UART_SetConfig+0x606>
 800762a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800762e:	e016      	b.n	800765e <UART_SetConfig+0x606>
 8007630:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007634:	e013      	b.n	800765e <UART_SetConfig+0x606>
 8007636:	f640 23aa 	movw	r3, #2730	; 0xaaa
 800763a:	e010      	b.n	800765e <UART_SetConfig+0x606>
 800763c:	f640 43cc 	movw	r3, #3276	; 0xccc
 8007640:	e00d      	b.n	800765e <UART_SetConfig+0x606>
 8007642:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007646:	e00a      	b.n	800765e <UART_SetConfig+0x606>
 8007648:	f241 5355 	movw	r3, #5461	; 0x1555
 800764c:	e007      	b.n	800765e <UART_SetConfig+0x606>
 800764e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007652:	e004      	b.n	800765e <UART_SetConfig+0x606>
 8007654:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007658:	e001      	b.n	800765e <UART_SetConfig+0x606>
 800765a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800765e:	617b      	str	r3, [r7, #20]
        break;
 8007660:	e002      	b.n	8007668 <UART_SetConfig+0x610>
      default:
        ret = HAL_ERROR;
 8007662:	2301      	movs	r3, #1
 8007664:	76fb      	strb	r3, [r7, #27]
        break;
 8007666:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 8007668:	697b      	ldr	r3, [r7, #20]
 800766a:	2b00      	cmp	r3, #0
 800766c:	f000 86b7 	beq.w	80083de <UART_SetConfig+0x1386>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	685a      	ldr	r2, [r3, #4]
 8007674:	4613      	mov	r3, r2
 8007676:	005b      	lsls	r3, r3, #1
 8007678:	4413      	add	r3, r2
 800767a:	697a      	ldr	r2, [r7, #20]
 800767c:	429a      	cmp	r2, r3
 800767e:	d305      	bcc.n	800768c <UART_SetConfig+0x634>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007686:	697a      	ldr	r2, [r7, #20]
 8007688:	429a      	cmp	r2, r3
 800768a:	d903      	bls.n	8007694 <UART_SetConfig+0x63c>
      {
        ret = HAL_ERROR;
 800768c:	2301      	movs	r3, #1
 800768e:	76fb      	strb	r3, [r7, #27]
 8007690:	f000 bea5 	b.w	80083de <UART_SetConfig+0x1386>
      }
      else
      {
        switch (clocksource)
 8007694:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007698:	2b08      	cmp	r3, #8
 800769a:	f200 8277 	bhi.w	8007b8c <UART_SetConfig+0xb34>
 800769e:	a201      	add	r2, pc, #4	; (adr r2, 80076a4 <UART_SetConfig+0x64c>)
 80076a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076a4:	080076c9 	.word	0x080076c9
 80076a8:	08007b8d 	.word	0x08007b8d
 80076ac:	08007807 	.word	0x08007807
 80076b0:	08007b8d 	.word	0x08007b8d
 80076b4:	080078fd 	.word	0x080078fd
 80076b8:	08007b8d 	.word	0x08007b8d
 80076bc:	08007b8d 	.word	0x08007b8d
 80076c0:	08007b8d 	.word	0x08007b8d
 80076c4:	08007a3b 	.word	0x08007a3b
        {
          case UART_CLOCKSOURCE_PCLK1:
            pclk = HAL_RCC_GetPCLK1Freq();
 80076c8:	f7fe f9ce 	bl	8005a68 <HAL_RCC_GetPCLK1Freq>
 80076cc:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80076ce:	693b      	ldr	r3, [r7, #16]
 80076d0:	4618      	mov	r0, r3
 80076d2:	f04f 0100 	mov.w	r1, #0
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d067      	beq.n	80077ae <UART_SetConfig+0x756>
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076e2:	2b01      	cmp	r3, #1
 80076e4:	d05e      	beq.n	80077a4 <UART_SetConfig+0x74c>
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076ea:	2b02      	cmp	r3, #2
 80076ec:	d055      	beq.n	800779a <UART_SetConfig+0x742>
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076f2:	2b03      	cmp	r3, #3
 80076f4:	d04c      	beq.n	8007790 <UART_SetConfig+0x738>
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80076fa:	2b04      	cmp	r3, #4
 80076fc:	d043      	beq.n	8007786 <UART_SetConfig+0x72e>
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007702:	2b05      	cmp	r3, #5
 8007704:	d03a      	beq.n	800777c <UART_SetConfig+0x724>
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800770a:	2b06      	cmp	r3, #6
 800770c:	d031      	beq.n	8007772 <UART_SetConfig+0x71a>
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007712:	2b07      	cmp	r3, #7
 8007714:	d028      	beq.n	8007768 <UART_SetConfig+0x710>
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800771a:	2b08      	cmp	r3, #8
 800771c:	d01f      	beq.n	800775e <UART_SetConfig+0x706>
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007722:	2b09      	cmp	r3, #9
 8007724:	d016      	beq.n	8007754 <UART_SetConfig+0x6fc>
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800772a:	2b0a      	cmp	r3, #10
 800772c:	d00d      	beq.n	800774a <UART_SetConfig+0x6f2>
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007732:	2b0b      	cmp	r3, #11
 8007734:	d104      	bne.n	8007740 <UART_SetConfig+0x6e8>
 8007736:	f44f 7380 	mov.w	r3, #256	; 0x100
 800773a:	f04f 0400 	mov.w	r4, #0
 800773e:	e03a      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007740:	f04f 0301 	mov.w	r3, #1
 8007744:	f04f 0400 	mov.w	r4, #0
 8007748:	e035      	b.n	80077b6 <UART_SetConfig+0x75e>
 800774a:	f04f 0380 	mov.w	r3, #128	; 0x80
 800774e:	f04f 0400 	mov.w	r4, #0
 8007752:	e030      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007754:	f04f 0340 	mov.w	r3, #64	; 0x40
 8007758:	f04f 0400 	mov.w	r4, #0
 800775c:	e02b      	b.n	80077b6 <UART_SetConfig+0x75e>
 800775e:	f04f 0320 	mov.w	r3, #32
 8007762:	f04f 0400 	mov.w	r4, #0
 8007766:	e026      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007768:	f04f 0310 	mov.w	r3, #16
 800776c:	f04f 0400 	mov.w	r4, #0
 8007770:	e021      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007772:	f04f 030c 	mov.w	r3, #12
 8007776:	f04f 0400 	mov.w	r4, #0
 800777a:	e01c      	b.n	80077b6 <UART_SetConfig+0x75e>
 800777c:	f04f 030a 	mov.w	r3, #10
 8007780:	f04f 0400 	mov.w	r4, #0
 8007784:	e017      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007786:	f04f 0308 	mov.w	r3, #8
 800778a:	f04f 0400 	mov.w	r4, #0
 800778e:	e012      	b.n	80077b6 <UART_SetConfig+0x75e>
 8007790:	f04f 0306 	mov.w	r3, #6
 8007794:	f04f 0400 	mov.w	r4, #0
 8007798:	e00d      	b.n	80077b6 <UART_SetConfig+0x75e>
 800779a:	f04f 0304 	mov.w	r3, #4
 800779e:	f04f 0400 	mov.w	r4, #0
 80077a2:	e008      	b.n	80077b6 <UART_SetConfig+0x75e>
 80077a4:	f04f 0302 	mov.w	r3, #2
 80077a8:	f04f 0400 	mov.w	r4, #0
 80077ac:	e003      	b.n	80077b6 <UART_SetConfig+0x75e>
 80077ae:	f04f 0301 	mov.w	r3, #1
 80077b2:	f04f 0400 	mov.w	r4, #0
 80077b6:	461a      	mov	r2, r3
 80077b8:	4623      	mov	r3, r4
 80077ba:	f7f8 fd2d 	bl	8000218 <__aeabi_uldivmod>
 80077be:	4603      	mov	r3, r0
 80077c0:	460c      	mov	r4, r1
 80077c2:	4619      	mov	r1, r3
 80077c4:	4622      	mov	r2, r4
 80077c6:	f04f 0300 	mov.w	r3, #0
 80077ca:	f04f 0400 	mov.w	r4, #0
 80077ce:	0214      	lsls	r4, r2, #8
 80077d0:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80077d4:	020b      	lsls	r3, r1, #8
 80077d6:	687a      	ldr	r2, [r7, #4]
 80077d8:	6852      	ldr	r2, [r2, #4]
 80077da:	0852      	lsrs	r2, r2, #1
 80077dc:	4611      	mov	r1, r2
 80077de:	f04f 0200 	mov.w	r2, #0
 80077e2:	eb13 0b01 	adds.w	fp, r3, r1
 80077e6:	eb44 0c02 	adc.w	ip, r4, r2
 80077ea:	4658      	mov	r0, fp
 80077ec:	4661      	mov	r1, ip
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	685b      	ldr	r3, [r3, #4]
 80077f2:	f04f 0400 	mov.w	r4, #0
 80077f6:	461a      	mov	r2, r3
 80077f8:	4623      	mov	r3, r4
 80077fa:	f7f8 fd0d 	bl	8000218 <__aeabi_uldivmod>
 80077fe:	4603      	mov	r3, r0
 8007800:	460c      	mov	r4, r1
 8007802:	61fb      	str	r3, [r7, #28]
            break;
 8007804:	e1c5      	b.n	8007b92 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_HSI:
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800780a:	2b00      	cmp	r3, #0
 800780c:	d05b      	beq.n	80078c6 <UART_SetConfig+0x86e>
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007812:	2b01      	cmp	r3, #1
 8007814:	d053      	beq.n	80078be <UART_SetConfig+0x866>
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800781a:	2b02      	cmp	r3, #2
 800781c:	d04b      	beq.n	80078b6 <UART_SetConfig+0x85e>
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007822:	2b03      	cmp	r3, #3
 8007824:	d043      	beq.n	80078ae <UART_SetConfig+0x856>
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782a:	2b04      	cmp	r3, #4
 800782c:	d03b      	beq.n	80078a6 <UART_SetConfig+0x84e>
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007832:	2b05      	cmp	r3, #5
 8007834:	d033      	beq.n	800789e <UART_SetConfig+0x846>
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800783a:	2b06      	cmp	r3, #6
 800783c:	d02b      	beq.n	8007896 <UART_SetConfig+0x83e>
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007842:	2b07      	cmp	r3, #7
 8007844:	d023      	beq.n	800788e <UART_SetConfig+0x836>
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800784a:	2b08      	cmp	r3, #8
 800784c:	d01b      	beq.n	8007886 <UART_SetConfig+0x82e>
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007852:	2b09      	cmp	r3, #9
 8007854:	d013      	beq.n	800787e <UART_SetConfig+0x826>
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800785a:	2b0a      	cmp	r3, #10
 800785c:	d00b      	beq.n	8007876 <UART_SetConfig+0x81e>
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007862:	2b0b      	cmp	r3, #11
 8007864:	d103      	bne.n	800786e <UART_SetConfig+0x816>
 8007866:	4bae      	ldr	r3, [pc, #696]	; (8007b20 <UART_SetConfig+0xac8>)
 8007868:	f04f 0400 	mov.w	r4, #0
 800786c:	e02e      	b.n	80078cc <UART_SetConfig+0x874>
 800786e:	4bad      	ldr	r3, [pc, #692]	; (8007b24 <UART_SetConfig+0xacc>)
 8007870:	f04f 0400 	mov.w	r4, #0
 8007874:	e02a      	b.n	80078cc <UART_SetConfig+0x874>
 8007876:	4bac      	ldr	r3, [pc, #688]	; (8007b28 <UART_SetConfig+0xad0>)
 8007878:	f04f 0400 	mov.w	r4, #0
 800787c:	e026      	b.n	80078cc <UART_SetConfig+0x874>
 800787e:	4bab      	ldr	r3, [pc, #684]	; (8007b2c <UART_SetConfig+0xad4>)
 8007880:	f04f 0400 	mov.w	r4, #0
 8007884:	e022      	b.n	80078cc <UART_SetConfig+0x874>
 8007886:	4baa      	ldr	r3, [pc, #680]	; (8007b30 <UART_SetConfig+0xad8>)
 8007888:	f04f 0400 	mov.w	r4, #0
 800788c:	e01e      	b.n	80078cc <UART_SetConfig+0x874>
 800788e:	4ba9      	ldr	r3, [pc, #676]	; (8007b34 <UART_SetConfig+0xadc>)
 8007890:	f04f 0400 	mov.w	r4, #0
 8007894:	e01a      	b.n	80078cc <UART_SetConfig+0x874>
 8007896:	a49e      	add	r4, pc, #632	; (adr r4, 8007b10 <UART_SetConfig+0xab8>)
 8007898:	e9d4 3400 	ldrd	r3, r4, [r4]
 800789c:	e016      	b.n	80078cc <UART_SetConfig+0x874>
 800789e:	4ba6      	ldr	r3, [pc, #664]	; (8007b38 <UART_SetConfig+0xae0>)
 80078a0:	f04f 0400 	mov.w	r4, #0
 80078a4:	e012      	b.n	80078cc <UART_SetConfig+0x874>
 80078a6:	4ba5      	ldr	r3, [pc, #660]	; (8007b3c <UART_SetConfig+0xae4>)
 80078a8:	f04f 0400 	mov.w	r4, #0
 80078ac:	e00e      	b.n	80078cc <UART_SetConfig+0x874>
 80078ae:	a49a      	add	r4, pc, #616	; (adr r4, 8007b18 <UART_SetConfig+0xac0>)
 80078b0:	e9d4 3400 	ldrd	r3, r4, [r4]
 80078b4:	e00a      	b.n	80078cc <UART_SetConfig+0x874>
 80078b6:	4ba2      	ldr	r3, [pc, #648]	; (8007b40 <UART_SetConfig+0xae8>)
 80078b8:	f04f 0400 	mov.w	r4, #0
 80078bc:	e006      	b.n	80078cc <UART_SetConfig+0x874>
 80078be:	4ba1      	ldr	r3, [pc, #644]	; (8007b44 <UART_SetConfig+0xaec>)
 80078c0:	f04f 0400 	mov.w	r4, #0
 80078c4:	e002      	b.n	80078cc <UART_SetConfig+0x874>
 80078c6:	4b97      	ldr	r3, [pc, #604]	; (8007b24 <UART_SetConfig+0xacc>)
 80078c8:	f04f 0400 	mov.w	r4, #0
 80078cc:	687a      	ldr	r2, [r7, #4]
 80078ce:	6852      	ldr	r2, [r2, #4]
 80078d0:	0852      	lsrs	r2, r2, #1
 80078d2:	4611      	mov	r1, r2
 80078d4:	f04f 0200 	mov.w	r2, #0
 80078d8:	eb13 0b01 	adds.w	fp, r3, r1
 80078dc:	eb44 0c02 	adc.w	ip, r4, r2
 80078e0:	4658      	mov	r0, fp
 80078e2:	4661      	mov	r1, ip
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	685b      	ldr	r3, [r3, #4]
 80078e8:	f04f 0400 	mov.w	r4, #0
 80078ec:	461a      	mov	r2, r3
 80078ee:	4623      	mov	r3, r4
 80078f0:	f7f8 fc92 	bl	8000218 <__aeabi_uldivmod>
 80078f4:	4603      	mov	r3, r0
 80078f6:	460c      	mov	r4, r1
 80078f8:	61fb      	str	r3, [r7, #28]
            break;
 80078fa:	e14a      	b.n	8007b92 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_SYSCLK:
            pclk = HAL_RCC_GetSysClockFreq();
 80078fc:	f7fe f846 	bl	800598c <HAL_RCC_GetSysClockFreq>
 8007900:	6138      	str	r0, [r7, #16]
            usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007902:	693b      	ldr	r3, [r7, #16]
 8007904:	4618      	mov	r0, r3
 8007906:	f04f 0100 	mov.w	r1, #0
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800790e:	2b00      	cmp	r3, #0
 8007910:	d067      	beq.n	80079e2 <UART_SetConfig+0x98a>
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007916:	2b01      	cmp	r3, #1
 8007918:	d05e      	beq.n	80079d8 <UART_SetConfig+0x980>
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800791e:	2b02      	cmp	r3, #2
 8007920:	d055      	beq.n	80079ce <UART_SetConfig+0x976>
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007926:	2b03      	cmp	r3, #3
 8007928:	d04c      	beq.n	80079c4 <UART_SetConfig+0x96c>
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800792e:	2b04      	cmp	r3, #4
 8007930:	d043      	beq.n	80079ba <UART_SetConfig+0x962>
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007936:	2b05      	cmp	r3, #5
 8007938:	d03a      	beq.n	80079b0 <UART_SetConfig+0x958>
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800793e:	2b06      	cmp	r3, #6
 8007940:	d031      	beq.n	80079a6 <UART_SetConfig+0x94e>
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007946:	2b07      	cmp	r3, #7
 8007948:	d028      	beq.n	800799c <UART_SetConfig+0x944>
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800794e:	2b08      	cmp	r3, #8
 8007950:	d01f      	beq.n	8007992 <UART_SetConfig+0x93a>
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007956:	2b09      	cmp	r3, #9
 8007958:	d016      	beq.n	8007988 <UART_SetConfig+0x930>
 800795a:	687b      	ldr	r3, [r7, #4]
 800795c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800795e:	2b0a      	cmp	r3, #10
 8007960:	d00d      	beq.n	800797e <UART_SetConfig+0x926>
 8007962:	687b      	ldr	r3, [r7, #4]
 8007964:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007966:	2b0b      	cmp	r3, #11
 8007968:	d104      	bne.n	8007974 <UART_SetConfig+0x91c>
 800796a:	f44f 7380 	mov.w	r3, #256	; 0x100
 800796e:	f04f 0400 	mov.w	r4, #0
 8007972:	e03a      	b.n	80079ea <UART_SetConfig+0x992>
 8007974:	f04f 0301 	mov.w	r3, #1
 8007978:	f04f 0400 	mov.w	r4, #0
 800797c:	e035      	b.n	80079ea <UART_SetConfig+0x992>
 800797e:	f04f 0380 	mov.w	r3, #128	; 0x80
 8007982:	f04f 0400 	mov.w	r4, #0
 8007986:	e030      	b.n	80079ea <UART_SetConfig+0x992>
 8007988:	f04f 0340 	mov.w	r3, #64	; 0x40
 800798c:	f04f 0400 	mov.w	r4, #0
 8007990:	e02b      	b.n	80079ea <UART_SetConfig+0x992>
 8007992:	f04f 0320 	mov.w	r3, #32
 8007996:	f04f 0400 	mov.w	r4, #0
 800799a:	e026      	b.n	80079ea <UART_SetConfig+0x992>
 800799c:	f04f 0310 	mov.w	r3, #16
 80079a0:	f04f 0400 	mov.w	r4, #0
 80079a4:	e021      	b.n	80079ea <UART_SetConfig+0x992>
 80079a6:	f04f 030c 	mov.w	r3, #12
 80079aa:	f04f 0400 	mov.w	r4, #0
 80079ae:	e01c      	b.n	80079ea <UART_SetConfig+0x992>
 80079b0:	f04f 030a 	mov.w	r3, #10
 80079b4:	f04f 0400 	mov.w	r4, #0
 80079b8:	e017      	b.n	80079ea <UART_SetConfig+0x992>
 80079ba:	f04f 0308 	mov.w	r3, #8
 80079be:	f04f 0400 	mov.w	r4, #0
 80079c2:	e012      	b.n	80079ea <UART_SetConfig+0x992>
 80079c4:	f04f 0306 	mov.w	r3, #6
 80079c8:	f04f 0400 	mov.w	r4, #0
 80079cc:	e00d      	b.n	80079ea <UART_SetConfig+0x992>
 80079ce:	f04f 0304 	mov.w	r3, #4
 80079d2:	f04f 0400 	mov.w	r4, #0
 80079d6:	e008      	b.n	80079ea <UART_SetConfig+0x992>
 80079d8:	f04f 0302 	mov.w	r3, #2
 80079dc:	f04f 0400 	mov.w	r4, #0
 80079e0:	e003      	b.n	80079ea <UART_SetConfig+0x992>
 80079e2:	f04f 0301 	mov.w	r3, #1
 80079e6:	f04f 0400 	mov.w	r4, #0
 80079ea:	461a      	mov	r2, r3
 80079ec:	4623      	mov	r3, r4
 80079ee:	f7f8 fc13 	bl	8000218 <__aeabi_uldivmod>
 80079f2:	4603      	mov	r3, r0
 80079f4:	460c      	mov	r4, r1
 80079f6:	4619      	mov	r1, r3
 80079f8:	4622      	mov	r2, r4
 80079fa:	f04f 0300 	mov.w	r3, #0
 80079fe:	f04f 0400 	mov.w	r4, #0
 8007a02:	0214      	lsls	r4, r2, #8
 8007a04:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8007a08:	020b      	lsls	r3, r1, #8
 8007a0a:	687a      	ldr	r2, [r7, #4]
 8007a0c:	6852      	ldr	r2, [r2, #4]
 8007a0e:	0852      	lsrs	r2, r2, #1
 8007a10:	4611      	mov	r1, r2
 8007a12:	f04f 0200 	mov.w	r2, #0
 8007a16:	eb13 0b01 	adds.w	fp, r3, r1
 8007a1a:	eb44 0c02 	adc.w	ip, r4, r2
 8007a1e:	4658      	mov	r0, fp
 8007a20:	4661      	mov	r1, ip
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	685b      	ldr	r3, [r3, #4]
 8007a26:	f04f 0400 	mov.w	r4, #0
 8007a2a:	461a      	mov	r2, r3
 8007a2c:	4623      	mov	r3, r4
 8007a2e:	f7f8 fbf3 	bl	8000218 <__aeabi_uldivmod>
 8007a32:	4603      	mov	r3, r0
 8007a34:	460c      	mov	r4, r1
 8007a36:	61fb      	str	r3, [r7, #28]
            break;
 8007a38:	e0ab      	b.n	8007b92 <UART_SetConfig+0xb3a>
          case UART_CLOCKSOURCE_LSE:
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a3e:	2b00      	cmp	r3, #0
 8007a40:	f000 8088 	beq.w	8007b54 <UART_SetConfig+0xafc>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a48:	2b01      	cmp	r3, #1
 8007a4a:	d05b      	beq.n	8007b04 <UART_SetConfig+0xaac>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a50:	2b02      	cmp	r3, #2
 8007a52:	d052      	beq.n	8007afa <UART_SetConfig+0xaa2>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a58:	2b03      	cmp	r3, #3
 8007a5a:	d04a      	beq.n	8007af2 <UART_SetConfig+0xa9a>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a60:	2b04      	cmp	r3, #4
 8007a62:	d041      	beq.n	8007ae8 <UART_SetConfig+0xa90>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a68:	2b05      	cmp	r3, #5
 8007a6a:	d039      	beq.n	8007ae0 <UART_SetConfig+0xa88>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a70:	2b06      	cmp	r3, #6
 8007a72:	d031      	beq.n	8007ad8 <UART_SetConfig+0xa80>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a78:	2b07      	cmp	r3, #7
 8007a7a:	d028      	beq.n	8007ace <UART_SetConfig+0xa76>
 8007a7c:	687b      	ldr	r3, [r7, #4]
 8007a7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a80:	2b08      	cmp	r3, #8
 8007a82:	d01f      	beq.n	8007ac4 <UART_SetConfig+0xa6c>
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a88:	2b09      	cmp	r3, #9
 8007a8a:	d016      	beq.n	8007aba <UART_SetConfig+0xa62>
 8007a8c:	687b      	ldr	r3, [r7, #4]
 8007a8e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a90:	2b0a      	cmp	r3, #10
 8007a92:	d00d      	beq.n	8007ab0 <UART_SetConfig+0xa58>
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a98:	2b0b      	cmp	r3, #11
 8007a9a:	d104      	bne.n	8007aa6 <UART_SetConfig+0xa4e>
 8007a9c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007aa0:	f04f 0400 	mov.w	r4, #0
 8007aa4:	e05a      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007aa6:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007aaa:	f04f 0400 	mov.w	r4, #0
 8007aae:	e055      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ab0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007ab4:	f04f 0400 	mov.w	r4, #0
 8007ab8:	e050      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007aba:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8007abe:	f04f 0400 	mov.w	r4, #0
 8007ac2:	e04b      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ac4:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8007ac8:	f04f 0400 	mov.w	r4, #0
 8007acc:	e046      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ace:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007ad2:	f04f 0400 	mov.w	r4, #0
 8007ad6:	e041      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ad8:	4b1b      	ldr	r3, [pc, #108]	; (8007b48 <UART_SetConfig+0xaf0>)
 8007ada:	f04f 0400 	mov.w	r4, #0
 8007ade:	e03d      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ae0:	4b1a      	ldr	r3, [pc, #104]	; (8007b4c <UART_SetConfig+0xaf4>)
 8007ae2:	f04f 0400 	mov.w	r4, #0
 8007ae6:	e039      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007ae8:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8007aec:	f04f 0400 	mov.w	r4, #0
 8007af0:	e034      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007af2:	4b17      	ldr	r3, [pc, #92]	; (8007b50 <UART_SetConfig+0xaf8>)
 8007af4:	f04f 0400 	mov.w	r4, #0
 8007af8:	e030      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007afa:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8007afe:	f04f 0400 	mov.w	r4, #0
 8007b02:	e02b      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007b04:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8007b08:	f04f 0400 	mov.w	r4, #0
 8007b0c:	e026      	b.n	8007b5c <UART_SetConfig+0xb04>
 8007b0e:	bf00      	nop
 8007b10:	14585500 	.word	0x14585500
 8007b14:	00000000 	.word	0x00000000
 8007b18:	28b0aa00 	.word	0x28b0aa00
 8007b1c:	00000000 	.word	0x00000000
 8007b20:	00f42400 	.word	0x00f42400
 8007b24:	f4240000 	.word	0xf4240000
 8007b28:	01e84800 	.word	0x01e84800
 8007b2c:	03d09000 	.word	0x03d09000
 8007b30:	07a12000 	.word	0x07a12000
 8007b34:	0f424000 	.word	0x0f424000
 8007b38:	186a0000 	.word	0x186a0000
 8007b3c:	1e848000 	.word	0x1e848000
 8007b40:	3d090000 	.word	0x3d090000
 8007b44:	7a120000 	.word	0x7a120000
 8007b48:	000aaa00 	.word	0x000aaa00
 8007b4c:	000ccc00 	.word	0x000ccc00
 8007b50:	00155500 	.word	0x00155500
 8007b54:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8007b58:	f04f 0400 	mov.w	r4, #0
 8007b5c:	687a      	ldr	r2, [r7, #4]
 8007b5e:	6852      	ldr	r2, [r2, #4]
 8007b60:	0852      	lsrs	r2, r2, #1
 8007b62:	4611      	mov	r1, r2
 8007b64:	f04f 0200 	mov.w	r2, #0
 8007b68:	eb13 0b01 	adds.w	fp, r3, r1
 8007b6c:	eb44 0c02 	adc.w	ip, r4, r2
 8007b70:	4658      	mov	r0, fp
 8007b72:	4661      	mov	r1, ip
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	685b      	ldr	r3, [r3, #4]
 8007b78:	f04f 0400 	mov.w	r4, #0
 8007b7c:	461a      	mov	r2, r3
 8007b7e:	4623      	mov	r3, r4
 8007b80:	f7f8 fb4a 	bl	8000218 <__aeabi_uldivmod>
 8007b84:	4603      	mov	r3, r0
 8007b86:	460c      	mov	r4, r1
 8007b88:	61fb      	str	r3, [r7, #28]
            break;
 8007b8a:	e002      	b.n	8007b92 <UART_SetConfig+0xb3a>
          default:
            ret = HAL_ERROR;
 8007b8c:	2301      	movs	r3, #1
 8007b8e:	76fb      	strb	r3, [r7, #27]
            break;
 8007b90:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007b92:	69fb      	ldr	r3, [r7, #28]
 8007b94:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007b98:	d309      	bcc.n	8007bae <UART_SetConfig+0xb56>
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8007ba0:	d205      	bcs.n	8007bae <UART_SetConfig+0xb56>
        {
          huart->Instance->BRR = usartdiv;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	69fa      	ldr	r2, [r7, #28]
 8007ba8:	60da      	str	r2, [r3, #12]
 8007baa:	f000 bc18 	b.w	80083de <UART_SetConfig+0x1386>
        }
        else
        {
          ret = HAL_ERROR;
 8007bae:	2301      	movs	r3, #1
 8007bb0:	76fb      	strb	r3, [r7, #27]
 8007bb2:	f000 bc14 	b.w	80083de <UART_SetConfig+0x1386>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	69db      	ldr	r3, [r3, #28]
 8007bba:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007bbe:	f040 8204 	bne.w	8007fca <UART_SetConfig+0xf72>
  {
    switch (clocksource)
 8007bc2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007bc6:	2b08      	cmp	r3, #8
 8007bc8:	f200 81df 	bhi.w	8007f8a <UART_SetConfig+0xf32>
 8007bcc:	a201      	add	r2, pc, #4	; (adr r2, 8007bd4 <UART_SetConfig+0xb7c>)
 8007bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd2:	bf00      	nop
 8007bd4:	08007bf9 	.word	0x08007bf9
 8007bd8:	08007cb1 	.word	0x08007cb1
 8007bdc:	08007d69 	.word	0x08007d69
 8007be0:	08007f8b 	.word	0x08007f8b
 8007be4:	08007e11 	.word	0x08007e11
 8007be8:	08007f8b 	.word	0x08007f8b
 8007bec:	08007f8b 	.word	0x08007f8b
 8007bf0:	08007f8b 	.word	0x08007f8b
 8007bf4:	08007ec9 	.word	0x08007ec9
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf8:	f7fd ff36 	bl	8005a68 <HAL_RCC_GetPCLK1Freq>
 8007bfc:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d044      	beq.n	8007c90 <UART_SetConfig+0xc38>
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c0a:	2b01      	cmp	r3, #1
 8007c0c:	d03e      	beq.n	8007c8c <UART_SetConfig+0xc34>
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d038      	beq.n	8007c88 <UART_SetConfig+0xc30>
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c1a:	2b03      	cmp	r3, #3
 8007c1c:	d032      	beq.n	8007c84 <UART_SetConfig+0xc2c>
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c22:	2b04      	cmp	r3, #4
 8007c24:	d02c      	beq.n	8007c80 <UART_SetConfig+0xc28>
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c2a:	2b05      	cmp	r3, #5
 8007c2c:	d026      	beq.n	8007c7c <UART_SetConfig+0xc24>
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c32:	2b06      	cmp	r3, #6
 8007c34:	d020      	beq.n	8007c78 <UART_SetConfig+0xc20>
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c3a:	2b07      	cmp	r3, #7
 8007c3c:	d01a      	beq.n	8007c74 <UART_SetConfig+0xc1c>
 8007c3e:	687b      	ldr	r3, [r7, #4]
 8007c40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c42:	2b08      	cmp	r3, #8
 8007c44:	d014      	beq.n	8007c70 <UART_SetConfig+0xc18>
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c4a:	2b09      	cmp	r3, #9
 8007c4c:	d00e      	beq.n	8007c6c <UART_SetConfig+0xc14>
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c52:	2b0a      	cmp	r3, #10
 8007c54:	d008      	beq.n	8007c68 <UART_SetConfig+0xc10>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c5a:	2b0b      	cmp	r3, #11
 8007c5c:	d102      	bne.n	8007c64 <UART_SetConfig+0xc0c>
 8007c5e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007c62:	e016      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c64:	2301      	movs	r3, #1
 8007c66:	e014      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c68:	2380      	movs	r3, #128	; 0x80
 8007c6a:	e012      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c6c:	2340      	movs	r3, #64	; 0x40
 8007c6e:	e010      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c70:	2320      	movs	r3, #32
 8007c72:	e00e      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c74:	2310      	movs	r3, #16
 8007c76:	e00c      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c78:	230c      	movs	r3, #12
 8007c7a:	e00a      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c7c:	230a      	movs	r3, #10
 8007c7e:	e008      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c80:	2308      	movs	r3, #8
 8007c82:	e006      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c84:	2306      	movs	r3, #6
 8007c86:	e004      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c88:	2304      	movs	r3, #4
 8007c8a:	e002      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c8c:	2302      	movs	r3, #2
 8007c8e:	e000      	b.n	8007c92 <UART_SetConfig+0xc3a>
 8007c90:	2301      	movs	r3, #1
 8007c92:	693a      	ldr	r2, [r7, #16]
 8007c94:	fbb2 f3f3 	udiv	r3, r2, r3
 8007c98:	005a      	lsls	r2, r3, #1
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	685b      	ldr	r3, [r3, #4]
 8007c9e:	085b      	lsrs	r3, r3, #1
 8007ca0:	441a      	add	r2, r3
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	685b      	ldr	r3, [r3, #4]
 8007ca6:	fbb2 f3f3 	udiv	r3, r2, r3
 8007caa:	b29b      	uxth	r3, r3
 8007cac:	61fb      	str	r3, [r7, #28]
        break;
 8007cae:	e16f      	b.n	8007f90 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007cb0:	f7fd fef0 	bl	8005a94 <HAL_RCC_GetPCLK2Freq>
 8007cb4:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007cb6:	687b      	ldr	r3, [r7, #4]
 8007cb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d044      	beq.n	8007d48 <UART_SetConfig+0xcf0>
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cc2:	2b01      	cmp	r3, #1
 8007cc4:	d03e      	beq.n	8007d44 <UART_SetConfig+0xcec>
 8007cc6:	687b      	ldr	r3, [r7, #4]
 8007cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cca:	2b02      	cmp	r3, #2
 8007ccc:	d038      	beq.n	8007d40 <UART_SetConfig+0xce8>
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cd2:	2b03      	cmp	r3, #3
 8007cd4:	d032      	beq.n	8007d3c <UART_SetConfig+0xce4>
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	d02c      	beq.n	8007d38 <UART_SetConfig+0xce0>
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ce2:	2b05      	cmp	r3, #5
 8007ce4:	d026      	beq.n	8007d34 <UART_SetConfig+0xcdc>
 8007ce6:	687b      	ldr	r3, [r7, #4]
 8007ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cea:	2b06      	cmp	r3, #6
 8007cec:	d020      	beq.n	8007d30 <UART_SetConfig+0xcd8>
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cf2:	2b07      	cmp	r3, #7
 8007cf4:	d01a      	beq.n	8007d2c <UART_SetConfig+0xcd4>
 8007cf6:	687b      	ldr	r3, [r7, #4]
 8007cf8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007cfa:	2b08      	cmp	r3, #8
 8007cfc:	d014      	beq.n	8007d28 <UART_SetConfig+0xcd0>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d02:	2b09      	cmp	r3, #9
 8007d04:	d00e      	beq.n	8007d24 <UART_SetConfig+0xccc>
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d0a:	2b0a      	cmp	r3, #10
 8007d0c:	d008      	beq.n	8007d20 <UART_SetConfig+0xcc8>
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d12:	2b0b      	cmp	r3, #11
 8007d14:	d102      	bne.n	8007d1c <UART_SetConfig+0xcc4>
 8007d16:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d1a:	e016      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	e014      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d20:	2380      	movs	r3, #128	; 0x80
 8007d22:	e012      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d24:	2340      	movs	r3, #64	; 0x40
 8007d26:	e010      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d28:	2320      	movs	r3, #32
 8007d2a:	e00e      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d2c:	2310      	movs	r3, #16
 8007d2e:	e00c      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d30:	230c      	movs	r3, #12
 8007d32:	e00a      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d34:	230a      	movs	r3, #10
 8007d36:	e008      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d38:	2308      	movs	r3, #8
 8007d3a:	e006      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d3c:	2306      	movs	r3, #6
 8007d3e:	e004      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d40:	2304      	movs	r3, #4
 8007d42:	e002      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d44:	2302      	movs	r3, #2
 8007d46:	e000      	b.n	8007d4a <UART_SetConfig+0xcf2>
 8007d48:	2301      	movs	r3, #1
 8007d4a:	693a      	ldr	r2, [r7, #16]
 8007d4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d50:	005a      	lsls	r2, r3, #1
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	685b      	ldr	r3, [r3, #4]
 8007d56:	085b      	lsrs	r3, r3, #1
 8007d58:	441a      	add	r2, r3
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	61fb      	str	r3, [r7, #28]
        break;
 8007d66:	e113      	b.n	8007f90 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d043      	beq.n	8007df8 <UART_SetConfig+0xda0>
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d74:	2b01      	cmp	r3, #1
 8007d76:	d03d      	beq.n	8007df4 <UART_SetConfig+0xd9c>
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d7c:	2b02      	cmp	r3, #2
 8007d7e:	d037      	beq.n	8007df0 <UART_SetConfig+0xd98>
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d84:	2b03      	cmp	r3, #3
 8007d86:	d031      	beq.n	8007dec <UART_SetConfig+0xd94>
 8007d88:	687b      	ldr	r3, [r7, #4]
 8007d8a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d8c:	2b04      	cmp	r3, #4
 8007d8e:	d02b      	beq.n	8007de8 <UART_SetConfig+0xd90>
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d94:	2b05      	cmp	r3, #5
 8007d96:	d025      	beq.n	8007de4 <UART_SetConfig+0xd8c>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d9c:	2b06      	cmp	r3, #6
 8007d9e:	d01f      	beq.n	8007de0 <UART_SetConfig+0xd88>
 8007da0:	687b      	ldr	r3, [r7, #4]
 8007da2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007da4:	2b07      	cmp	r3, #7
 8007da6:	d019      	beq.n	8007ddc <UART_SetConfig+0xd84>
 8007da8:	687b      	ldr	r3, [r7, #4]
 8007daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dac:	2b08      	cmp	r3, #8
 8007dae:	d013      	beq.n	8007dd8 <UART_SetConfig+0xd80>
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007db4:	2b09      	cmp	r3, #9
 8007db6:	d00d      	beq.n	8007dd4 <UART_SetConfig+0xd7c>
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dbc:	2b0a      	cmp	r3, #10
 8007dbe:	d007      	beq.n	8007dd0 <UART_SetConfig+0xd78>
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc4:	2b0b      	cmp	r3, #11
 8007dc6:	d101      	bne.n	8007dcc <UART_SetConfig+0xd74>
 8007dc8:	4b8d      	ldr	r3, [pc, #564]	; (8008000 <UART_SetConfig+0xfa8>)
 8007dca:	e016      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007dcc:	4b8d      	ldr	r3, [pc, #564]	; (8008004 <UART_SetConfig+0xfac>)
 8007dce:	e014      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007dd0:	4b8d      	ldr	r3, [pc, #564]	; (8008008 <UART_SetConfig+0xfb0>)
 8007dd2:	e012      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007dd4:	4b8d      	ldr	r3, [pc, #564]	; (800800c <UART_SetConfig+0xfb4>)
 8007dd6:	e010      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007dd8:	4b8d      	ldr	r3, [pc, #564]	; (8008010 <UART_SetConfig+0xfb8>)
 8007dda:	e00e      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007ddc:	4b8d      	ldr	r3, [pc, #564]	; (8008014 <UART_SetConfig+0xfbc>)
 8007dde:	e00c      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007de0:	4b8d      	ldr	r3, [pc, #564]	; (8008018 <UART_SetConfig+0xfc0>)
 8007de2:	e00a      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007de4:	4b8d      	ldr	r3, [pc, #564]	; (800801c <UART_SetConfig+0xfc4>)
 8007de6:	e008      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007de8:	4b8d      	ldr	r3, [pc, #564]	; (8008020 <UART_SetConfig+0xfc8>)
 8007dea:	e006      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007dec:	4b8d      	ldr	r3, [pc, #564]	; (8008024 <UART_SetConfig+0xfcc>)
 8007dee:	e004      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007df0:	4b8d      	ldr	r3, [pc, #564]	; (8008028 <UART_SetConfig+0xfd0>)
 8007df2:	e002      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007df4:	4b8d      	ldr	r3, [pc, #564]	; (800802c <UART_SetConfig+0xfd4>)
 8007df6:	e000      	b.n	8007dfa <UART_SetConfig+0xda2>
 8007df8:	4b82      	ldr	r3, [pc, #520]	; (8008004 <UART_SetConfig+0xfac>)
 8007dfa:	687a      	ldr	r2, [r7, #4]
 8007dfc:	6852      	ldr	r2, [r2, #4]
 8007dfe:	0852      	lsrs	r2, r2, #1
 8007e00:	441a      	add	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	685b      	ldr	r3, [r3, #4]
 8007e06:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e0a:	b29b      	uxth	r3, r3
 8007e0c:	61fb      	str	r3, [r7, #28]
        break;
 8007e0e:	e0bf      	b.n	8007f90 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e10:	f7fd fdbc 	bl	800598c <HAL_RCC_GetSysClockFreq>
 8007e14:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e1a:	2b00      	cmp	r3, #0
 8007e1c:	d044      	beq.n	8007ea8 <UART_SetConfig+0xe50>
 8007e1e:	687b      	ldr	r3, [r7, #4]
 8007e20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e22:	2b01      	cmp	r3, #1
 8007e24:	d03e      	beq.n	8007ea4 <UART_SetConfig+0xe4c>
 8007e26:	687b      	ldr	r3, [r7, #4]
 8007e28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e2a:	2b02      	cmp	r3, #2
 8007e2c:	d038      	beq.n	8007ea0 <UART_SetConfig+0xe48>
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e32:	2b03      	cmp	r3, #3
 8007e34:	d032      	beq.n	8007e9c <UART_SetConfig+0xe44>
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e3a:	2b04      	cmp	r3, #4
 8007e3c:	d02c      	beq.n	8007e98 <UART_SetConfig+0xe40>
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e42:	2b05      	cmp	r3, #5
 8007e44:	d026      	beq.n	8007e94 <UART_SetConfig+0xe3c>
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e4a:	2b06      	cmp	r3, #6
 8007e4c:	d020      	beq.n	8007e90 <UART_SetConfig+0xe38>
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e52:	2b07      	cmp	r3, #7
 8007e54:	d01a      	beq.n	8007e8c <UART_SetConfig+0xe34>
 8007e56:	687b      	ldr	r3, [r7, #4]
 8007e58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e5a:	2b08      	cmp	r3, #8
 8007e5c:	d014      	beq.n	8007e88 <UART_SetConfig+0xe30>
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e62:	2b09      	cmp	r3, #9
 8007e64:	d00e      	beq.n	8007e84 <UART_SetConfig+0xe2c>
 8007e66:	687b      	ldr	r3, [r7, #4]
 8007e68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e6a:	2b0a      	cmp	r3, #10
 8007e6c:	d008      	beq.n	8007e80 <UART_SetConfig+0xe28>
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e72:	2b0b      	cmp	r3, #11
 8007e74:	d102      	bne.n	8007e7c <UART_SetConfig+0xe24>
 8007e76:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007e7a:	e016      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e7c:	2301      	movs	r3, #1
 8007e7e:	e014      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e80:	2380      	movs	r3, #128	; 0x80
 8007e82:	e012      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e84:	2340      	movs	r3, #64	; 0x40
 8007e86:	e010      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e88:	2320      	movs	r3, #32
 8007e8a:	e00e      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e8c:	2310      	movs	r3, #16
 8007e8e:	e00c      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e90:	230c      	movs	r3, #12
 8007e92:	e00a      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e94:	230a      	movs	r3, #10
 8007e96:	e008      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e98:	2308      	movs	r3, #8
 8007e9a:	e006      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007e9c:	2306      	movs	r3, #6
 8007e9e:	e004      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007ea0:	2304      	movs	r3, #4
 8007ea2:	e002      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007ea4:	2302      	movs	r3, #2
 8007ea6:	e000      	b.n	8007eaa <UART_SetConfig+0xe52>
 8007ea8:	2301      	movs	r3, #1
 8007eaa:	693a      	ldr	r2, [r7, #16]
 8007eac:	fbb2 f3f3 	udiv	r3, r2, r3
 8007eb0:	005a      	lsls	r2, r3, #1
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	685b      	ldr	r3, [r3, #4]
 8007eb6:	085b      	lsrs	r3, r3, #1
 8007eb8:	441a      	add	r2, r3
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	685b      	ldr	r3, [r3, #4]
 8007ebe:	fbb2 f3f3 	udiv	r3, r2, r3
 8007ec2:	b29b      	uxth	r3, r3
 8007ec4:	61fb      	str	r3, [r7, #28]
        break;
 8007ec6:	e063      	b.n	8007f90 <UART_SetConfig+0xf38>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d04f      	beq.n	8007f70 <UART_SetConfig+0xf18>
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ed4:	2b01      	cmp	r3, #1
 8007ed6:	d048      	beq.n	8007f6a <UART_SetConfig+0xf12>
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007edc:	2b02      	cmp	r3, #2
 8007ede:	d041      	beq.n	8007f64 <UART_SetConfig+0xf0c>
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ee4:	2b03      	cmp	r3, #3
 8007ee6:	d03a      	beq.n	8007f5e <UART_SetConfig+0xf06>
 8007ee8:	687b      	ldr	r3, [r7, #4]
 8007eea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007eec:	2b04      	cmp	r3, #4
 8007eee:	d033      	beq.n	8007f58 <UART_SetConfig+0xf00>
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007ef4:	2b05      	cmp	r3, #5
 8007ef6:	d02c      	beq.n	8007f52 <UART_SetConfig+0xefa>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007efc:	2b06      	cmp	r3, #6
 8007efe:	d025      	beq.n	8007f4c <UART_SetConfig+0xef4>
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f04:	2b07      	cmp	r3, #7
 8007f06:	d01e      	beq.n	8007f46 <UART_SetConfig+0xeee>
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f0c:	2b08      	cmp	r3, #8
 8007f0e:	d017      	beq.n	8007f40 <UART_SetConfig+0xee8>
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f14:	2b09      	cmp	r3, #9
 8007f16:	d010      	beq.n	8007f3a <UART_SetConfig+0xee2>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f1c:	2b0a      	cmp	r3, #10
 8007f1e:	d009      	beq.n	8007f34 <UART_SetConfig+0xedc>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f24:	2b0b      	cmp	r3, #11
 8007f26:	d102      	bne.n	8007f2e <UART_SetConfig+0xed6>
 8007f28:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007f2c:	e022      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f2e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f32:	e01f      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007f38:	e01c      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f3a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007f3e:	e019      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f40:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8007f44:	e016      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f46:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8007f4a:	e013      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f4c:	f241 5354 	movw	r3, #5460	; 0x1554
 8007f50:	e010      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f52:	f641 1398 	movw	r3, #6552	; 0x1998
 8007f56:	e00d      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f58:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8007f5c:	e00a      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f5e:	f642 23aa 	movw	r3, #10922	; 0x2aaa
 8007f62:	e007      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f64:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8007f68:	e004      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f6a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007f6e:	e001      	b.n	8007f74 <UART_SetConfig+0xf1c>
 8007f70:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8007f74:	687a      	ldr	r2, [r7, #4]
 8007f76:	6852      	ldr	r2, [r2, #4]
 8007f78:	0852      	lsrs	r2, r2, #1
 8007f7a:	441a      	add	r2, r3
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	685b      	ldr	r3, [r3, #4]
 8007f80:	fbb2 f3f3 	udiv	r3, r2, r3
 8007f84:	b29b      	uxth	r3, r3
 8007f86:	61fb      	str	r3, [r7, #28]
        break;
 8007f88:	e002      	b.n	8007f90 <UART_SetConfig+0xf38>
      default:
        ret = HAL_ERROR;
 8007f8a:	2301      	movs	r3, #1
 8007f8c:	76fb      	strb	r3, [r7, #27]
        break;
 8007f8e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007f90:	69fb      	ldr	r3, [r7, #28]
 8007f92:	2b0f      	cmp	r3, #15
 8007f94:	d916      	bls.n	8007fc4 <UART_SetConfig+0xf6c>
 8007f96:	69fb      	ldr	r3, [r7, #28]
 8007f98:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007f9c:	d212      	bcs.n	8007fc4 <UART_SetConfig+0xf6c>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007f9e:	69fb      	ldr	r3, [r7, #28]
 8007fa0:	b29b      	uxth	r3, r3
 8007fa2:	f023 030f 	bic.w	r3, r3, #15
 8007fa6:	81fb      	strh	r3, [r7, #14]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007fa8:	69fb      	ldr	r3, [r7, #28]
 8007faa:	085b      	lsrs	r3, r3, #1
 8007fac:	b29b      	uxth	r3, r3
 8007fae:	f003 0307 	and.w	r3, r3, #7
 8007fb2:	b29a      	uxth	r2, r3
 8007fb4:	89fb      	ldrh	r3, [r7, #14]
 8007fb6:	4313      	orrs	r3, r2
 8007fb8:	81fb      	strh	r3, [r7, #14]
      huart->Instance->BRR = brrtemp;
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	89fa      	ldrh	r2, [r7, #14]
 8007fc0:	60da      	str	r2, [r3, #12]
 8007fc2:	e20c      	b.n	80083de <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 8007fc4:	2301      	movs	r3, #1
 8007fc6:	76fb      	strb	r3, [r7, #27]
 8007fc8:	e209      	b.n	80083de <UART_SetConfig+0x1386>
    }
  }
  else
  {
    switch (clocksource)
 8007fca:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8007fce:	2b08      	cmp	r3, #8
 8007fd0:	f200 81f4 	bhi.w	80083bc <UART_SetConfig+0x1364>
 8007fd4:	a201      	add	r2, pc, #4	; (adr r2, 8007fdc <UART_SetConfig+0xf84>)
 8007fd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007fda:	bf00      	nop
 8007fdc:	08008031 	.word	0x08008031
 8007fe0:	080080e7 	.word	0x080080e7
 8007fe4:	0800819d 	.word	0x0800819d
 8007fe8:	080083bd 	.word	0x080083bd
 8007fec:	08008247 	.word	0x08008247
 8007ff0:	080083bd 	.word	0x080083bd
 8007ff4:	080083bd 	.word	0x080083bd
 8007ff8:	080083bd 	.word	0x080083bd
 8007ffc:	080082fd 	.word	0x080082fd
 8008000:	0001e848 	.word	0x0001e848
 8008004:	01e84800 	.word	0x01e84800
 8008008:	0003d090 	.word	0x0003d090
 800800c:	0007a120 	.word	0x0007a120
 8008010:	000f4240 	.word	0x000f4240
 8008014:	001e8480 	.word	0x001e8480
 8008018:	0028b0aa 	.word	0x0028b0aa
 800801c:	0030d400 	.word	0x0030d400
 8008020:	003d0900 	.word	0x003d0900
 8008024:	00516154 	.word	0x00516154
 8008028:	007a1200 	.word	0x007a1200
 800802c:	00f42400 	.word	0x00f42400
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008030:	f7fd fd1a 	bl	8005a68 <HAL_RCC_GetPCLK1Freq>
 8008034:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800803a:	2b00      	cmp	r3, #0
 800803c:	d044      	beq.n	80080c8 <UART_SetConfig+0x1070>
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008042:	2b01      	cmp	r3, #1
 8008044:	d03e      	beq.n	80080c4 <UART_SetConfig+0x106c>
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800804a:	2b02      	cmp	r3, #2
 800804c:	d038      	beq.n	80080c0 <UART_SetConfig+0x1068>
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008052:	2b03      	cmp	r3, #3
 8008054:	d032      	beq.n	80080bc <UART_SetConfig+0x1064>
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800805a:	2b04      	cmp	r3, #4
 800805c:	d02c      	beq.n	80080b8 <UART_SetConfig+0x1060>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008062:	2b05      	cmp	r3, #5
 8008064:	d026      	beq.n	80080b4 <UART_SetConfig+0x105c>
 8008066:	687b      	ldr	r3, [r7, #4]
 8008068:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800806a:	2b06      	cmp	r3, #6
 800806c:	d020      	beq.n	80080b0 <UART_SetConfig+0x1058>
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008072:	2b07      	cmp	r3, #7
 8008074:	d01a      	beq.n	80080ac <UART_SetConfig+0x1054>
 8008076:	687b      	ldr	r3, [r7, #4]
 8008078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800807a:	2b08      	cmp	r3, #8
 800807c:	d014      	beq.n	80080a8 <UART_SetConfig+0x1050>
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008082:	2b09      	cmp	r3, #9
 8008084:	d00e      	beq.n	80080a4 <UART_SetConfig+0x104c>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800808a:	2b0a      	cmp	r3, #10
 800808c:	d008      	beq.n	80080a0 <UART_SetConfig+0x1048>
 800808e:	687b      	ldr	r3, [r7, #4]
 8008090:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008092:	2b0b      	cmp	r3, #11
 8008094:	d102      	bne.n	800809c <UART_SetConfig+0x1044>
 8008096:	f44f 7380 	mov.w	r3, #256	; 0x100
 800809a:	e016      	b.n	80080ca <UART_SetConfig+0x1072>
 800809c:	2301      	movs	r3, #1
 800809e:	e014      	b.n	80080ca <UART_SetConfig+0x1072>
 80080a0:	2380      	movs	r3, #128	; 0x80
 80080a2:	e012      	b.n	80080ca <UART_SetConfig+0x1072>
 80080a4:	2340      	movs	r3, #64	; 0x40
 80080a6:	e010      	b.n	80080ca <UART_SetConfig+0x1072>
 80080a8:	2320      	movs	r3, #32
 80080aa:	e00e      	b.n	80080ca <UART_SetConfig+0x1072>
 80080ac:	2310      	movs	r3, #16
 80080ae:	e00c      	b.n	80080ca <UART_SetConfig+0x1072>
 80080b0:	230c      	movs	r3, #12
 80080b2:	e00a      	b.n	80080ca <UART_SetConfig+0x1072>
 80080b4:	230a      	movs	r3, #10
 80080b6:	e008      	b.n	80080ca <UART_SetConfig+0x1072>
 80080b8:	2308      	movs	r3, #8
 80080ba:	e006      	b.n	80080ca <UART_SetConfig+0x1072>
 80080bc:	2306      	movs	r3, #6
 80080be:	e004      	b.n	80080ca <UART_SetConfig+0x1072>
 80080c0:	2304      	movs	r3, #4
 80080c2:	e002      	b.n	80080ca <UART_SetConfig+0x1072>
 80080c4:	2302      	movs	r3, #2
 80080c6:	e000      	b.n	80080ca <UART_SetConfig+0x1072>
 80080c8:	2301      	movs	r3, #1
 80080ca:	693a      	ldr	r2, [r7, #16]
 80080cc:	fbb2 f2f3 	udiv	r2, r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	685b      	ldr	r3, [r3, #4]
 80080d4:	085b      	lsrs	r3, r3, #1
 80080d6:	441a      	add	r2, r3
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80080e0:	b29b      	uxth	r3, r3
 80080e2:	61fb      	str	r3, [r7, #28]
        break;
 80080e4:	e16d      	b.n	80083c2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80080e6:	f7fd fcd5 	bl	8005a94 <HAL_RCC_GetPCLK2Freq>
 80080ea:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80080ec:	687b      	ldr	r3, [r7, #4]
 80080ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d044      	beq.n	800817e <UART_SetConfig+0x1126>
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80080f8:	2b01      	cmp	r3, #1
 80080fa:	d03e      	beq.n	800817a <UART_SetConfig+0x1122>
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008100:	2b02      	cmp	r3, #2
 8008102:	d038      	beq.n	8008176 <UART_SetConfig+0x111e>
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008108:	2b03      	cmp	r3, #3
 800810a:	d032      	beq.n	8008172 <UART_SetConfig+0x111a>
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008110:	2b04      	cmp	r3, #4
 8008112:	d02c      	beq.n	800816e <UART_SetConfig+0x1116>
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008118:	2b05      	cmp	r3, #5
 800811a:	d026      	beq.n	800816a <UART_SetConfig+0x1112>
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008120:	2b06      	cmp	r3, #6
 8008122:	d020      	beq.n	8008166 <UART_SetConfig+0x110e>
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008128:	2b07      	cmp	r3, #7
 800812a:	d01a      	beq.n	8008162 <UART_SetConfig+0x110a>
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008130:	2b08      	cmp	r3, #8
 8008132:	d014      	beq.n	800815e <UART_SetConfig+0x1106>
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008138:	2b09      	cmp	r3, #9
 800813a:	d00e      	beq.n	800815a <UART_SetConfig+0x1102>
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008140:	2b0a      	cmp	r3, #10
 8008142:	d008      	beq.n	8008156 <UART_SetConfig+0x10fe>
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008148:	2b0b      	cmp	r3, #11
 800814a:	d102      	bne.n	8008152 <UART_SetConfig+0x10fa>
 800814c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8008150:	e016      	b.n	8008180 <UART_SetConfig+0x1128>
 8008152:	2301      	movs	r3, #1
 8008154:	e014      	b.n	8008180 <UART_SetConfig+0x1128>
 8008156:	2380      	movs	r3, #128	; 0x80
 8008158:	e012      	b.n	8008180 <UART_SetConfig+0x1128>
 800815a:	2340      	movs	r3, #64	; 0x40
 800815c:	e010      	b.n	8008180 <UART_SetConfig+0x1128>
 800815e:	2320      	movs	r3, #32
 8008160:	e00e      	b.n	8008180 <UART_SetConfig+0x1128>
 8008162:	2310      	movs	r3, #16
 8008164:	e00c      	b.n	8008180 <UART_SetConfig+0x1128>
 8008166:	230c      	movs	r3, #12
 8008168:	e00a      	b.n	8008180 <UART_SetConfig+0x1128>
 800816a:	230a      	movs	r3, #10
 800816c:	e008      	b.n	8008180 <UART_SetConfig+0x1128>
 800816e:	2308      	movs	r3, #8
 8008170:	e006      	b.n	8008180 <UART_SetConfig+0x1128>
 8008172:	2306      	movs	r3, #6
 8008174:	e004      	b.n	8008180 <UART_SetConfig+0x1128>
 8008176:	2304      	movs	r3, #4
 8008178:	e002      	b.n	8008180 <UART_SetConfig+0x1128>
 800817a:	2302      	movs	r3, #2
 800817c:	e000      	b.n	8008180 <UART_SetConfig+0x1128>
 800817e:	2301      	movs	r3, #1
 8008180:	693a      	ldr	r2, [r7, #16]
 8008182:	fbb2 f2f3 	udiv	r2, r2, r3
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	685b      	ldr	r3, [r3, #4]
 800818a:	085b      	lsrs	r3, r3, #1
 800818c:	441a      	add	r2, r3
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	685b      	ldr	r3, [r3, #4]
 8008192:	fbb2 f3f3 	udiv	r3, r2, r3
 8008196:	b29b      	uxth	r3, r3
 8008198:	61fb      	str	r3, [r7, #28]
        break;
 800819a:	e112      	b.n	80083c2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a0:	2b00      	cmp	r3, #0
 80081a2:	d044      	beq.n	800822e <UART_SetConfig+0x11d6>
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081a8:	2b01      	cmp	r3, #1
 80081aa:	d03e      	beq.n	800822a <UART_SetConfig+0x11d2>
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b0:	2b02      	cmp	r3, #2
 80081b2:	d038      	beq.n	8008226 <UART_SetConfig+0x11ce>
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081b8:	2b03      	cmp	r3, #3
 80081ba:	d032      	beq.n	8008222 <UART_SetConfig+0x11ca>
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c0:	2b04      	cmp	r3, #4
 80081c2:	d02c      	beq.n	800821e <UART_SetConfig+0x11c6>
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081c8:	2b05      	cmp	r3, #5
 80081ca:	d026      	beq.n	800821a <UART_SetConfig+0x11c2>
 80081cc:	687b      	ldr	r3, [r7, #4]
 80081ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d0:	2b06      	cmp	r3, #6
 80081d2:	d020      	beq.n	8008216 <UART_SetConfig+0x11be>
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081d8:	2b07      	cmp	r3, #7
 80081da:	d01a      	beq.n	8008212 <UART_SetConfig+0x11ba>
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e0:	2b08      	cmp	r3, #8
 80081e2:	d014      	beq.n	800820e <UART_SetConfig+0x11b6>
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081e8:	2b09      	cmp	r3, #9
 80081ea:	d00e      	beq.n	800820a <UART_SetConfig+0x11b2>
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f0:	2b0a      	cmp	r3, #10
 80081f2:	d008      	beq.n	8008206 <UART_SetConfig+0x11ae>
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80081f8:	2b0b      	cmp	r3, #11
 80081fa:	d102      	bne.n	8008202 <UART_SetConfig+0x11aa>
 80081fc:	f24f 4324 	movw	r3, #62500	; 0xf424
 8008200:	e016      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008202:	4b81      	ldr	r3, [pc, #516]	; (8008408 <UART_SetConfig+0x13b0>)
 8008204:	e014      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008206:	4b81      	ldr	r3, [pc, #516]	; (800840c <UART_SetConfig+0x13b4>)
 8008208:	e012      	b.n	8008230 <UART_SetConfig+0x11d8>
 800820a:	4b81      	ldr	r3, [pc, #516]	; (8008410 <UART_SetConfig+0x13b8>)
 800820c:	e010      	b.n	8008230 <UART_SetConfig+0x11d8>
 800820e:	4b81      	ldr	r3, [pc, #516]	; (8008414 <UART_SetConfig+0x13bc>)
 8008210:	e00e      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008212:	4b81      	ldr	r3, [pc, #516]	; (8008418 <UART_SetConfig+0x13c0>)
 8008214:	e00c      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008216:	4b81      	ldr	r3, [pc, #516]	; (800841c <UART_SetConfig+0x13c4>)
 8008218:	e00a      	b.n	8008230 <UART_SetConfig+0x11d8>
 800821a:	4b81      	ldr	r3, [pc, #516]	; (8008420 <UART_SetConfig+0x13c8>)
 800821c:	e008      	b.n	8008230 <UART_SetConfig+0x11d8>
 800821e:	4b81      	ldr	r3, [pc, #516]	; (8008424 <UART_SetConfig+0x13cc>)
 8008220:	e006      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008222:	4b81      	ldr	r3, [pc, #516]	; (8008428 <UART_SetConfig+0x13d0>)
 8008224:	e004      	b.n	8008230 <UART_SetConfig+0x11d8>
 8008226:	4b81      	ldr	r3, [pc, #516]	; (800842c <UART_SetConfig+0x13d4>)
 8008228:	e002      	b.n	8008230 <UART_SetConfig+0x11d8>
 800822a:	4b81      	ldr	r3, [pc, #516]	; (8008430 <UART_SetConfig+0x13d8>)
 800822c:	e000      	b.n	8008230 <UART_SetConfig+0x11d8>
 800822e:	4b76      	ldr	r3, [pc, #472]	; (8008408 <UART_SetConfig+0x13b0>)
 8008230:	687a      	ldr	r2, [r7, #4]
 8008232:	6852      	ldr	r2, [r2, #4]
 8008234:	0852      	lsrs	r2, r2, #1
 8008236:	441a      	add	r2, r3
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	685b      	ldr	r3, [r3, #4]
 800823c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008240:	b29b      	uxth	r3, r3
 8008242:	61fb      	str	r3, [r7, #28]
        break;
 8008244:	e0bd      	b.n	80083c2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008246:	f7fd fba1 	bl	800598c <HAL_RCC_GetSysClockFreq>
 800824a:	6138      	str	r0, [r7, #16]
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008250:	2b00      	cmp	r3, #0
 8008252:	d044      	beq.n	80082de <UART_SetConfig+0x1286>
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008258:	2b01      	cmp	r3, #1
 800825a:	d03e      	beq.n	80082da <UART_SetConfig+0x1282>
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008260:	2b02      	cmp	r3, #2
 8008262:	d038      	beq.n	80082d6 <UART_SetConfig+0x127e>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008268:	2b03      	cmp	r3, #3
 800826a:	d032      	beq.n	80082d2 <UART_SetConfig+0x127a>
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008270:	2b04      	cmp	r3, #4
 8008272:	d02c      	beq.n	80082ce <UART_SetConfig+0x1276>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008278:	2b05      	cmp	r3, #5
 800827a:	d026      	beq.n	80082ca <UART_SetConfig+0x1272>
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008280:	2b06      	cmp	r3, #6
 8008282:	d020      	beq.n	80082c6 <UART_SetConfig+0x126e>
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008288:	2b07      	cmp	r3, #7
 800828a:	d01a      	beq.n	80082c2 <UART_SetConfig+0x126a>
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008290:	2b08      	cmp	r3, #8
 8008292:	d014      	beq.n	80082be <UART_SetConfig+0x1266>
 8008294:	687b      	ldr	r3, [r7, #4]
 8008296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008298:	2b09      	cmp	r3, #9
 800829a:	d00e      	beq.n	80082ba <UART_SetConfig+0x1262>
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a0:	2b0a      	cmp	r3, #10
 80082a2:	d008      	beq.n	80082b6 <UART_SetConfig+0x125e>
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80082a8:	2b0b      	cmp	r3, #11
 80082aa:	d102      	bne.n	80082b2 <UART_SetConfig+0x125a>
 80082ac:	f44f 7380 	mov.w	r3, #256	; 0x100
 80082b0:	e016      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082b2:	2301      	movs	r3, #1
 80082b4:	e014      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082b6:	2380      	movs	r3, #128	; 0x80
 80082b8:	e012      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082ba:	2340      	movs	r3, #64	; 0x40
 80082bc:	e010      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082be:	2320      	movs	r3, #32
 80082c0:	e00e      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082c2:	2310      	movs	r3, #16
 80082c4:	e00c      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082c6:	230c      	movs	r3, #12
 80082c8:	e00a      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082ca:	230a      	movs	r3, #10
 80082cc:	e008      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082ce:	2308      	movs	r3, #8
 80082d0:	e006      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082d2:	2306      	movs	r3, #6
 80082d4:	e004      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082d6:	2304      	movs	r3, #4
 80082d8:	e002      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082da:	2302      	movs	r3, #2
 80082dc:	e000      	b.n	80082e0 <UART_SetConfig+0x1288>
 80082de:	2301      	movs	r3, #1
 80082e0:	693a      	ldr	r2, [r7, #16]
 80082e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80082e6:	687b      	ldr	r3, [r7, #4]
 80082e8:	685b      	ldr	r3, [r3, #4]
 80082ea:	085b      	lsrs	r3, r3, #1
 80082ec:	441a      	add	r2, r3
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	685b      	ldr	r3, [r3, #4]
 80082f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80082f6:	b29b      	uxth	r3, r3
 80082f8:	61fb      	str	r3, [r7, #28]
        break;
 80082fa:	e062      	b.n	80083c2 <UART_SetConfig+0x136a>
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008300:	2b00      	cmp	r3, #0
 8008302:	d04e      	beq.n	80083a2 <UART_SetConfig+0x134a>
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008308:	2b01      	cmp	r3, #1
 800830a:	d047      	beq.n	800839c <UART_SetConfig+0x1344>
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008310:	2b02      	cmp	r3, #2
 8008312:	d040      	beq.n	8008396 <UART_SetConfig+0x133e>
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008318:	2b03      	cmp	r3, #3
 800831a:	d039      	beq.n	8008390 <UART_SetConfig+0x1338>
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008320:	2b04      	cmp	r3, #4
 8008322:	d032      	beq.n	800838a <UART_SetConfig+0x1332>
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008328:	2b05      	cmp	r3, #5
 800832a:	d02b      	beq.n	8008384 <UART_SetConfig+0x132c>
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008330:	2b06      	cmp	r3, #6
 8008332:	d024      	beq.n	800837e <UART_SetConfig+0x1326>
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008338:	2b07      	cmp	r3, #7
 800833a:	d01d      	beq.n	8008378 <UART_SetConfig+0x1320>
 800833c:	687b      	ldr	r3, [r7, #4]
 800833e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008340:	2b08      	cmp	r3, #8
 8008342:	d016      	beq.n	8008372 <UART_SetConfig+0x131a>
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008348:	2b09      	cmp	r3, #9
 800834a:	d00f      	beq.n	800836c <UART_SetConfig+0x1314>
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008350:	2b0a      	cmp	r3, #10
 8008352:	d008      	beq.n	8008366 <UART_SetConfig+0x130e>
 8008354:	687b      	ldr	r3, [r7, #4]
 8008356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008358:	2b0b      	cmp	r3, #11
 800835a:	d101      	bne.n	8008360 <UART_SetConfig+0x1308>
 800835c:	2380      	movs	r3, #128	; 0x80
 800835e:	e022      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008360:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008364:	e01f      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008366:	f44f 7380 	mov.w	r3, #256	; 0x100
 800836a:	e01c      	b.n	80083a6 <UART_SetConfig+0x134e>
 800836c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8008370:	e019      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008372:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008376:	e016      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008378:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800837c:	e013      	b.n	80083a6 <UART_SetConfig+0x134e>
 800837e:	f640 23aa 	movw	r3, #2730	; 0xaaa
 8008382:	e010      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008384:	f640 43cc 	movw	r3, #3276	; 0xccc
 8008388:	e00d      	b.n	80083a6 <UART_SetConfig+0x134e>
 800838a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800838e:	e00a      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008390:	f241 5355 	movw	r3, #5461	; 0x1555
 8008394:	e007      	b.n	80083a6 <UART_SetConfig+0x134e>
 8008396:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800839a:	e004      	b.n	80083a6 <UART_SetConfig+0x134e>
 800839c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80083a0:	e001      	b.n	80083a6 <UART_SetConfig+0x134e>
 80083a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80083a6:	687a      	ldr	r2, [r7, #4]
 80083a8:	6852      	ldr	r2, [r2, #4]
 80083aa:	0852      	lsrs	r2, r2, #1
 80083ac:	441a      	add	r2, r3
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	685b      	ldr	r3, [r3, #4]
 80083b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80083b6:	b29b      	uxth	r3, r3
 80083b8:	61fb      	str	r3, [r7, #28]
        break;
 80083ba:	e002      	b.n	80083c2 <UART_SetConfig+0x136a>
      default:
        ret = HAL_ERROR;
 80083bc:	2301      	movs	r3, #1
 80083be:	76fb      	strb	r3, [r7, #27]
        break;
 80083c0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80083c2:	69fb      	ldr	r3, [r7, #28]
 80083c4:	2b0f      	cmp	r3, #15
 80083c6:	d908      	bls.n	80083da <UART_SetConfig+0x1382>
 80083c8:	69fb      	ldr	r3, [r7, #28]
 80083ca:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80083ce:	d204      	bcs.n	80083da <UART_SetConfig+0x1382>
    {
      huart->Instance->BRR = usartdiv;
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	681b      	ldr	r3, [r3, #0]
 80083d4:	69fa      	ldr	r2, [r7, #28]
 80083d6:	60da      	str	r2, [r3, #12]
 80083d8:	e001      	b.n	80083de <UART_SetConfig+0x1386>
    }
    else
    {
      ret = HAL_ERROR;
 80083da:	2301      	movs	r3, #1
 80083dc:	76fb      	strb	r3, [r7, #27]
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80083de:	687b      	ldr	r3, [r7, #4]
 80083e0:	2201      	movs	r2, #1
 80083e2:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	2201      	movs	r2, #1
 80083ea:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	2200      	movs	r2, #0
 80083f2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 80083f4:	687b      	ldr	r3, [r7, #4]
 80083f6:	2200      	movs	r2, #0
 80083f8:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 80083fa:	7efb      	ldrb	r3, [r7, #27]
}
 80083fc:	4618      	mov	r0, r3
 80083fe:	3728      	adds	r7, #40	; 0x28
 8008400:	46bd      	mov	sp, r7
 8008402:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8008406:	bf00      	nop
 8008408:	00f42400 	.word	0x00f42400
 800840c:	0001e848 	.word	0x0001e848
 8008410:	0003d090 	.word	0x0003d090
 8008414:	0007a120 	.word	0x0007a120
 8008418:	000f4240 	.word	0x000f4240
 800841c:	00145855 	.word	0x00145855
 8008420:	00186a00 	.word	0x00186a00
 8008424:	001e8480 	.word	0x001e8480
 8008428:	0028b0aa 	.word	0x0028b0aa
 800842c:	003d0900 	.word	0x003d0900
 8008430:	007a1200 	.word	0x007a1200

08008434 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008434:	b480      	push	{r7}
 8008436:	b083      	sub	sp, #12
 8008438:	af00      	add	r7, sp, #0
 800843a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008440:	f003 0301 	and.w	r3, r3, #1
 8008444:	2b00      	cmp	r3, #0
 8008446:	d00a      	beq.n	800845e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008448:	687b      	ldr	r3, [r7, #4]
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	685b      	ldr	r3, [r3, #4]
 800844e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008456:	687b      	ldr	r3, [r7, #4]
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	430a      	orrs	r2, r1
 800845c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008462:	f003 0302 	and.w	r3, r3, #2
 8008466:	2b00      	cmp	r3, #0
 8008468:	d00a      	beq.n	8008480 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	685b      	ldr	r3, [r3, #4]
 8008470:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	681b      	ldr	r3, [r3, #0]
 800847c:	430a      	orrs	r2, r1
 800847e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008484:	f003 0304 	and.w	r3, r3, #4
 8008488:	2b00      	cmp	r3, #0
 800848a:	d00a      	beq.n	80084a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800848c:	687b      	ldr	r3, [r7, #4]
 800848e:	681b      	ldr	r3, [r3, #0]
 8008490:	685b      	ldr	r3, [r3, #4]
 8008492:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	681b      	ldr	r3, [r3, #0]
 800849e:	430a      	orrs	r2, r1
 80084a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084a6:	f003 0308 	and.w	r3, r3, #8
 80084aa:	2b00      	cmp	r3, #0
 80084ac:	d00a      	beq.n	80084c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80084bc:	687b      	ldr	r3, [r7, #4]
 80084be:	681b      	ldr	r3, [r3, #0]
 80084c0:	430a      	orrs	r2, r1
 80084c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084c8:	f003 0310 	and.w	r3, r3, #16
 80084cc:	2b00      	cmp	r3, #0
 80084ce:	d00a      	beq.n	80084e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	430a      	orrs	r2, r1
 80084e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084ea:	f003 0320 	and.w	r3, r3, #32
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d00a      	beq.n	8008508 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	689b      	ldr	r3, [r3, #8]
 80084f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	681b      	ldr	r3, [r3, #0]
 8008504:	430a      	orrs	r2, r1
 8008506:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008508:	687b      	ldr	r3, [r7, #4]
 800850a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800850c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008510:	2b00      	cmp	r3, #0
 8008512:	d01a      	beq.n	800854a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	681b      	ldr	r3, [r3, #0]
 8008518:	685b      	ldr	r3, [r3, #4]
 800851a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	681b      	ldr	r3, [r3, #0]
 8008526:	430a      	orrs	r2, r1
 8008528:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800852e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008532:	d10a      	bne.n	800854a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008534:	687b      	ldr	r3, [r7, #4]
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008542:	687b      	ldr	r3, [r7, #4]
 8008544:	681b      	ldr	r3, [r3, #0]
 8008546:	430a      	orrs	r2, r1
 8008548:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800854a:	687b      	ldr	r3, [r7, #4]
 800854c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800854e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008552:	2b00      	cmp	r3, #0
 8008554:	d00a      	beq.n	800856c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	681b      	ldr	r3, [r3, #0]
 800855a:	685b      	ldr	r3, [r3, #4]
 800855c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008560:	687b      	ldr	r3, [r7, #4]
 8008562:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008564:	687b      	ldr	r3, [r7, #4]
 8008566:	681b      	ldr	r3, [r3, #0]
 8008568:	430a      	orrs	r2, r1
 800856a:	605a      	str	r2, [r3, #4]
  }
}
 800856c:	bf00      	nop
 800856e:	370c      	adds	r7, #12
 8008570:	46bd      	mov	sp, r7
 8008572:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008576:	4770      	bx	lr

08008578 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008578:	b580      	push	{r7, lr}
 800857a:	b086      	sub	sp, #24
 800857c:	af02      	add	r7, sp, #8
 800857e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	2200      	movs	r2, #0
 8008584:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008588:	f7f9 f8ce 	bl	8001728 <HAL_GetTick>
 800858c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	681b      	ldr	r3, [r3, #0]
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f003 0308 	and.w	r3, r3, #8
 8008598:	2b08      	cmp	r3, #8
 800859a:	d10e      	bne.n	80085ba <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800859c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80085a0:	9300      	str	r3, [sp, #0]
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	2200      	movs	r2, #0
 80085a6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80085aa:	6878      	ldr	r0, [r7, #4]
 80085ac:	f000 f82c 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 80085b0:	4603      	mov	r3, r0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d001      	beq.n	80085ba <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085b6:	2303      	movs	r3, #3
 80085b8:	e022      	b.n	8008600 <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0304 	and.w	r3, r3, #4
 80085c4:	2b04      	cmp	r3, #4
 80085c6:	d10e      	bne.n	80085e6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80085c8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80085cc:	9300      	str	r3, [sp, #0]
 80085ce:	68fb      	ldr	r3, [r7, #12]
 80085d0:	2200      	movs	r2, #0
 80085d2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80085d6:	6878      	ldr	r0, [r7, #4]
 80085d8:	f000 f816 	bl	8008608 <UART_WaitOnFlagUntilTimeout>
 80085dc:	4603      	mov	r3, r0
 80085de:	2b00      	cmp	r3, #0
 80085e0:	d001      	beq.n	80085e6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80085e2:	2303      	movs	r3, #3
 80085e4:	e00c      	b.n	8008600 <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	2220      	movs	r2, #32
 80085ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2220      	movs	r2, #32
 80085f2:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2200      	movs	r2, #0
 80085fa:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80085fe:	2300      	movs	r3, #0
}
 8008600:	4618      	mov	r0, r3
 8008602:	3710      	adds	r7, #16
 8008604:	46bd      	mov	sp, r7
 8008606:	bd80      	pop	{r7, pc}

08008608 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008608:	b580      	push	{r7, lr}
 800860a:	b084      	sub	sp, #16
 800860c:	af00      	add	r7, sp, #0
 800860e:	60f8      	str	r0, [r7, #12]
 8008610:	60b9      	str	r1, [r7, #8]
 8008612:	603b      	str	r3, [r7, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008618:	e02c      	b.n	8008674 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800861a:	69bb      	ldr	r3, [r7, #24]
 800861c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008620:	d028      	beq.n	8008674 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008622:	f7f9 f881 	bl	8001728 <HAL_GetTick>
 8008626:	4602      	mov	r2, r0
 8008628:	683b      	ldr	r3, [r7, #0]
 800862a:	1ad3      	subs	r3, r2, r3
 800862c:	69ba      	ldr	r2, [r7, #24]
 800862e:	429a      	cmp	r2, r3
 8008630:	d302      	bcc.n	8008638 <UART_WaitOnFlagUntilTimeout+0x30>
 8008632:	69bb      	ldr	r3, [r7, #24]
 8008634:	2b00      	cmp	r3, #0
 8008636:	d11d      	bne.n	8008674 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008638:	68fb      	ldr	r3, [r7, #12]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	681a      	ldr	r2, [r3, #0]
 800863e:	68fb      	ldr	r3, [r7, #12]
 8008640:	681b      	ldr	r3, [r3, #0]
 8008642:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008646:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	689a      	ldr	r2, [r3, #8]
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0201 	bic.w	r2, r2, #1
 8008656:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008658:	68fb      	ldr	r3, [r7, #12]
 800865a:	2220      	movs	r2, #32
 800865c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8008660:	68fb      	ldr	r3, [r7, #12]
 8008662:	2220      	movs	r2, #32
 8008664:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8008668:	68fb      	ldr	r3, [r7, #12]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8008670:	2303      	movs	r3, #3
 8008672:	e00f      	b.n	8008694 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008674:	68fb      	ldr	r3, [r7, #12]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	69da      	ldr	r2, [r3, #28]
 800867a:	68bb      	ldr	r3, [r7, #8]
 800867c:	4013      	ands	r3, r2
 800867e:	68ba      	ldr	r2, [r7, #8]
 8008680:	429a      	cmp	r2, r3
 8008682:	bf0c      	ite	eq
 8008684:	2301      	moveq	r3, #1
 8008686:	2300      	movne	r3, #0
 8008688:	b2db      	uxtb	r3, r3
 800868a:	461a      	mov	r2, r3
 800868c:	79fb      	ldrb	r3, [r7, #7]
 800868e:	429a      	cmp	r2, r3
 8008690:	d0c3      	beq.n	800861a <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008692:	2300      	movs	r3, #0
}
 8008694:	4618      	mov	r0, r3
 8008696:	3710      	adds	r7, #16
 8008698:	46bd      	mov	sp, r7
 800869a:	bd80      	pop	{r7, pc}

0800869c <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800869c:	b480      	push	{r7}
 800869e:	b085      	sub	sp, #20
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80086aa:	2b01      	cmp	r3, #1
 80086ac:	d101      	bne.n	80086b2 <HAL_UARTEx_DisableFifoMode+0x16>
 80086ae:	2302      	movs	r3, #2
 80086b0:	e027      	b.n	8008702 <HAL_UARTEx_DisableFifoMode+0x66>
 80086b2:	687b      	ldr	r3, [r7, #4]
 80086b4:	2201      	movs	r2, #1
 80086b6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	2224      	movs	r2, #36	; 0x24
 80086be:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80086c2:	687b      	ldr	r3, [r7, #4]
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	681a      	ldr	r2, [r3, #0]
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	681b      	ldr	r3, [r3, #0]
 80086d4:	f022 0201 	bic.w	r2, r2, #1
 80086d8:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80086e0:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2200      	movs	r2, #0
 80086e6:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	681b      	ldr	r3, [r3, #0]
 80086ec:	68fa      	ldr	r2, [r7, #12]
 80086ee:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2220      	movs	r2, #32
 80086f4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	2200      	movs	r2, #0
 80086fc:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008700:	2300      	movs	r3, #0
}
 8008702:	4618      	mov	r0, r3
 8008704:	3714      	adds	r7, #20
 8008706:	46bd      	mov	sp, r7
 8008708:	f85d 7b04 	ldr.w	r7, [sp], #4
 800870c:	4770      	bx	lr

0800870e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800870e:	b580      	push	{r7, lr}
 8008710:	b084      	sub	sp, #16
 8008712:	af00      	add	r7, sp, #0
 8008714:	6078      	str	r0, [r7, #4]
 8008716:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008718:	687b      	ldr	r3, [r7, #4]
 800871a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800871e:	2b01      	cmp	r3, #1
 8008720:	d101      	bne.n	8008726 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008722:	2302      	movs	r3, #2
 8008724:	e02d      	b.n	8008782 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2201      	movs	r2, #1
 800872a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	2224      	movs	r2, #36	; 0x24
 8008732:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	681b      	ldr	r3, [r3, #0]
 800873c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	681b      	ldr	r3, [r3, #0]
 8008742:	681a      	ldr	r2, [r3, #0]
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	f022 0201 	bic.w	r2, r2, #1
 800874c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	681b      	ldr	r3, [r3, #0]
 800875c:	683a      	ldr	r2, [r7, #0]
 800875e:	430a      	orrs	r2, r1
 8008760:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 f850 	bl	8008808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	681b      	ldr	r3, [r3, #0]
 800876c:	68fa      	ldr	r2, [r7, #12]
 800876e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	2220      	movs	r2, #32
 8008774:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	2200      	movs	r2, #0
 800877c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8008780:	2300      	movs	r3, #0
}
 8008782:	4618      	mov	r0, r3
 8008784:	3710      	adds	r7, #16
 8008786:	46bd      	mov	sp, r7
 8008788:	bd80      	pop	{r7, pc}

0800878a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800878a:	b580      	push	{r7, lr}
 800878c:	b084      	sub	sp, #16
 800878e:	af00      	add	r7, sp, #0
 8008790:	6078      	str	r0, [r7, #4]
 8008792:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800879a:	2b01      	cmp	r3, #1
 800879c:	d101      	bne.n	80087a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800879e:	2302      	movs	r3, #2
 80087a0:	e02d      	b.n	80087fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	2201      	movs	r2, #1
 80087a6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2224      	movs	r2, #36	; 0x24
 80087ae:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	681b      	ldr	r3, [r3, #0]
 80087be:	681a      	ldr	r2, [r3, #0]
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	f022 0201 	bic.w	r2, r2, #1
 80087c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	689b      	ldr	r3, [r3, #8]
 80087d0:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	681b      	ldr	r3, [r3, #0]
 80087d8:	683a      	ldr	r2, [r7, #0]
 80087da:	430a      	orrs	r2, r1
 80087dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80087de:	6878      	ldr	r0, [r7, #4]
 80087e0:	f000 f812 	bl	8008808 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	68fa      	ldr	r2, [r7, #12]
 80087ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	2220      	movs	r2, #32
 80087f0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 80087fc:	2300      	movs	r3, #0
}
 80087fe:	4618      	mov	r0, r3
 8008800:	3710      	adds	r7, #16
 8008802:	46bd      	mov	sp, r7
 8008804:	bd80      	pop	{r7, pc}
	...

08008808 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008808:	b480      	push	{r7}
 800880a:	b089      	sub	sp, #36	; 0x24
 800880c:	af00      	add	r7, sp, #0
 800880e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8008810:	4a2f      	ldr	r2, [pc, #188]	; (80088d0 <UARTEx_SetNbDataToProcess+0xc8>)
 8008812:	f107 0314 	add.w	r3, r7, #20
 8008816:	e892 0003 	ldmia.w	r2, {r0, r1}
 800881a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 800881e:	4a2d      	ldr	r2, [pc, #180]	; (80088d4 <UARTEx_SetNbDataToProcess+0xcc>)
 8008820:	f107 030c 	add.w	r3, r7, #12
 8008824:	e892 0003 	ldmia.w	r2, {r0, r1}
 8008828:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008830:	2b00      	cmp	r3, #0
 8008832:	d108      	bne.n	8008846 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	2201      	movs	r2, #1
 8008838:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2201      	movs	r2, #1
 8008840:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008844:	e03d      	b.n	80088c2 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008846:	2308      	movs	r3, #8
 8008848:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800884a:	2308      	movs	r3, #8
 800884c:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	689b      	ldr	r3, [r3, #8]
 8008854:	0e5b      	lsrs	r3, r3, #25
 8008856:	b2db      	uxtb	r3, r3
 8008858:	f003 0307 	and.w	r3, r3, #7
 800885c:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800885e:	687b      	ldr	r3, [r7, #4]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	689b      	ldr	r3, [r3, #8]
 8008864:	0f5b      	lsrs	r3, r3, #29
 8008866:	b2db      	uxtb	r3, r3
 8008868:	f003 0307 	and.w	r3, r3, #7
 800886c:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 800886e:	7fbb      	ldrb	r3, [r7, #30]
 8008870:	7f3a      	ldrb	r2, [r7, #28]
 8008872:	f107 0120 	add.w	r1, r7, #32
 8008876:	440a      	add	r2, r1
 8008878:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 800887c:	fb02 f303 	mul.w	r3, r2, r3
 8008880:	7f3a      	ldrb	r2, [r7, #28]
 8008882:	f107 0120 	add.w	r1, r7, #32
 8008886:	440a      	add	r2, r1
 8008888:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 800888c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008890:	b29a      	uxth	r2, r3
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8008898:	7ffb      	ldrb	r3, [r7, #31]
 800889a:	7f7a      	ldrb	r2, [r7, #29]
 800889c:	f107 0120 	add.w	r1, r7, #32
 80088a0:	440a      	add	r2, r1
 80088a2:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 80088a6:	fb02 f303 	mul.w	r3, r2, r3
 80088aa:	7f7a      	ldrb	r2, [r7, #29]
 80088ac:	f107 0120 	add.w	r1, r7, #32
 80088b0:	440a      	add	r2, r1
 80088b2:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 80088b6:	fb93 f3f2 	sdiv	r3, r3, r2
 80088ba:	b29a      	uxth	r2, r3
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80088c2:	bf00      	nop
 80088c4:	3724      	adds	r7, #36	; 0x24
 80088c6:	46bd      	mov	sp, r7
 80088c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80088cc:	4770      	bx	lr
 80088ce:	bf00      	nop
 80088d0:	0800bbf0 	.word	0x0800bbf0
 80088d4:	0800bbf8 	.word	0x0800bbf8

080088d8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 80088d8:	b480      	push	{r7}
 80088da:	b085      	sub	sp, #20
 80088dc:	af00      	add	r7, sp, #0
 80088de:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 80088e0:	f64b 7380 	movw	r3, #49024	; 0xbf80
 80088e4:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 80088ec:	b29a      	uxth	r2, r3
 80088ee:	89fb      	ldrh	r3, [r7, #14]
 80088f0:	4313      	orrs	r3, r2
 80088f2:	b29a      	uxth	r2, r3
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 80088fa:	2300      	movs	r3, #0
}
 80088fc:	4618      	mov	r0, r3
 80088fe:	3714      	adds	r7, #20
 8008900:	46bd      	mov	sp, r7
 8008902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008906:	4770      	bx	lr

08008908 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8008908:	b480      	push	{r7}
 800890a:	b085      	sub	sp, #20
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  uint16_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8008910:	f64b 7380 	movw	r3, #49024	; 0xbf80
 8008914:	81fb      	strh	r3, [r7, #14]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 800891c:	b29b      	uxth	r3, r3
 800891e:	b21a      	sxth	r2, r3
 8008920:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8008924:	43db      	mvns	r3, r3
 8008926:	b21b      	sxth	r3, r3
 8008928:	4013      	ands	r3, r2
 800892a:	b21b      	sxth	r3, r3
 800892c:	b29a      	uxth	r2, r3
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8008934:	2300      	movs	r3, #0
}
 8008936:	4618      	mov	r0, r3
 8008938:	3714      	adds	r7, #20
 800893a:	46bd      	mov	sp, r7
 800893c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008940:	4770      	bx	lr

08008942 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8008942:	b084      	sub	sp, #16
 8008944:	b580      	push	{r7, lr}
 8008946:	b082      	sub	sp, #8
 8008948:	af00      	add	r7, sp, #0
 800894a:	6078      	str	r0, [r7, #4]
 800894c:	f107 0014 	add.w	r0, r7, #20
 8008950:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	2201      	movs	r2, #1
 8008958:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	2200      	movs	r2, #0
 8008960:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8008964:	687b      	ldr	r3, [r7, #4]
 8008966:	2200      	movs	r2, #0
 8008968:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	2200      	movs	r2, #0
 8008970:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  /* Enable USB Device Interrupt mask */
  (void)USB_EnableGlobalInt(USBx);
 8008974:	6878      	ldr	r0, [r7, #4]
 8008976:	f7ff ffaf 	bl	80088d8 <USB_EnableGlobalInt>

  return HAL_OK;
 800897a:	2300      	movs	r3, #0
}
 800897c:	4618      	mov	r0, r3
 800897e:	3708      	adds	r7, #8
 8008980:	46bd      	mov	sp, r7
 8008982:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8008986:	b004      	add	sp, #16
 8008988:	4770      	bx	lr
	...

0800898c <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800898c:	b490      	push	{r4, r7}
 800898e:	b084      	sub	sp, #16
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 8008996:	2300      	movs	r3, #0
 8008998:	73fb      	strb	r3, [r7, #15]
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800899a:	687a      	ldr	r2, [r7, #4]
 800899c:	683b      	ldr	r3, [r7, #0]
 800899e:	781b      	ldrb	r3, [r3, #0]
 80089a0:	009b      	lsls	r3, r3, #2
 80089a2:	4413      	add	r3, r2
 80089a4:	881b      	ldrh	r3, [r3, #0]
 80089a6:	b29b      	uxth	r3, r3
 80089a8:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80089ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80089b0:	81bb      	strh	r3, [r7, #12]

  /* initialize Endpoint */
  switch (ep->type)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	78db      	ldrb	r3, [r3, #3]
 80089b6:	2b03      	cmp	r3, #3
 80089b8:	d819      	bhi.n	80089ee <USB_ActivateEndpoint+0x62>
 80089ba:	a201      	add	r2, pc, #4	; (adr r2, 80089c0 <USB_ActivateEndpoint+0x34>)
 80089bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c0:	080089d1 	.word	0x080089d1
 80089c4:	080089e5 	.word	0x080089e5
 80089c8:	080089f5 	.word	0x080089f5
 80089cc:	080089db 	.word	0x080089db
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80089d0:	89bb      	ldrh	r3, [r7, #12]
 80089d2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80089d6:	81bb      	strh	r3, [r7, #12]
      break;
 80089d8:	e00d      	b.n	80089f6 <USB_ActivateEndpoint+0x6a>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 80089da:	89bb      	ldrh	r3, [r7, #12]
 80089dc:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 80089e0:	81bb      	strh	r3, [r7, #12]
      break;
 80089e2:	e008      	b.n	80089f6 <USB_ActivateEndpoint+0x6a>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 80089e4:	89bb      	ldrh	r3, [r7, #12]
 80089e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80089ea:	81bb      	strh	r3, [r7, #12]
      break;
 80089ec:	e003      	b.n	80089f6 <USB_ActivateEndpoint+0x6a>

    default:
      ret = HAL_ERROR;
 80089ee:	2301      	movs	r3, #1
 80089f0:	73fb      	strb	r3, [r7, #15]
      break;
 80089f2:	e000      	b.n	80089f6 <USB_ActivateEndpoint+0x6a>
      break;
 80089f4:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX);
 80089f6:	687a      	ldr	r2, [r7, #4]
 80089f8:	683b      	ldr	r3, [r7, #0]
 80089fa:	781b      	ldrb	r3, [r3, #0]
 80089fc:	009b      	lsls	r3, r3, #2
 80089fe:	441a      	add	r2, r3
 8008a00:	89bb      	ldrh	r3, [r7, #12]
 8008a02:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8008a06:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8008a0a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008a0e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8008a16:	687a      	ldr	r2, [r7, #4]
 8008a18:	683b      	ldr	r3, [r7, #0]
 8008a1a:	781b      	ldrb	r3, [r3, #0]
 8008a1c:	009b      	lsls	r3, r3, #2
 8008a1e:	4413      	add	r3, r2
 8008a20:	881b      	ldrh	r3, [r3, #0]
 8008a22:	b29b      	uxth	r3, r3
 8008a24:	b21b      	sxth	r3, r3
 8008a26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008a2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008a2e:	b21a      	sxth	r2, r3
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	781b      	ldrb	r3, [r3, #0]
 8008a34:	b21b      	sxth	r3, r3
 8008a36:	4313      	orrs	r3, r2
 8008a38:	b21b      	sxth	r3, r3
 8008a3a:	b29c      	uxth	r4, r3
 8008a3c:	687a      	ldr	r2, [r7, #4]
 8008a3e:	683b      	ldr	r3, [r7, #0]
 8008a40:	781b      	ldrb	r3, [r3, #0]
 8008a42:	009b      	lsls	r3, r3, #2
 8008a44:	441a      	add	r2, r3
 8008a46:	4b8a      	ldr	r3, [pc, #552]	; (8008c70 <USB_ActivateEndpoint+0x2e4>)
 8008a48:	4323      	orrs	r3, r4
 8008a4a:	b29b      	uxth	r3, r3
 8008a4c:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 8008a4e:	683b      	ldr	r3, [r7, #0]
 8008a50:	7b1b      	ldrb	r3, [r3, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	f040 8112 	bne.w	8008c7c <USB_ActivateEndpoint+0x2f0>
  {
    if (ep->is_in != 0U)
 8008a58:	683b      	ldr	r3, [r7, #0]
 8008a5a:	785b      	ldrb	r3, [r3, #1]
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d067      	beq.n	8008b30 <USB_ActivateEndpoint+0x1a4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008a60:	687c      	ldr	r4, [r7, #4]
 8008a62:	687b      	ldr	r3, [r7, #4]
 8008a64:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008a68:	b29b      	uxth	r3, r3
 8008a6a:	441c      	add	r4, r3
 8008a6c:	683b      	ldr	r3, [r7, #0]
 8008a6e:	781b      	ldrb	r3, [r3, #0]
 8008a70:	00db      	lsls	r3, r3, #3
 8008a72:	4423      	add	r3, r4
 8008a74:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008a78:	461c      	mov	r4, r3
 8008a7a:	683b      	ldr	r3, [r7, #0]
 8008a7c:	88db      	ldrh	r3, [r3, #6]
 8008a7e:	085b      	lsrs	r3, r3, #1
 8008a80:	b29b      	uxth	r3, r3
 8008a82:	005b      	lsls	r3, r3, #1
 8008a84:	b29b      	uxth	r3, r3
 8008a86:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008a88:	687a      	ldr	r2, [r7, #4]
 8008a8a:	683b      	ldr	r3, [r7, #0]
 8008a8c:	781b      	ldrb	r3, [r3, #0]
 8008a8e:	009b      	lsls	r3, r3, #2
 8008a90:	4413      	add	r3, r2
 8008a92:	881b      	ldrh	r3, [r3, #0]
 8008a94:	b29c      	uxth	r4, r3
 8008a96:	4623      	mov	r3, r4
 8008a98:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008a9c:	2b00      	cmp	r3, #0
 8008a9e:	d014      	beq.n	8008aca <USB_ActivateEndpoint+0x13e>
 8008aa0:	687a      	ldr	r2, [r7, #4]
 8008aa2:	683b      	ldr	r3, [r7, #0]
 8008aa4:	781b      	ldrb	r3, [r3, #0]
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	4413      	add	r3, r2
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ab2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008ab6:	b29c      	uxth	r4, r3
 8008ab8:	687a      	ldr	r2, [r7, #4]
 8008aba:	683b      	ldr	r3, [r7, #0]
 8008abc:	781b      	ldrb	r3, [r3, #0]
 8008abe:	009b      	lsls	r3, r3, #2
 8008ac0:	441a      	add	r2, r3
 8008ac2:	4b6c      	ldr	r3, [pc, #432]	; (8008c74 <USB_ActivateEndpoint+0x2e8>)
 8008ac4:	4323      	orrs	r3, r4
 8008ac6:	b29b      	uxth	r3, r3
 8008ac8:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008aca:	683b      	ldr	r3, [r7, #0]
 8008acc:	78db      	ldrb	r3, [r3, #3]
 8008ace:	2b01      	cmp	r3, #1
 8008ad0:	d018      	beq.n	8008b04 <USB_ActivateEndpoint+0x178>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008ad2:	687a      	ldr	r2, [r7, #4]
 8008ad4:	683b      	ldr	r3, [r7, #0]
 8008ad6:	781b      	ldrb	r3, [r3, #0]
 8008ad8:	009b      	lsls	r3, r3, #2
 8008ada:	4413      	add	r3, r2
 8008adc:	881b      	ldrh	r3, [r3, #0]
 8008ade:	b29b      	uxth	r3, r3
 8008ae0:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ae4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008ae8:	b29c      	uxth	r4, r3
 8008aea:	f084 0320 	eor.w	r3, r4, #32
 8008aee:	b29c      	uxth	r4, r3
 8008af0:	687a      	ldr	r2, [r7, #4]
 8008af2:	683b      	ldr	r3, [r7, #0]
 8008af4:	781b      	ldrb	r3, [r3, #0]
 8008af6:	009b      	lsls	r3, r3, #2
 8008af8:	441a      	add	r2, r3
 8008afa:	4b5d      	ldr	r3, [pc, #372]	; (8008c70 <USB_ActivateEndpoint+0x2e4>)
 8008afc:	4323      	orrs	r3, r4
 8008afe:	b29b      	uxth	r3, r3
 8008b00:	8013      	strh	r3, [r2, #0]
 8008b02:	e22b      	b.n	8008f5c <USB_ActivateEndpoint+0x5d0>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008b04:	687a      	ldr	r2, [r7, #4]
 8008b06:	683b      	ldr	r3, [r7, #0]
 8008b08:	781b      	ldrb	r3, [r3, #0]
 8008b0a:	009b      	lsls	r3, r3, #2
 8008b0c:	4413      	add	r3, r2
 8008b0e:	881b      	ldrh	r3, [r3, #0]
 8008b10:	b29b      	uxth	r3, r3
 8008b12:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008b16:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008b1a:	b29c      	uxth	r4, r3
 8008b1c:	687a      	ldr	r2, [r7, #4]
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	009b      	lsls	r3, r3, #2
 8008b24:	441a      	add	r2, r3
 8008b26:	4b52      	ldr	r3, [pc, #328]	; (8008c70 <USB_ActivateEndpoint+0x2e4>)
 8008b28:	4323      	orrs	r3, r4
 8008b2a:	b29b      	uxth	r3, r3
 8008b2c:	8013      	strh	r3, [r2, #0]
 8008b2e:	e215      	b.n	8008f5c <USB_ActivateEndpoint+0x5d0>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8008b30:	687c      	ldr	r4, [r7, #4]
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b38:	b29b      	uxth	r3, r3
 8008b3a:	441c      	add	r4, r3
 8008b3c:	683b      	ldr	r3, [r7, #0]
 8008b3e:	781b      	ldrb	r3, [r3, #0]
 8008b40:	00db      	lsls	r3, r3, #3
 8008b42:	4423      	add	r3, r4
 8008b44:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008b48:	461c      	mov	r4, r3
 8008b4a:	683b      	ldr	r3, [r7, #0]
 8008b4c:	88db      	ldrh	r3, [r3, #6]
 8008b4e:	085b      	lsrs	r3, r3, #1
 8008b50:	b29b      	uxth	r3, r3
 8008b52:	005b      	lsls	r3, r3, #1
 8008b54:	b29b      	uxth	r3, r3
 8008b56:	8023      	strh	r3, [r4, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8008b58:	687c      	ldr	r4, [r7, #4]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008b60:	b29b      	uxth	r3, r3
 8008b62:	441c      	add	r4, r3
 8008b64:	683b      	ldr	r3, [r7, #0]
 8008b66:	781b      	ldrb	r3, [r3, #0]
 8008b68:	00db      	lsls	r3, r3, #3
 8008b6a:	4423      	add	r3, r4
 8008b6c:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8008b70:	461c      	mov	r4, r3
 8008b72:	683b      	ldr	r3, [r7, #0]
 8008b74:	691b      	ldr	r3, [r3, #16]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d10e      	bne.n	8008b98 <USB_ActivateEndpoint+0x20c>
 8008b7a:	8823      	ldrh	r3, [r4, #0]
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8008b82:	b29b      	uxth	r3, r3
 8008b84:	8023      	strh	r3, [r4, #0]
 8008b86:	8823      	ldrh	r3, [r4, #0]
 8008b88:	b29b      	uxth	r3, r3
 8008b8a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008b8e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008b92:	b29b      	uxth	r3, r3
 8008b94:	8023      	strh	r3, [r4, #0]
 8008b96:	e02d      	b.n	8008bf4 <USB_ActivateEndpoint+0x268>
 8008b98:	683b      	ldr	r3, [r7, #0]
 8008b9a:	691b      	ldr	r3, [r3, #16]
 8008b9c:	2b3e      	cmp	r3, #62	; 0x3e
 8008b9e:	d812      	bhi.n	8008bc6 <USB_ActivateEndpoint+0x23a>
 8008ba0:	683b      	ldr	r3, [r7, #0]
 8008ba2:	691b      	ldr	r3, [r3, #16]
 8008ba4:	085b      	lsrs	r3, r3, #1
 8008ba6:	60bb      	str	r3, [r7, #8]
 8008ba8:	683b      	ldr	r3, [r7, #0]
 8008baa:	691b      	ldr	r3, [r3, #16]
 8008bac:	f003 0301 	and.w	r3, r3, #1
 8008bb0:	2b00      	cmp	r3, #0
 8008bb2:	d002      	beq.n	8008bba <USB_ActivateEndpoint+0x22e>
 8008bb4:	68bb      	ldr	r3, [r7, #8]
 8008bb6:	3301      	adds	r3, #1
 8008bb8:	60bb      	str	r3, [r7, #8]
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	b29b      	uxth	r3, r3
 8008bbe:	029b      	lsls	r3, r3, #10
 8008bc0:	b29b      	uxth	r3, r3
 8008bc2:	8023      	strh	r3, [r4, #0]
 8008bc4:	e016      	b.n	8008bf4 <USB_ActivateEndpoint+0x268>
 8008bc6:	683b      	ldr	r3, [r7, #0]
 8008bc8:	691b      	ldr	r3, [r3, #16]
 8008bca:	095b      	lsrs	r3, r3, #5
 8008bcc:	60bb      	str	r3, [r7, #8]
 8008bce:	683b      	ldr	r3, [r7, #0]
 8008bd0:	691b      	ldr	r3, [r3, #16]
 8008bd2:	f003 031f 	and.w	r3, r3, #31
 8008bd6:	2b00      	cmp	r3, #0
 8008bd8:	d102      	bne.n	8008be0 <USB_ActivateEndpoint+0x254>
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	3b01      	subs	r3, #1
 8008bde:	60bb      	str	r3, [r7, #8]
 8008be0:	68bb      	ldr	r3, [r7, #8]
 8008be2:	b29b      	uxth	r3, r3
 8008be4:	029b      	lsls	r3, r3, #10
 8008be6:	b29b      	uxth	r3, r3
 8008be8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bf0:	b29b      	uxth	r3, r3
 8008bf2:	8023      	strh	r3, [r4, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008bf4:	687a      	ldr	r2, [r7, #4]
 8008bf6:	683b      	ldr	r3, [r7, #0]
 8008bf8:	781b      	ldrb	r3, [r3, #0]
 8008bfa:	009b      	lsls	r3, r3, #2
 8008bfc:	4413      	add	r3, r2
 8008bfe:	881b      	ldrh	r3, [r3, #0]
 8008c00:	b29c      	uxth	r4, r3
 8008c02:	4623      	mov	r3, r4
 8008c04:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008c08:	2b00      	cmp	r3, #0
 8008c0a:	d014      	beq.n	8008c36 <USB_ActivateEndpoint+0x2aa>
 8008c0c:	687a      	ldr	r2, [r7, #4]
 8008c0e:	683b      	ldr	r3, [r7, #0]
 8008c10:	781b      	ldrb	r3, [r3, #0]
 8008c12:	009b      	lsls	r3, r3, #2
 8008c14:	4413      	add	r3, r2
 8008c16:	881b      	ldrh	r3, [r3, #0]
 8008c18:	b29b      	uxth	r3, r3
 8008c1a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c1e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c22:	b29c      	uxth	r4, r3
 8008c24:	687a      	ldr	r2, [r7, #4]
 8008c26:	683b      	ldr	r3, [r7, #0]
 8008c28:	781b      	ldrb	r3, [r3, #0]
 8008c2a:	009b      	lsls	r3, r3, #2
 8008c2c:	441a      	add	r2, r3
 8008c2e:	4b12      	ldr	r3, [pc, #72]	; (8008c78 <USB_ActivateEndpoint+0x2ec>)
 8008c30:	4323      	orrs	r3, r4
 8008c32:	b29b      	uxth	r3, r3
 8008c34:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008c36:	687a      	ldr	r2, [r7, #4]
 8008c38:	683b      	ldr	r3, [r7, #0]
 8008c3a:	781b      	ldrb	r3, [r3, #0]
 8008c3c:	009b      	lsls	r3, r3, #2
 8008c3e:	4413      	add	r3, r2
 8008c40:	881b      	ldrh	r3, [r3, #0]
 8008c42:	b29b      	uxth	r3, r3
 8008c44:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008c48:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c4c:	b29c      	uxth	r4, r3
 8008c4e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008c52:	b29c      	uxth	r4, r3
 8008c54:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008c58:	b29c      	uxth	r4, r3
 8008c5a:	687a      	ldr	r2, [r7, #4]
 8008c5c:	683b      	ldr	r3, [r7, #0]
 8008c5e:	781b      	ldrb	r3, [r3, #0]
 8008c60:	009b      	lsls	r3, r3, #2
 8008c62:	441a      	add	r2, r3
 8008c64:	4b02      	ldr	r3, [pc, #8]	; (8008c70 <USB_ActivateEndpoint+0x2e4>)
 8008c66:	4323      	orrs	r3, r4
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	8013      	strh	r3, [r2, #0]
 8008c6c:	e176      	b.n	8008f5c <USB_ActivateEndpoint+0x5d0>
 8008c6e:	bf00      	nop
 8008c70:	ffff8080 	.word	0xffff8080
 8008c74:	ffff80c0 	.word	0xffff80c0
 8008c78:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8008c7c:	687a      	ldr	r2, [r7, #4]
 8008c7e:	683b      	ldr	r3, [r7, #0]
 8008c80:	781b      	ldrb	r3, [r3, #0]
 8008c82:	009b      	lsls	r3, r3, #2
 8008c84:	4413      	add	r3, r2
 8008c86:	881b      	ldrh	r3, [r3, #0]
 8008c88:	b29b      	uxth	r3, r3
 8008c8a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008c92:	b29c      	uxth	r4, r3
 8008c94:	687a      	ldr	r2, [r7, #4]
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	781b      	ldrb	r3, [r3, #0]
 8008c9a:	009b      	lsls	r3, r3, #2
 8008c9c:	441a      	add	r2, r3
 8008c9e:	4b96      	ldr	r3, [pc, #600]	; (8008ef8 <USB_ActivateEndpoint+0x56c>)
 8008ca0:	4323      	orrs	r3, r4
 8008ca2:	b29b      	uxth	r3, r3
 8008ca4:	8013      	strh	r3, [r2, #0]
    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8008ca6:	687c      	ldr	r4, [r7, #4]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cae:	b29b      	uxth	r3, r3
 8008cb0:	441c      	add	r4, r3
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	781b      	ldrb	r3, [r3, #0]
 8008cb6:	00db      	lsls	r3, r3, #3
 8008cb8:	4423      	add	r3, r4
 8008cba:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008cbe:	461c      	mov	r4, r3
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	891b      	ldrh	r3, [r3, #8]
 8008cc4:	085b      	lsrs	r3, r3, #1
 8008cc6:	b29b      	uxth	r3, r3
 8008cc8:	005b      	lsls	r3, r3, #1
 8008cca:	b29b      	uxth	r3, r3
 8008ccc:	8023      	strh	r3, [r4, #0]
 8008cce:	687c      	ldr	r4, [r7, #4]
 8008cd0:	687b      	ldr	r3, [r7, #4]
 8008cd2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8008cd6:	b29b      	uxth	r3, r3
 8008cd8:	441c      	add	r4, r3
 8008cda:	683b      	ldr	r3, [r7, #0]
 8008cdc:	781b      	ldrb	r3, [r3, #0]
 8008cde:	00db      	lsls	r3, r3, #3
 8008ce0:	4423      	add	r3, r4
 8008ce2:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8008ce6:	461c      	mov	r4, r3
 8008ce8:	683b      	ldr	r3, [r7, #0]
 8008cea:	895b      	ldrh	r3, [r3, #10]
 8008cec:	085b      	lsrs	r3, r3, #1
 8008cee:	b29b      	uxth	r3, r3
 8008cf0:	005b      	lsls	r3, r3, #1
 8008cf2:	b29b      	uxth	r3, r3
 8008cf4:	8023      	strh	r3, [r4, #0]

    if (ep->is_in == 0U)
 8008cf6:	683b      	ldr	r3, [r7, #0]
 8008cf8:	785b      	ldrb	r3, [r3, #1]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	f040 8088 	bne.w	8008e10 <USB_ActivateEndpoint+0x484>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008d00:	687a      	ldr	r2, [r7, #4]
 8008d02:	683b      	ldr	r3, [r7, #0]
 8008d04:	781b      	ldrb	r3, [r3, #0]
 8008d06:	009b      	lsls	r3, r3, #2
 8008d08:	4413      	add	r3, r2
 8008d0a:	881b      	ldrh	r3, [r3, #0]
 8008d0c:	b29c      	uxth	r4, r3
 8008d0e:	4623      	mov	r3, r4
 8008d10:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d014      	beq.n	8008d42 <USB_ActivateEndpoint+0x3b6>
 8008d18:	687a      	ldr	r2, [r7, #4]
 8008d1a:	683b      	ldr	r3, [r7, #0]
 8008d1c:	781b      	ldrb	r3, [r3, #0]
 8008d1e:	009b      	lsls	r3, r3, #2
 8008d20:	4413      	add	r3, r2
 8008d22:	881b      	ldrh	r3, [r3, #0]
 8008d24:	b29b      	uxth	r3, r3
 8008d26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d2a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d2e:	b29c      	uxth	r4, r3
 8008d30:	687a      	ldr	r2, [r7, #4]
 8008d32:	683b      	ldr	r3, [r7, #0]
 8008d34:	781b      	ldrb	r3, [r3, #0]
 8008d36:	009b      	lsls	r3, r3, #2
 8008d38:	441a      	add	r2, r3
 8008d3a:	4b70      	ldr	r3, [pc, #448]	; (8008efc <USB_ActivateEndpoint+0x570>)
 8008d3c:	4323      	orrs	r3, r4
 8008d3e:	b29b      	uxth	r3, r3
 8008d40:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008d42:	687a      	ldr	r2, [r7, #4]
 8008d44:	683b      	ldr	r3, [r7, #0]
 8008d46:	781b      	ldrb	r3, [r3, #0]
 8008d48:	009b      	lsls	r3, r3, #2
 8008d4a:	4413      	add	r3, r2
 8008d4c:	881b      	ldrh	r3, [r3, #0]
 8008d4e:	b29c      	uxth	r4, r3
 8008d50:	4623      	mov	r3, r4
 8008d52:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	d014      	beq.n	8008d84 <USB_ActivateEndpoint+0x3f8>
 8008d5a:	687a      	ldr	r2, [r7, #4]
 8008d5c:	683b      	ldr	r3, [r7, #0]
 8008d5e:	781b      	ldrb	r3, [r3, #0]
 8008d60:	009b      	lsls	r3, r3, #2
 8008d62:	4413      	add	r3, r2
 8008d64:	881b      	ldrh	r3, [r3, #0]
 8008d66:	b29b      	uxth	r3, r3
 8008d68:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d6c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d70:	b29c      	uxth	r4, r3
 8008d72:	687a      	ldr	r2, [r7, #4]
 8008d74:	683b      	ldr	r3, [r7, #0]
 8008d76:	781b      	ldrb	r3, [r3, #0]
 8008d78:	009b      	lsls	r3, r3, #2
 8008d7a:	441a      	add	r2, r3
 8008d7c:	4b60      	ldr	r3, [pc, #384]	; (8008f00 <USB_ActivateEndpoint+0x574>)
 8008d7e:	4323      	orrs	r3, r4
 8008d80:	b29b      	uxth	r3, r3
 8008d82:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out */
      PCD_TX_DTOG(USBx, ep->num);
 8008d84:	687a      	ldr	r2, [r7, #4]
 8008d86:	683b      	ldr	r3, [r7, #0]
 8008d88:	781b      	ldrb	r3, [r3, #0]
 8008d8a:	009b      	lsls	r3, r3, #2
 8008d8c:	4413      	add	r3, r2
 8008d8e:	881b      	ldrh	r3, [r3, #0]
 8008d90:	b29b      	uxth	r3, r3
 8008d92:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008d96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008d9a:	b29c      	uxth	r4, r3
 8008d9c:	687a      	ldr	r2, [r7, #4]
 8008d9e:	683b      	ldr	r3, [r7, #0]
 8008da0:	781b      	ldrb	r3, [r3, #0]
 8008da2:	009b      	lsls	r3, r3, #2
 8008da4:	441a      	add	r2, r3
 8008da6:	4b56      	ldr	r3, [pc, #344]	; (8008f00 <USB_ActivateEndpoint+0x574>)
 8008da8:	4323      	orrs	r3, r4
 8008daa:	b29b      	uxth	r3, r3
 8008dac:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008dae:	687a      	ldr	r2, [r7, #4]
 8008db0:	683b      	ldr	r3, [r7, #0]
 8008db2:	781b      	ldrb	r3, [r3, #0]
 8008db4:	009b      	lsls	r3, r3, #2
 8008db6:	4413      	add	r3, r2
 8008db8:	881b      	ldrh	r3, [r3, #0]
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008dc0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008dc4:	b29c      	uxth	r4, r3
 8008dc6:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8008dca:	b29c      	uxth	r4, r3
 8008dcc:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8008dd0:	b29c      	uxth	r4, r3
 8008dd2:	687a      	ldr	r2, [r7, #4]
 8008dd4:	683b      	ldr	r3, [r7, #0]
 8008dd6:	781b      	ldrb	r3, [r3, #0]
 8008dd8:	009b      	lsls	r3, r3, #2
 8008dda:	441a      	add	r2, r3
 8008ddc:	4b49      	ldr	r3, [pc, #292]	; (8008f04 <USB_ActivateEndpoint+0x578>)
 8008dde:	4323      	orrs	r3, r4
 8008de0:	b29b      	uxth	r3, r3
 8008de2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008de4:	687a      	ldr	r2, [r7, #4]
 8008de6:	683b      	ldr	r3, [r7, #0]
 8008de8:	781b      	ldrb	r3, [r3, #0]
 8008dea:	009b      	lsls	r3, r3, #2
 8008dec:	4413      	add	r3, r2
 8008dee:	881b      	ldrh	r3, [r3, #0]
 8008df0:	b29b      	uxth	r3, r3
 8008df2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008df6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008dfa:	b29c      	uxth	r4, r3
 8008dfc:	687a      	ldr	r2, [r7, #4]
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	781b      	ldrb	r3, [r3, #0]
 8008e02:	009b      	lsls	r3, r3, #2
 8008e04:	441a      	add	r2, r3
 8008e06:	4b3f      	ldr	r3, [pc, #252]	; (8008f04 <USB_ActivateEndpoint+0x578>)
 8008e08:	4323      	orrs	r3, r4
 8008e0a:	b29b      	uxth	r3, r3
 8008e0c:	8013      	strh	r3, [r2, #0]
 8008e0e:	e0a5      	b.n	8008f5c <USB_ActivateEndpoint+0x5d0>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008e10:	687a      	ldr	r2, [r7, #4]
 8008e12:	683b      	ldr	r3, [r7, #0]
 8008e14:	781b      	ldrb	r3, [r3, #0]
 8008e16:	009b      	lsls	r3, r3, #2
 8008e18:	4413      	add	r3, r2
 8008e1a:	881b      	ldrh	r3, [r3, #0]
 8008e1c:	b29c      	uxth	r4, r3
 8008e1e:	4623      	mov	r3, r4
 8008e20:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008e24:	2b00      	cmp	r3, #0
 8008e26:	d014      	beq.n	8008e52 <USB_ActivateEndpoint+0x4c6>
 8008e28:	687a      	ldr	r2, [r7, #4]
 8008e2a:	683b      	ldr	r3, [r7, #0]
 8008e2c:	781b      	ldrb	r3, [r3, #0]
 8008e2e:	009b      	lsls	r3, r3, #2
 8008e30:	4413      	add	r3, r2
 8008e32:	881b      	ldrh	r3, [r3, #0]
 8008e34:	b29b      	uxth	r3, r3
 8008e36:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e3a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e3e:	b29c      	uxth	r4, r3
 8008e40:	687a      	ldr	r2, [r7, #4]
 8008e42:	683b      	ldr	r3, [r7, #0]
 8008e44:	781b      	ldrb	r3, [r3, #0]
 8008e46:	009b      	lsls	r3, r3, #2
 8008e48:	441a      	add	r2, r3
 8008e4a:	4b2c      	ldr	r3, [pc, #176]	; (8008efc <USB_ActivateEndpoint+0x570>)
 8008e4c:	4323      	orrs	r3, r4
 8008e4e:	b29b      	uxth	r3, r3
 8008e50:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008e52:	687a      	ldr	r2, [r7, #4]
 8008e54:	683b      	ldr	r3, [r7, #0]
 8008e56:	781b      	ldrb	r3, [r3, #0]
 8008e58:	009b      	lsls	r3, r3, #2
 8008e5a:	4413      	add	r3, r2
 8008e5c:	881b      	ldrh	r3, [r3, #0]
 8008e5e:	b29c      	uxth	r4, r3
 8008e60:	4623      	mov	r3, r4
 8008e62:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d014      	beq.n	8008e94 <USB_ActivateEndpoint+0x508>
 8008e6a:	687a      	ldr	r2, [r7, #4]
 8008e6c:	683b      	ldr	r3, [r7, #0]
 8008e6e:	781b      	ldrb	r3, [r3, #0]
 8008e70:	009b      	lsls	r3, r3, #2
 8008e72:	4413      	add	r3, r2
 8008e74:	881b      	ldrh	r3, [r3, #0]
 8008e76:	b29b      	uxth	r3, r3
 8008e78:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008e7c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008e80:	b29c      	uxth	r4, r3
 8008e82:	687a      	ldr	r2, [r7, #4]
 8008e84:	683b      	ldr	r3, [r7, #0]
 8008e86:	781b      	ldrb	r3, [r3, #0]
 8008e88:	009b      	lsls	r3, r3, #2
 8008e8a:	441a      	add	r2, r3
 8008e8c:	4b1c      	ldr	r3, [pc, #112]	; (8008f00 <USB_ActivateEndpoint+0x574>)
 8008e8e:	4323      	orrs	r3, r4
 8008e90:	b29b      	uxth	r3, r3
 8008e92:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8008e94:	687a      	ldr	r2, [r7, #4]
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	781b      	ldrb	r3, [r3, #0]
 8008e9a:	009b      	lsls	r3, r3, #2
 8008e9c:	4413      	add	r3, r2
 8008e9e:	881b      	ldrh	r3, [r3, #0]
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ea6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008eaa:	b29c      	uxth	r4, r3
 8008eac:	687a      	ldr	r2, [r7, #4]
 8008eae:	683b      	ldr	r3, [r7, #0]
 8008eb0:	781b      	ldrb	r3, [r3, #0]
 8008eb2:	009b      	lsls	r3, r3, #2
 8008eb4:	441a      	add	r2, r3
 8008eb6:	4b11      	ldr	r3, [pc, #68]	; (8008efc <USB_ActivateEndpoint+0x570>)
 8008eb8:	4323      	orrs	r3, r4
 8008eba:	b29b      	uxth	r3, r3
 8008ebc:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008ebe:	683b      	ldr	r3, [r7, #0]
 8008ec0:	78db      	ldrb	r3, [r3, #3]
 8008ec2:	2b01      	cmp	r3, #1
 8008ec4:	d020      	beq.n	8008f08 <USB_ActivateEndpoint+0x57c>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8008ec6:	687a      	ldr	r2, [r7, #4]
 8008ec8:	683b      	ldr	r3, [r7, #0]
 8008eca:	781b      	ldrb	r3, [r3, #0]
 8008ecc:	009b      	lsls	r3, r3, #2
 8008ece:	4413      	add	r3, r2
 8008ed0:	881b      	ldrh	r3, [r3, #0]
 8008ed2:	b29b      	uxth	r3, r3
 8008ed4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008ed8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008edc:	b29c      	uxth	r4, r3
 8008ede:	f084 0320 	eor.w	r3, r4, #32
 8008ee2:	b29c      	uxth	r4, r3
 8008ee4:	687a      	ldr	r2, [r7, #4]
 8008ee6:	683b      	ldr	r3, [r7, #0]
 8008ee8:	781b      	ldrb	r3, [r3, #0]
 8008eea:	009b      	lsls	r3, r3, #2
 8008eec:	441a      	add	r2, r3
 8008eee:	4b05      	ldr	r3, [pc, #20]	; (8008f04 <USB_ActivateEndpoint+0x578>)
 8008ef0:	4323      	orrs	r3, r4
 8008ef2:	b29b      	uxth	r3, r3
 8008ef4:	8013      	strh	r3, [r2, #0]
 8008ef6:	e01c      	b.n	8008f32 <USB_ActivateEndpoint+0x5a6>
 8008ef8:	ffff8180 	.word	0xffff8180
 8008efc:	ffffc080 	.word	0xffffc080
 8008f00:	ffff80c0 	.word	0xffff80c0
 8008f04:	ffff8080 	.word	0xffff8080
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008f08:	687a      	ldr	r2, [r7, #4]
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	781b      	ldrb	r3, [r3, #0]
 8008f0e:	009b      	lsls	r3, r3, #2
 8008f10:	4413      	add	r3, r2
 8008f12:	881b      	ldrh	r3, [r3, #0]
 8008f14:	b29b      	uxth	r3, r3
 8008f16:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008f1a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008f1e:	b29c      	uxth	r4, r3
 8008f20:	687a      	ldr	r2, [r7, #4]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	781b      	ldrb	r3, [r3, #0]
 8008f26:	009b      	lsls	r3, r3, #2
 8008f28:	441a      	add	r2, r3
 8008f2a:	4b0f      	ldr	r3, [pc, #60]	; (8008f68 <USB_ActivateEndpoint+0x5dc>)
 8008f2c:	4323      	orrs	r3, r4
 8008f2e:	b29b      	uxth	r3, r3
 8008f30:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8008f32:	687a      	ldr	r2, [r7, #4]
 8008f34:	683b      	ldr	r3, [r7, #0]
 8008f36:	781b      	ldrb	r3, [r3, #0]
 8008f38:	009b      	lsls	r3, r3, #2
 8008f3a:	4413      	add	r3, r2
 8008f3c:	881b      	ldrh	r3, [r3, #0]
 8008f3e:	b29b      	uxth	r3, r3
 8008f40:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008f44:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008f48:	b29c      	uxth	r4, r3
 8008f4a:	687a      	ldr	r2, [r7, #4]
 8008f4c:	683b      	ldr	r3, [r7, #0]
 8008f4e:	781b      	ldrb	r3, [r3, #0]
 8008f50:	009b      	lsls	r3, r3, #2
 8008f52:	441a      	add	r2, r3
 8008f54:	4b04      	ldr	r3, [pc, #16]	; (8008f68 <USB_ActivateEndpoint+0x5dc>)
 8008f56:	4323      	orrs	r3, r4
 8008f58:	b29b      	uxth	r3, r3
 8008f5a:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8008f5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f5e:	4618      	mov	r0, r3
 8008f60:	3710      	adds	r7, #16
 8008f62:	46bd      	mov	sp, r7
 8008f64:	bc90      	pop	{r4, r7}
 8008f66:	4770      	bx	lr
 8008f68:	ffff8080 	.word	0xffff8080

08008f6c <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008f6c:	b490      	push	{r4, r7}
 8008f6e:	b082      	sub	sp, #8
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	6078      	str	r0, [r7, #4]
 8008f74:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8008f76:	683b      	ldr	r3, [r7, #0]
 8008f78:	7b1b      	ldrb	r3, [r3, #12]
 8008f7a:	2b00      	cmp	r3, #0
 8008f7c:	d171      	bne.n	8009062 <USB_DeactivateEndpoint+0xf6>
  {
    if (ep->is_in != 0U)
 8008f7e:	683b      	ldr	r3, [r7, #0]
 8008f80:	785b      	ldrb	r3, [r3, #1]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d036      	beq.n	8008ff4 <USB_DeactivateEndpoint+0x88>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	683b      	ldr	r3, [r7, #0]
 8008f8a:	781b      	ldrb	r3, [r3, #0]
 8008f8c:	009b      	lsls	r3, r3, #2
 8008f8e:	4413      	add	r3, r2
 8008f90:	881b      	ldrh	r3, [r3, #0]
 8008f92:	b29c      	uxth	r4, r3
 8008f94:	4623      	mov	r3, r4
 8008f96:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008f9a:	2b00      	cmp	r3, #0
 8008f9c:	d014      	beq.n	8008fc8 <USB_DeactivateEndpoint+0x5c>
 8008f9e:	687a      	ldr	r2, [r7, #4]
 8008fa0:	683b      	ldr	r3, [r7, #0]
 8008fa2:	781b      	ldrb	r3, [r3, #0]
 8008fa4:	009b      	lsls	r3, r3, #2
 8008fa6:	4413      	add	r3, r2
 8008fa8:	881b      	ldrh	r3, [r3, #0]
 8008faa:	b29b      	uxth	r3, r3
 8008fac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fb0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8008fb4:	b29c      	uxth	r4, r3
 8008fb6:	687a      	ldr	r2, [r7, #4]
 8008fb8:	683b      	ldr	r3, [r7, #0]
 8008fba:	781b      	ldrb	r3, [r3, #0]
 8008fbc:	009b      	lsls	r3, r3, #2
 8008fbe:	441a      	add	r2, r3
 8008fc0:	4b6b      	ldr	r3, [pc, #428]	; (8009170 <USB_DeactivateEndpoint+0x204>)
 8008fc2:	4323      	orrs	r3, r4
 8008fc4:	b29b      	uxth	r3, r3
 8008fc6:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8008fc8:	687a      	ldr	r2, [r7, #4]
 8008fca:	683b      	ldr	r3, [r7, #0]
 8008fcc:	781b      	ldrb	r3, [r3, #0]
 8008fce:	009b      	lsls	r3, r3, #2
 8008fd0:	4413      	add	r3, r2
 8008fd2:	881b      	ldrh	r3, [r3, #0]
 8008fd4:	b29b      	uxth	r3, r3
 8008fd6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8008fda:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008fde:	b29c      	uxth	r4, r3
 8008fe0:	687a      	ldr	r2, [r7, #4]
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	781b      	ldrb	r3, [r3, #0]
 8008fe6:	009b      	lsls	r3, r3, #2
 8008fe8:	441a      	add	r2, r3
 8008fea:	4b62      	ldr	r3, [pc, #392]	; (8009174 <USB_DeactivateEndpoint+0x208>)
 8008fec:	4323      	orrs	r3, r4
 8008fee:	b29b      	uxth	r3, r3
 8008ff0:	8013      	strh	r3, [r2, #0]
 8008ff2:	e144      	b.n	800927e <USB_DeactivateEndpoint+0x312>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8008ff4:	687a      	ldr	r2, [r7, #4]
 8008ff6:	683b      	ldr	r3, [r7, #0]
 8008ff8:	781b      	ldrb	r3, [r3, #0]
 8008ffa:	009b      	lsls	r3, r3, #2
 8008ffc:	4413      	add	r3, r2
 8008ffe:	881b      	ldrh	r3, [r3, #0]
 8009000:	b29c      	uxth	r4, r3
 8009002:	4623      	mov	r3, r4
 8009004:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009008:	2b00      	cmp	r3, #0
 800900a:	d014      	beq.n	8009036 <USB_DeactivateEndpoint+0xca>
 800900c:	687a      	ldr	r2, [r7, #4]
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	781b      	ldrb	r3, [r3, #0]
 8009012:	009b      	lsls	r3, r3, #2
 8009014:	4413      	add	r3, r2
 8009016:	881b      	ldrh	r3, [r3, #0]
 8009018:	b29b      	uxth	r3, r3
 800901a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800901e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009022:	b29c      	uxth	r4, r3
 8009024:	687a      	ldr	r2, [r7, #4]
 8009026:	683b      	ldr	r3, [r7, #0]
 8009028:	781b      	ldrb	r3, [r3, #0]
 800902a:	009b      	lsls	r3, r3, #2
 800902c:	441a      	add	r2, r3
 800902e:	4b52      	ldr	r3, [pc, #328]	; (8009178 <USB_DeactivateEndpoint+0x20c>)
 8009030:	4323      	orrs	r3, r4
 8009032:	b29b      	uxth	r3, r3
 8009034:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009036:	687a      	ldr	r2, [r7, #4]
 8009038:	683b      	ldr	r3, [r7, #0]
 800903a:	781b      	ldrb	r3, [r3, #0]
 800903c:	009b      	lsls	r3, r3, #2
 800903e:	4413      	add	r3, r2
 8009040:	881b      	ldrh	r3, [r3, #0]
 8009042:	b29b      	uxth	r3, r3
 8009044:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009048:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800904c:	b29c      	uxth	r4, r3
 800904e:	687a      	ldr	r2, [r7, #4]
 8009050:	683b      	ldr	r3, [r7, #0]
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	009b      	lsls	r3, r3, #2
 8009056:	441a      	add	r2, r3
 8009058:	4b46      	ldr	r3, [pc, #280]	; (8009174 <USB_DeactivateEndpoint+0x208>)
 800905a:	4323      	orrs	r3, r4
 800905c:	b29b      	uxth	r3, r3
 800905e:	8013      	strh	r3, [r2, #0]
 8009060:	e10d      	b.n	800927e <USB_DeactivateEndpoint+0x312>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 8009062:	683b      	ldr	r3, [r7, #0]
 8009064:	785b      	ldrb	r3, [r3, #1]
 8009066:	2b00      	cmp	r3, #0
 8009068:	f040 8088 	bne.w	800917c <USB_DeactivateEndpoint+0x210>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800906c:	687a      	ldr	r2, [r7, #4]
 800906e:	683b      	ldr	r3, [r7, #0]
 8009070:	781b      	ldrb	r3, [r3, #0]
 8009072:	009b      	lsls	r3, r3, #2
 8009074:	4413      	add	r3, r2
 8009076:	881b      	ldrh	r3, [r3, #0]
 8009078:	b29c      	uxth	r4, r3
 800907a:	4623      	mov	r3, r4
 800907c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009080:	2b00      	cmp	r3, #0
 8009082:	d014      	beq.n	80090ae <USB_DeactivateEndpoint+0x142>
 8009084:	687a      	ldr	r2, [r7, #4]
 8009086:	683b      	ldr	r3, [r7, #0]
 8009088:	781b      	ldrb	r3, [r3, #0]
 800908a:	009b      	lsls	r3, r3, #2
 800908c:	4413      	add	r3, r2
 800908e:	881b      	ldrh	r3, [r3, #0]
 8009090:	b29b      	uxth	r3, r3
 8009092:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009096:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800909a:	b29c      	uxth	r4, r3
 800909c:	687a      	ldr	r2, [r7, #4]
 800909e:	683b      	ldr	r3, [r7, #0]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	009b      	lsls	r3, r3, #2
 80090a4:	441a      	add	r2, r3
 80090a6:	4b34      	ldr	r3, [pc, #208]	; (8009178 <USB_DeactivateEndpoint+0x20c>)
 80090a8:	4323      	orrs	r3, r4
 80090aa:	b29b      	uxth	r3, r3
 80090ac:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80090ae:	687a      	ldr	r2, [r7, #4]
 80090b0:	683b      	ldr	r3, [r7, #0]
 80090b2:	781b      	ldrb	r3, [r3, #0]
 80090b4:	009b      	lsls	r3, r3, #2
 80090b6:	4413      	add	r3, r2
 80090b8:	881b      	ldrh	r3, [r3, #0]
 80090ba:	b29c      	uxth	r4, r3
 80090bc:	4623      	mov	r3, r4
 80090be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d014      	beq.n	80090f0 <USB_DeactivateEndpoint+0x184>
 80090c6:	687a      	ldr	r2, [r7, #4]
 80090c8:	683b      	ldr	r3, [r7, #0]
 80090ca:	781b      	ldrb	r3, [r3, #0]
 80090cc:	009b      	lsls	r3, r3, #2
 80090ce:	4413      	add	r3, r2
 80090d0:	881b      	ldrh	r3, [r3, #0]
 80090d2:	b29b      	uxth	r3, r3
 80090d4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80090d8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80090dc:	b29c      	uxth	r4, r3
 80090de:	687a      	ldr	r2, [r7, #4]
 80090e0:	683b      	ldr	r3, [r7, #0]
 80090e2:	781b      	ldrb	r3, [r3, #0]
 80090e4:	009b      	lsls	r3, r3, #2
 80090e6:	441a      	add	r2, r3
 80090e8:	4b21      	ldr	r3, [pc, #132]	; (8009170 <USB_DeactivateEndpoint+0x204>)
 80090ea:	4323      	orrs	r3, r4
 80090ec:	b29b      	uxth	r3, r3
 80090ee:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 80090f0:	687a      	ldr	r2, [r7, #4]
 80090f2:	683b      	ldr	r3, [r7, #0]
 80090f4:	781b      	ldrb	r3, [r3, #0]
 80090f6:	009b      	lsls	r3, r3, #2
 80090f8:	4413      	add	r3, r2
 80090fa:	881b      	ldrh	r3, [r3, #0]
 80090fc:	b29b      	uxth	r3, r3
 80090fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009106:	b29c      	uxth	r4, r3
 8009108:	687a      	ldr	r2, [r7, #4]
 800910a:	683b      	ldr	r3, [r7, #0]
 800910c:	781b      	ldrb	r3, [r3, #0]
 800910e:	009b      	lsls	r3, r3, #2
 8009110:	441a      	add	r2, r3
 8009112:	4b17      	ldr	r3, [pc, #92]	; (8009170 <USB_DeactivateEndpoint+0x204>)
 8009114:	4323      	orrs	r3, r4
 8009116:	b29b      	uxth	r3, r3
 8009118:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800911a:	687a      	ldr	r2, [r7, #4]
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	781b      	ldrb	r3, [r3, #0]
 8009120:	009b      	lsls	r3, r3, #2
 8009122:	4413      	add	r3, r2
 8009124:	881b      	ldrh	r3, [r3, #0]
 8009126:	b29b      	uxth	r3, r3
 8009128:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800912c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009130:	b29c      	uxth	r4, r3
 8009132:	687a      	ldr	r2, [r7, #4]
 8009134:	683b      	ldr	r3, [r7, #0]
 8009136:	781b      	ldrb	r3, [r3, #0]
 8009138:	009b      	lsls	r3, r3, #2
 800913a:	441a      	add	r2, r3
 800913c:	4b0d      	ldr	r3, [pc, #52]	; (8009174 <USB_DeactivateEndpoint+0x208>)
 800913e:	4323      	orrs	r3, r4
 8009140:	b29b      	uxth	r3, r3
 8009142:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	683b      	ldr	r3, [r7, #0]
 8009148:	781b      	ldrb	r3, [r3, #0]
 800914a:	009b      	lsls	r3, r3, #2
 800914c:	4413      	add	r3, r2
 800914e:	881b      	ldrh	r3, [r3, #0]
 8009150:	b29b      	uxth	r3, r3
 8009152:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009156:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800915a:	b29c      	uxth	r4, r3
 800915c:	687a      	ldr	r2, [r7, #4]
 800915e:	683b      	ldr	r3, [r7, #0]
 8009160:	781b      	ldrb	r3, [r3, #0]
 8009162:	009b      	lsls	r3, r3, #2
 8009164:	441a      	add	r2, r3
 8009166:	4b03      	ldr	r3, [pc, #12]	; (8009174 <USB_DeactivateEndpoint+0x208>)
 8009168:	4323      	orrs	r3, r4
 800916a:	b29b      	uxth	r3, r3
 800916c:	8013      	strh	r3, [r2, #0]
 800916e:	e086      	b.n	800927e <USB_DeactivateEndpoint+0x312>
 8009170:	ffff80c0 	.word	0xffff80c0
 8009174:	ffff8080 	.word	0xffff8080
 8009178:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800917c:	687a      	ldr	r2, [r7, #4]
 800917e:	683b      	ldr	r3, [r7, #0]
 8009180:	781b      	ldrb	r3, [r3, #0]
 8009182:	009b      	lsls	r3, r3, #2
 8009184:	4413      	add	r3, r2
 8009186:	881b      	ldrh	r3, [r3, #0]
 8009188:	b29c      	uxth	r4, r3
 800918a:	4623      	mov	r3, r4
 800918c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009190:	2b00      	cmp	r3, #0
 8009192:	d014      	beq.n	80091be <USB_DeactivateEndpoint+0x252>
 8009194:	687a      	ldr	r2, [r7, #4]
 8009196:	683b      	ldr	r3, [r7, #0]
 8009198:	781b      	ldrb	r3, [r3, #0]
 800919a:	009b      	lsls	r3, r3, #2
 800919c:	4413      	add	r3, r2
 800919e:	881b      	ldrh	r3, [r3, #0]
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091a6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091aa:	b29c      	uxth	r4, r3
 80091ac:	687a      	ldr	r2, [r7, #4]
 80091ae:	683b      	ldr	r3, [r7, #0]
 80091b0:	781b      	ldrb	r3, [r3, #0]
 80091b2:	009b      	lsls	r3, r3, #2
 80091b4:	441a      	add	r2, r3
 80091b6:	4b35      	ldr	r3, [pc, #212]	; (800928c <USB_DeactivateEndpoint+0x320>)
 80091b8:	4323      	orrs	r3, r4
 80091ba:	b29b      	uxth	r3, r3
 80091bc:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80091be:	687a      	ldr	r2, [r7, #4]
 80091c0:	683b      	ldr	r3, [r7, #0]
 80091c2:	781b      	ldrb	r3, [r3, #0]
 80091c4:	009b      	lsls	r3, r3, #2
 80091c6:	4413      	add	r3, r2
 80091c8:	881b      	ldrh	r3, [r3, #0]
 80091ca:	b29c      	uxth	r4, r3
 80091cc:	4623      	mov	r3, r4
 80091ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80091d2:	2b00      	cmp	r3, #0
 80091d4:	d014      	beq.n	8009200 <USB_DeactivateEndpoint+0x294>
 80091d6:	687a      	ldr	r2, [r7, #4]
 80091d8:	683b      	ldr	r3, [r7, #0]
 80091da:	781b      	ldrb	r3, [r3, #0]
 80091dc:	009b      	lsls	r3, r3, #2
 80091de:	4413      	add	r3, r2
 80091e0:	881b      	ldrh	r3, [r3, #0]
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80091e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80091ec:	b29c      	uxth	r4, r3
 80091ee:	687a      	ldr	r2, [r7, #4]
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	781b      	ldrb	r3, [r3, #0]
 80091f4:	009b      	lsls	r3, r3, #2
 80091f6:	441a      	add	r2, r3
 80091f8:	4b25      	ldr	r3, [pc, #148]	; (8009290 <USB_DeactivateEndpoint+0x324>)
 80091fa:	4323      	orrs	r3, r4
 80091fc:	b29b      	uxth	r3, r3
 80091fe:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8009200:	687a      	ldr	r2, [r7, #4]
 8009202:	683b      	ldr	r3, [r7, #0]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	881b      	ldrh	r3, [r3, #0]
 800920c:	b29b      	uxth	r3, r3
 800920e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009216:	b29c      	uxth	r4, r3
 8009218:	687a      	ldr	r2, [r7, #4]
 800921a:	683b      	ldr	r3, [r7, #0]
 800921c:	781b      	ldrb	r3, [r3, #0]
 800921e:	009b      	lsls	r3, r3, #2
 8009220:	441a      	add	r2, r3
 8009222:	4b1a      	ldr	r3, [pc, #104]	; (800928c <USB_DeactivateEndpoint+0x320>)
 8009224:	4323      	orrs	r3, r4
 8009226:	b29b      	uxth	r3, r3
 8009228:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800922a:	687a      	ldr	r2, [r7, #4]
 800922c:	683b      	ldr	r3, [r7, #0]
 800922e:	781b      	ldrb	r3, [r3, #0]
 8009230:	009b      	lsls	r3, r3, #2
 8009232:	4413      	add	r3, r2
 8009234:	881b      	ldrh	r3, [r3, #0]
 8009236:	b29b      	uxth	r3, r3
 8009238:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800923c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009240:	b29c      	uxth	r4, r3
 8009242:	687a      	ldr	r2, [r7, #4]
 8009244:	683b      	ldr	r3, [r7, #0]
 8009246:	781b      	ldrb	r3, [r3, #0]
 8009248:	009b      	lsls	r3, r3, #2
 800924a:	441a      	add	r2, r3
 800924c:	4b11      	ldr	r3, [pc, #68]	; (8009294 <USB_DeactivateEndpoint+0x328>)
 800924e:	4323      	orrs	r3, r4
 8009250:	b29b      	uxth	r3, r3
 8009252:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009254:	687a      	ldr	r2, [r7, #4]
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	781b      	ldrb	r3, [r3, #0]
 800925a:	009b      	lsls	r3, r3, #2
 800925c:	4413      	add	r3, r2
 800925e:	881b      	ldrh	r3, [r3, #0]
 8009260:	b29b      	uxth	r3, r3
 8009262:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009266:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800926a:	b29c      	uxth	r4, r3
 800926c:	687a      	ldr	r2, [r7, #4]
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	009b      	lsls	r3, r3, #2
 8009274:	441a      	add	r2, r3
 8009276:	4b07      	ldr	r3, [pc, #28]	; (8009294 <USB_DeactivateEndpoint+0x328>)
 8009278:	4323      	orrs	r3, r4
 800927a:	b29b      	uxth	r3, r3
 800927c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800927e:	2300      	movs	r3, #0
}
 8009280:	4618      	mov	r0, r3
 8009282:	3708      	adds	r7, #8
 8009284:	46bd      	mov	sp, r7
 8009286:	bc90      	pop	{r4, r7}
 8009288:	4770      	bx	lr
 800928a:	bf00      	nop
 800928c:	ffffc080 	.word	0xffffc080
 8009290:	ffff80c0 	.word	0xffff80c0
 8009294:	ffff8080 	.word	0xffff8080

08009298 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009298:	b590      	push	{r4, r7, lr}
 800929a:	b08d      	sub	sp, #52	; 0x34
 800929c:	af00      	add	r7, sp, #0
 800929e:	6078      	str	r0, [r7, #4]
 80092a0:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint32_t len;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	785b      	ldrb	r3, [r3, #1]
 80092a6:	2b01      	cmp	r3, #1
 80092a8:	f040 8160 	bne.w	800956c <USB_EPStartXfer+0x2d4>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80092ac:	683b      	ldr	r3, [r7, #0]
 80092ae:	699a      	ldr	r2, [r3, #24]
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	691b      	ldr	r3, [r3, #16]
 80092b4:	429a      	cmp	r2, r3
 80092b6:	d909      	bls.n	80092cc <USB_EPStartXfer+0x34>
    {
      len = ep->maxpacket;
 80092b8:	683b      	ldr	r3, [r7, #0]
 80092ba:	691b      	ldr	r3, [r3, #16]
 80092bc:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 80092be:	683b      	ldr	r3, [r7, #0]
 80092c0:	699a      	ldr	r2, [r3, #24]
 80092c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c4:	1ad2      	subs	r2, r2, r3
 80092c6:	683b      	ldr	r3, [r7, #0]
 80092c8:	619a      	str	r2, [r3, #24]
 80092ca:	e005      	b.n	80092d8 <USB_EPStartXfer+0x40>
    }
    else
    {
      len = ep->xfer_len;
 80092cc:	683b      	ldr	r3, [r7, #0]
 80092ce:	699b      	ldr	r3, [r3, #24]
 80092d0:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 80092d2:	683b      	ldr	r3, [r7, #0]
 80092d4:	2200      	movs	r2, #0
 80092d6:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80092d8:	683b      	ldr	r3, [r7, #0]
 80092da:	7b1b      	ldrb	r3, [r3, #12]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d119      	bne.n	8009314 <USB_EPStartXfer+0x7c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80092e0:	683b      	ldr	r3, [r7, #0]
 80092e2:	6959      	ldr	r1, [r3, #20]
 80092e4:	683b      	ldr	r3, [r7, #0]
 80092e6:	88da      	ldrh	r2, [r3, #6]
 80092e8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092ea:	b29b      	uxth	r3, r3
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f000 fba8 	bl	8009a42 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80092f2:	687c      	ldr	r4, [r7, #4]
 80092f4:	687b      	ldr	r3, [r7, #4]
 80092f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80092fa:	b29b      	uxth	r3, r3
 80092fc:	441c      	add	r4, r3
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	00db      	lsls	r3, r3, #3
 8009304:	4423      	add	r3, r4
 8009306:	f203 4302 	addw	r3, r3, #1026	; 0x402
 800930a:	461c      	mov	r4, r3
 800930c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800930e:	b29b      	uxth	r3, r3
 8009310:	8023      	strh	r3, [r4, #0]
 8009312:	e10f      	b.n	8009534 <USB_EPStartXfer+0x29c>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009314:	687a      	ldr	r2, [r7, #4]
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	781b      	ldrb	r3, [r3, #0]
 800931a:	009b      	lsls	r3, r3, #2
 800931c:	4413      	add	r3, r2
 800931e:	881b      	ldrh	r3, [r3, #0]
 8009320:	b29b      	uxth	r3, r3
 8009322:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009326:	2b00      	cmp	r3, #0
 8009328:	d065      	beq.n	80093f6 <USB_EPStartXfer+0x15e>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800932a:	687c      	ldr	r4, [r7, #4]
 800932c:	683b      	ldr	r3, [r7, #0]
 800932e:	785b      	ldrb	r3, [r3, #1]
 8009330:	2b00      	cmp	r3, #0
 8009332:	d148      	bne.n	80093c6 <USB_EPStartXfer+0x12e>
 8009334:	687c      	ldr	r4, [r7, #4]
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800933c:	b29b      	uxth	r3, r3
 800933e:	441c      	add	r4, r3
 8009340:	683b      	ldr	r3, [r7, #0]
 8009342:	781b      	ldrb	r3, [r3, #0]
 8009344:	00db      	lsls	r3, r3, #3
 8009346:	4423      	add	r3, r4
 8009348:	f203 4306 	addw	r3, r3, #1030	; 0x406
 800934c:	461c      	mov	r4, r3
 800934e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009350:	2b00      	cmp	r3, #0
 8009352:	d10e      	bne.n	8009372 <USB_EPStartXfer+0xda>
 8009354:	8823      	ldrh	r3, [r4, #0]
 8009356:	b29b      	uxth	r3, r3
 8009358:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800935c:	b29b      	uxth	r3, r3
 800935e:	8023      	strh	r3, [r4, #0]
 8009360:	8823      	ldrh	r3, [r4, #0]
 8009362:	b29b      	uxth	r3, r3
 8009364:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009368:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800936c:	b29b      	uxth	r3, r3
 800936e:	8023      	strh	r3, [r4, #0]
 8009370:	e03d      	b.n	80093ee <USB_EPStartXfer+0x156>
 8009372:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009374:	2b3e      	cmp	r3, #62	; 0x3e
 8009376:	d810      	bhi.n	800939a <USB_EPStartXfer+0x102>
 8009378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800937a:	085b      	lsrs	r3, r3, #1
 800937c:	627b      	str	r3, [r7, #36]	; 0x24
 800937e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009380:	f003 0301 	and.w	r3, r3, #1
 8009384:	2b00      	cmp	r3, #0
 8009386:	d002      	beq.n	800938e <USB_EPStartXfer+0xf6>
 8009388:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800938a:	3301      	adds	r3, #1
 800938c:	627b      	str	r3, [r7, #36]	; 0x24
 800938e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009390:	b29b      	uxth	r3, r3
 8009392:	029b      	lsls	r3, r3, #10
 8009394:	b29b      	uxth	r3, r3
 8009396:	8023      	strh	r3, [r4, #0]
 8009398:	e029      	b.n	80093ee <USB_EPStartXfer+0x156>
 800939a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800939c:	095b      	lsrs	r3, r3, #5
 800939e:	627b      	str	r3, [r7, #36]	; 0x24
 80093a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093a2:	f003 031f 	and.w	r3, r3, #31
 80093a6:	2b00      	cmp	r3, #0
 80093a8:	d102      	bne.n	80093b0 <USB_EPStartXfer+0x118>
 80093aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093ac:	3b01      	subs	r3, #1
 80093ae:	627b      	str	r3, [r7, #36]	; 0x24
 80093b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093b2:	b29b      	uxth	r3, r3
 80093b4:	029b      	lsls	r3, r3, #10
 80093b6:	b29b      	uxth	r3, r3
 80093b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c0:	b29b      	uxth	r3, r3
 80093c2:	8023      	strh	r3, [r4, #0]
 80093c4:	e013      	b.n	80093ee <USB_EPStartXfer+0x156>
 80093c6:	683b      	ldr	r3, [r7, #0]
 80093c8:	785b      	ldrb	r3, [r3, #1]
 80093ca:	2b01      	cmp	r3, #1
 80093cc:	d10f      	bne.n	80093ee <USB_EPStartXfer+0x156>
 80093ce:	687b      	ldr	r3, [r7, #4]
 80093d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80093d4:	b29b      	uxth	r3, r3
 80093d6:	441c      	add	r4, r3
 80093d8:	683b      	ldr	r3, [r7, #0]
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	00db      	lsls	r3, r3, #3
 80093de:	4423      	add	r3, r4
 80093e0:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80093e4:	60fb      	str	r3, [r7, #12]
 80093e6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093e8:	b29a      	uxth	r2, r3
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	801a      	strh	r2, [r3, #0]
        pmabuffer = ep->pmaaddr1;
 80093ee:	683b      	ldr	r3, [r7, #0]
 80093f0:	895b      	ldrh	r3, [r3, #10]
 80093f2:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80093f4:	e063      	b.n	80094be <USB_EPStartXfer+0x226>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80093f6:	683b      	ldr	r3, [r7, #0]
 80093f8:	785b      	ldrb	r3, [r3, #1]
 80093fa:	2b00      	cmp	r3, #0
 80093fc:	d148      	bne.n	8009490 <USB_EPStartXfer+0x1f8>
 80093fe:	687c      	ldr	r4, [r7, #4]
 8009400:	687b      	ldr	r3, [r7, #4]
 8009402:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009406:	b29b      	uxth	r3, r3
 8009408:	441c      	add	r4, r3
 800940a:	683b      	ldr	r3, [r7, #0]
 800940c:	781b      	ldrb	r3, [r3, #0]
 800940e:	00db      	lsls	r3, r3, #3
 8009410:	4423      	add	r3, r4
 8009412:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009416:	461c      	mov	r4, r3
 8009418:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800941a:	2b00      	cmp	r3, #0
 800941c:	d10e      	bne.n	800943c <USB_EPStartXfer+0x1a4>
 800941e:	8823      	ldrh	r3, [r4, #0]
 8009420:	b29b      	uxth	r3, r3
 8009422:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009426:	b29b      	uxth	r3, r3
 8009428:	8023      	strh	r3, [r4, #0]
 800942a:	8823      	ldrh	r3, [r4, #0]
 800942c:	b29b      	uxth	r3, r3
 800942e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009432:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009436:	b29b      	uxth	r3, r3
 8009438:	8023      	strh	r3, [r4, #0]
 800943a:	e03d      	b.n	80094b8 <USB_EPStartXfer+0x220>
 800943c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800943e:	2b3e      	cmp	r3, #62	; 0x3e
 8009440:	d810      	bhi.n	8009464 <USB_EPStartXfer+0x1cc>
 8009442:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009444:	085b      	lsrs	r3, r3, #1
 8009446:	623b      	str	r3, [r7, #32]
 8009448:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	2b00      	cmp	r3, #0
 8009450:	d002      	beq.n	8009458 <USB_EPStartXfer+0x1c0>
 8009452:	6a3b      	ldr	r3, [r7, #32]
 8009454:	3301      	adds	r3, #1
 8009456:	623b      	str	r3, [r7, #32]
 8009458:	6a3b      	ldr	r3, [r7, #32]
 800945a:	b29b      	uxth	r3, r3
 800945c:	029b      	lsls	r3, r3, #10
 800945e:	b29b      	uxth	r3, r3
 8009460:	8023      	strh	r3, [r4, #0]
 8009462:	e029      	b.n	80094b8 <USB_EPStartXfer+0x220>
 8009464:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009466:	095b      	lsrs	r3, r3, #5
 8009468:	623b      	str	r3, [r7, #32]
 800946a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800946c:	f003 031f 	and.w	r3, r3, #31
 8009470:	2b00      	cmp	r3, #0
 8009472:	d102      	bne.n	800947a <USB_EPStartXfer+0x1e2>
 8009474:	6a3b      	ldr	r3, [r7, #32]
 8009476:	3b01      	subs	r3, #1
 8009478:	623b      	str	r3, [r7, #32]
 800947a:	6a3b      	ldr	r3, [r7, #32]
 800947c:	b29b      	uxth	r3, r3
 800947e:	029b      	lsls	r3, r3, #10
 8009480:	b29b      	uxth	r3, r3
 8009482:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009486:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800948a:	b29b      	uxth	r3, r3
 800948c:	8023      	strh	r3, [r4, #0]
 800948e:	e013      	b.n	80094b8 <USB_EPStartXfer+0x220>
 8009490:	683b      	ldr	r3, [r7, #0]
 8009492:	785b      	ldrb	r3, [r3, #1]
 8009494:	2b01      	cmp	r3, #1
 8009496:	d10f      	bne.n	80094b8 <USB_EPStartXfer+0x220>
 8009498:	687c      	ldr	r4, [r7, #4]
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	441c      	add	r4, r3
 80094a4:	683b      	ldr	r3, [r7, #0]
 80094a6:	781b      	ldrb	r3, [r3, #0]
 80094a8:	00db      	lsls	r3, r3, #3
 80094aa:	4423      	add	r3, r4
 80094ac:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80094b0:	461c      	mov	r4, r3
 80094b2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094b4:	b29b      	uxth	r3, r3
 80094b6:	8023      	strh	r3, [r4, #0]
        pmabuffer = ep->pmaaddr0;
 80094b8:	683b      	ldr	r3, [r7, #0]
 80094ba:	891b      	ldrh	r3, [r3, #8]
 80094bc:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80094be:	683b      	ldr	r3, [r7, #0]
 80094c0:	6959      	ldr	r1, [r3, #20]
 80094c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80094c8:	6878      	ldr	r0, [r7, #4]
 80094ca:	f000 faba 	bl	8009a42 <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80094ce:	683b      	ldr	r3, [r7, #0]
 80094d0:	785b      	ldrb	r3, [r3, #1]
 80094d2:	2b00      	cmp	r3, #0
 80094d4:	d115      	bne.n	8009502 <USB_EPStartXfer+0x26a>
 80094d6:	687a      	ldr	r2, [r7, #4]
 80094d8:	683b      	ldr	r3, [r7, #0]
 80094da:	781b      	ldrb	r3, [r3, #0]
 80094dc:	009b      	lsls	r3, r3, #2
 80094de:	4413      	add	r3, r2
 80094e0:	881b      	ldrh	r3, [r3, #0]
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80094e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80094ec:	b29c      	uxth	r4, r3
 80094ee:	687a      	ldr	r2, [r7, #4]
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	781b      	ldrb	r3, [r3, #0]
 80094f4:	009b      	lsls	r3, r3, #2
 80094f6:	441a      	add	r2, r3
 80094f8:	4b9a      	ldr	r3, [pc, #616]	; (8009764 <USB_EPStartXfer+0x4cc>)
 80094fa:	4323      	orrs	r3, r4
 80094fc:	b29b      	uxth	r3, r3
 80094fe:	8013      	strh	r3, [r2, #0]
 8009500:	e018      	b.n	8009534 <USB_EPStartXfer+0x29c>
 8009502:	683b      	ldr	r3, [r7, #0]
 8009504:	785b      	ldrb	r3, [r3, #1]
 8009506:	2b01      	cmp	r3, #1
 8009508:	d114      	bne.n	8009534 <USB_EPStartXfer+0x29c>
 800950a:	687a      	ldr	r2, [r7, #4]
 800950c:	683b      	ldr	r3, [r7, #0]
 800950e:	781b      	ldrb	r3, [r3, #0]
 8009510:	009b      	lsls	r3, r3, #2
 8009512:	4413      	add	r3, r2
 8009514:	881b      	ldrh	r3, [r3, #0]
 8009516:	b29b      	uxth	r3, r3
 8009518:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800951c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009520:	b29c      	uxth	r4, r3
 8009522:	687a      	ldr	r2, [r7, #4]
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	781b      	ldrb	r3, [r3, #0]
 8009528:	009b      	lsls	r3, r3, #2
 800952a:	441a      	add	r2, r3
 800952c:	4b8e      	ldr	r3, [pc, #568]	; (8009768 <USB_EPStartXfer+0x4d0>)
 800952e:	4323      	orrs	r3, r4
 8009530:	b29b      	uxth	r3, r3
 8009532:	8013      	strh	r3, [r2, #0]
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009534:	687a      	ldr	r2, [r7, #4]
 8009536:	683b      	ldr	r3, [r7, #0]
 8009538:	781b      	ldrb	r3, [r3, #0]
 800953a:	009b      	lsls	r3, r3, #2
 800953c:	4413      	add	r3, r2
 800953e:	881b      	ldrh	r3, [r3, #0]
 8009540:	b29b      	uxth	r3, r3
 8009542:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009546:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800954a:	b29c      	uxth	r4, r3
 800954c:	f084 0310 	eor.w	r3, r4, #16
 8009550:	b29c      	uxth	r4, r3
 8009552:	f084 0320 	eor.w	r3, r4, #32
 8009556:	b29c      	uxth	r4, r3
 8009558:	687a      	ldr	r2, [r7, #4]
 800955a:	683b      	ldr	r3, [r7, #0]
 800955c:	781b      	ldrb	r3, [r3, #0]
 800955e:	009b      	lsls	r3, r3, #2
 8009560:	441a      	add	r2, r3
 8009562:	4b82      	ldr	r3, [pc, #520]	; (800976c <USB_EPStartXfer+0x4d4>)
 8009564:	4323      	orrs	r3, r4
 8009566:	b29b      	uxth	r3, r3
 8009568:	8013      	strh	r3, [r2, #0]
 800956a:	e146      	b.n	80097fa <USB_EPStartXfer+0x562>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800956c:	683b      	ldr	r3, [r7, #0]
 800956e:	699a      	ldr	r2, [r3, #24]
 8009570:	683b      	ldr	r3, [r7, #0]
 8009572:	691b      	ldr	r3, [r3, #16]
 8009574:	429a      	cmp	r2, r3
 8009576:	d909      	bls.n	800958c <USB_EPStartXfer+0x2f4>
    {
      len = ep->maxpacket;
 8009578:	683b      	ldr	r3, [r7, #0]
 800957a:	691b      	ldr	r3, [r3, #16]
 800957c:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len -= len;
 800957e:	683b      	ldr	r3, [r7, #0]
 8009580:	699a      	ldr	r2, [r3, #24]
 8009582:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009584:	1ad2      	subs	r2, r2, r3
 8009586:	683b      	ldr	r3, [r7, #0]
 8009588:	619a      	str	r2, [r3, #24]
 800958a:	e005      	b.n	8009598 <USB_EPStartXfer+0x300>
    }
    else
    {
      len = ep->xfer_len;
 800958c:	683b      	ldr	r3, [r7, #0]
 800958e:	699b      	ldr	r3, [r3, #24]
 8009590:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len = 0U;
 8009592:	683b      	ldr	r3, [r7, #0]
 8009594:	2200      	movs	r2, #0
 8009596:	619a      	str	r2, [r3, #24]
    }

    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0U)
 8009598:	683b      	ldr	r3, [r7, #0]
 800959a:	7b1b      	ldrb	r3, [r3, #12]
 800959c:	2b00      	cmp	r3, #0
 800959e:	d148      	bne.n	8009632 <USB_EPStartXfer+0x39a>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80095a0:	687c      	ldr	r4, [r7, #4]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	441c      	add	r4, r3
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	781b      	ldrb	r3, [r3, #0]
 80095b0:	00db      	lsls	r3, r3, #3
 80095b2:	4423      	add	r3, r4
 80095b4:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80095b8:	461c      	mov	r4, r3
 80095ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095bc:	2b00      	cmp	r3, #0
 80095be:	d10e      	bne.n	80095de <USB_EPStartXfer+0x346>
 80095c0:	8823      	ldrh	r3, [r4, #0]
 80095c2:	b29b      	uxth	r3, r3
 80095c4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80095c8:	b29b      	uxth	r3, r3
 80095ca:	8023      	strh	r3, [r4, #0]
 80095cc:	8823      	ldrh	r3, [r4, #0]
 80095ce:	b29b      	uxth	r3, r3
 80095d0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80095d4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80095d8:	b29b      	uxth	r3, r3
 80095da:	8023      	strh	r3, [r4, #0]
 80095dc:	e0f2      	b.n	80097c4 <USB_EPStartXfer+0x52c>
 80095de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e0:	2b3e      	cmp	r3, #62	; 0x3e
 80095e2:	d810      	bhi.n	8009606 <USB_EPStartXfer+0x36e>
 80095e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095e6:	085b      	lsrs	r3, r3, #1
 80095e8:	61fb      	str	r3, [r7, #28]
 80095ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80095ec:	f003 0301 	and.w	r3, r3, #1
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d002      	beq.n	80095fa <USB_EPStartXfer+0x362>
 80095f4:	69fb      	ldr	r3, [r7, #28]
 80095f6:	3301      	adds	r3, #1
 80095f8:	61fb      	str	r3, [r7, #28]
 80095fa:	69fb      	ldr	r3, [r7, #28]
 80095fc:	b29b      	uxth	r3, r3
 80095fe:	029b      	lsls	r3, r3, #10
 8009600:	b29b      	uxth	r3, r3
 8009602:	8023      	strh	r3, [r4, #0]
 8009604:	e0de      	b.n	80097c4 <USB_EPStartXfer+0x52c>
 8009606:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009608:	095b      	lsrs	r3, r3, #5
 800960a:	61fb      	str	r3, [r7, #28]
 800960c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800960e:	f003 031f 	and.w	r3, r3, #31
 8009612:	2b00      	cmp	r3, #0
 8009614:	d102      	bne.n	800961c <USB_EPStartXfer+0x384>
 8009616:	69fb      	ldr	r3, [r7, #28]
 8009618:	3b01      	subs	r3, #1
 800961a:	61fb      	str	r3, [r7, #28]
 800961c:	69fb      	ldr	r3, [r7, #28]
 800961e:	b29b      	uxth	r3, r3
 8009620:	029b      	lsls	r3, r3, #10
 8009622:	b29b      	uxth	r3, r3
 8009624:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009628:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800962c:	b29b      	uxth	r3, r3
 800962e:	8023      	strh	r3, [r4, #0]
 8009630:	e0c8      	b.n	80097c4 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009632:	683b      	ldr	r3, [r7, #0]
 8009634:	785b      	ldrb	r3, [r3, #1]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d148      	bne.n	80096cc <USB_EPStartXfer+0x434>
 800963a:	687c      	ldr	r4, [r7, #4]
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009642:	b29b      	uxth	r3, r3
 8009644:	441c      	add	r4, r3
 8009646:	683b      	ldr	r3, [r7, #0]
 8009648:	781b      	ldrb	r3, [r3, #0]
 800964a:	00db      	lsls	r3, r3, #3
 800964c:	4423      	add	r3, r4
 800964e:	f203 4302 	addw	r3, r3, #1026	; 0x402
 8009652:	461c      	mov	r4, r3
 8009654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009656:	2b00      	cmp	r3, #0
 8009658:	d10e      	bne.n	8009678 <USB_EPStartXfer+0x3e0>
 800965a:	8823      	ldrh	r3, [r4, #0]
 800965c:	b29b      	uxth	r3, r3
 800965e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009662:	b29b      	uxth	r3, r3
 8009664:	8023      	strh	r3, [r4, #0]
 8009666:	8823      	ldrh	r3, [r4, #0]
 8009668:	b29b      	uxth	r3, r3
 800966a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800966e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009672:	b29b      	uxth	r3, r3
 8009674:	8023      	strh	r3, [r4, #0]
 8009676:	e03d      	b.n	80096f4 <USB_EPStartXfer+0x45c>
 8009678:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800967a:	2b3e      	cmp	r3, #62	; 0x3e
 800967c:	d810      	bhi.n	80096a0 <USB_EPStartXfer+0x408>
 800967e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009680:	085b      	lsrs	r3, r3, #1
 8009682:	61bb      	str	r3, [r7, #24]
 8009684:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009686:	f003 0301 	and.w	r3, r3, #1
 800968a:	2b00      	cmp	r3, #0
 800968c:	d002      	beq.n	8009694 <USB_EPStartXfer+0x3fc>
 800968e:	69bb      	ldr	r3, [r7, #24]
 8009690:	3301      	adds	r3, #1
 8009692:	61bb      	str	r3, [r7, #24]
 8009694:	69bb      	ldr	r3, [r7, #24]
 8009696:	b29b      	uxth	r3, r3
 8009698:	029b      	lsls	r3, r3, #10
 800969a:	b29b      	uxth	r3, r3
 800969c:	8023      	strh	r3, [r4, #0]
 800969e:	e029      	b.n	80096f4 <USB_EPStartXfer+0x45c>
 80096a0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a2:	095b      	lsrs	r3, r3, #5
 80096a4:	61bb      	str	r3, [r7, #24]
 80096a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096a8:	f003 031f 	and.w	r3, r3, #31
 80096ac:	2b00      	cmp	r3, #0
 80096ae:	d102      	bne.n	80096b6 <USB_EPStartXfer+0x41e>
 80096b0:	69bb      	ldr	r3, [r7, #24]
 80096b2:	3b01      	subs	r3, #1
 80096b4:	61bb      	str	r3, [r7, #24]
 80096b6:	69bb      	ldr	r3, [r7, #24]
 80096b8:	b29b      	uxth	r3, r3
 80096ba:	029b      	lsls	r3, r3, #10
 80096bc:	b29b      	uxth	r3, r3
 80096be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80096c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80096c6:	b29b      	uxth	r3, r3
 80096c8:	8023      	strh	r3, [r4, #0]
 80096ca:	e013      	b.n	80096f4 <USB_EPStartXfer+0x45c>
 80096cc:	683b      	ldr	r3, [r7, #0]
 80096ce:	785b      	ldrb	r3, [r3, #1]
 80096d0:	2b01      	cmp	r3, #1
 80096d2:	d10f      	bne.n	80096f4 <USB_EPStartXfer+0x45c>
 80096d4:	687c      	ldr	r4, [r7, #4]
 80096d6:	687b      	ldr	r3, [r7, #4]
 80096d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80096dc:	b29b      	uxth	r3, r3
 80096de:	441c      	add	r4, r3
 80096e0:	683b      	ldr	r3, [r7, #0]
 80096e2:	781b      	ldrb	r3, [r3, #0]
 80096e4:	00db      	lsls	r3, r3, #3
 80096e6:	4423      	add	r3, r4
 80096e8:	f203 4302 	addw	r3, r3, #1026	; 0x402
 80096ec:	461c      	mov	r4, r3
 80096ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80096f0:	b29b      	uxth	r3, r3
 80096f2:	8023      	strh	r3, [r4, #0]
 80096f4:	687c      	ldr	r4, [r7, #4]
 80096f6:	683b      	ldr	r3, [r7, #0]
 80096f8:	785b      	ldrb	r3, [r3, #1]
 80096fa:	2b00      	cmp	r3, #0
 80096fc:	d14e      	bne.n	800979c <USB_EPStartXfer+0x504>
 80096fe:	687c      	ldr	r4, [r7, #4]
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8009706:	b29b      	uxth	r3, r3
 8009708:	441c      	add	r4, r3
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	781b      	ldrb	r3, [r3, #0]
 800970e:	00db      	lsls	r3, r3, #3
 8009710:	4423      	add	r3, r4
 8009712:	f203 4306 	addw	r3, r3, #1030	; 0x406
 8009716:	461c      	mov	r4, r3
 8009718:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800971a:	2b00      	cmp	r3, #0
 800971c:	d10e      	bne.n	800973c <USB_EPStartXfer+0x4a4>
 800971e:	8823      	ldrh	r3, [r4, #0]
 8009720:	b29b      	uxth	r3, r3
 8009722:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009726:	b29b      	uxth	r3, r3
 8009728:	8023      	strh	r3, [r4, #0]
 800972a:	8823      	ldrh	r3, [r4, #0]
 800972c:	b29b      	uxth	r3, r3
 800972e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009732:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009736:	b29b      	uxth	r3, r3
 8009738:	8023      	strh	r3, [r4, #0]
 800973a:	e043      	b.n	80097c4 <USB_EPStartXfer+0x52c>
 800973c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800973e:	2b3e      	cmp	r3, #62	; 0x3e
 8009740:	d816      	bhi.n	8009770 <USB_EPStartXfer+0x4d8>
 8009742:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009744:	085b      	lsrs	r3, r3, #1
 8009746:	617b      	str	r3, [r7, #20]
 8009748:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800974a:	f003 0301 	and.w	r3, r3, #1
 800974e:	2b00      	cmp	r3, #0
 8009750:	d002      	beq.n	8009758 <USB_EPStartXfer+0x4c0>
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	3301      	adds	r3, #1
 8009756:	617b      	str	r3, [r7, #20]
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	b29b      	uxth	r3, r3
 800975c:	029b      	lsls	r3, r3, #10
 800975e:	b29b      	uxth	r3, r3
 8009760:	8023      	strh	r3, [r4, #0]
 8009762:	e02f      	b.n	80097c4 <USB_EPStartXfer+0x52c>
 8009764:	ffff80c0 	.word	0xffff80c0
 8009768:	ffffc080 	.word	0xffffc080
 800976c:	ffff8080 	.word	0xffff8080
 8009770:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009772:	095b      	lsrs	r3, r3, #5
 8009774:	617b      	str	r3, [r7, #20]
 8009776:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009778:	f003 031f 	and.w	r3, r3, #31
 800977c:	2b00      	cmp	r3, #0
 800977e:	d102      	bne.n	8009786 <USB_EPStartXfer+0x4ee>
 8009780:	697b      	ldr	r3, [r7, #20]
 8009782:	3b01      	subs	r3, #1
 8009784:	617b      	str	r3, [r7, #20]
 8009786:	697b      	ldr	r3, [r7, #20]
 8009788:	b29b      	uxth	r3, r3
 800978a:	029b      	lsls	r3, r3, #10
 800978c:	b29b      	uxth	r3, r3
 800978e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009792:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009796:	b29b      	uxth	r3, r3
 8009798:	8023      	strh	r3, [r4, #0]
 800979a:	e013      	b.n	80097c4 <USB_EPStartXfer+0x52c>
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	785b      	ldrb	r3, [r3, #1]
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d10f      	bne.n	80097c4 <USB_EPStartXfer+0x52c>
 80097a4:	687b      	ldr	r3, [r7, #4]
 80097a6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80097aa:	b29b      	uxth	r3, r3
 80097ac:	441c      	add	r4, r3
 80097ae:	683b      	ldr	r3, [r7, #0]
 80097b0:	781b      	ldrb	r3, [r3, #0]
 80097b2:	00db      	lsls	r3, r3, #3
 80097b4:	4423      	add	r3, r4
 80097b6:	f203 4306 	addw	r3, r3, #1030	; 0x406
 80097ba:	613b      	str	r3, [r7, #16]
 80097bc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80097be:	b29a      	uxth	r2, r3
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	801a      	strh	r2, [r3, #0]
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80097c4:	687a      	ldr	r2, [r7, #4]
 80097c6:	683b      	ldr	r3, [r7, #0]
 80097c8:	781b      	ldrb	r3, [r3, #0]
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	4413      	add	r3, r2
 80097ce:	881b      	ldrh	r3, [r3, #0]
 80097d0:	b29b      	uxth	r3, r3
 80097d2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80097d6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80097da:	b29c      	uxth	r4, r3
 80097dc:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80097e0:	b29c      	uxth	r4, r3
 80097e2:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80097e6:	b29c      	uxth	r4, r3
 80097e8:	687a      	ldr	r2, [r7, #4]
 80097ea:	683b      	ldr	r3, [r7, #0]
 80097ec:	781b      	ldrb	r3, [r3, #0]
 80097ee:	009b      	lsls	r3, r3, #2
 80097f0:	441a      	add	r2, r3
 80097f2:	4b04      	ldr	r3, [pc, #16]	; (8009804 <USB_EPStartXfer+0x56c>)
 80097f4:	4323      	orrs	r3, r4
 80097f6:	b29b      	uxth	r3, r3
 80097f8:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 80097fa:	2300      	movs	r3, #0
}
 80097fc:	4618      	mov	r0, r3
 80097fe:	3734      	adds	r7, #52	; 0x34
 8009800:	46bd      	mov	sp, r7
 8009802:	bd90      	pop	{r4, r7, pc}
 8009804:	ffff8080 	.word	0xffff8080

08009808 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8009808:	b490      	push	{r4, r7}
 800980a:	b082      	sub	sp, #8
 800980c:	af00      	add	r7, sp, #0
 800980e:	6078      	str	r0, [r7, #4]
 8009810:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8009812:	683b      	ldr	r3, [r7, #0]
 8009814:	785b      	ldrb	r3, [r3, #1]
 8009816:	2b00      	cmp	r3, #0
 8009818:	d018      	beq.n	800984c <USB_EPSetStall+0x44>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 800981a:	687a      	ldr	r2, [r7, #4]
 800981c:	683b      	ldr	r3, [r7, #0]
 800981e:	781b      	ldrb	r3, [r3, #0]
 8009820:	009b      	lsls	r3, r3, #2
 8009822:	4413      	add	r3, r2
 8009824:	881b      	ldrh	r3, [r3, #0]
 8009826:	b29b      	uxth	r3, r3
 8009828:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800982c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009830:	b29c      	uxth	r4, r3
 8009832:	f084 0310 	eor.w	r3, r4, #16
 8009836:	b29c      	uxth	r4, r3
 8009838:	687a      	ldr	r2, [r7, #4]
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	009b      	lsls	r3, r3, #2
 8009840:	441a      	add	r2, r3
 8009842:	4b11      	ldr	r3, [pc, #68]	; (8009888 <USB_EPSetStall+0x80>)
 8009844:	4323      	orrs	r3, r4
 8009846:	b29b      	uxth	r3, r3
 8009848:	8013      	strh	r3, [r2, #0]
 800984a:	e017      	b.n	800987c <USB_EPSetStall+0x74>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 800984c:	687a      	ldr	r2, [r7, #4]
 800984e:	683b      	ldr	r3, [r7, #0]
 8009850:	781b      	ldrb	r3, [r3, #0]
 8009852:	009b      	lsls	r3, r3, #2
 8009854:	4413      	add	r3, r2
 8009856:	881b      	ldrh	r3, [r3, #0]
 8009858:	b29b      	uxth	r3, r3
 800985a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800985e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009862:	b29c      	uxth	r4, r3
 8009864:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009868:	b29c      	uxth	r4, r3
 800986a:	687a      	ldr	r2, [r7, #4]
 800986c:	683b      	ldr	r3, [r7, #0]
 800986e:	781b      	ldrb	r3, [r3, #0]
 8009870:	009b      	lsls	r3, r3, #2
 8009872:	441a      	add	r2, r3
 8009874:	4b04      	ldr	r3, [pc, #16]	; (8009888 <USB_EPSetStall+0x80>)
 8009876:	4323      	orrs	r3, r4
 8009878:	b29b      	uxth	r3, r3
 800987a:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 800987c:	2300      	movs	r3, #0
}
 800987e:	4618      	mov	r0, r3
 8009880:	3708      	adds	r7, #8
 8009882:	46bd      	mov	sp, r7
 8009884:	bc90      	pop	{r4, r7}
 8009886:	4770      	bx	lr
 8009888:	ffff8080 	.word	0xffff8080

0800988c <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800988c:	b490      	push	{r4, r7}
 800988e:	b082      	sub	sp, #8
 8009890:	af00      	add	r7, sp, #0
 8009892:	6078      	str	r0, [r7, #4]
 8009894:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8009896:	683b      	ldr	r3, [r7, #0]
 8009898:	7b1b      	ldrb	r3, [r3, #12]
 800989a:	2b00      	cmp	r3, #0
 800989c:	d17d      	bne.n	800999a <USB_EPClearStall+0x10e>
  {
    if (ep->is_in != 0U)
 800989e:	683b      	ldr	r3, [r7, #0]
 80098a0:	785b      	ldrb	r3, [r3, #1]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d03d      	beq.n	8009922 <USB_EPClearStall+0x96>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098a6:	687a      	ldr	r2, [r7, #4]
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	009b      	lsls	r3, r3, #2
 80098ae:	4413      	add	r3, r2
 80098b0:	881b      	ldrh	r3, [r3, #0]
 80098b2:	b29c      	uxth	r4, r3
 80098b4:	4623      	mov	r3, r4
 80098b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80098ba:	2b00      	cmp	r3, #0
 80098bc:	d014      	beq.n	80098e8 <USB_EPClearStall+0x5c>
 80098be:	687a      	ldr	r2, [r7, #4]
 80098c0:	683b      	ldr	r3, [r7, #0]
 80098c2:	781b      	ldrb	r3, [r3, #0]
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	4413      	add	r3, r2
 80098c8:	881b      	ldrh	r3, [r3, #0]
 80098ca:	b29b      	uxth	r3, r3
 80098cc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80098d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80098d4:	b29c      	uxth	r4, r3
 80098d6:	687a      	ldr	r2, [r7, #4]
 80098d8:	683b      	ldr	r3, [r7, #0]
 80098da:	781b      	ldrb	r3, [r3, #0]
 80098dc:	009b      	lsls	r3, r3, #2
 80098de:	441a      	add	r2, r3
 80098e0:	4b31      	ldr	r3, [pc, #196]	; (80099a8 <USB_EPClearStall+0x11c>)
 80098e2:	4323      	orrs	r3, r4
 80098e4:	b29b      	uxth	r3, r3
 80098e6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80098e8:	683b      	ldr	r3, [r7, #0]
 80098ea:	78db      	ldrb	r3, [r3, #3]
 80098ec:	2b01      	cmp	r3, #1
 80098ee:	d054      	beq.n	800999a <USB_EPClearStall+0x10e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80098f0:	687a      	ldr	r2, [r7, #4]
 80098f2:	683b      	ldr	r3, [r7, #0]
 80098f4:	781b      	ldrb	r3, [r3, #0]
 80098f6:	009b      	lsls	r3, r3, #2
 80098f8:	4413      	add	r3, r2
 80098fa:	881b      	ldrh	r3, [r3, #0]
 80098fc:	b29b      	uxth	r3, r3
 80098fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009902:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009906:	b29c      	uxth	r4, r3
 8009908:	f084 0320 	eor.w	r3, r4, #32
 800990c:	b29c      	uxth	r4, r3
 800990e:	687a      	ldr	r2, [r7, #4]
 8009910:	683b      	ldr	r3, [r7, #0]
 8009912:	781b      	ldrb	r3, [r3, #0]
 8009914:	009b      	lsls	r3, r3, #2
 8009916:	441a      	add	r2, r3
 8009918:	4b24      	ldr	r3, [pc, #144]	; (80099ac <USB_EPClearStall+0x120>)
 800991a:	4323      	orrs	r3, r4
 800991c:	b29b      	uxth	r3, r3
 800991e:	8013      	strh	r3, [r2, #0]
 8009920:	e03b      	b.n	800999a <USB_EPClearStall+0x10e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009922:	687a      	ldr	r2, [r7, #4]
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	781b      	ldrb	r3, [r3, #0]
 8009928:	009b      	lsls	r3, r3, #2
 800992a:	4413      	add	r3, r2
 800992c:	881b      	ldrh	r3, [r3, #0]
 800992e:	b29c      	uxth	r4, r3
 8009930:	4623      	mov	r3, r4
 8009932:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8009936:	2b00      	cmp	r3, #0
 8009938:	d014      	beq.n	8009964 <USB_EPClearStall+0xd8>
 800993a:	687a      	ldr	r2, [r7, #4]
 800993c:	683b      	ldr	r3, [r7, #0]
 800993e:	781b      	ldrb	r3, [r3, #0]
 8009940:	009b      	lsls	r3, r3, #2
 8009942:	4413      	add	r3, r2
 8009944:	881b      	ldrh	r3, [r3, #0]
 8009946:	b29b      	uxth	r3, r3
 8009948:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800994c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009950:	b29c      	uxth	r4, r3
 8009952:	687a      	ldr	r2, [r7, #4]
 8009954:	683b      	ldr	r3, [r7, #0]
 8009956:	781b      	ldrb	r3, [r3, #0]
 8009958:	009b      	lsls	r3, r3, #2
 800995a:	441a      	add	r2, r3
 800995c:	4b14      	ldr	r3, [pc, #80]	; (80099b0 <USB_EPClearStall+0x124>)
 800995e:	4323      	orrs	r3, r4
 8009960:	b29b      	uxth	r3, r3
 8009962:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	683b      	ldr	r3, [r7, #0]
 8009968:	781b      	ldrb	r3, [r3, #0]
 800996a:	009b      	lsls	r3, r3, #2
 800996c:	4413      	add	r3, r2
 800996e:	881b      	ldrh	r3, [r3, #0]
 8009970:	b29b      	uxth	r3, r3
 8009972:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009976:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800997a:	b29c      	uxth	r4, r3
 800997c:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8009980:	b29c      	uxth	r4, r3
 8009982:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8009986:	b29c      	uxth	r4, r3
 8009988:	687a      	ldr	r2, [r7, #4]
 800998a:	683b      	ldr	r3, [r7, #0]
 800998c:	781b      	ldrb	r3, [r3, #0]
 800998e:	009b      	lsls	r3, r3, #2
 8009990:	441a      	add	r2, r3
 8009992:	4b06      	ldr	r3, [pc, #24]	; (80099ac <USB_EPClearStall+0x120>)
 8009994:	4323      	orrs	r3, r4
 8009996:	b29b      	uxth	r3, r3
 8009998:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800999a:	2300      	movs	r3, #0
}
 800999c:	4618      	mov	r0, r3
 800999e:	3708      	adds	r7, #8
 80099a0:	46bd      	mov	sp, r7
 80099a2:	bc90      	pop	{r4, r7}
 80099a4:	4770      	bx	lr
 80099a6:	bf00      	nop
 80099a8:	ffff80c0 	.word	0xffff80c0
 80099ac:	ffff8080 	.word	0xffff8080
 80099b0:	ffffc080 	.word	0xffffc080

080099b4 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80099b4:	b480      	push	{r7}
 80099b6:	b083      	sub	sp, #12
 80099b8:	af00      	add	r7, sp, #0
 80099ba:	6078      	str	r0, [r7, #4]
 80099bc:	460b      	mov	r3, r1
 80099be:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80099c0:	78fb      	ldrb	r3, [r7, #3]
 80099c2:	2b00      	cmp	r3, #0
 80099c4:	d103      	bne.n	80099ce <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = USB_DADDR_EF;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	2280      	movs	r2, #128	; 0x80
 80099ca:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	370c      	adds	r7, #12
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr

080099dc <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80099dc:	b480      	push	{r7}
 80099de:	b083      	sub	sp, #12
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= USB_BCDR_DPPU;
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80099ea:	b29b      	uxth	r3, r3
 80099ec:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80099f0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80099f4:	b29a      	uxth	r2, r3
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  return HAL_OK;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	370c      	adds	r7, #12
 8009a02:	46bd      	mov	sp, r7
 8009a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a08:	4770      	bx	lr

08009a0a <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 8009a0a:	b480      	push	{r7}
 8009a0c:	b085      	sub	sp, #20
 8009a0e:	af00      	add	r7, sp, #0
 8009a10:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8009a18:	b29b      	uxth	r3, r3
 8009a1a:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8009a1c:	68fb      	ldr	r3, [r7, #12]
}
 8009a1e:	4618      	mov	r0, r3
 8009a20:	3714      	adds	r7, #20
 8009a22:	46bd      	mov	sp, r7
 8009a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a28:	4770      	bx	lr

08009a2a <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b083      	sub	sp, #12
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
 8009a32:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8009a34:	2300      	movs	r3, #0
}
 8009a36:	4618      	mov	r0, r3
 8009a38:	370c      	adds	r7, #12
 8009a3a:	46bd      	mov	sp, r7
 8009a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a40:	4770      	bx	lr

08009a42 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009a42:	b480      	push	{r7}
 8009a44:	b08d      	sub	sp, #52	; 0x34
 8009a46:	af00      	add	r7, sp, #0
 8009a48:	60f8      	str	r0, [r7, #12]
 8009a4a:	60b9      	str	r1, [r7, #8]
 8009a4c:	4611      	mov	r1, r2
 8009a4e:	461a      	mov	r2, r3
 8009a50:	460b      	mov	r3, r1
 8009a52:	80fb      	strh	r3, [r7, #6]
 8009a54:	4613      	mov	r3, r2
 8009a56:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009a58:	88bb      	ldrh	r3, [r7, #4]
 8009a5a:	3301      	adds	r3, #1
 8009a5c:	085b      	lsrs	r3, r3, #1
 8009a5e:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009a60:	68fb      	ldr	r3, [r7, #12]
 8009a62:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009a64:	68bb      	ldr	r3, [r7, #8]
 8009a66:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009a68:	88fa      	ldrh	r2, [r7, #6]
 8009a6a:	69fb      	ldr	r3, [r7, #28]
 8009a6c:	4413      	add	r3, r2
 8009a6e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009a72:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 8009a74:	6a3b      	ldr	r3, [r7, #32]
 8009a76:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009a78:	e01b      	b.n	8009ab2 <USB_WritePMA+0x70>
  {
    temp1 = *pBuf;
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a7c:	781b      	ldrb	r3, [r3, #0]
 8009a7e:	61bb      	str	r3, [r7, #24]
    pBuf++;
 8009a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a82:	3301      	adds	r3, #1
 8009a84:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009a86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a88:	781b      	ldrb	r3, [r3, #0]
 8009a8a:	b29b      	uxth	r3, r3
 8009a8c:	021b      	lsls	r3, r3, #8
 8009a8e:	b29b      	uxth	r3, r3
 8009a90:	461a      	mov	r2, r3
 8009a92:	69bb      	ldr	r3, [r7, #24]
 8009a94:	4313      	orrs	r3, r2
 8009a96:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 8009a98:	697b      	ldr	r3, [r7, #20]
 8009a9a:	b29a      	uxth	r2, r3
 8009a9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009a9e:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8009aa0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009aa2:	3302      	adds	r3, #2
 8009aa4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
#endif

    pBuf++;
 8009aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009aa8:	3301      	adds	r3, #1
 8009aaa:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 8009aac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009aae:	3b01      	subs	r3, #1
 8009ab0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009ab2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009ab4:	2b00      	cmp	r3, #0
 8009ab6:	d1e0      	bne.n	8009a7a <USB_WritePMA+0x38>
  }
}
 8009ab8:	bf00      	nop
 8009aba:	3734      	adds	r7, #52	; 0x34
 8009abc:	46bd      	mov	sp, r7
 8009abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac2:	4770      	bx	lr

08009ac4 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes: no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8009ac4:	b480      	push	{r7}
 8009ac6:	b08b      	sub	sp, #44	; 0x2c
 8009ac8:	af00      	add	r7, sp, #0
 8009aca:	60f8      	str	r0, [r7, #12]
 8009acc:	60b9      	str	r1, [r7, #8]
 8009ace:	4611      	mov	r1, r2
 8009ad0:	461a      	mov	r2, r3
 8009ad2:	460b      	mov	r3, r1
 8009ad4:	80fb      	strh	r3, [r7, #6]
 8009ad6:	4613      	mov	r3, r2
 8009ad8:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009ada:	88bb      	ldrh	r3, [r7, #4]
 8009adc:	085b      	lsrs	r3, r3, #1
 8009ade:	b29b      	uxth	r3, r3
 8009ae0:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8009ae2:	68fb      	ldr	r3, [r7, #12]
 8009ae4:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8009ae6:	68bb      	ldr	r3, [r7, #8]
 8009ae8:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009aea:	88fa      	ldrh	r2, [r7, #6]
 8009aec:	697b      	ldr	r3, [r7, #20]
 8009aee:	4413      	add	r3, r2
 8009af0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8009af4:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 8009af6:	69bb      	ldr	r3, [r7, #24]
 8009af8:	627b      	str	r3, [r7, #36]	; 0x24
 8009afa:	e018      	b.n	8009b2e <USB_ReadPMA+0x6a>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8009afc:	6a3b      	ldr	r3, [r7, #32]
 8009afe:	881b      	ldrh	r3, [r3, #0]
 8009b00:	b29b      	uxth	r3, r3
 8009b02:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8009b04:	6a3b      	ldr	r3, [r7, #32]
 8009b06:	3302      	adds	r3, #2
 8009b08:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009b0a:	693b      	ldr	r3, [r7, #16]
 8009b0c:	b2da      	uxtb	r2, r3
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009b12:	69fb      	ldr	r3, [r7, #28]
 8009b14:	3301      	adds	r3, #1
 8009b16:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8009b18:	693b      	ldr	r3, [r7, #16]
 8009b1a:	0a1b      	lsrs	r3, r3, #8
 8009b1c:	b2da      	uxtb	r2, r3
 8009b1e:	69fb      	ldr	r3, [r7, #28]
 8009b20:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8009b22:	69fb      	ldr	r3, [r7, #28]
 8009b24:	3301      	adds	r3, #1
 8009b26:	61fb      	str	r3, [r7, #28]
  for (i = n; i != 0U; i--)
 8009b28:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b2a:	3b01      	subs	r3, #1
 8009b2c:	627b      	str	r3, [r7, #36]	; 0x24
 8009b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d1e3      	bne.n	8009afc <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8009b34:	88bb      	ldrh	r3, [r7, #4]
 8009b36:	f003 0301 	and.w	r3, r3, #1
 8009b3a:	b29b      	uxth	r3, r3
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	d007      	beq.n	8009b50 <USB_ReadPMA+0x8c>
  {
    temp = *pdwVal;
 8009b40:	6a3b      	ldr	r3, [r7, #32]
 8009b42:	881b      	ldrh	r3, [r3, #0]
 8009b44:	b29b      	uxth	r3, r3
 8009b46:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009b48:	693b      	ldr	r3, [r7, #16]
 8009b4a:	b2da      	uxtb	r2, r3
 8009b4c:	69fb      	ldr	r3, [r7, #28]
 8009b4e:	701a      	strb	r2, [r3, #0]
  }
}
 8009b50:	bf00      	nop
 8009b52:	372c      	adds	r7, #44	; 0x2c
 8009b54:	46bd      	mov	sp, r7
 8009b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b5a:	4770      	bx	lr

08009b5c <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009b5c:	b580      	push	{r7, lr}
 8009b5e:	b084      	sub	sp, #16
 8009b60:	af00      	add	r7, sp, #0
 8009b62:	6078      	str	r0, [r7, #4]
 8009b64:	460b      	mov	r3, r1
 8009b66:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009b68:	2300      	movs	r3, #0
 8009b6a:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b6c:	687b      	ldr	r3, [r7, #4]
 8009b6e:	7c1b      	ldrb	r3, [r3, #16]
 8009b70:	2b00      	cmp	r3, #0
 8009b72:	d115      	bne.n	8009ba0 <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009b74:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b78:	2202      	movs	r2, #2
 8009b7a:	2181      	movs	r1, #129	; 0x81
 8009b7c:	6878      	ldr	r0, [r7, #4]
 8009b7e:	f001 fe5e 	bl	800b83e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009b82:	687b      	ldr	r3, [r7, #4]
 8009b84:	2201      	movs	r2, #1
 8009b86:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009b88:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b8c:	2202      	movs	r2, #2
 8009b8e:	2101      	movs	r1, #1
 8009b90:	6878      	ldr	r0, [r7, #4]
 8009b92:	f001 fe54 	bl	800b83e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	2201      	movs	r2, #1
 8009b9a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 8009b9e:	e012      	b.n	8009bc6 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009ba0:	2340      	movs	r3, #64	; 0x40
 8009ba2:	2202      	movs	r2, #2
 8009ba4:	2181      	movs	r1, #129	; 0x81
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f001 fe49 	bl	800b83e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8009bac:	687b      	ldr	r3, [r7, #4]
 8009bae:	2201      	movs	r2, #1
 8009bb0:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009bb2:	2340      	movs	r3, #64	; 0x40
 8009bb4:	2202      	movs	r2, #2
 8009bb6:	2101      	movs	r1, #1
 8009bb8:	6878      	ldr	r0, [r7, #4]
 8009bba:	f001 fe40 	bl	800b83e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	2201      	movs	r2, #1
 8009bc2:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009bc6:	2308      	movs	r3, #8
 8009bc8:	2203      	movs	r2, #3
 8009bca:	2182      	movs	r1, #130	; 0x82
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f001 fe36 	bl	800b83e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2201      	movs	r2, #1
 8009bd6:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009bd8:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009bdc:	f001 ff86 	bl	800baec <USBD_static_malloc>
 8009be0:	4602      	mov	r2, r0
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bee:	2b00      	cmp	r3, #0
 8009bf0:	d102      	bne.n	8009bf8 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8009bf2:	2301      	movs	r3, #1
 8009bf4:	73fb      	strb	r3, [r7, #15]
 8009bf6:	e026      	b.n	8009c46 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009bf8:	687b      	ldr	r3, [r7, #4]
 8009bfa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bfe:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8009c00:	687b      	ldr	r3, [r7, #4]
 8009c02:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8009c0a:	68bb      	ldr	r3, [r7, #8]
 8009c0c:	2200      	movs	r2, #0
 8009c0e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 8009c12:	68bb      	ldr	r3, [r7, #8]
 8009c14:	2200      	movs	r2, #0
 8009c16:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	7c1b      	ldrb	r3, [r3, #16]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d109      	bne.n	8009c36 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009c22:	68bb      	ldr	r3, [r7, #8]
 8009c24:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009c28:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009c2c:	2101      	movs	r1, #1
 8009c2e:	6878      	ldr	r0, [r7, #4]
 8009c30:	f001 fef0 	bl	800ba14 <USBD_LL_PrepareReceive>
 8009c34:	e007      	b.n	8009c46 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8009c36:	68bb      	ldr	r3, [r7, #8]
 8009c38:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009c3c:	2340      	movs	r3, #64	; 0x40
 8009c3e:	2101      	movs	r1, #1
 8009c40:	6878      	ldr	r0, [r7, #4]
 8009c42:	f001 fee7 	bl	800ba14 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8009c46:	7bfb      	ldrb	r3, [r7, #15]
}
 8009c48:	4618      	mov	r0, r3
 8009c4a:	3710      	adds	r7, #16
 8009c4c:	46bd      	mov	sp, r7
 8009c4e:	bd80      	pop	{r7, pc}

08009c50 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009c50:	b580      	push	{r7, lr}
 8009c52:	b084      	sub	sp, #16
 8009c54:	af00      	add	r7, sp, #0
 8009c56:	6078      	str	r0, [r7, #4]
 8009c58:	460b      	mov	r3, r1
 8009c5a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8009c5c:	2300      	movs	r3, #0
 8009c5e:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009c60:	2181      	movs	r1, #129	; 0x81
 8009c62:	6878      	ldr	r0, [r7, #4]
 8009c64:	f001 fe11 	bl	800b88a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009c68:	687b      	ldr	r3, [r7, #4]
 8009c6a:	2200      	movs	r2, #0
 8009c6c:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8009c6e:	2101      	movs	r1, #1
 8009c70:	6878      	ldr	r0, [r7, #4]
 8009c72:	f001 fe0a 	bl	800b88a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009c76:	687b      	ldr	r3, [r7, #4]
 8009c78:	2200      	movs	r2, #0
 8009c7a:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8009c7e:	2182      	movs	r1, #130	; 0x82
 8009c80:	6878      	ldr	r0, [r7, #4]
 8009c82:	f001 fe02 	bl	800b88a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009c86:	687b      	ldr	r3, [r7, #4]
 8009c88:	2200      	movs	r2, #0
 8009c8a:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009c92:	2b00      	cmp	r3, #0
 8009c94:	d00e      	beq.n	8009cb4 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009c96:	687b      	ldr	r3, [r7, #4]
 8009c98:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009c9c:	685b      	ldr	r3, [r3, #4]
 8009c9e:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	f001 ff2e 	bl	800bb08 <USBD_static_free>
    pdev->pClassData = NULL;
 8009cac:	687b      	ldr	r3, [r7, #4]
 8009cae:	2200      	movs	r2, #0
 8009cb0:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 8009cb4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	3710      	adds	r7, #16
 8009cba:	46bd      	mov	sp, r7
 8009cbc:	bd80      	pop	{r7, pc}

08009cbe <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8009cbe:	b580      	push	{r7, lr}
 8009cc0:	b086      	sub	sp, #24
 8009cc2:	af00      	add	r7, sp, #0
 8009cc4:	6078      	str	r0, [r7, #4]
 8009cc6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cce:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8009cd0:	2300      	movs	r3, #0
 8009cd2:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8009cd4:	2300      	movs	r3, #0
 8009cd6:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8009cd8:	2300      	movs	r3, #0
 8009cda:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cdc:	683b      	ldr	r3, [r7, #0]
 8009cde:	781b      	ldrb	r3, [r3, #0]
 8009ce0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009ce4:	2b00      	cmp	r3, #0
 8009ce6:	d039      	beq.n	8009d5c <USBD_CDC_Setup+0x9e>
 8009ce8:	2b20      	cmp	r3, #32
 8009cea:	d17c      	bne.n	8009de6 <USBD_CDC_Setup+0x128>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8009cec:	683b      	ldr	r3, [r7, #0]
 8009cee:	88db      	ldrh	r3, [r3, #6]
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d029      	beq.n	8009d48 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8009cf4:	683b      	ldr	r3, [r7, #0]
 8009cf6:	781b      	ldrb	r3, [r3, #0]
 8009cf8:	b25b      	sxtb	r3, r3
 8009cfa:	2b00      	cmp	r3, #0
 8009cfc:	da11      	bge.n	8009d22 <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009cfe:	687b      	ldr	r3, [r7, #4]
 8009d00:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d04:	689b      	ldr	r3, [r3, #8]
 8009d06:	683a      	ldr	r2, [r7, #0]
 8009d08:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8009d0a:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009d0c:	683a      	ldr	r2, [r7, #0]
 8009d0e:	88d2      	ldrh	r2, [r2, #6]
 8009d10:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009d12:	6939      	ldr	r1, [r7, #16]
 8009d14:	683b      	ldr	r3, [r7, #0]
 8009d16:	88db      	ldrh	r3, [r3, #6]
 8009d18:	461a      	mov	r2, r3
 8009d1a:	6878      	ldr	r0, [r7, #4]
 8009d1c:	f001 f9fa 	bl	800b114 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8009d20:	e068      	b.n	8009df4 <USBD_CDC_Setup+0x136>
          hcdc->CmdOpCode = req->bRequest;
 8009d22:	683b      	ldr	r3, [r7, #0]
 8009d24:	785a      	ldrb	r2, [r3, #1]
 8009d26:	693b      	ldr	r3, [r7, #16]
 8009d28:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009d2c:	683b      	ldr	r3, [r7, #0]
 8009d2e:	88db      	ldrh	r3, [r3, #6]
 8009d30:	b2da      	uxtb	r2, r3
 8009d32:	693b      	ldr	r3, [r7, #16]
 8009d34:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8009d38:	6939      	ldr	r1, [r7, #16]
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	88db      	ldrh	r3, [r3, #6]
 8009d3e:	461a      	mov	r2, r3
 8009d40:	6878      	ldr	r0, [r7, #4]
 8009d42:	f001 fa15 	bl	800b170 <USBD_CtlPrepareRx>
      break;
 8009d46:	e055      	b.n	8009df4 <USBD_CDC_Setup+0x136>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009d48:	687b      	ldr	r3, [r7, #4]
 8009d4a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009d4e:	689b      	ldr	r3, [r3, #8]
 8009d50:	683a      	ldr	r2, [r7, #0]
 8009d52:	7850      	ldrb	r0, [r2, #1]
 8009d54:	2200      	movs	r2, #0
 8009d56:	6839      	ldr	r1, [r7, #0]
 8009d58:	4798      	blx	r3
      break;
 8009d5a:	e04b      	b.n	8009df4 <USBD_CDC_Setup+0x136>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d5c:	683b      	ldr	r3, [r7, #0]
 8009d5e:	785b      	ldrb	r3, [r3, #1]
 8009d60:	2b0a      	cmp	r3, #10
 8009d62:	d017      	beq.n	8009d94 <USBD_CDC_Setup+0xd6>
 8009d64:	2b0b      	cmp	r3, #11
 8009d66:	d029      	beq.n	8009dbc <USBD_CDC_Setup+0xfe>
 8009d68:	2b00      	cmp	r3, #0
 8009d6a:	d133      	bne.n	8009dd4 <USBD_CDC_Setup+0x116>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d72:	2b03      	cmp	r3, #3
 8009d74:	d107      	bne.n	8009d86 <USBD_CDC_Setup+0xc8>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8009d76:	f107 030c 	add.w	r3, r7, #12
 8009d7a:	2202      	movs	r2, #2
 8009d7c:	4619      	mov	r1, r3
 8009d7e:	6878      	ldr	r0, [r7, #4]
 8009d80:	f001 f9c8 	bl	800b114 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009d84:	e02e      	b.n	8009de4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8009d86:	6839      	ldr	r1, [r7, #0]
 8009d88:	6878      	ldr	r0, [r7, #4]
 8009d8a:	f001 f958 	bl	800b03e <USBD_CtlError>
            ret = USBD_FAIL;
 8009d8e:	2302      	movs	r3, #2
 8009d90:	75fb      	strb	r3, [r7, #23]
          break;
 8009d92:	e027      	b.n	8009de4 <USBD_CDC_Setup+0x126>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009d9a:	2b03      	cmp	r3, #3
 8009d9c:	d107      	bne.n	8009dae <USBD_CDC_Setup+0xf0>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8009d9e:	f107 030f 	add.w	r3, r7, #15
 8009da2:	2201      	movs	r2, #1
 8009da4:	4619      	mov	r1, r3
 8009da6:	6878      	ldr	r0, [r7, #4]
 8009da8:	f001 f9b4 	bl	800b114 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009dac:	e01a      	b.n	8009de4 <USBD_CDC_Setup+0x126>
            USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f001 f944 	bl	800b03e <USBD_CtlError>
            ret = USBD_FAIL;
 8009db6:	2302      	movs	r3, #2
 8009db8:	75fb      	strb	r3, [r7, #23]
          break;
 8009dba:	e013      	b.n	8009de4 <USBD_CDC_Setup+0x126>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009dbc:	687b      	ldr	r3, [r7, #4]
 8009dbe:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dc2:	2b03      	cmp	r3, #3
 8009dc4:	d00d      	beq.n	8009de2 <USBD_CDC_Setup+0x124>
          {
            USBD_CtlError(pdev, req);
 8009dc6:	6839      	ldr	r1, [r7, #0]
 8009dc8:	6878      	ldr	r0, [r7, #4]
 8009dca:	f001 f938 	bl	800b03e <USBD_CtlError>
            ret = USBD_FAIL;
 8009dce:	2302      	movs	r3, #2
 8009dd0:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009dd2:	e006      	b.n	8009de2 <USBD_CDC_Setup+0x124>

        default:
          USBD_CtlError(pdev, req);
 8009dd4:	6839      	ldr	r1, [r7, #0]
 8009dd6:	6878      	ldr	r0, [r7, #4]
 8009dd8:	f001 f931 	bl	800b03e <USBD_CtlError>
          ret = USBD_FAIL;
 8009ddc:	2302      	movs	r3, #2
 8009dde:	75fb      	strb	r3, [r7, #23]
          break;
 8009de0:	e000      	b.n	8009de4 <USBD_CDC_Setup+0x126>
          break;
 8009de2:	bf00      	nop
      }
      break;
 8009de4:	e006      	b.n	8009df4 <USBD_CDC_Setup+0x136>

    default:
      USBD_CtlError(pdev, req);
 8009de6:	6839      	ldr	r1, [r7, #0]
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f001 f928 	bl	800b03e <USBD_CtlError>
      ret = USBD_FAIL;
 8009dee:	2302      	movs	r3, #2
 8009df0:	75fb      	strb	r3, [r7, #23]
      break;
 8009df2:	bf00      	nop
  }

  return ret;
 8009df4:	7dfb      	ldrb	r3, [r7, #23]
}
 8009df6:	4618      	mov	r0, r3
 8009df8:	3718      	adds	r7, #24
 8009dfa:	46bd      	mov	sp, r7
 8009dfc:	bd80      	pop	{r7, pc}

08009dfe <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009dfe:	b580      	push	{r7, lr}
 8009e00:	b084      	sub	sp, #16
 8009e02:	af00      	add	r7, sp, #0
 8009e04:	6078      	str	r0, [r7, #4]
 8009e06:	460b      	mov	r3, r1
 8009e08:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009e0a:	687b      	ldr	r3, [r7, #4]
 8009e0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e10:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009e18:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d037      	beq.n	8009e94 <USBD_CDC_DataIn+0x96>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009e24:	78fa      	ldrb	r2, [r7, #3]
 8009e26:	6879      	ldr	r1, [r7, #4]
 8009e28:	4613      	mov	r3, r2
 8009e2a:	009b      	lsls	r3, r3, #2
 8009e2c:	4413      	add	r3, r2
 8009e2e:	009b      	lsls	r3, r3, #2
 8009e30:	440b      	add	r3, r1
 8009e32:	331c      	adds	r3, #28
 8009e34:	681b      	ldr	r3, [r3, #0]
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d026      	beq.n	8009e88 <USBD_CDC_DataIn+0x8a>
 8009e3a:	78fa      	ldrb	r2, [r7, #3]
 8009e3c:	6879      	ldr	r1, [r7, #4]
 8009e3e:	4613      	mov	r3, r2
 8009e40:	009b      	lsls	r3, r3, #2
 8009e42:	4413      	add	r3, r2
 8009e44:	009b      	lsls	r3, r3, #2
 8009e46:	440b      	add	r3, r1
 8009e48:	331c      	adds	r3, #28
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	78fa      	ldrb	r2, [r7, #3]
 8009e4e:	68b9      	ldr	r1, [r7, #8]
 8009e50:	0152      	lsls	r2, r2, #5
 8009e52:	440a      	add	r2, r1
 8009e54:	3238      	adds	r2, #56	; 0x38
 8009e56:	6812      	ldr	r2, [r2, #0]
 8009e58:	fbb3 f1f2 	udiv	r1, r3, r2
 8009e5c:	fb02 f201 	mul.w	r2, r2, r1
 8009e60:	1a9b      	subs	r3, r3, r2
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d110      	bne.n	8009e88 <USBD_CDC_DataIn+0x8a>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8009e66:	78fa      	ldrb	r2, [r7, #3]
 8009e68:	6879      	ldr	r1, [r7, #4]
 8009e6a:	4613      	mov	r3, r2
 8009e6c:	009b      	lsls	r3, r3, #2
 8009e6e:	4413      	add	r3, r2
 8009e70:	009b      	lsls	r3, r3, #2
 8009e72:	440b      	add	r3, r1
 8009e74:	331c      	adds	r3, #28
 8009e76:	2200      	movs	r2, #0
 8009e78:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009e7a:	78f9      	ldrb	r1, [r7, #3]
 8009e7c:	2300      	movs	r3, #0
 8009e7e:	2200      	movs	r2, #0
 8009e80:	6878      	ldr	r0, [r7, #4]
 8009e82:	f001 fda4 	bl	800b9ce <USBD_LL_Transmit>
 8009e86:	e003      	b.n	8009e90 <USBD_CDC_DataIn+0x92>
    }
    else
    {
      hcdc->TxState = 0U;
 8009e88:	68fb      	ldr	r3, [r7, #12]
 8009e8a:	2200      	movs	r2, #0
 8009e8c:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 8009e90:	2300      	movs	r3, #0
 8009e92:	e000      	b.n	8009e96 <USBD_CDC_DataIn+0x98>
  }
  else
  {
    return USBD_FAIL;
 8009e94:	2302      	movs	r3, #2
  }
}
 8009e96:	4618      	mov	r0, r3
 8009e98:	3710      	adds	r7, #16
 8009e9a:	46bd      	mov	sp, r7
 8009e9c:	bd80      	pop	{r7, pc}

08009e9e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009e9e:	b580      	push	{r7, lr}
 8009ea0:	b084      	sub	sp, #16
 8009ea2:	af00      	add	r7, sp, #0
 8009ea4:	6078      	str	r0, [r7, #4]
 8009ea6:	460b      	mov	r3, r1
 8009ea8:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009eaa:	687b      	ldr	r3, [r7, #4]
 8009eac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009eb0:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009eb2:	78fb      	ldrb	r3, [r7, #3]
 8009eb4:	4619      	mov	r1, r3
 8009eb6:	6878      	ldr	r0, [r7, #4]
 8009eb8:	f001 fdcf 	bl	800ba5a <USBD_LL_GetRxDataSize>
 8009ebc:	4602      	mov	r2, r0
 8009ebe:	68fb      	ldr	r3, [r7, #12]
 8009ec0:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d00d      	beq.n	8009eea <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009ed4:	68db      	ldr	r3, [r3, #12]
 8009ed6:	68fa      	ldr	r2, [r7, #12]
 8009ed8:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009edc:	68fa      	ldr	r2, [r7, #12]
 8009ede:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009ee2:	4611      	mov	r1, r2
 8009ee4:	4798      	blx	r3

    return USBD_OK;
 8009ee6:	2300      	movs	r3, #0
 8009ee8:	e000      	b.n	8009eec <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8009eea:	2302      	movs	r3, #2
  }
}
 8009eec:	4618      	mov	r0, r3
 8009eee:	3710      	adds	r7, #16
 8009ef0:	46bd      	mov	sp, r7
 8009ef2:	bd80      	pop	{r7, pc}

08009ef4 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009ef4:	b580      	push	{r7, lr}
 8009ef6:	b084      	sub	sp, #16
 8009ef8:	af00      	add	r7, sp, #0
 8009efa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8009efc:	687b      	ldr	r3, [r7, #4]
 8009efe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f02:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009f04:	687b      	ldr	r3, [r7, #4]
 8009f06:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f0a:	2b00      	cmp	r3, #0
 8009f0c:	d015      	beq.n	8009f3a <USBD_CDC_EP0_RxReady+0x46>
 8009f0e:	68fb      	ldr	r3, [r7, #12]
 8009f10:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009f14:	2bff      	cmp	r3, #255	; 0xff
 8009f16:	d010      	beq.n	8009f3a <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009f1e:	689b      	ldr	r3, [r3, #8]
 8009f20:	68fa      	ldr	r2, [r7, #12]
 8009f22:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8009f26:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009f28:	68fa      	ldr	r2, [r7, #12]
 8009f2a:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009f2e:	b292      	uxth	r2, r2
 8009f30:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	22ff      	movs	r2, #255	; 0xff
 8009f36:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8009f3a:	2300      	movs	r3, #0
}
 8009f3c:	4618      	mov	r0, r3
 8009f3e:	3710      	adds	r7, #16
 8009f40:	46bd      	mov	sp, r7
 8009f42:	bd80      	pop	{r7, pc}

08009f44 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009f44:	b480      	push	{r7}
 8009f46:	b083      	sub	sp, #12
 8009f48:	af00      	add	r7, sp, #0
 8009f4a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8009f4c:	687b      	ldr	r3, [r7, #4]
 8009f4e:	2243      	movs	r2, #67	; 0x43
 8009f50:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8009f52:	4b03      	ldr	r3, [pc, #12]	; (8009f60 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009f54:	4618      	mov	r0, r3
 8009f56:	370c      	adds	r7, #12
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f5e:	4770      	bx	lr
 8009f60:	20000094 	.word	0x20000094

08009f64 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8009f64:	b480      	push	{r7}
 8009f66:	b083      	sub	sp, #12
 8009f68:	af00      	add	r7, sp, #0
 8009f6a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	2243      	movs	r2, #67	; 0x43
 8009f70:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8009f72:	4b03      	ldr	r3, [pc, #12]	; (8009f80 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8009f74:	4618      	mov	r0, r3
 8009f76:	370c      	adds	r7, #12
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f7e:	4770      	bx	lr
 8009f80:	20000050 	.word	0x20000050

08009f84 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8009f84:	b480      	push	{r7}
 8009f86:	b083      	sub	sp, #12
 8009f88:	af00      	add	r7, sp, #0
 8009f8a:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	2243      	movs	r2, #67	; 0x43
 8009f90:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8009f92:	4b03      	ldr	r3, [pc, #12]	; (8009fa0 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8009f94:	4618      	mov	r0, r3
 8009f96:	370c      	adds	r7, #12
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f9e:	4770      	bx	lr
 8009fa0:	200000d8 	.word	0x200000d8

08009fa4 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8009fa4:	b480      	push	{r7}
 8009fa6:	b083      	sub	sp, #12
 8009fa8:	af00      	add	r7, sp, #0
 8009faa:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8009fac:	687b      	ldr	r3, [r7, #4]
 8009fae:	220a      	movs	r2, #10
 8009fb0:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8009fb2:	4b03      	ldr	r3, [pc, #12]	; (8009fc0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	370c      	adds	r7, #12
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fbe:	4770      	bx	lr
 8009fc0:	2000000c 	.word	0x2000000c

08009fc4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	b085      	sub	sp, #20
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
 8009fcc:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8009fce:	2302      	movs	r3, #2
 8009fd0:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8009fd2:	683b      	ldr	r3, [r7, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d005      	beq.n	8009fe4 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	683a      	ldr	r2, [r7, #0]
 8009fdc:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8009fe0:	2300      	movs	r3, #0
 8009fe2:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8009fe4:	7bfb      	ldrb	r3, [r7, #15]
}
 8009fe6:	4618      	mov	r0, r3
 8009fe8:	3714      	adds	r7, #20
 8009fea:	46bd      	mov	sp, r7
 8009fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff0:	4770      	bx	lr

08009ff2 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8009ff2:	b480      	push	{r7}
 8009ff4:	b087      	sub	sp, #28
 8009ff6:	af00      	add	r7, sp, #0
 8009ff8:	60f8      	str	r0, [r7, #12]
 8009ffa:	60b9      	str	r1, [r7, #8]
 8009ffc:	4613      	mov	r3, r2
 8009ffe:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a006:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800a008:	697b      	ldr	r3, [r7, #20]
 800a00a:	68ba      	ldr	r2, [r7, #8]
 800a00c:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a010:	88fa      	ldrh	r2, [r7, #6]
 800a012:	697b      	ldr	r3, [r7, #20]
 800a014:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800a018:	2300      	movs	r3, #0
}
 800a01a:	4618      	mov	r0, r3
 800a01c:	371c      	adds	r7, #28
 800a01e:	46bd      	mov	sp, r7
 800a020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a024:	4770      	bx	lr

0800a026 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800a026:	b480      	push	{r7}
 800a028:	b085      	sub	sp, #20
 800a02a:	af00      	add	r7, sp, #0
 800a02c:	6078      	str	r0, [r7, #4]
 800a02e:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a030:	687b      	ldr	r3, [r7, #4]
 800a032:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a036:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	683a      	ldr	r2, [r7, #0]
 800a03c:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 800a040:	2300      	movs	r3, #0
}
 800a042:	4618      	mov	r0, r3
 800a044:	3714      	adds	r7, #20
 800a046:	46bd      	mov	sp, r7
 800a048:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a04c:	4770      	bx	lr

0800a04e <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a04e:	b580      	push	{r7, lr}
 800a050:	b084      	sub	sp, #16
 800a052:	af00      	add	r7, sp, #0
 800a054:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800a056:	687b      	ldr	r3, [r7, #4]
 800a058:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a05c:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a064:	2b00      	cmp	r3, #0
 800a066:	d017      	beq.n	800a098 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a068:	687b      	ldr	r3, [r7, #4]
 800a06a:	7c1b      	ldrb	r3, [r3, #16]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d109      	bne.n	800a084 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a070:	68fb      	ldr	r3, [r7, #12]
 800a072:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a076:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a07a:	2101      	movs	r1, #1
 800a07c:	6878      	ldr	r0, [r7, #4]
 800a07e:	f001 fcc9 	bl	800ba14 <USBD_LL_PrepareReceive>
 800a082:	e007      	b.n	800a094 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a08a:	2340      	movs	r3, #64	; 0x40
 800a08c:	2101      	movs	r1, #1
 800a08e:	6878      	ldr	r0, [r7, #4]
 800a090:	f001 fcc0 	bl	800ba14 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800a094:	2300      	movs	r3, #0
 800a096:	e000      	b.n	800a09a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 800a098:	2302      	movs	r3, #2
  }
}
 800a09a:	4618      	mov	r0, r3
 800a09c:	3710      	adds	r7, #16
 800a09e:	46bd      	mov	sp, r7
 800a0a0:	bd80      	pop	{r7, pc}

0800a0a2 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a0a2:	b580      	push	{r7, lr}
 800a0a4:	b084      	sub	sp, #16
 800a0a6:	af00      	add	r7, sp, #0
 800a0a8:	60f8      	str	r0, [r7, #12]
 800a0aa:	60b9      	str	r1, [r7, #8]
 800a0ac:	4613      	mov	r3, r2
 800a0ae:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a0b0:	68fb      	ldr	r3, [r7, #12]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d101      	bne.n	800a0ba <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 800a0b6:	2302      	movs	r3, #2
 800a0b8:	e01a      	b.n	800a0f0 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800a0ba:	68fb      	ldr	r3, [r7, #12]
 800a0bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a0c0:	2b00      	cmp	r3, #0
 800a0c2:	d003      	beq.n	800a0cc <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800a0c4:	68fb      	ldr	r3, [r7, #12]
 800a0c6:	2200      	movs	r2, #0
 800a0c8:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a0cc:	68bb      	ldr	r3, [r7, #8]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d003      	beq.n	800a0da <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800a0d2:	68fb      	ldr	r3, [r7, #12]
 800a0d4:	68ba      	ldr	r2, [r7, #8]
 800a0d6:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a0da:	68fb      	ldr	r3, [r7, #12]
 800a0dc:	2201      	movs	r2, #1
 800a0de:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a0e2:	68fb      	ldr	r3, [r7, #12]
 800a0e4:	79fa      	ldrb	r2, [r7, #7]
 800a0e6:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 800a0e8:	68f8      	ldr	r0, [r7, #12]
 800a0ea:	f001 fb2d 	bl	800b748 <USBD_LL_Init>

  return USBD_OK;
 800a0ee:	2300      	movs	r3, #0
}
 800a0f0:	4618      	mov	r0, r3
 800a0f2:	3710      	adds	r7, #16
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}

0800a0f8 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a0f8:	b480      	push	{r7}
 800a0fa:	b085      	sub	sp, #20
 800a0fc:	af00      	add	r7, sp, #0
 800a0fe:	6078      	str	r0, [r7, #4]
 800a100:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 800a102:	2300      	movs	r3, #0
 800a104:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800a106:	683b      	ldr	r3, [r7, #0]
 800a108:	2b00      	cmp	r3, #0
 800a10a:	d006      	beq.n	800a11a <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 800a10c:	687b      	ldr	r3, [r7, #4]
 800a10e:	683a      	ldr	r2, [r7, #0]
 800a110:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 800a114:	2300      	movs	r3, #0
 800a116:	73fb      	strb	r3, [r7, #15]
 800a118:	e001      	b.n	800a11e <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 800a11a:	2302      	movs	r3, #2
 800a11c:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 800a11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a120:	4618      	mov	r0, r3
 800a122:	3714      	adds	r7, #20
 800a124:	46bd      	mov	sp, r7
 800a126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a12a:	4770      	bx	lr

0800a12c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a12c:	b580      	push	{r7, lr}
 800a12e:	b082      	sub	sp, #8
 800a130:	af00      	add	r7, sp, #0
 800a132:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800a134:	6878      	ldr	r0, [r7, #4]
 800a136:	f001 fb67 	bl	800b808 <USBD_LL_Start>

  return USBD_OK;
 800a13a:	2300      	movs	r3, #0
}
 800a13c:	4618      	mov	r0, r3
 800a13e:	3708      	adds	r7, #8
 800a140:	46bd      	mov	sp, r7
 800a142:	bd80      	pop	{r7, pc}

0800a144 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800a144:	b480      	push	{r7}
 800a146:	b083      	sub	sp, #12
 800a148:	af00      	add	r7, sp, #0
 800a14a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a14c:	2300      	movs	r3, #0
}
 800a14e:	4618      	mov	r0, r3
 800a150:	370c      	adds	r7, #12
 800a152:	46bd      	mov	sp, r7
 800a154:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a158:	4770      	bx	lr

0800a15a <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a15a:	b580      	push	{r7, lr}
 800a15c:	b084      	sub	sp, #16
 800a15e:	af00      	add	r7, sp, #0
 800a160:	6078      	str	r0, [r7, #4]
 800a162:	460b      	mov	r3, r1
 800a164:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800a166:	2302      	movs	r3, #2
 800a168:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a170:	2b00      	cmp	r3, #0
 800a172:	d00c      	beq.n	800a18e <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800a174:	687b      	ldr	r3, [r7, #4]
 800a176:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	78fa      	ldrb	r2, [r7, #3]
 800a17e:	4611      	mov	r1, r2
 800a180:	6878      	ldr	r0, [r7, #4]
 800a182:	4798      	blx	r3
 800a184:	4603      	mov	r3, r0
 800a186:	2b00      	cmp	r3, #0
 800a188:	d101      	bne.n	800a18e <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 800a18a:	2300      	movs	r3, #0
 800a18c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 800a18e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a190:	4618      	mov	r0, r3
 800a192:	3710      	adds	r7, #16
 800a194:	46bd      	mov	sp, r7
 800a196:	bd80      	pop	{r7, pc}

0800a198 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800a198:	b580      	push	{r7, lr}
 800a19a:	b082      	sub	sp, #8
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	460b      	mov	r3, r1
 800a1a2:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 800a1a4:	687b      	ldr	r3, [r7, #4]
 800a1a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a1aa:	685b      	ldr	r3, [r3, #4]
 800a1ac:	78fa      	ldrb	r2, [r7, #3]
 800a1ae:	4611      	mov	r1, r2
 800a1b0:	6878      	ldr	r0, [r7, #4]
 800a1b2:	4798      	blx	r3

  return USBD_OK;
 800a1b4:	2300      	movs	r3, #0
}
 800a1b6:	4618      	mov	r0, r3
 800a1b8:	3708      	adds	r7, #8
 800a1ba:	46bd      	mov	sp, r7
 800a1bc:	bd80      	pop	{r7, pc}

0800a1be <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a1be:	b580      	push	{r7, lr}
 800a1c0:	b082      	sub	sp, #8
 800a1c2:	af00      	add	r7, sp, #0
 800a1c4:	6078      	str	r0, [r7, #4]
 800a1c6:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a1ce:	6839      	ldr	r1, [r7, #0]
 800a1d0:	4618      	mov	r0, r3
 800a1d2:	f000 fef7 	bl	800afc4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2201      	movs	r2, #1
 800a1da:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a1de:	687b      	ldr	r3, [r7, #4]
 800a1e0:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a1e4:	461a      	mov	r2, r3
 800a1e6:	687b      	ldr	r3, [r7, #4]
 800a1e8:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a1f2:	f003 031f 	and.w	r3, r3, #31
 800a1f6:	2b01      	cmp	r3, #1
 800a1f8:	d00c      	beq.n	800a214 <USBD_LL_SetupStage+0x56>
 800a1fa:	2b01      	cmp	r3, #1
 800a1fc:	d302      	bcc.n	800a204 <USBD_LL_SetupStage+0x46>
 800a1fe:	2b02      	cmp	r3, #2
 800a200:	d010      	beq.n	800a224 <USBD_LL_SetupStage+0x66>
 800a202:	e017      	b.n	800a234 <USBD_LL_SetupStage+0x76>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800a204:	687b      	ldr	r3, [r7, #4]
 800a206:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a20a:	4619      	mov	r1, r3
 800a20c:	6878      	ldr	r0, [r7, #4]
 800a20e:	f000 f9cd 	bl	800a5ac <USBD_StdDevReq>
      break;
 800a212:	e01a      	b.n	800a24a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800a214:	687b      	ldr	r3, [r7, #4]
 800a216:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a21a:	4619      	mov	r1, r3
 800a21c:	6878      	ldr	r0, [r7, #4]
 800a21e:	f000 fa2f 	bl	800a680 <USBD_StdItfReq>
      break;
 800a222:	e012      	b.n	800a24a <USBD_LL_SetupStage+0x8c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 800a22a:	4619      	mov	r1, r3
 800a22c:	6878      	ldr	r0, [r7, #4]
 800a22e:	f000 fa6d 	bl	800a70c <USBD_StdEPReq>
      break;
 800a232:	e00a      	b.n	800a24a <USBD_LL_SetupStage+0x8c>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800a23a:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a23e:	b2db      	uxtb	r3, r3
 800a240:	4619      	mov	r1, r3
 800a242:	6878      	ldr	r0, [r7, #4]
 800a244:	f001 fb40 	bl	800b8c8 <USBD_LL_StallEP>
      break;
 800a248:	bf00      	nop
  }

  return USBD_OK;
 800a24a:	2300      	movs	r3, #0
}
 800a24c:	4618      	mov	r0, r3
 800a24e:	3708      	adds	r7, #8
 800a250:	46bd      	mov	sp, r7
 800a252:	bd80      	pop	{r7, pc}

0800a254 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	b086      	sub	sp, #24
 800a258:	af00      	add	r7, sp, #0
 800a25a:	60f8      	str	r0, [r7, #12]
 800a25c:	460b      	mov	r3, r1
 800a25e:	607a      	str	r2, [r7, #4]
 800a260:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a262:	7afb      	ldrb	r3, [r7, #11]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d14b      	bne.n	800a300 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a26e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a270:	68fb      	ldr	r3, [r7, #12]
 800a272:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a276:	2b03      	cmp	r3, #3
 800a278:	d134      	bne.n	800a2e4 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 800a27a:	697b      	ldr	r3, [r7, #20]
 800a27c:	68da      	ldr	r2, [r3, #12]
 800a27e:	697b      	ldr	r3, [r7, #20]
 800a280:	691b      	ldr	r3, [r3, #16]
 800a282:	429a      	cmp	r2, r3
 800a284:	d919      	bls.n	800a2ba <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 800a286:	697b      	ldr	r3, [r7, #20]
 800a288:	68da      	ldr	r2, [r3, #12]
 800a28a:	697b      	ldr	r3, [r7, #20]
 800a28c:	691b      	ldr	r3, [r3, #16]
 800a28e:	1ad2      	subs	r2, r2, r3
 800a290:	697b      	ldr	r3, [r7, #20]
 800a292:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a294:	697b      	ldr	r3, [r7, #20]
 800a296:	68da      	ldr	r2, [r3, #12]
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a29c:	429a      	cmp	r2, r3
 800a29e:	d203      	bcs.n	800a2a8 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a2a0:	697b      	ldr	r3, [r7, #20]
 800a2a2:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 800a2a4:	b29b      	uxth	r3, r3
 800a2a6:	e002      	b.n	800a2ae <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 800a2a8:	697b      	ldr	r3, [r7, #20]
 800a2aa:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 800a2ac:	b29b      	uxth	r3, r3
 800a2ae:	461a      	mov	r2, r3
 800a2b0:	6879      	ldr	r1, [r7, #4]
 800a2b2:	68f8      	ldr	r0, [r7, #12]
 800a2b4:	f000 ff7a 	bl	800b1ac <USBD_CtlContinueRx>
 800a2b8:	e038      	b.n	800a32c <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a2ba:	68fb      	ldr	r3, [r7, #12]
 800a2bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2c0:	691b      	ldr	r3, [r3, #16]
 800a2c2:	2b00      	cmp	r3, #0
 800a2c4:	d00a      	beq.n	800a2dc <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a2c6:	68fb      	ldr	r3, [r7, #12]
 800a2c8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 800a2cc:	2b03      	cmp	r3, #3
 800a2ce:	d105      	bne.n	800a2dc <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 800a2d0:	68fb      	ldr	r3, [r7, #12]
 800a2d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2d6:	691b      	ldr	r3, [r3, #16]
 800a2d8:	68f8      	ldr	r0, [r7, #12]
 800a2da:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 800a2dc:	68f8      	ldr	r0, [r7, #12]
 800a2de:	f000 ff77 	bl	800b1d0 <USBD_CtlSendStatus>
 800a2e2:	e023      	b.n	800a32c <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a2ea:	2b05      	cmp	r3, #5
 800a2ec:	d11e      	bne.n	800a32c <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	2200      	movs	r2, #0
 800a2f2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 800a2f6:	2100      	movs	r1, #0
 800a2f8:	68f8      	ldr	r0, [r7, #12]
 800a2fa:	f001 fae5 	bl	800b8c8 <USBD_LL_StallEP>
 800a2fe:	e015      	b.n	800a32c <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a306:	699b      	ldr	r3, [r3, #24]
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d00d      	beq.n	800a328 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a30c:	68fb      	ldr	r3, [r7, #12]
 800a30e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800a312:	2b03      	cmp	r3, #3
 800a314:	d108      	bne.n	800a328 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a31c:	699b      	ldr	r3, [r3, #24]
 800a31e:	7afa      	ldrb	r2, [r7, #11]
 800a320:	4611      	mov	r1, r2
 800a322:	68f8      	ldr	r0, [r7, #12]
 800a324:	4798      	blx	r3
 800a326:	e001      	b.n	800a32c <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a328:	2302      	movs	r3, #2
 800a32a:	e000      	b.n	800a32e <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 800a32c:	2300      	movs	r3, #0
}
 800a32e:	4618      	mov	r0, r3
 800a330:	3718      	adds	r7, #24
 800a332:	46bd      	mov	sp, r7
 800a334:	bd80      	pop	{r7, pc}

0800a336 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a336:	b580      	push	{r7, lr}
 800a338:	b086      	sub	sp, #24
 800a33a:	af00      	add	r7, sp, #0
 800a33c:	60f8      	str	r0, [r7, #12]
 800a33e:	460b      	mov	r3, r1
 800a340:	607a      	str	r2, [r7, #4]
 800a342:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800a344:	7afb      	ldrb	r3, [r7, #11]
 800a346:	2b00      	cmp	r3, #0
 800a348:	d17f      	bne.n	800a44a <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 800a34a:	68fb      	ldr	r3, [r7, #12]
 800a34c:	3314      	adds	r3, #20
 800a34e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a350:	68fb      	ldr	r3, [r7, #12]
 800a352:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a356:	2b02      	cmp	r3, #2
 800a358:	d15c      	bne.n	800a414 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 800a35a:	697b      	ldr	r3, [r7, #20]
 800a35c:	68da      	ldr	r2, [r3, #12]
 800a35e:	697b      	ldr	r3, [r7, #20]
 800a360:	691b      	ldr	r3, [r3, #16]
 800a362:	429a      	cmp	r2, r3
 800a364:	d915      	bls.n	800a392 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 800a366:	697b      	ldr	r3, [r7, #20]
 800a368:	68da      	ldr	r2, [r3, #12]
 800a36a:	697b      	ldr	r3, [r7, #20]
 800a36c:	691b      	ldr	r3, [r3, #16]
 800a36e:	1ad2      	subs	r2, r2, r3
 800a370:	697b      	ldr	r3, [r7, #20]
 800a372:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800a374:	697b      	ldr	r3, [r7, #20]
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	b29b      	uxth	r3, r3
 800a37a:	461a      	mov	r2, r3
 800a37c:	6879      	ldr	r1, [r7, #4]
 800a37e:	68f8      	ldr	r0, [r7, #12]
 800a380:	f000 fee4 	bl	800b14c <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a384:	2300      	movs	r3, #0
 800a386:	2200      	movs	r2, #0
 800a388:	2100      	movs	r1, #0
 800a38a:	68f8      	ldr	r0, [r7, #12]
 800a38c:	f001 fb42 	bl	800ba14 <USBD_LL_PrepareReceive>
 800a390:	e04e      	b.n	800a430 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	689b      	ldr	r3, [r3, #8]
 800a396:	697a      	ldr	r2, [r7, #20]
 800a398:	6912      	ldr	r2, [r2, #16]
 800a39a:	fbb3 f1f2 	udiv	r1, r3, r2
 800a39e:	fb02 f201 	mul.w	r2, r2, r1
 800a3a2:	1a9b      	subs	r3, r3, r2
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d11c      	bne.n	800a3e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 800a3a8:	697b      	ldr	r3, [r7, #20]
 800a3aa:	689a      	ldr	r2, [r3, #8]
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 800a3b0:	429a      	cmp	r2, r3
 800a3b2:	d316      	bcc.n	800a3e2 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 800a3b4:	697b      	ldr	r3, [r7, #20]
 800a3b6:	689a      	ldr	r2, [r3, #8]
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a3be:	429a      	cmp	r2, r3
 800a3c0:	d20f      	bcs.n	800a3e2 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a3c2:	2200      	movs	r2, #0
 800a3c4:	2100      	movs	r1, #0
 800a3c6:	68f8      	ldr	r0, [r7, #12]
 800a3c8:	f000 fec0 	bl	800b14c <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a3cc:	68fb      	ldr	r3, [r7, #12]
 800a3ce:	2200      	movs	r2, #0
 800a3d0:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a3d4:	2300      	movs	r3, #0
 800a3d6:	2200      	movs	r2, #0
 800a3d8:	2100      	movs	r1, #0
 800a3da:	68f8      	ldr	r0, [r7, #12]
 800a3dc:	f001 fb1a 	bl	800ba14 <USBD_LL_PrepareReceive>
 800a3e0:	e026      	b.n	800a430 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3e8:	68db      	ldr	r3, [r3, #12]
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d00a      	beq.n	800a404 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a3ee:	68fb      	ldr	r3, [r7, #12]
 800a3f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800a3f4:	2b03      	cmp	r3, #3
 800a3f6:	d105      	bne.n	800a404 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3fe:	68db      	ldr	r3, [r3, #12]
 800a400:	68f8      	ldr	r0, [r7, #12]
 800a402:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800a404:	2180      	movs	r1, #128	; 0x80
 800a406:	68f8      	ldr	r0, [r7, #12]
 800a408:	f001 fa5e 	bl	800b8c8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 800a40c:	68f8      	ldr	r0, [r7, #12]
 800a40e:	f000 fef2 	bl	800b1f6 <USBD_CtlReceiveStatus>
 800a412:	e00d      	b.n	800a430 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a41a:	2b04      	cmp	r3, #4
 800a41c:	d004      	beq.n	800a428 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800a424:	2b00      	cmp	r3, #0
 800a426:	d103      	bne.n	800a430 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 800a428:	2180      	movs	r1, #128	; 0x80
 800a42a:	68f8      	ldr	r0, [r7, #12]
 800a42c:	f001 fa4c 	bl	800b8c8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a436:	2b01      	cmp	r3, #1
 800a438:	d11d      	bne.n	800a476 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 800a43a:	68f8      	ldr	r0, [r7, #12]
 800a43c:	f7ff fe82 	bl	800a144 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	2200      	movs	r2, #0
 800a444:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a448:	e015      	b.n	800a476 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a450:	695b      	ldr	r3, [r3, #20]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d00d      	beq.n	800a472 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 800a45c:	2b03      	cmp	r3, #3
 800a45e:	d108      	bne.n	800a472 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a466:	695b      	ldr	r3, [r3, #20]
 800a468:	7afa      	ldrb	r2, [r7, #11]
 800a46a:	4611      	mov	r1, r2
 800a46c:	68f8      	ldr	r0, [r7, #12]
 800a46e:	4798      	blx	r3
 800a470:	e001      	b.n	800a476 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800a472:	2302      	movs	r3, #2
 800a474:	e000      	b.n	800a478 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 800a476:	2300      	movs	r3, #0
}
 800a478:	4618      	mov	r0, r3
 800a47a:	3718      	adds	r7, #24
 800a47c:	46bd      	mov	sp, r7
 800a47e:	bd80      	pop	{r7, pc}

0800a480 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a480:	b580      	push	{r7, lr}
 800a482:	b082      	sub	sp, #8
 800a484:	af00      	add	r7, sp, #0
 800a486:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a488:	2340      	movs	r3, #64	; 0x40
 800a48a:	2200      	movs	r2, #0
 800a48c:	2100      	movs	r1, #0
 800a48e:	6878      	ldr	r0, [r7, #4]
 800a490:	f001 f9d5 	bl	800b83e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	2201      	movs	r2, #1
 800a498:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a49c:	687b      	ldr	r3, [r7, #4]
 800a49e:	2240      	movs	r2, #64	; 0x40
 800a4a0:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4a4:	2340      	movs	r3, #64	; 0x40
 800a4a6:	2200      	movs	r2, #0
 800a4a8:	2180      	movs	r1, #128	; 0x80
 800a4aa:	6878      	ldr	r0, [r7, #4]
 800a4ac:	f001 f9c7 	bl	800b83e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a4b0:	687b      	ldr	r3, [r7, #4]
 800a4b2:	2201      	movs	r2, #1
 800a4b4:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4b6:	687b      	ldr	r3, [r7, #4]
 800a4b8:	2240      	movs	r2, #64	; 0x40
 800a4ba:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	2201      	movs	r2, #1
 800a4c0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4c4:	687b      	ldr	r3, [r7, #4]
 800a4c6:	2200      	movs	r2, #0
 800a4c8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	2200      	movs	r2, #0
 800a4d0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	2200      	movs	r2, #0
 800a4d6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a4e0:	2b00      	cmp	r3, #0
 800a4e2:	d009      	beq.n	800a4f8 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a4ea:	685b      	ldr	r3, [r3, #4]
 800a4ec:	687a      	ldr	r2, [r7, #4]
 800a4ee:	6852      	ldr	r2, [r2, #4]
 800a4f0:	b2d2      	uxtb	r2, r2
 800a4f2:	4611      	mov	r1, r2
 800a4f4:	6878      	ldr	r0, [r7, #4]
 800a4f6:	4798      	blx	r3
  }

  return USBD_OK;
 800a4f8:	2300      	movs	r3, #0
}
 800a4fa:	4618      	mov	r0, r3
 800a4fc:	3708      	adds	r7, #8
 800a4fe:	46bd      	mov	sp, r7
 800a500:	bd80      	pop	{r7, pc}

0800a502 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a502:	b480      	push	{r7}
 800a504:	b083      	sub	sp, #12
 800a506:	af00      	add	r7, sp, #0
 800a508:	6078      	str	r0, [r7, #4]
 800a50a:	460b      	mov	r3, r1
 800a50c:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	78fa      	ldrb	r2, [r7, #3]
 800a512:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a514:	2300      	movs	r3, #0
}
 800a516:	4618      	mov	r0, r3
 800a518:	370c      	adds	r7, #12
 800a51a:	46bd      	mov	sp, r7
 800a51c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a520:	4770      	bx	lr

0800a522 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a522:	b480      	push	{r7}
 800a524:	b083      	sub	sp, #12
 800a526:	af00      	add	r7, sp, #0
 800a528:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 800a530:	687b      	ldr	r3, [r7, #4]
 800a532:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	2204      	movs	r2, #4
 800a53a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a53e:	2300      	movs	r3, #0
}
 800a540:	4618      	mov	r0, r3
 800a542:	370c      	adds	r7, #12
 800a544:	46bd      	mov	sp, r7
 800a546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a54a:	4770      	bx	lr

0800a54c <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a54c:	b480      	push	{r7}
 800a54e:	b083      	sub	sp, #12
 800a550:	af00      	add	r7, sp, #0
 800a552:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a554:	687b      	ldr	r3, [r7, #4]
 800a556:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a55a:	2b04      	cmp	r3, #4
 800a55c:	d105      	bne.n	800a56a <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a56a:	2300      	movs	r3, #0
}
 800a56c:	4618      	mov	r0, r3
 800a56e:	370c      	adds	r7, #12
 800a570:	46bd      	mov	sp, r7
 800a572:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a576:	4770      	bx	lr

0800a578 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a586:	2b03      	cmp	r3, #3
 800a588:	d10b      	bne.n	800a5a2 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a590:	69db      	ldr	r3, [r3, #28]
 800a592:	2b00      	cmp	r3, #0
 800a594:	d005      	beq.n	800a5a2 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a59c:	69db      	ldr	r3, [r3, #28]
 800a59e:	6878      	ldr	r0, [r7, #4]
 800a5a0:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a5a2:	2300      	movs	r3, #0
}
 800a5a4:	4618      	mov	r0, r3
 800a5a6:	3708      	adds	r7, #8
 800a5a8:	46bd      	mov	sp, r7
 800a5aa:	bd80      	pop	{r7, pc}

0800a5ac <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 800a5ac:	b580      	push	{r7, lr}
 800a5ae:	b084      	sub	sp, #16
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	6078      	str	r0, [r7, #4]
 800a5b4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a5b6:	2300      	movs	r3, #0
 800a5b8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a5ba:	683b      	ldr	r3, [r7, #0]
 800a5bc:	781b      	ldrb	r3, [r3, #0]
 800a5be:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a5c2:	2b20      	cmp	r3, #32
 800a5c4:	d004      	beq.n	800a5d0 <USBD_StdDevReq+0x24>
 800a5c6:	2b40      	cmp	r3, #64	; 0x40
 800a5c8:	d002      	beq.n	800a5d0 <USBD_StdDevReq+0x24>
 800a5ca:	2b00      	cmp	r3, #0
 800a5cc:	d008      	beq.n	800a5e0 <USBD_StdDevReq+0x34>
 800a5ce:	e04c      	b.n	800a66a <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a5d0:	687b      	ldr	r3, [r7, #4]
 800a5d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a5d6:	689b      	ldr	r3, [r3, #8]
 800a5d8:	6839      	ldr	r1, [r7, #0]
 800a5da:	6878      	ldr	r0, [r7, #4]
 800a5dc:	4798      	blx	r3
      break;
 800a5de:	e049      	b.n	800a674 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800a5e0:	683b      	ldr	r3, [r7, #0]
 800a5e2:	785b      	ldrb	r3, [r3, #1]
 800a5e4:	2b09      	cmp	r3, #9
 800a5e6:	d83a      	bhi.n	800a65e <USBD_StdDevReq+0xb2>
 800a5e8:	a201      	add	r2, pc, #4	; (adr r2, 800a5f0 <USBD_StdDevReq+0x44>)
 800a5ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a5ee:	bf00      	nop
 800a5f0:	0800a641 	.word	0x0800a641
 800a5f4:	0800a655 	.word	0x0800a655
 800a5f8:	0800a65f 	.word	0x0800a65f
 800a5fc:	0800a64b 	.word	0x0800a64b
 800a600:	0800a65f 	.word	0x0800a65f
 800a604:	0800a623 	.word	0x0800a623
 800a608:	0800a619 	.word	0x0800a619
 800a60c:	0800a65f 	.word	0x0800a65f
 800a610:	0800a637 	.word	0x0800a637
 800a614:	0800a62d 	.word	0x0800a62d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800a618:	6839      	ldr	r1, [r7, #0]
 800a61a:	6878      	ldr	r0, [r7, #4]
 800a61c:	f000 f9d4 	bl	800a9c8 <USBD_GetDescriptor>
          break;
 800a620:	e022      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800a622:	6839      	ldr	r1, [r7, #0]
 800a624:	6878      	ldr	r0, [r7, #4]
 800a626:	f000 fb61 	bl	800acec <USBD_SetAddress>
          break;
 800a62a:	e01d      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 800a62c:	6839      	ldr	r1, [r7, #0]
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f000 fb9e 	bl	800ad70 <USBD_SetConfig>
          break;
 800a634:	e018      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800a636:	6839      	ldr	r1, [r7, #0]
 800a638:	6878      	ldr	r0, [r7, #4]
 800a63a:	f000 fc27 	bl	800ae8c <USBD_GetConfig>
          break;
 800a63e:	e013      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800a640:	6839      	ldr	r1, [r7, #0]
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 fc56 	bl	800aef4 <USBD_GetStatus>
          break;
 800a648:	e00e      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800a64a:	6839      	ldr	r1, [r7, #0]
 800a64c:	6878      	ldr	r0, [r7, #4]
 800a64e:	f000 fc84 	bl	800af5a <USBD_SetFeature>
          break;
 800a652:	e009      	b.n	800a668 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 fc93 	bl	800af82 <USBD_ClrFeature>
          break;
 800a65c:	e004      	b.n	800a668 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800a65e:	6839      	ldr	r1, [r7, #0]
 800a660:	6878      	ldr	r0, [r7, #4]
 800a662:	f000 fcec 	bl	800b03e <USBD_CtlError>
          break;
 800a666:	bf00      	nop
      }
      break;
 800a668:	e004      	b.n	800a674 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 800a66a:	6839      	ldr	r1, [r7, #0]
 800a66c:	6878      	ldr	r0, [r7, #4]
 800a66e:	f000 fce6 	bl	800b03e <USBD_CtlError>
      break;
 800a672:	bf00      	nop
  }

  return ret;
 800a674:	7bfb      	ldrb	r3, [r7, #15]
}
 800a676:	4618      	mov	r0, r3
 800a678:	3710      	adds	r7, #16
 800a67a:	46bd      	mov	sp, r7
 800a67c:	bd80      	pop	{r7, pc}
 800a67e:	bf00      	nop

0800a680 <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800a680:	b580      	push	{r7, lr}
 800a682:	b084      	sub	sp, #16
 800a684:	af00      	add	r7, sp, #0
 800a686:	6078      	str	r0, [r7, #4]
 800a688:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a68a:	2300      	movs	r3, #0
 800a68c:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	781b      	ldrb	r3, [r3, #0]
 800a692:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a696:	2b20      	cmp	r3, #32
 800a698:	d003      	beq.n	800a6a2 <USBD_StdItfReq+0x22>
 800a69a:	2b40      	cmp	r3, #64	; 0x40
 800a69c:	d001      	beq.n	800a6a2 <USBD_StdItfReq+0x22>
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d12a      	bne.n	800a6f8 <USBD_StdItfReq+0x78>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800a6a2:	687b      	ldr	r3, [r7, #4]
 800a6a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6a8:	3b01      	subs	r3, #1
 800a6aa:	2b02      	cmp	r3, #2
 800a6ac:	d81d      	bhi.n	800a6ea <USBD_StdItfReq+0x6a>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a6ae:	683b      	ldr	r3, [r7, #0]
 800a6b0:	889b      	ldrh	r3, [r3, #4]
 800a6b2:	b2db      	uxtb	r3, r3
 800a6b4:	2b01      	cmp	r3, #1
 800a6b6:	d813      	bhi.n	800a6e0 <USBD_StdItfReq+0x60>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a6be:	689b      	ldr	r3, [r3, #8]
 800a6c0:	6839      	ldr	r1, [r7, #0]
 800a6c2:	6878      	ldr	r0, [r7, #4]
 800a6c4:	4798      	blx	r3
 800a6c6:	4603      	mov	r3, r0
 800a6c8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	88db      	ldrh	r3, [r3, #6]
 800a6ce:	2b00      	cmp	r3, #0
 800a6d0:	d110      	bne.n	800a6f4 <USBD_StdItfReq+0x74>
 800a6d2:	7bfb      	ldrb	r3, [r7, #15]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d10d      	bne.n	800a6f4 <USBD_StdItfReq+0x74>
            {
              USBD_CtlSendStatus(pdev);
 800a6d8:	6878      	ldr	r0, [r7, #4]
 800a6da:	f000 fd79 	bl	800b1d0 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800a6de:	e009      	b.n	800a6f4 <USBD_StdItfReq+0x74>
            USBD_CtlError(pdev, req);
 800a6e0:	6839      	ldr	r1, [r7, #0]
 800a6e2:	6878      	ldr	r0, [r7, #4]
 800a6e4:	f000 fcab 	bl	800b03e <USBD_CtlError>
          break;
 800a6e8:	e004      	b.n	800a6f4 <USBD_StdItfReq+0x74>

        default:
          USBD_CtlError(pdev, req);
 800a6ea:	6839      	ldr	r1, [r7, #0]
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 fca6 	bl	800b03e <USBD_CtlError>
          break;
 800a6f2:	e000      	b.n	800a6f6 <USBD_StdItfReq+0x76>
          break;
 800a6f4:	bf00      	nop
      }
      break;
 800a6f6:	e004      	b.n	800a702 <USBD_StdItfReq+0x82>

    default:
      USBD_CtlError(pdev, req);
 800a6f8:	6839      	ldr	r1, [r7, #0]
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 fc9f 	bl	800b03e <USBD_CtlError>
      break;
 800a700:	bf00      	nop
  }

  return USBD_OK;
 800a702:	2300      	movs	r3, #0
}
 800a704:	4618      	mov	r0, r3
 800a706:	3710      	adds	r7, #16
 800a708:	46bd      	mov	sp, r7
 800a70a:	bd80      	pop	{r7, pc}

0800a70c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800a70c:	b580      	push	{r7, lr}
 800a70e:	b084      	sub	sp, #16
 800a710:	af00      	add	r7, sp, #0
 800a712:	6078      	str	r0, [r7, #4]
 800a714:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 800a716:	2300      	movs	r3, #0
 800a718:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	889b      	ldrh	r3, [r3, #4]
 800a71e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a720:	683b      	ldr	r3, [r7, #0]
 800a722:	781b      	ldrb	r3, [r3, #0]
 800a724:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a728:	2b20      	cmp	r3, #32
 800a72a:	d004      	beq.n	800a736 <USBD_StdEPReq+0x2a>
 800a72c:	2b40      	cmp	r3, #64	; 0x40
 800a72e:	d002      	beq.n	800a736 <USBD_StdEPReq+0x2a>
 800a730:	2b00      	cmp	r3, #0
 800a732:	d008      	beq.n	800a746 <USBD_StdEPReq+0x3a>
 800a734:	e13d      	b.n	800a9b2 <USBD_StdEPReq+0x2a6>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800a736:	687b      	ldr	r3, [r7, #4]
 800a738:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a73c:	689b      	ldr	r3, [r3, #8]
 800a73e:	6839      	ldr	r1, [r7, #0]
 800a740:	6878      	ldr	r0, [r7, #4]
 800a742:	4798      	blx	r3
      break;
 800a744:	e13a      	b.n	800a9bc <USBD_StdEPReq+0x2b0>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800a746:	683b      	ldr	r3, [r7, #0]
 800a748:	781b      	ldrb	r3, [r3, #0]
 800a74a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800a74e:	2b20      	cmp	r3, #32
 800a750:	d10a      	bne.n	800a768 <USBD_StdEPReq+0x5c>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a752:	687b      	ldr	r3, [r7, #4]
 800a754:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a758:	689b      	ldr	r3, [r3, #8]
 800a75a:	6839      	ldr	r1, [r7, #0]
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	4798      	blx	r3
 800a760:	4603      	mov	r3, r0
 800a762:	73fb      	strb	r3, [r7, #15]

        return ret;
 800a764:	7bfb      	ldrb	r3, [r7, #15]
 800a766:	e12a      	b.n	800a9be <USBD_StdEPReq+0x2b2>
      }

      switch (req->bRequest)
 800a768:	683b      	ldr	r3, [r7, #0]
 800a76a:	785b      	ldrb	r3, [r3, #1]
 800a76c:	2b01      	cmp	r3, #1
 800a76e:	d03e      	beq.n	800a7ee <USBD_StdEPReq+0xe2>
 800a770:	2b03      	cmp	r3, #3
 800a772:	d002      	beq.n	800a77a <USBD_StdEPReq+0x6e>
 800a774:	2b00      	cmp	r3, #0
 800a776:	d070      	beq.n	800a85a <USBD_StdEPReq+0x14e>
 800a778:	e115      	b.n	800a9a6 <USBD_StdEPReq+0x29a>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800a77a:	687b      	ldr	r3, [r7, #4]
 800a77c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a780:	2b02      	cmp	r3, #2
 800a782:	d002      	beq.n	800a78a <USBD_StdEPReq+0x7e>
 800a784:	2b03      	cmp	r3, #3
 800a786:	d015      	beq.n	800a7b4 <USBD_StdEPReq+0xa8>
 800a788:	e02b      	b.n	800a7e2 <USBD_StdEPReq+0xd6>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a78a:	7bbb      	ldrb	r3, [r7, #14]
 800a78c:	2b00      	cmp	r3, #0
 800a78e:	d00c      	beq.n	800a7aa <USBD_StdEPReq+0x9e>
 800a790:	7bbb      	ldrb	r3, [r7, #14]
 800a792:	2b80      	cmp	r3, #128	; 0x80
 800a794:	d009      	beq.n	800a7aa <USBD_StdEPReq+0x9e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a796:	7bbb      	ldrb	r3, [r7, #14]
 800a798:	4619      	mov	r1, r3
 800a79a:	6878      	ldr	r0, [r7, #4]
 800a79c:	f001 f894 	bl	800b8c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a7a0:	2180      	movs	r1, #128	; 0x80
 800a7a2:	6878      	ldr	r0, [r7, #4]
 800a7a4:	f001 f890 	bl	800b8c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a7a8:	e020      	b.n	800a7ec <USBD_StdEPReq+0xe0>
                USBD_CtlError(pdev, req);
 800a7aa:	6839      	ldr	r1, [r7, #0]
 800a7ac:	6878      	ldr	r0, [r7, #4]
 800a7ae:	f000 fc46 	bl	800b03e <USBD_CtlError>
              break;
 800a7b2:	e01b      	b.n	800a7ec <USBD_StdEPReq+0xe0>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a7b4:	683b      	ldr	r3, [r7, #0]
 800a7b6:	885b      	ldrh	r3, [r3, #2]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d10e      	bne.n	800a7da <USBD_StdEPReq+0xce>
              {
                if ((ep_addr != 0x00U) &&
 800a7bc:	7bbb      	ldrb	r3, [r7, #14]
 800a7be:	2b00      	cmp	r3, #0
 800a7c0:	d00b      	beq.n	800a7da <USBD_StdEPReq+0xce>
 800a7c2:	7bbb      	ldrb	r3, [r7, #14]
 800a7c4:	2b80      	cmp	r3, #128	; 0x80
 800a7c6:	d008      	beq.n	800a7da <USBD_StdEPReq+0xce>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	88db      	ldrh	r3, [r3, #6]
 800a7cc:	2b00      	cmp	r3, #0
 800a7ce:	d104      	bne.n	800a7da <USBD_StdEPReq+0xce>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800a7d0:	7bbb      	ldrb	r3, [r7, #14]
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	6878      	ldr	r0, [r7, #4]
 800a7d6:	f001 f877 	bl	800b8c8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 800a7da:	6878      	ldr	r0, [r7, #4]
 800a7dc:	f000 fcf8 	bl	800b1d0 <USBD_CtlSendStatus>

              break;
 800a7e0:	e004      	b.n	800a7ec <USBD_StdEPReq+0xe0>

            default:
              USBD_CtlError(pdev, req);
 800a7e2:	6839      	ldr	r1, [r7, #0]
 800a7e4:	6878      	ldr	r0, [r7, #4]
 800a7e6:	f000 fc2a 	bl	800b03e <USBD_CtlError>
              break;
 800a7ea:	bf00      	nop
          }
          break;
 800a7ec:	e0e0      	b.n	800a9b0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800a7ee:	687b      	ldr	r3, [r7, #4]
 800a7f0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d002      	beq.n	800a7fe <USBD_StdEPReq+0xf2>
 800a7f8:	2b03      	cmp	r3, #3
 800a7fa:	d015      	beq.n	800a828 <USBD_StdEPReq+0x11c>
 800a7fc:	e026      	b.n	800a84c <USBD_StdEPReq+0x140>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a7fe:	7bbb      	ldrb	r3, [r7, #14]
 800a800:	2b00      	cmp	r3, #0
 800a802:	d00c      	beq.n	800a81e <USBD_StdEPReq+0x112>
 800a804:	7bbb      	ldrb	r3, [r7, #14]
 800a806:	2b80      	cmp	r3, #128	; 0x80
 800a808:	d009      	beq.n	800a81e <USBD_StdEPReq+0x112>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 800a80a:	7bbb      	ldrb	r3, [r7, #14]
 800a80c:	4619      	mov	r1, r3
 800a80e:	6878      	ldr	r0, [r7, #4]
 800a810:	f001 f85a 	bl	800b8c8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800a814:	2180      	movs	r1, #128	; 0x80
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f001 f856 	bl	800b8c8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800a81c:	e01c      	b.n	800a858 <USBD_StdEPReq+0x14c>
                USBD_CtlError(pdev, req);
 800a81e:	6839      	ldr	r1, [r7, #0]
 800a820:	6878      	ldr	r0, [r7, #4]
 800a822:	f000 fc0c 	bl	800b03e <USBD_CtlError>
              break;
 800a826:	e017      	b.n	800a858 <USBD_StdEPReq+0x14c>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a828:	683b      	ldr	r3, [r7, #0]
 800a82a:	885b      	ldrh	r3, [r3, #2]
 800a82c:	2b00      	cmp	r3, #0
 800a82e:	d112      	bne.n	800a856 <USBD_StdEPReq+0x14a>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800a830:	7bbb      	ldrb	r3, [r7, #14]
 800a832:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a836:	2b00      	cmp	r3, #0
 800a838:	d004      	beq.n	800a844 <USBD_StdEPReq+0x138>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 800a83a:	7bbb      	ldrb	r3, [r7, #14]
 800a83c:	4619      	mov	r1, r3
 800a83e:	6878      	ldr	r0, [r7, #4]
 800a840:	f001 f861 	bl	800b906 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 800a844:	6878      	ldr	r0, [r7, #4]
 800a846:	f000 fcc3 	bl	800b1d0 <USBD_CtlSendStatus>
              }
              break;
 800a84a:	e004      	b.n	800a856 <USBD_StdEPReq+0x14a>

            default:
              USBD_CtlError(pdev, req);
 800a84c:	6839      	ldr	r1, [r7, #0]
 800a84e:	6878      	ldr	r0, [r7, #4]
 800a850:	f000 fbf5 	bl	800b03e <USBD_CtlError>
              break;
 800a854:	e000      	b.n	800a858 <USBD_StdEPReq+0x14c>
              break;
 800a856:	bf00      	nop
          }
          break;
 800a858:	e0aa      	b.n	800a9b0 <USBD_StdEPReq+0x2a4>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a860:	2b02      	cmp	r3, #2
 800a862:	d002      	beq.n	800a86a <USBD_StdEPReq+0x15e>
 800a864:	2b03      	cmp	r3, #3
 800a866:	d032      	beq.n	800a8ce <USBD_StdEPReq+0x1c2>
 800a868:	e097      	b.n	800a99a <USBD_StdEPReq+0x28e>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a86a:	7bbb      	ldrb	r3, [r7, #14]
 800a86c:	2b00      	cmp	r3, #0
 800a86e:	d007      	beq.n	800a880 <USBD_StdEPReq+0x174>
 800a870:	7bbb      	ldrb	r3, [r7, #14]
 800a872:	2b80      	cmp	r3, #128	; 0x80
 800a874:	d004      	beq.n	800a880 <USBD_StdEPReq+0x174>
              {
                USBD_CtlError(pdev, req);
 800a876:	6839      	ldr	r1, [r7, #0]
 800a878:	6878      	ldr	r0, [r7, #4]
 800a87a:	f000 fbe0 	bl	800b03e <USBD_CtlError>
                break;
 800a87e:	e091      	b.n	800a9a4 <USBD_StdEPReq+0x298>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a880:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a884:	2b00      	cmp	r3, #0
 800a886:	da0b      	bge.n	800a8a0 <USBD_StdEPReq+0x194>
 800a888:	7bbb      	ldrb	r3, [r7, #14]
 800a88a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a88e:	4613      	mov	r3, r2
 800a890:	009b      	lsls	r3, r3, #2
 800a892:	4413      	add	r3, r2
 800a894:	009b      	lsls	r3, r3, #2
 800a896:	3310      	adds	r3, #16
 800a898:	687a      	ldr	r2, [r7, #4]
 800a89a:	4413      	add	r3, r2
 800a89c:	3304      	adds	r3, #4
 800a89e:	e00b      	b.n	800a8b8 <USBD_StdEPReq+0x1ac>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a8a0:	7bbb      	ldrb	r3, [r7, #14]
 800a8a2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a8a6:	4613      	mov	r3, r2
 800a8a8:	009b      	lsls	r3, r3, #2
 800a8aa:	4413      	add	r3, r2
 800a8ac:	009b      	lsls	r3, r3, #2
 800a8ae:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a8b2:	687a      	ldr	r2, [r7, #4]
 800a8b4:	4413      	add	r3, r2
 800a8b6:	3304      	adds	r3, #4
 800a8b8:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800a8ba:	68bb      	ldr	r3, [r7, #8]
 800a8bc:	2200      	movs	r2, #0
 800a8be:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a8c0:	68bb      	ldr	r3, [r7, #8]
 800a8c2:	2202      	movs	r2, #2
 800a8c4:	4619      	mov	r1, r3
 800a8c6:	6878      	ldr	r0, [r7, #4]
 800a8c8:	f000 fc24 	bl	800b114 <USBD_CtlSendData>
              break;
 800a8cc:	e06a      	b.n	800a9a4 <USBD_StdEPReq+0x298>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800a8ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	da11      	bge.n	800a8fa <USBD_StdEPReq+0x1ee>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a8d6:	7bbb      	ldrb	r3, [r7, #14]
 800a8d8:	f003 020f 	and.w	r2, r3, #15
 800a8dc:	6879      	ldr	r1, [r7, #4]
 800a8de:	4613      	mov	r3, r2
 800a8e0:	009b      	lsls	r3, r3, #2
 800a8e2:	4413      	add	r3, r2
 800a8e4:	009b      	lsls	r3, r3, #2
 800a8e6:	440b      	add	r3, r1
 800a8e8:	3318      	adds	r3, #24
 800a8ea:	681b      	ldr	r3, [r3, #0]
 800a8ec:	2b00      	cmp	r3, #0
 800a8ee:	d117      	bne.n	800a920 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a8f0:	6839      	ldr	r1, [r7, #0]
 800a8f2:	6878      	ldr	r0, [r7, #4]
 800a8f4:	f000 fba3 	bl	800b03e <USBD_CtlError>
                  break;
 800a8f8:	e054      	b.n	800a9a4 <USBD_StdEPReq+0x298>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a8fa:	7bbb      	ldrb	r3, [r7, #14]
 800a8fc:	f003 020f 	and.w	r2, r3, #15
 800a900:	6879      	ldr	r1, [r7, #4]
 800a902:	4613      	mov	r3, r2
 800a904:	009b      	lsls	r3, r3, #2
 800a906:	4413      	add	r3, r2
 800a908:	009b      	lsls	r3, r3, #2
 800a90a:	440b      	add	r3, r1
 800a90c:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 800a910:	681b      	ldr	r3, [r3, #0]
 800a912:	2b00      	cmp	r3, #0
 800a914:	d104      	bne.n	800a920 <USBD_StdEPReq+0x214>
                {
                  USBD_CtlError(pdev, req);
 800a916:	6839      	ldr	r1, [r7, #0]
 800a918:	6878      	ldr	r0, [r7, #4]
 800a91a:	f000 fb90 	bl	800b03e <USBD_CtlError>
                  break;
 800a91e:	e041      	b.n	800a9a4 <USBD_StdEPReq+0x298>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a920:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a924:	2b00      	cmp	r3, #0
 800a926:	da0b      	bge.n	800a940 <USBD_StdEPReq+0x234>
 800a928:	7bbb      	ldrb	r3, [r7, #14]
 800a92a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a92e:	4613      	mov	r3, r2
 800a930:	009b      	lsls	r3, r3, #2
 800a932:	4413      	add	r3, r2
 800a934:	009b      	lsls	r3, r3, #2
 800a936:	3310      	adds	r3, #16
 800a938:	687a      	ldr	r2, [r7, #4]
 800a93a:	4413      	add	r3, r2
 800a93c:	3304      	adds	r3, #4
 800a93e:	e00b      	b.n	800a958 <USBD_StdEPReq+0x24c>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800a940:	7bbb      	ldrb	r3, [r7, #14]
 800a942:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a946:	4613      	mov	r3, r2
 800a948:	009b      	lsls	r3, r3, #2
 800a94a:	4413      	add	r3, r2
 800a94c:	009b      	lsls	r3, r3, #2
 800a94e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a952:	687a      	ldr	r2, [r7, #4]
 800a954:	4413      	add	r3, r2
 800a956:	3304      	adds	r3, #4
 800a958:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a95a:	7bbb      	ldrb	r3, [r7, #14]
 800a95c:	2b00      	cmp	r3, #0
 800a95e:	d002      	beq.n	800a966 <USBD_StdEPReq+0x25a>
 800a960:	7bbb      	ldrb	r3, [r7, #14]
 800a962:	2b80      	cmp	r3, #128	; 0x80
 800a964:	d103      	bne.n	800a96e <USBD_StdEPReq+0x262>
              {
                pep->status = 0x0000U;
 800a966:	68bb      	ldr	r3, [r7, #8]
 800a968:	2200      	movs	r2, #0
 800a96a:	601a      	str	r2, [r3, #0]
 800a96c:	e00e      	b.n	800a98c <USBD_StdEPReq+0x280>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800a96e:	7bbb      	ldrb	r3, [r7, #14]
 800a970:	4619      	mov	r1, r3
 800a972:	6878      	ldr	r0, [r7, #4]
 800a974:	f000 ffe6 	bl	800b944 <USBD_LL_IsStallEP>
 800a978:	4603      	mov	r3, r0
 800a97a:	2b00      	cmp	r3, #0
 800a97c:	d003      	beq.n	800a986 <USBD_StdEPReq+0x27a>
              {
                pep->status = 0x0001U;
 800a97e:	68bb      	ldr	r3, [r7, #8]
 800a980:	2201      	movs	r2, #1
 800a982:	601a      	str	r2, [r3, #0]
 800a984:	e002      	b.n	800a98c <USBD_StdEPReq+0x280>
              }
              else
              {
                pep->status = 0x0000U;
 800a986:	68bb      	ldr	r3, [r7, #8]
 800a988:	2200      	movs	r2, #0
 800a98a:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800a98c:	68bb      	ldr	r3, [r7, #8]
 800a98e:	2202      	movs	r2, #2
 800a990:	4619      	mov	r1, r3
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 fbbe 	bl	800b114 <USBD_CtlSendData>
              break;
 800a998:	e004      	b.n	800a9a4 <USBD_StdEPReq+0x298>

            default:
              USBD_CtlError(pdev, req);
 800a99a:	6839      	ldr	r1, [r7, #0]
 800a99c:	6878      	ldr	r0, [r7, #4]
 800a99e:	f000 fb4e 	bl	800b03e <USBD_CtlError>
              break;
 800a9a2:	bf00      	nop
          }
          break;
 800a9a4:	e004      	b.n	800a9b0 <USBD_StdEPReq+0x2a4>

        default:
          USBD_CtlError(pdev, req);
 800a9a6:	6839      	ldr	r1, [r7, #0]
 800a9a8:	6878      	ldr	r0, [r7, #4]
 800a9aa:	f000 fb48 	bl	800b03e <USBD_CtlError>
          break;
 800a9ae:	bf00      	nop
      }
      break;
 800a9b0:	e004      	b.n	800a9bc <USBD_StdEPReq+0x2b0>

    default:
      USBD_CtlError(pdev, req);
 800a9b2:	6839      	ldr	r1, [r7, #0]
 800a9b4:	6878      	ldr	r0, [r7, #4]
 800a9b6:	f000 fb42 	bl	800b03e <USBD_CtlError>
      break;
 800a9ba:	bf00      	nop
  }

  return ret;
 800a9bc:	7bfb      	ldrb	r3, [r7, #15]
}
 800a9be:	4618      	mov	r0, r3
 800a9c0:	3710      	adds	r7, #16
 800a9c2:	46bd      	mov	sp, r7
 800a9c4:	bd80      	pop	{r7, pc}
	...

0800a9c8 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 800a9c8:	b580      	push	{r7, lr}
 800a9ca:	b084      	sub	sp, #16
 800a9cc:	af00      	add	r7, sp, #0
 800a9ce:	6078      	str	r0, [r7, #4]
 800a9d0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a9d6:	2300      	movs	r3, #0
 800a9d8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a9da:	2300      	movs	r3, #0
 800a9dc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a9de:	683b      	ldr	r3, [r7, #0]
 800a9e0:	885b      	ldrh	r3, [r3, #2]
 800a9e2:	0a1b      	lsrs	r3, r3, #8
 800a9e4:	b29b      	uxth	r3, r3
 800a9e6:	3b01      	subs	r3, #1
 800a9e8:	2b0e      	cmp	r3, #14
 800a9ea:	f200 8152 	bhi.w	800ac92 <USBD_GetDescriptor+0x2ca>
 800a9ee:	a201      	add	r2, pc, #4	; (adr r2, 800a9f4 <USBD_GetDescriptor+0x2c>)
 800a9f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a9f4:	0800aa65 	.word	0x0800aa65
 800a9f8:	0800aa7d 	.word	0x0800aa7d
 800a9fc:	0800aabd 	.word	0x0800aabd
 800aa00:	0800ac93 	.word	0x0800ac93
 800aa04:	0800ac93 	.word	0x0800ac93
 800aa08:	0800ac33 	.word	0x0800ac33
 800aa0c:	0800ac5f 	.word	0x0800ac5f
 800aa10:	0800ac93 	.word	0x0800ac93
 800aa14:	0800ac93 	.word	0x0800ac93
 800aa18:	0800ac93 	.word	0x0800ac93
 800aa1c:	0800ac93 	.word	0x0800ac93
 800aa20:	0800ac93 	.word	0x0800ac93
 800aa24:	0800ac93 	.word	0x0800ac93
 800aa28:	0800ac93 	.word	0x0800ac93
 800aa2c:	0800aa31 	.word	0x0800aa31
  {
#if (USBD_LPM_ENABLED == 1U)
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa36:	69db      	ldr	r3, [r3, #28]
 800aa38:	2b00      	cmp	r3, #0
 800aa3a:	d00b      	beq.n	800aa54 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800aa3c:	687b      	ldr	r3, [r7, #4]
 800aa3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa42:	69db      	ldr	r3, [r3, #28]
 800aa44:	687a      	ldr	r2, [r7, #4]
 800aa46:	7c12      	ldrb	r2, [r2, #16]
 800aa48:	f107 0108 	add.w	r1, r7, #8
 800aa4c:	4610      	mov	r0, r2
 800aa4e:	4798      	blx	r3
 800aa50:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800aa52:	e126      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800aa54:	6839      	ldr	r1, [r7, #0]
 800aa56:	6878      	ldr	r0, [r7, #4]
 800aa58:	f000 faf1 	bl	800b03e <USBD_CtlError>
        err++;
 800aa5c:	7afb      	ldrb	r3, [r7, #11]
 800aa5e:	3301      	adds	r3, #1
 800aa60:	72fb      	strb	r3, [r7, #11]
      break;
 800aa62:	e11e      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800aa64:	687b      	ldr	r3, [r7, #4]
 800aa66:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aa6a:	681b      	ldr	r3, [r3, #0]
 800aa6c:	687a      	ldr	r2, [r7, #4]
 800aa6e:	7c12      	ldrb	r2, [r2, #16]
 800aa70:	f107 0108 	add.w	r1, r7, #8
 800aa74:	4610      	mov	r0, r2
 800aa76:	4798      	blx	r3
 800aa78:	60f8      	str	r0, [r7, #12]
      break;
 800aa7a:	e112      	b.n	800aca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800aa7c:	687b      	ldr	r3, [r7, #4]
 800aa7e:	7c1b      	ldrb	r3, [r3, #16]
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d10d      	bne.n	800aaa0 <USBD_GetDescriptor+0xd8>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800aa84:	687b      	ldr	r3, [r7, #4]
 800aa86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aa8a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800aa8c:	f107 0208 	add.w	r2, r7, #8
 800aa90:	4610      	mov	r0, r2
 800aa92:	4798      	blx	r3
 800aa94:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aa96:	68fb      	ldr	r3, [r7, #12]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	2202      	movs	r2, #2
 800aa9c:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800aa9e:	e100      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800aaa0:	687b      	ldr	r3, [r7, #4]
 800aaa2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800aaa6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800aaa8:	f107 0208 	add.w	r2, r7, #8
 800aaac:	4610      	mov	r0, r2
 800aaae:	4798      	blx	r3
 800aab0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3301      	adds	r3, #1
 800aab6:	2202      	movs	r2, #2
 800aab8:	701a      	strb	r2, [r3, #0]
      break;
 800aaba:	e0f2      	b.n	800aca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800aabc:	683b      	ldr	r3, [r7, #0]
 800aabe:	885b      	ldrh	r3, [r3, #2]
 800aac0:	b2db      	uxtb	r3, r3
 800aac2:	2b05      	cmp	r3, #5
 800aac4:	f200 80ac 	bhi.w	800ac20 <USBD_GetDescriptor+0x258>
 800aac8:	a201      	add	r2, pc, #4	; (adr r2, 800aad0 <USBD_GetDescriptor+0x108>)
 800aaca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aace:	bf00      	nop
 800aad0:	0800aae9 	.word	0x0800aae9
 800aad4:	0800ab1d 	.word	0x0800ab1d
 800aad8:	0800ab51 	.word	0x0800ab51
 800aadc:	0800ab85 	.word	0x0800ab85
 800aae0:	0800abb9 	.word	0x0800abb9
 800aae4:	0800abed 	.word	0x0800abed
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800aae8:	687b      	ldr	r3, [r7, #4]
 800aaea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aaee:	685b      	ldr	r3, [r3, #4]
 800aaf0:	2b00      	cmp	r3, #0
 800aaf2:	d00b      	beq.n	800ab0c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800aaf4:	687b      	ldr	r3, [r7, #4]
 800aaf6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	687a      	ldr	r2, [r7, #4]
 800aafe:	7c12      	ldrb	r2, [r2, #16]
 800ab00:	f107 0108 	add.w	r1, r7, #8
 800ab04:	4610      	mov	r0, r2
 800ab06:	4798      	blx	r3
 800ab08:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab0a:	e091      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab0c:	6839      	ldr	r1, [r7, #0]
 800ab0e:	6878      	ldr	r0, [r7, #4]
 800ab10:	f000 fa95 	bl	800b03e <USBD_CtlError>
            err++;
 800ab14:	7afb      	ldrb	r3, [r7, #11]
 800ab16:	3301      	adds	r3, #1
 800ab18:	72fb      	strb	r3, [r7, #11]
          break;
 800ab1a:	e089      	b.n	800ac30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800ab1c:	687b      	ldr	r3, [r7, #4]
 800ab1e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab22:	689b      	ldr	r3, [r3, #8]
 800ab24:	2b00      	cmp	r3, #0
 800ab26:	d00b      	beq.n	800ab40 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800ab28:	687b      	ldr	r3, [r7, #4]
 800ab2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab2e:	689b      	ldr	r3, [r3, #8]
 800ab30:	687a      	ldr	r2, [r7, #4]
 800ab32:	7c12      	ldrb	r2, [r2, #16]
 800ab34:	f107 0108 	add.w	r1, r7, #8
 800ab38:	4610      	mov	r0, r2
 800ab3a:	4798      	blx	r3
 800ab3c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab3e:	e077      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab40:	6839      	ldr	r1, [r7, #0]
 800ab42:	6878      	ldr	r0, [r7, #4]
 800ab44:	f000 fa7b 	bl	800b03e <USBD_CtlError>
            err++;
 800ab48:	7afb      	ldrb	r3, [r7, #11]
 800ab4a:	3301      	adds	r3, #1
 800ab4c:	72fb      	strb	r3, [r7, #11]
          break;
 800ab4e:	e06f      	b.n	800ac30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab56:	68db      	ldr	r3, [r3, #12]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	d00b      	beq.n	800ab74 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800ab5c:	687b      	ldr	r3, [r7, #4]
 800ab5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab62:	68db      	ldr	r3, [r3, #12]
 800ab64:	687a      	ldr	r2, [r7, #4]
 800ab66:	7c12      	ldrb	r2, [r2, #16]
 800ab68:	f107 0108 	add.w	r1, r7, #8
 800ab6c:	4610      	mov	r0, r2
 800ab6e:	4798      	blx	r3
 800ab70:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ab72:	e05d      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ab74:	6839      	ldr	r1, [r7, #0]
 800ab76:	6878      	ldr	r0, [r7, #4]
 800ab78:	f000 fa61 	bl	800b03e <USBD_CtlError>
            err++;
 800ab7c:	7afb      	ldrb	r3, [r7, #11]
 800ab7e:	3301      	adds	r3, #1
 800ab80:	72fb      	strb	r3, [r7, #11]
          break;
 800ab82:	e055      	b.n	800ac30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800ab84:	687b      	ldr	r3, [r7, #4]
 800ab86:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab8a:	691b      	ldr	r3, [r3, #16]
 800ab8c:	2b00      	cmp	r3, #0
 800ab8e:	d00b      	beq.n	800aba8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800ab96:	691b      	ldr	r3, [r3, #16]
 800ab98:	687a      	ldr	r2, [r7, #4]
 800ab9a:	7c12      	ldrb	r2, [r2, #16]
 800ab9c:	f107 0108 	add.w	r1, r7, #8
 800aba0:	4610      	mov	r0, r2
 800aba2:	4798      	blx	r3
 800aba4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800aba6:	e043      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800aba8:	6839      	ldr	r1, [r7, #0]
 800abaa:	6878      	ldr	r0, [r7, #4]
 800abac:	f000 fa47 	bl	800b03e <USBD_CtlError>
            err++;
 800abb0:	7afb      	ldrb	r3, [r7, #11]
 800abb2:	3301      	adds	r3, #1
 800abb4:	72fb      	strb	r3, [r7, #11]
          break;
 800abb6:	e03b      	b.n	800ac30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800abbe:	695b      	ldr	r3, [r3, #20]
 800abc0:	2b00      	cmp	r3, #0
 800abc2:	d00b      	beq.n	800abdc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800abc4:	687b      	ldr	r3, [r7, #4]
 800abc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800abca:	695b      	ldr	r3, [r3, #20]
 800abcc:	687a      	ldr	r2, [r7, #4]
 800abce:	7c12      	ldrb	r2, [r2, #16]
 800abd0:	f107 0108 	add.w	r1, r7, #8
 800abd4:	4610      	mov	r0, r2
 800abd6:	4798      	blx	r3
 800abd8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800abda:	e029      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800abdc:	6839      	ldr	r1, [r7, #0]
 800abde:	6878      	ldr	r0, [r7, #4]
 800abe0:	f000 fa2d 	bl	800b03e <USBD_CtlError>
            err++;
 800abe4:	7afb      	ldrb	r3, [r7, #11]
 800abe6:	3301      	adds	r3, #1
 800abe8:	72fb      	strb	r3, [r7, #11]
          break;
 800abea:	e021      	b.n	800ac30 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800abec:	687b      	ldr	r3, [r7, #4]
 800abee:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800abf2:	699b      	ldr	r3, [r3, #24]
 800abf4:	2b00      	cmp	r3, #0
 800abf6:	d00b      	beq.n	800ac10 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800abf8:	687b      	ldr	r3, [r7, #4]
 800abfa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800abfe:	699b      	ldr	r3, [r3, #24]
 800ac00:	687a      	ldr	r2, [r7, #4]
 800ac02:	7c12      	ldrb	r2, [r2, #16]
 800ac04:	f107 0108 	add.w	r1, r7, #8
 800ac08:	4610      	mov	r0, r2
 800ac0a:	4798      	blx	r3
 800ac0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800ac0e:	e00f      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800ac10:	6839      	ldr	r1, [r7, #0]
 800ac12:	6878      	ldr	r0, [r7, #4]
 800ac14:	f000 fa13 	bl	800b03e <USBD_CtlError>
            err++;
 800ac18:	7afb      	ldrb	r3, [r7, #11]
 800ac1a:	3301      	adds	r3, #1
 800ac1c:	72fb      	strb	r3, [r7, #11]
          break;
 800ac1e:	e007      	b.n	800ac30 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 800ac20:	6839      	ldr	r1, [r7, #0]
 800ac22:	6878      	ldr	r0, [r7, #4]
 800ac24:	f000 fa0b 	bl	800b03e <USBD_CtlError>
          err++;
 800ac28:	7afb      	ldrb	r3, [r7, #11]
 800ac2a:	3301      	adds	r3, #1
 800ac2c:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 800ac2e:	e038      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
 800ac30:	e037      	b.n	800aca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	7c1b      	ldrb	r3, [r3, #16]
 800ac36:	2b00      	cmp	r3, #0
 800ac38:	d109      	bne.n	800ac4e <USBD_GetDescriptor+0x286>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800ac3a:	687b      	ldr	r3, [r7, #4]
 800ac3c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac40:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800ac42:	f107 0208 	add.w	r2, r7, #8
 800ac46:	4610      	mov	r0, r2
 800ac48:	4798      	blx	r3
 800ac4a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac4c:	e029      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac4e:	6839      	ldr	r1, [r7, #0]
 800ac50:	6878      	ldr	r0, [r7, #4]
 800ac52:	f000 f9f4 	bl	800b03e <USBD_CtlError>
        err++;
 800ac56:	7afb      	ldrb	r3, [r7, #11]
 800ac58:	3301      	adds	r3, #1
 800ac5a:	72fb      	strb	r3, [r7, #11]
      break;
 800ac5c:	e021      	b.n	800aca2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800ac5e:	687b      	ldr	r3, [r7, #4]
 800ac60:	7c1b      	ldrb	r3, [r3, #16]
 800ac62:	2b00      	cmp	r3, #0
 800ac64:	d10d      	bne.n	800ac82 <USBD_GetDescriptor+0x2ba>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800ac6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800ac6e:	f107 0208 	add.w	r2, r7, #8
 800ac72:	4610      	mov	r0, r2
 800ac74:	4798      	blx	r3
 800ac76:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800ac78:	68fb      	ldr	r3, [r7, #12]
 800ac7a:	3301      	adds	r3, #1
 800ac7c:	2207      	movs	r2, #7
 800ac7e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800ac80:	e00f      	b.n	800aca2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 800ac82:	6839      	ldr	r1, [r7, #0]
 800ac84:	6878      	ldr	r0, [r7, #4]
 800ac86:	f000 f9da 	bl	800b03e <USBD_CtlError>
        err++;
 800ac8a:	7afb      	ldrb	r3, [r7, #11]
 800ac8c:	3301      	adds	r3, #1
 800ac8e:	72fb      	strb	r3, [r7, #11]
      break;
 800ac90:	e007      	b.n	800aca2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 800ac92:	6839      	ldr	r1, [r7, #0]
 800ac94:	6878      	ldr	r0, [r7, #4]
 800ac96:	f000 f9d2 	bl	800b03e <USBD_CtlError>
      err++;
 800ac9a:	7afb      	ldrb	r3, [r7, #11]
 800ac9c:	3301      	adds	r3, #1
 800ac9e:	72fb      	strb	r3, [r7, #11]
      break;
 800aca0:	bf00      	nop
  }

  if (err != 0U)
 800aca2:	7afb      	ldrb	r3, [r7, #11]
 800aca4:	2b00      	cmp	r3, #0
 800aca6:	d11c      	bne.n	800ace2 <USBD_GetDescriptor+0x31a>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 800aca8:	893b      	ldrh	r3, [r7, #8]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	d011      	beq.n	800acd2 <USBD_GetDescriptor+0x30a>
 800acae:	683b      	ldr	r3, [r7, #0]
 800acb0:	88db      	ldrh	r3, [r3, #6]
 800acb2:	2b00      	cmp	r3, #0
 800acb4:	d00d      	beq.n	800acd2 <USBD_GetDescriptor+0x30a>
    {
      len = MIN(len, req->wLength);
 800acb6:	683b      	ldr	r3, [r7, #0]
 800acb8:	88da      	ldrh	r2, [r3, #6]
 800acba:	893b      	ldrh	r3, [r7, #8]
 800acbc:	4293      	cmp	r3, r2
 800acbe:	bf28      	it	cs
 800acc0:	4613      	movcs	r3, r2
 800acc2:	b29b      	uxth	r3, r3
 800acc4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800acc6:	893b      	ldrh	r3, [r7, #8]
 800acc8:	461a      	mov	r2, r3
 800acca:	68f9      	ldr	r1, [r7, #12]
 800accc:	6878      	ldr	r0, [r7, #4]
 800acce:	f000 fa21 	bl	800b114 <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	88db      	ldrh	r3, [r3, #6]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d104      	bne.n	800ace4 <USBD_GetDescriptor+0x31c>
    {
      (void)USBD_CtlSendStatus(pdev);
 800acda:	6878      	ldr	r0, [r7, #4]
 800acdc:	f000 fa78 	bl	800b1d0 <USBD_CtlSendStatus>
 800ace0:	e000      	b.n	800ace4 <USBD_GetDescriptor+0x31c>
    return;
 800ace2:	bf00      	nop
    }
  }
}
 800ace4:	3710      	adds	r7, #16
 800ace6:	46bd      	mov	sp, r7
 800ace8:	bd80      	pop	{r7, pc}
 800acea:	bf00      	nop

0800acec <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800acec:	b580      	push	{r7, lr}
 800acee:	b084      	sub	sp, #16
 800acf0:	af00      	add	r7, sp, #0
 800acf2:	6078      	str	r0, [r7, #4]
 800acf4:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800acf6:	683b      	ldr	r3, [r7, #0]
 800acf8:	889b      	ldrh	r3, [r3, #4]
 800acfa:	2b00      	cmp	r3, #0
 800acfc:	d130      	bne.n	800ad60 <USBD_SetAddress+0x74>
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	88db      	ldrh	r3, [r3, #6]
 800ad02:	2b00      	cmp	r3, #0
 800ad04:	d12c      	bne.n	800ad60 <USBD_SetAddress+0x74>
 800ad06:	683b      	ldr	r3, [r7, #0]
 800ad08:	885b      	ldrh	r3, [r3, #2]
 800ad0a:	2b7f      	cmp	r3, #127	; 0x7f
 800ad0c:	d828      	bhi.n	800ad60 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800ad0e:	683b      	ldr	r3, [r7, #0]
 800ad10:	885b      	ldrh	r3, [r3, #2]
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ad18:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad1a:	687b      	ldr	r3, [r7, #4]
 800ad1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad20:	2b03      	cmp	r3, #3
 800ad22:	d104      	bne.n	800ad2e <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800ad24:	6839      	ldr	r1, [r7, #0]
 800ad26:	6878      	ldr	r0, [r7, #4]
 800ad28:	f000 f989 	bl	800b03e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad2c:	e01c      	b.n	800ad68 <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	7bfa      	ldrb	r2, [r7, #15]
 800ad32:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800ad36:	7bfb      	ldrb	r3, [r7, #15]
 800ad38:	4619      	mov	r1, r3
 800ad3a:	6878      	ldr	r0, [r7, #4]
 800ad3c:	f000 fe28 	bl	800b990 <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 800ad40:	6878      	ldr	r0, [r7, #4]
 800ad42:	f000 fa45 	bl	800b1d0 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800ad46:	7bfb      	ldrb	r3, [r7, #15]
 800ad48:	2b00      	cmp	r3, #0
 800ad4a:	d004      	beq.n	800ad56 <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	2202      	movs	r2, #2
 800ad50:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad54:	e008      	b.n	800ad68 <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	2201      	movs	r2, #1
 800ad5a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800ad5e:	e003      	b.n	800ad68 <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800ad60:	6839      	ldr	r1, [r7, #0]
 800ad62:	6878      	ldr	r0, [r7, #4]
 800ad64:	f000 f96b 	bl	800b03e <USBD_CtlError>
  }
}
 800ad68:	bf00      	nop
 800ad6a:	3710      	adds	r7, #16
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	bd80      	pop	{r7, pc}

0800ad70 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad70:	b580      	push	{r7, lr}
 800ad72:	b082      	sub	sp, #8
 800ad74:	af00      	add	r7, sp, #0
 800ad76:	6078      	str	r0, [r7, #4]
 800ad78:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800ad7a:	683b      	ldr	r3, [r7, #0]
 800ad7c:	885b      	ldrh	r3, [r3, #2]
 800ad7e:	b2da      	uxtb	r2, r3
 800ad80:	4b41      	ldr	r3, [pc, #260]	; (800ae88 <USBD_SetConfig+0x118>)
 800ad82:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800ad84:	4b40      	ldr	r3, [pc, #256]	; (800ae88 <USBD_SetConfig+0x118>)
 800ad86:	781b      	ldrb	r3, [r3, #0]
 800ad88:	2b01      	cmp	r3, #1
 800ad8a:	d904      	bls.n	800ad96 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 800ad8c:	6839      	ldr	r1, [r7, #0]
 800ad8e:	6878      	ldr	r0, [r7, #4]
 800ad90:	f000 f955 	bl	800b03e <USBD_CtlError>
 800ad94:	e075      	b.n	800ae82 <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ad9c:	2b02      	cmp	r3, #2
 800ad9e:	d002      	beq.n	800ada6 <USBD_SetConfig+0x36>
 800ada0:	2b03      	cmp	r3, #3
 800ada2:	d023      	beq.n	800adec <USBD_SetConfig+0x7c>
 800ada4:	e062      	b.n	800ae6c <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 800ada6:	4b38      	ldr	r3, [pc, #224]	; (800ae88 <USBD_SetConfig+0x118>)
 800ada8:	781b      	ldrb	r3, [r3, #0]
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d01a      	beq.n	800ade4 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800adae:	4b36      	ldr	r3, [pc, #216]	; (800ae88 <USBD_SetConfig+0x118>)
 800adb0:	781b      	ldrb	r3, [r3, #0]
 800adb2:	461a      	mov	r2, r3
 800adb4:	687b      	ldr	r3, [r7, #4]
 800adb6:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800adb8:	687b      	ldr	r3, [r7, #4]
 800adba:	2203      	movs	r2, #3
 800adbc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800adc0:	4b31      	ldr	r3, [pc, #196]	; (800ae88 <USBD_SetConfig+0x118>)
 800adc2:	781b      	ldrb	r3, [r3, #0]
 800adc4:	4619      	mov	r1, r3
 800adc6:	6878      	ldr	r0, [r7, #4]
 800adc8:	f7ff f9c7 	bl	800a15a <USBD_SetClassConfig>
 800adcc:	4603      	mov	r3, r0
 800adce:	2b02      	cmp	r3, #2
 800add0:	d104      	bne.n	800addc <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800add2:	6839      	ldr	r1, [r7, #0]
 800add4:	6878      	ldr	r0, [r7, #4]
 800add6:	f000 f932 	bl	800b03e <USBD_CtlError>
            return;
 800adda:	e052      	b.n	800ae82 <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 800addc:	6878      	ldr	r0, [r7, #4]
 800adde:	f000 f9f7 	bl	800b1d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ade2:	e04e      	b.n	800ae82 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ade4:	6878      	ldr	r0, [r7, #4]
 800ade6:	f000 f9f3 	bl	800b1d0 <USBD_CtlSendStatus>
        break;
 800adea:	e04a      	b.n	800ae82 <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 800adec:	4b26      	ldr	r3, [pc, #152]	; (800ae88 <USBD_SetConfig+0x118>)
 800adee:	781b      	ldrb	r3, [r3, #0]
 800adf0:	2b00      	cmp	r3, #0
 800adf2:	d112      	bne.n	800ae1a <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2202      	movs	r2, #2
 800adf8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 800adfc:	4b22      	ldr	r3, [pc, #136]	; (800ae88 <USBD_SetConfig+0x118>)
 800adfe:	781b      	ldrb	r3, [r3, #0]
 800ae00:	461a      	mov	r2, r3
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 800ae06:	4b20      	ldr	r3, [pc, #128]	; (800ae88 <USBD_SetConfig+0x118>)
 800ae08:	781b      	ldrb	r3, [r3, #0]
 800ae0a:	4619      	mov	r1, r3
 800ae0c:	6878      	ldr	r0, [r7, #4]
 800ae0e:	f7ff f9c3 	bl	800a198 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800ae12:	6878      	ldr	r0, [r7, #4]
 800ae14:	f000 f9dc 	bl	800b1d0 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800ae18:	e033      	b.n	800ae82 <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 800ae1a:	4b1b      	ldr	r3, [pc, #108]	; (800ae88 <USBD_SetConfig+0x118>)
 800ae1c:	781b      	ldrb	r3, [r3, #0]
 800ae1e:	461a      	mov	r2, r3
 800ae20:	687b      	ldr	r3, [r7, #4]
 800ae22:	685b      	ldr	r3, [r3, #4]
 800ae24:	429a      	cmp	r2, r3
 800ae26:	d01d      	beq.n	800ae64 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	685b      	ldr	r3, [r3, #4]
 800ae2c:	b2db      	uxtb	r3, r3
 800ae2e:	4619      	mov	r1, r3
 800ae30:	6878      	ldr	r0, [r7, #4]
 800ae32:	f7ff f9b1 	bl	800a198 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 800ae36:	4b14      	ldr	r3, [pc, #80]	; (800ae88 <USBD_SetConfig+0x118>)
 800ae38:	781b      	ldrb	r3, [r3, #0]
 800ae3a:	461a      	mov	r2, r3
 800ae3c:	687b      	ldr	r3, [r7, #4]
 800ae3e:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800ae40:	4b11      	ldr	r3, [pc, #68]	; (800ae88 <USBD_SetConfig+0x118>)
 800ae42:	781b      	ldrb	r3, [r3, #0]
 800ae44:	4619      	mov	r1, r3
 800ae46:	6878      	ldr	r0, [r7, #4]
 800ae48:	f7ff f987 	bl	800a15a <USBD_SetClassConfig>
 800ae4c:	4603      	mov	r3, r0
 800ae4e:	2b02      	cmp	r3, #2
 800ae50:	d104      	bne.n	800ae5c <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 800ae52:	6839      	ldr	r1, [r7, #0]
 800ae54:	6878      	ldr	r0, [r7, #4]
 800ae56:	f000 f8f2 	bl	800b03e <USBD_CtlError>
            return;
 800ae5a:	e012      	b.n	800ae82 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ae5c:	6878      	ldr	r0, [r7, #4]
 800ae5e:	f000 f9b7 	bl	800b1d0 <USBD_CtlSendStatus>
        break;
 800ae62:	e00e      	b.n	800ae82 <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 800ae64:	6878      	ldr	r0, [r7, #4]
 800ae66:	f000 f9b3 	bl	800b1d0 <USBD_CtlSendStatus>
        break;
 800ae6a:	e00a      	b.n	800ae82 <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 800ae6c:	6839      	ldr	r1, [r7, #0]
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f000 f8e5 	bl	800b03e <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 800ae74:	4b04      	ldr	r3, [pc, #16]	; (800ae88 <USBD_SetConfig+0x118>)
 800ae76:	781b      	ldrb	r3, [r3, #0]
 800ae78:	4619      	mov	r1, r3
 800ae7a:	6878      	ldr	r0, [r7, #4]
 800ae7c:	f7ff f98c 	bl	800a198 <USBD_ClrClassConfig>
        break;
 800ae80:	bf00      	nop
    }
  }
}
 800ae82:	3708      	adds	r7, #8
 800ae84:	46bd      	mov	sp, r7
 800ae86:	bd80      	pop	{r7, pc}
 800ae88:	200001ac 	.word	0x200001ac

0800ae8c <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ae8c:	b580      	push	{r7, lr}
 800ae8e:	b082      	sub	sp, #8
 800ae90:	af00      	add	r7, sp, #0
 800ae92:	6078      	str	r0, [r7, #4]
 800ae94:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800ae96:	683b      	ldr	r3, [r7, #0]
 800ae98:	88db      	ldrh	r3, [r3, #6]
 800ae9a:	2b01      	cmp	r3, #1
 800ae9c:	d004      	beq.n	800aea8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800ae9e:	6839      	ldr	r1, [r7, #0]
 800aea0:	6878      	ldr	r0, [r7, #4]
 800aea2:	f000 f8cc 	bl	800b03e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800aea6:	e021      	b.n	800aeec <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800aea8:	687b      	ldr	r3, [r7, #4]
 800aeaa:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aeae:	2b01      	cmp	r3, #1
 800aeb0:	db17      	blt.n	800aee2 <USBD_GetConfig+0x56>
 800aeb2:	2b02      	cmp	r3, #2
 800aeb4:	dd02      	ble.n	800aebc <USBD_GetConfig+0x30>
 800aeb6:	2b03      	cmp	r3, #3
 800aeb8:	d00b      	beq.n	800aed2 <USBD_GetConfig+0x46>
 800aeba:	e012      	b.n	800aee2 <USBD_GetConfig+0x56>
        pdev->dev_default_config = 0U;
 800aebc:	687b      	ldr	r3, [r7, #4]
 800aebe:	2200      	movs	r2, #0
 800aec0:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	3308      	adds	r3, #8
 800aec6:	2201      	movs	r2, #1
 800aec8:	4619      	mov	r1, r3
 800aeca:	6878      	ldr	r0, [r7, #4]
 800aecc:	f000 f922 	bl	800b114 <USBD_CtlSendData>
        break;
 800aed0:	e00c      	b.n	800aeec <USBD_GetConfig+0x60>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	3304      	adds	r3, #4
 800aed6:	2201      	movs	r2, #1
 800aed8:	4619      	mov	r1, r3
 800aeda:	6878      	ldr	r0, [r7, #4]
 800aedc:	f000 f91a 	bl	800b114 <USBD_CtlSendData>
        break;
 800aee0:	e004      	b.n	800aeec <USBD_GetConfig+0x60>
        USBD_CtlError(pdev, req);
 800aee2:	6839      	ldr	r1, [r7, #0]
 800aee4:	6878      	ldr	r0, [r7, #4]
 800aee6:	f000 f8aa 	bl	800b03e <USBD_CtlError>
        break;
 800aeea:	bf00      	nop
}
 800aeec:	bf00      	nop
 800aeee:	3708      	adds	r7, #8
 800aef0:	46bd      	mov	sp, r7
 800aef2:	bd80      	pop	{r7, pc}

0800aef4 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800aef4:	b580      	push	{r7, lr}
 800aef6:	b082      	sub	sp, #8
 800aef8:	af00      	add	r7, sp, #0
 800aefa:	6078      	str	r0, [r7, #4]
 800aefc:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800aefe:	687b      	ldr	r3, [r7, #4]
 800af00:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af04:	3b01      	subs	r3, #1
 800af06:	2b02      	cmp	r3, #2
 800af08:	d81e      	bhi.n	800af48 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800af0a:	683b      	ldr	r3, [r7, #0]
 800af0c:	88db      	ldrh	r3, [r3, #6]
 800af0e:	2b02      	cmp	r3, #2
 800af10:	d004      	beq.n	800af1c <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 800af12:	6839      	ldr	r1, [r7, #0]
 800af14:	6878      	ldr	r0, [r7, #4]
 800af16:	f000 f892 	bl	800b03e <USBD_CtlError>
        break;
 800af1a:	e01a      	b.n	800af52 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800af1c:	687b      	ldr	r3, [r7, #4]
 800af1e:	2201      	movs	r2, #1
 800af20:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 800af22:	687b      	ldr	r3, [r7, #4]
 800af24:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800af28:	2b00      	cmp	r3, #0
 800af2a:	d005      	beq.n	800af38 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800af2c:	687b      	ldr	r3, [r7, #4]
 800af2e:	68db      	ldr	r3, [r3, #12]
 800af30:	f043 0202 	orr.w	r2, r3, #2
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 800af38:	687b      	ldr	r3, [r7, #4]
 800af3a:	330c      	adds	r3, #12
 800af3c:	2202      	movs	r2, #2
 800af3e:	4619      	mov	r1, r3
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 f8e7 	bl	800b114 <USBD_CtlSendData>
      break;
 800af46:	e004      	b.n	800af52 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 800af48:	6839      	ldr	r1, [r7, #0]
 800af4a:	6878      	ldr	r0, [r7, #4]
 800af4c:	f000 f877 	bl	800b03e <USBD_CtlError>
      break;
 800af50:	bf00      	nop
  }
}
 800af52:	bf00      	nop
 800af54:	3708      	adds	r7, #8
 800af56:	46bd      	mov	sp, r7
 800af58:	bd80      	pop	{r7, pc}

0800af5a <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800af5a:	b580      	push	{r7, lr}
 800af5c:	b082      	sub	sp, #8
 800af5e:	af00      	add	r7, sp, #0
 800af60:	6078      	str	r0, [r7, #4]
 800af62:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800af64:	683b      	ldr	r3, [r7, #0]
 800af66:	885b      	ldrh	r3, [r3, #2]
 800af68:	2b01      	cmp	r3, #1
 800af6a:	d106      	bne.n	800af7a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800af6c:	687b      	ldr	r3, [r7, #4]
 800af6e:	2201      	movs	r2, #1
 800af70:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 800af74:	6878      	ldr	r0, [r7, #4]
 800af76:	f000 f92b 	bl	800b1d0 <USBD_CtlSendStatus>
  }
}
 800af7a:	bf00      	nop
 800af7c:	3708      	adds	r7, #8
 800af7e:	46bd      	mov	sp, r7
 800af80:	bd80      	pop	{r7, pc}

0800af82 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 800af82:	b580      	push	{r7, lr}
 800af84:	b082      	sub	sp, #8
 800af86:	af00      	add	r7, sp, #0
 800af88:	6078      	str	r0, [r7, #4]
 800af8a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800af92:	3b01      	subs	r3, #1
 800af94:	2b02      	cmp	r3, #2
 800af96:	d80b      	bhi.n	800afb0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800af98:	683b      	ldr	r3, [r7, #0]
 800af9a:	885b      	ldrh	r3, [r3, #2]
 800af9c:	2b01      	cmp	r3, #1
 800af9e:	d10c      	bne.n	800afba <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	2200      	movs	r2, #0
 800afa4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 800afa8:	6878      	ldr	r0, [r7, #4]
 800afaa:	f000 f911 	bl	800b1d0 <USBD_CtlSendStatus>
      }
      break;
 800afae:	e004      	b.n	800afba <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800afb0:	6839      	ldr	r1, [r7, #0]
 800afb2:	6878      	ldr	r0, [r7, #4]
 800afb4:	f000 f843 	bl	800b03e <USBD_CtlError>
      break;
 800afb8:	e000      	b.n	800afbc <USBD_ClrFeature+0x3a>
      break;
 800afba:	bf00      	nop
  }
}
 800afbc:	bf00      	nop
 800afbe:	3708      	adds	r7, #8
 800afc0:	46bd      	mov	sp, r7
 800afc2:	bd80      	pop	{r7, pc}

0800afc4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800afc4:	b480      	push	{r7}
 800afc6:	b083      	sub	sp, #12
 800afc8:	af00      	add	r7, sp, #0
 800afca:	6078      	str	r0, [r7, #4]
 800afcc:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800afce:	683b      	ldr	r3, [r7, #0]
 800afd0:	781a      	ldrb	r2, [r3, #0]
 800afd2:	687b      	ldr	r3, [r7, #4]
 800afd4:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 800afd6:	683b      	ldr	r3, [r7, #0]
 800afd8:	785a      	ldrb	r2, [r3, #1]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800afde:	683b      	ldr	r3, [r7, #0]
 800afe0:	3302      	adds	r3, #2
 800afe2:	781b      	ldrb	r3, [r3, #0]
 800afe4:	b29a      	uxth	r2, r3
 800afe6:	683b      	ldr	r3, [r7, #0]
 800afe8:	3303      	adds	r3, #3
 800afea:	781b      	ldrb	r3, [r3, #0]
 800afec:	b29b      	uxth	r3, r3
 800afee:	021b      	lsls	r3, r3, #8
 800aff0:	b29b      	uxth	r3, r3
 800aff2:	4413      	add	r3, r2
 800aff4:	b29a      	uxth	r2, r3
 800aff6:	687b      	ldr	r3, [r7, #4]
 800aff8:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 800affa:	683b      	ldr	r3, [r7, #0]
 800affc:	3304      	adds	r3, #4
 800affe:	781b      	ldrb	r3, [r3, #0]
 800b000:	b29a      	uxth	r2, r3
 800b002:	683b      	ldr	r3, [r7, #0]
 800b004:	3305      	adds	r3, #5
 800b006:	781b      	ldrb	r3, [r3, #0]
 800b008:	b29b      	uxth	r3, r3
 800b00a:	021b      	lsls	r3, r3, #8
 800b00c:	b29b      	uxth	r3, r3
 800b00e:	4413      	add	r3, r2
 800b010:	b29a      	uxth	r2, r3
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 800b016:	683b      	ldr	r3, [r7, #0]
 800b018:	3306      	adds	r3, #6
 800b01a:	781b      	ldrb	r3, [r3, #0]
 800b01c:	b29a      	uxth	r2, r3
 800b01e:	683b      	ldr	r3, [r7, #0]
 800b020:	3307      	adds	r3, #7
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	b29b      	uxth	r3, r3
 800b026:	021b      	lsls	r3, r3, #8
 800b028:	b29b      	uxth	r3, r3
 800b02a:	4413      	add	r3, r2
 800b02c:	b29a      	uxth	r2, r3
 800b02e:	687b      	ldr	r3, [r7, #4]
 800b030:	80da      	strh	r2, [r3, #6]

}
 800b032:	bf00      	nop
 800b034:	370c      	adds	r7, #12
 800b036:	46bd      	mov	sp, r7
 800b038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b03c:	4770      	bx	lr

0800b03e <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800b03e:	b580      	push	{r7, lr}
 800b040:	b082      	sub	sp, #8
 800b042:	af00      	add	r7, sp, #0
 800b044:	6078      	str	r0, [r7, #4]
 800b046:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800b048:	2180      	movs	r1, #128	; 0x80
 800b04a:	6878      	ldr	r0, [r7, #4]
 800b04c:	f000 fc3c 	bl	800b8c8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800b050:	2100      	movs	r1, #0
 800b052:	6878      	ldr	r0, [r7, #4]
 800b054:	f000 fc38 	bl	800b8c8 <USBD_LL_StallEP>
}
 800b058:	bf00      	nop
 800b05a:	3708      	adds	r7, #8
 800b05c:	46bd      	mov	sp, r7
 800b05e:	bd80      	pop	{r7, pc}

0800b060 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b060:	b580      	push	{r7, lr}
 800b062:	b086      	sub	sp, #24
 800b064:	af00      	add	r7, sp, #0
 800b066:	60f8      	str	r0, [r7, #12]
 800b068:	60b9      	str	r1, [r7, #8]
 800b06a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b06c:	2300      	movs	r3, #0
 800b06e:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	2b00      	cmp	r3, #0
 800b074:	d032      	beq.n	800b0dc <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800b076:	68f8      	ldr	r0, [r7, #12]
 800b078:	f000 f834 	bl	800b0e4 <USBD_GetLen>
 800b07c:	4603      	mov	r3, r0
 800b07e:	3301      	adds	r3, #1
 800b080:	b29b      	uxth	r3, r3
 800b082:	005b      	lsls	r3, r3, #1
 800b084:	b29a      	uxth	r2, r3
 800b086:	687b      	ldr	r3, [r7, #4]
 800b088:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800b08a:	7dfb      	ldrb	r3, [r7, #23]
 800b08c:	1c5a      	adds	r2, r3, #1
 800b08e:	75fa      	strb	r2, [r7, #23]
 800b090:	461a      	mov	r2, r3
 800b092:	68bb      	ldr	r3, [r7, #8]
 800b094:	4413      	add	r3, r2
 800b096:	687a      	ldr	r2, [r7, #4]
 800b098:	7812      	ldrb	r2, [r2, #0]
 800b09a:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800b09c:	7dfb      	ldrb	r3, [r7, #23]
 800b09e:	1c5a      	adds	r2, r3, #1
 800b0a0:	75fa      	strb	r2, [r7, #23]
 800b0a2:	461a      	mov	r2, r3
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	4413      	add	r3, r2
 800b0a8:	2203      	movs	r2, #3
 800b0aa:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800b0ac:	e012      	b.n	800b0d4 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	1c5a      	adds	r2, r3, #1
 800b0b2:	60fa      	str	r2, [r7, #12]
 800b0b4:	7dfa      	ldrb	r2, [r7, #23]
 800b0b6:	1c51      	adds	r1, r2, #1
 800b0b8:	75f9      	strb	r1, [r7, #23]
 800b0ba:	4611      	mov	r1, r2
 800b0bc:	68ba      	ldr	r2, [r7, #8]
 800b0be:	440a      	add	r2, r1
 800b0c0:	781b      	ldrb	r3, [r3, #0]
 800b0c2:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800b0c4:	7dfb      	ldrb	r3, [r7, #23]
 800b0c6:	1c5a      	adds	r2, r3, #1
 800b0c8:	75fa      	strb	r2, [r7, #23]
 800b0ca:	461a      	mov	r2, r3
 800b0cc:	68bb      	ldr	r3, [r7, #8]
 800b0ce:	4413      	add	r3, r2
 800b0d0:	2200      	movs	r2, #0
 800b0d2:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800b0d4:	68fb      	ldr	r3, [r7, #12]
 800b0d6:	781b      	ldrb	r3, [r3, #0]
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d1e8      	bne.n	800b0ae <USBD_GetString+0x4e>
    }
  }
}
 800b0dc:	bf00      	nop
 800b0de:	3718      	adds	r7, #24
 800b0e0:	46bd      	mov	sp, r7
 800b0e2:	bd80      	pop	{r7, pc}

0800b0e4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b0e4:	b480      	push	{r7}
 800b0e6:	b085      	sub	sp, #20
 800b0e8:	af00      	add	r7, sp, #0
 800b0ea:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b0ec:	2300      	movs	r3, #0
 800b0ee:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800b0f0:	e005      	b.n	800b0fe <USBD_GetLen+0x1a>
  {
    len++;
 800b0f2:	7bfb      	ldrb	r3, [r7, #15]
 800b0f4:	3301      	adds	r3, #1
 800b0f6:	73fb      	strb	r3, [r7, #15]
    buf++;
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	3301      	adds	r3, #1
 800b0fc:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	781b      	ldrb	r3, [r3, #0]
 800b102:	2b00      	cmp	r3, #0
 800b104:	d1f5      	bne.n	800b0f2 <USBD_GetLen+0xe>
  }

  return len;
 800b106:	7bfb      	ldrb	r3, [r7, #15]
}
 800b108:	4618      	mov	r0, r3
 800b10a:	3714      	adds	r7, #20
 800b10c:	46bd      	mov	sp, r7
 800b10e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b112:	4770      	bx	lr

0800b114 <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800b114:	b580      	push	{r7, lr}
 800b116:	b084      	sub	sp, #16
 800b118:	af00      	add	r7, sp, #0
 800b11a:	60f8      	str	r0, [r7, #12]
 800b11c:	60b9      	str	r1, [r7, #8]
 800b11e:	4613      	mov	r3, r2
 800b120:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b122:	68fb      	ldr	r3, [r7, #12]
 800b124:	2202      	movs	r2, #2
 800b126:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b12a:	88fa      	ldrh	r2, [r7, #6]
 800b12c:	68fb      	ldr	r3, [r7, #12]
 800b12e:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800b130:	88fa      	ldrh	r2, [r7, #6]
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b136:	88fb      	ldrh	r3, [r7, #6]
 800b138:	68ba      	ldr	r2, [r7, #8]
 800b13a:	2100      	movs	r1, #0
 800b13c:	68f8      	ldr	r0, [r7, #12]
 800b13e:	f000 fc46 	bl	800b9ce <USBD_LL_Transmit>

  return USBD_OK;
 800b142:	2300      	movs	r3, #0
}
 800b144:	4618      	mov	r0, r3
 800b146:	3710      	adds	r7, #16
 800b148:	46bd      	mov	sp, r7
 800b14a:	bd80      	pop	{r7, pc}

0800b14c <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800b14c:	b580      	push	{r7, lr}
 800b14e:	b084      	sub	sp, #16
 800b150:	af00      	add	r7, sp, #0
 800b152:	60f8      	str	r0, [r7, #12]
 800b154:	60b9      	str	r1, [r7, #8]
 800b156:	4613      	mov	r3, r2
 800b158:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b15a:	88fb      	ldrh	r3, [r7, #6]
 800b15c:	68ba      	ldr	r2, [r7, #8]
 800b15e:	2100      	movs	r1, #0
 800b160:	68f8      	ldr	r0, [r7, #12]
 800b162:	f000 fc34 	bl	800b9ce <USBD_LL_Transmit>

  return USBD_OK;
 800b166:	2300      	movs	r3, #0
}
 800b168:	4618      	mov	r0, r3
 800b16a:	3710      	adds	r7, #16
 800b16c:	46bd      	mov	sp, r7
 800b16e:	bd80      	pop	{r7, pc}

0800b170 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800b170:	b580      	push	{r7, lr}
 800b172:	b084      	sub	sp, #16
 800b174:	af00      	add	r7, sp, #0
 800b176:	60f8      	str	r0, [r7, #12]
 800b178:	60b9      	str	r1, [r7, #8]
 800b17a:	4613      	mov	r3, r2
 800b17c:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b17e:	68fb      	ldr	r3, [r7, #12]
 800b180:	2203      	movs	r2, #3
 800b182:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b186:	88fa      	ldrh	r2, [r7, #6]
 800b188:	68fb      	ldr	r3, [r7, #12]
 800b18a:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 800b18e:	88fa      	ldrh	r2, [r7, #6]
 800b190:	68fb      	ldr	r3, [r7, #12]
 800b192:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b196:	88fb      	ldrh	r3, [r7, #6]
 800b198:	68ba      	ldr	r2, [r7, #8]
 800b19a:	2100      	movs	r1, #0
 800b19c:	68f8      	ldr	r0, [r7, #12]
 800b19e:	f000 fc39 	bl	800ba14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b1a2:	2300      	movs	r3, #0
}
 800b1a4:	4618      	mov	r0, r3
 800b1a6:	3710      	adds	r7, #16
 800b1a8:	46bd      	mov	sp, r7
 800b1aa:	bd80      	pop	{r7, pc}

0800b1ac <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800b1ac:	b580      	push	{r7, lr}
 800b1ae:	b084      	sub	sp, #16
 800b1b0:	af00      	add	r7, sp, #0
 800b1b2:	60f8      	str	r0, [r7, #12]
 800b1b4:	60b9      	str	r1, [r7, #8]
 800b1b6:	4613      	mov	r3, r2
 800b1b8:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b1ba:	88fb      	ldrh	r3, [r7, #6]
 800b1bc:	68ba      	ldr	r2, [r7, #8]
 800b1be:	2100      	movs	r1, #0
 800b1c0:	68f8      	ldr	r0, [r7, #12]
 800b1c2:	f000 fc27 	bl	800ba14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b1c6:	2300      	movs	r3, #0
}
 800b1c8:	4618      	mov	r0, r3
 800b1ca:	3710      	adds	r7, #16
 800b1cc:	46bd      	mov	sp, r7
 800b1ce:	bd80      	pop	{r7, pc}

0800b1d0 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b1d0:	b580      	push	{r7, lr}
 800b1d2:	b082      	sub	sp, #8
 800b1d4:	af00      	add	r7, sp, #0
 800b1d6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	2204      	movs	r2, #4
 800b1dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b1e0:	2300      	movs	r3, #0
 800b1e2:	2200      	movs	r2, #0
 800b1e4:	2100      	movs	r1, #0
 800b1e6:	6878      	ldr	r0, [r7, #4]
 800b1e8:	f000 fbf1 	bl	800b9ce <USBD_LL_Transmit>

  return USBD_OK;
 800b1ec:	2300      	movs	r3, #0
}
 800b1ee:	4618      	mov	r0, r3
 800b1f0:	3708      	adds	r7, #8
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}

0800b1f6 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b1f6:	b580      	push	{r7, lr}
 800b1f8:	b082      	sub	sp, #8
 800b1fa:	af00      	add	r7, sp, #0
 800b1fc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2205      	movs	r2, #5
 800b202:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b206:	2300      	movs	r3, #0
 800b208:	2200      	movs	r2, #0
 800b20a:	2100      	movs	r1, #0
 800b20c:	6878      	ldr	r0, [r7, #4]
 800b20e:	f000 fc01 	bl	800ba14 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b212:	2300      	movs	r3, #0
}
 800b214:	4618      	mov	r0, r3
 800b216:	3708      	adds	r7, #8
 800b218:	46bd      	mov	sp, r7
 800b21a:	bd80      	pop	{r7, pc}

0800b21c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800b21c:	b580      	push	{r7, lr}
 800b21e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */
  
  /* USER CODE END USB_Device_Init_PreTreatment */
  
  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800b220:	2200      	movs	r2, #0
 800b222:	4912      	ldr	r1, [pc, #72]	; (800b26c <MX_USB_Device_Init+0x50>)
 800b224:	4812      	ldr	r0, [pc, #72]	; (800b270 <MX_USB_Device_Init+0x54>)
 800b226:	f7fe ff3c 	bl	800a0a2 <USBD_Init>
 800b22a:	4603      	mov	r3, r0
 800b22c:	2b00      	cmp	r3, #0
 800b22e:	d001      	beq.n	800b234 <MX_USB_Device_Init+0x18>
    Error_Handler();
 800b230:	f7f5 fe54 	bl	8000edc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800b234:	490f      	ldr	r1, [pc, #60]	; (800b274 <MX_USB_Device_Init+0x58>)
 800b236:	480e      	ldr	r0, [pc, #56]	; (800b270 <MX_USB_Device_Init+0x54>)
 800b238:	f7fe ff5e 	bl	800a0f8 <USBD_RegisterClass>
 800b23c:	4603      	mov	r3, r0
 800b23e:	2b00      	cmp	r3, #0
 800b240:	d001      	beq.n	800b246 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 800b242:	f7f5 fe4b 	bl	8000edc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800b246:	490c      	ldr	r1, [pc, #48]	; (800b278 <MX_USB_Device_Init+0x5c>)
 800b248:	4809      	ldr	r0, [pc, #36]	; (800b270 <MX_USB_Device_Init+0x54>)
 800b24a:	f7fe febb 	bl	8009fc4 <USBD_CDC_RegisterInterface>
 800b24e:	4603      	mov	r3, r0
 800b250:	2b00      	cmp	r3, #0
 800b252:	d001      	beq.n	800b258 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 800b254:	f7f5 fe42 	bl	8000edc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800b258:	4805      	ldr	r0, [pc, #20]	; (800b270 <MX_USB_Device_Init+0x54>)
 800b25a:	f7fe ff67 	bl	800a12c <USBD_Start>
 800b25e:	4603      	mov	r3, r0
 800b260:	2b00      	cmp	r3, #0
 800b262:	d001      	beq.n	800b268 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 800b264:	f7f5 fe3a 	bl	8000edc <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */
  
  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800b268:	bf00      	nop
 800b26a:	bd80      	pop	{r7, pc}
 800b26c:	2000012c 	.word	0x2000012c
 800b270:	200007b8 	.word	0x200007b8
 800b274:	20000018 	.word	0x20000018
 800b278:	2000011c 	.word	0x2000011c

0800b27c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b27c:	b580      	push	{r7, lr}
 800b27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b280:	2200      	movs	r2, #0
 800b282:	4905      	ldr	r1, [pc, #20]	; (800b298 <CDC_Init_FS+0x1c>)
 800b284:	4805      	ldr	r0, [pc, #20]	; (800b29c <CDC_Init_FS+0x20>)
 800b286:	f7fe feb4 	bl	8009ff2 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b28a:	4905      	ldr	r1, [pc, #20]	; (800b2a0 <CDC_Init_FS+0x24>)
 800b28c:	4803      	ldr	r0, [pc, #12]	; (800b29c <CDC_Init_FS+0x20>)
 800b28e:	f7fe feca 	bl	800a026 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b292:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b294:	4618      	mov	r0, r3
 800b296:	bd80      	pop	{r7, pc}
 800b298:	2000127c 	.word	0x2000127c
 800b29c:	200007b8 	.word	0x200007b8
 800b2a0:	20000a7c 	.word	0x20000a7c

0800b2a4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b2a4:	b480      	push	{r7}
 800b2a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b2a8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b2aa:	4618      	mov	r0, r3
 800b2ac:	46bd      	mov	sp, r7
 800b2ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2b2:	4770      	bx	lr

0800b2b4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b2b4:	b480      	push	{r7}
 800b2b6:	b083      	sub	sp, #12
 800b2b8:	af00      	add	r7, sp, #0
 800b2ba:	4603      	mov	r3, r0
 800b2bc:	6039      	str	r1, [r7, #0]
 800b2be:	71fb      	strb	r3, [r7, #7]
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b2c4:	79fb      	ldrb	r3, [r7, #7]
 800b2c6:	2b23      	cmp	r3, #35	; 0x23
 800b2c8:	d84a      	bhi.n	800b360 <CDC_Control_FS+0xac>
 800b2ca:	a201      	add	r2, pc, #4	; (adr r2, 800b2d0 <CDC_Control_FS+0x1c>)
 800b2cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b2d0:	0800b361 	.word	0x0800b361
 800b2d4:	0800b361 	.word	0x0800b361
 800b2d8:	0800b361 	.word	0x0800b361
 800b2dc:	0800b361 	.word	0x0800b361
 800b2e0:	0800b361 	.word	0x0800b361
 800b2e4:	0800b361 	.word	0x0800b361
 800b2e8:	0800b361 	.word	0x0800b361
 800b2ec:	0800b361 	.word	0x0800b361
 800b2f0:	0800b361 	.word	0x0800b361
 800b2f4:	0800b361 	.word	0x0800b361
 800b2f8:	0800b361 	.word	0x0800b361
 800b2fc:	0800b361 	.word	0x0800b361
 800b300:	0800b361 	.word	0x0800b361
 800b304:	0800b361 	.word	0x0800b361
 800b308:	0800b361 	.word	0x0800b361
 800b30c:	0800b361 	.word	0x0800b361
 800b310:	0800b361 	.word	0x0800b361
 800b314:	0800b361 	.word	0x0800b361
 800b318:	0800b361 	.word	0x0800b361
 800b31c:	0800b361 	.word	0x0800b361
 800b320:	0800b361 	.word	0x0800b361
 800b324:	0800b361 	.word	0x0800b361
 800b328:	0800b361 	.word	0x0800b361
 800b32c:	0800b361 	.word	0x0800b361
 800b330:	0800b361 	.word	0x0800b361
 800b334:	0800b361 	.word	0x0800b361
 800b338:	0800b361 	.word	0x0800b361
 800b33c:	0800b361 	.word	0x0800b361
 800b340:	0800b361 	.word	0x0800b361
 800b344:	0800b361 	.word	0x0800b361
 800b348:	0800b361 	.word	0x0800b361
 800b34c:	0800b361 	.word	0x0800b361
 800b350:	0800b361 	.word	0x0800b361
 800b354:	0800b361 	.word	0x0800b361
 800b358:	0800b361 	.word	0x0800b361
 800b35c:	0800b361 	.word	0x0800b361
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b360:	bf00      	nop
  }

  return (USBD_OK);
 800b362:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b364:	4618      	mov	r0, r3
 800b366:	370c      	adds	r7, #12
 800b368:	46bd      	mov	sp, r7
 800b36a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b36e:	4770      	bx	lr

0800b370 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800b370:	b580      	push	{r7, lr}
 800b372:	b082      	sub	sp, #8
 800b374:	af00      	add	r7, sp, #0
 800b376:	6078      	str	r0, [r7, #4]
 800b378:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800b37a:	6879      	ldr	r1, [r7, #4]
 800b37c:	4805      	ldr	r0, [pc, #20]	; (800b394 <CDC_Receive_FS+0x24>)
 800b37e:	f7fe fe52 	bl	800a026 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800b382:	4804      	ldr	r0, [pc, #16]	; (800b394 <CDC_Receive_FS+0x24>)
 800b384:	f7fe fe63 	bl	800a04e <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800b388:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	200007b8 	.word	0x200007b8

0800b398 <USBD_CDC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b398:	b480      	push	{r7}
 800b39a:	b083      	sub	sp, #12
 800b39c:	af00      	add	r7, sp, #0
 800b39e:	4603      	mov	r3, r0
 800b3a0:	6039      	str	r1, [r7, #0]
 800b3a2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800b3a4:	683b      	ldr	r3, [r7, #0]
 800b3a6:	2212      	movs	r2, #18
 800b3a8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceDesc;
 800b3aa:	4b03      	ldr	r3, [pc, #12]	; (800b3b8 <USBD_CDC_DeviceDescriptor+0x20>)
}
 800b3ac:	4618      	mov	r0, r3
 800b3ae:	370c      	adds	r7, #12
 800b3b0:	46bd      	mov	sp, r7
 800b3b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3b6:	4770      	bx	lr
 800b3b8:	2000014c 	.word	0x2000014c

0800b3bc <USBD_CDC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3bc:	b480      	push	{r7}
 800b3be:	b083      	sub	sp, #12
 800b3c0:	af00      	add	r7, sp, #0
 800b3c2:	4603      	mov	r3, r0
 800b3c4:	6039      	str	r1, [r7, #0]
 800b3c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800b3c8:	683b      	ldr	r3, [r7, #0]
 800b3ca:	2204      	movs	r2, #4
 800b3cc:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b3ce:	4b03      	ldr	r3, [pc, #12]	; (800b3dc <USBD_CDC_LangIDStrDescriptor+0x20>)
}
 800b3d0:	4618      	mov	r0, r3
 800b3d2:	370c      	adds	r7, #12
 800b3d4:	46bd      	mov	sp, r7
 800b3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3da:	4770      	bx	lr
 800b3dc:	20000160 	.word	0x20000160

0800b3e0 <USBD_CDC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b3e0:	b580      	push	{r7, lr}
 800b3e2:	b082      	sub	sp, #8
 800b3e4:	af00      	add	r7, sp, #0
 800b3e6:	4603      	mov	r3, r0
 800b3e8:	6039      	str	r1, [r7, #0]
 800b3ea:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b3ec:	79fb      	ldrb	r3, [r7, #7]
 800b3ee:	2b00      	cmp	r3, #0
 800b3f0:	d105      	bne.n	800b3fe <USBD_CDC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b3f2:	683a      	ldr	r2, [r7, #0]
 800b3f4:	4907      	ldr	r1, [pc, #28]	; (800b414 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b3f6:	4808      	ldr	r0, [pc, #32]	; (800b418 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b3f8:	f7ff fe32 	bl	800b060 <USBD_GetString>
 800b3fc:	e004      	b.n	800b408 <USBD_CDC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800b3fe:	683a      	ldr	r2, [r7, #0]
 800b400:	4904      	ldr	r1, [pc, #16]	; (800b414 <USBD_CDC_ProductStrDescriptor+0x34>)
 800b402:	4805      	ldr	r0, [pc, #20]	; (800b418 <USBD_CDC_ProductStrDescriptor+0x38>)
 800b404:	f7ff fe2c 	bl	800b060 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b408:	4b02      	ldr	r3, [pc, #8]	; (800b414 <USBD_CDC_ProductStrDescriptor+0x34>)
}
 800b40a:	4618      	mov	r0, r3
 800b40c:	3708      	adds	r7, #8
 800b40e:	46bd      	mov	sp, r7
 800b410:	bd80      	pop	{r7, pc}
 800b412:	bf00      	nop
 800b414:	20001a7c 	.word	0x20001a7c
 800b418:	0800bc00 	.word	0x0800bc00

0800b41c <USBD_CDC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b41c:	b580      	push	{r7, lr}
 800b41e:	b082      	sub	sp, #8
 800b420:	af00      	add	r7, sp, #0
 800b422:	4603      	mov	r3, r0
 800b424:	6039      	str	r1, [r7, #0]
 800b426:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b428:	683a      	ldr	r2, [r7, #0]
 800b42a:	4904      	ldr	r1, [pc, #16]	; (800b43c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
 800b42c:	4804      	ldr	r0, [pc, #16]	; (800b440 <USBD_CDC_ManufacturerStrDescriptor+0x24>)
 800b42e:	f7ff fe17 	bl	800b060 <USBD_GetString>
  return USBD_StrDesc;
 800b432:	4b02      	ldr	r3, [pc, #8]	; (800b43c <USBD_CDC_ManufacturerStrDescriptor+0x20>)
}
 800b434:	4618      	mov	r0, r3
 800b436:	3708      	adds	r7, #8
 800b438:	46bd      	mov	sp, r7
 800b43a:	bd80      	pop	{r7, pc}
 800b43c:	20001a7c 	.word	0x20001a7c
 800b440:	0800bc18 	.word	0x0800bc18

0800b444 <USBD_CDC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b444:	b580      	push	{r7, lr}
 800b446:	b082      	sub	sp, #8
 800b448:	af00      	add	r7, sp, #0
 800b44a:	4603      	mov	r3, r0
 800b44c:	6039      	str	r1, [r7, #0]
 800b44e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800b450:	683b      	ldr	r3, [r7, #0]
 800b452:	221a      	movs	r2, #26
 800b454:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800b456:	f000 f843 	bl	800b4e0 <Get_SerialNum>
  
  /* USER CODE BEGIN USBD_CDC_SerialStrDescriptor */
  
  /* USER CODE END USBD_CDC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 800b45a:	4b02      	ldr	r3, [pc, #8]	; (800b464 <USBD_CDC_SerialStrDescriptor+0x20>)
}
 800b45c:	4618      	mov	r0, r3
 800b45e:	3708      	adds	r7, #8
 800b460:	46bd      	mov	sp, r7
 800b462:	bd80      	pop	{r7, pc}
 800b464:	20000164 	.word	0x20000164

0800b468 <USBD_CDC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b082      	sub	sp, #8
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	4603      	mov	r3, r0
 800b470:	6039      	str	r1, [r7, #0]
 800b472:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800b474:	79fb      	ldrb	r3, [r7, #7]
 800b476:	2b00      	cmp	r3, #0
 800b478:	d105      	bne.n	800b486 <USBD_CDC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b47a:	683a      	ldr	r2, [r7, #0]
 800b47c:	4907      	ldr	r1, [pc, #28]	; (800b49c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b47e:	4808      	ldr	r0, [pc, #32]	; (800b4a0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b480:	f7ff fdee 	bl	800b060 <USBD_GetString>
 800b484:	e004      	b.n	800b490 <USBD_CDC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800b486:	683a      	ldr	r2, [r7, #0]
 800b488:	4904      	ldr	r1, [pc, #16]	; (800b49c <USBD_CDC_ConfigStrDescriptor+0x34>)
 800b48a:	4805      	ldr	r0, [pc, #20]	; (800b4a0 <USBD_CDC_ConfigStrDescriptor+0x38>)
 800b48c:	f7ff fde8 	bl	800b060 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b490:	4b02      	ldr	r3, [pc, #8]	; (800b49c <USBD_CDC_ConfigStrDescriptor+0x34>)
}
 800b492:	4618      	mov	r0, r3
 800b494:	3708      	adds	r7, #8
 800b496:	46bd      	mov	sp, r7
 800b498:	bd80      	pop	{r7, pc}
 800b49a:	bf00      	nop
 800b49c:	20001a7c 	.word	0x20001a7c
 800b4a0:	0800bc2c 	.word	0x0800bc2c

0800b4a4 <USBD_CDC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	4603      	mov	r3, r0
 800b4ac:	6039      	str	r1, [r7, #0]
 800b4ae:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b4b0:	79fb      	ldrb	r3, [r7, #7]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d105      	bne.n	800b4c2 <USBD_CDC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b4b6:	683a      	ldr	r2, [r7, #0]
 800b4b8:	4907      	ldr	r1, [pc, #28]	; (800b4d8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b4ba:	4808      	ldr	r0, [pc, #32]	; (800b4dc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b4bc:	f7ff fdd0 	bl	800b060 <USBD_GetString>
 800b4c0:	e004      	b.n	800b4cc <USBD_CDC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800b4c2:	683a      	ldr	r2, [r7, #0]
 800b4c4:	4904      	ldr	r1, [pc, #16]	; (800b4d8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
 800b4c6:	4805      	ldr	r0, [pc, #20]	; (800b4dc <USBD_CDC_InterfaceStrDescriptor+0x38>)
 800b4c8:	f7ff fdca 	bl	800b060 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b4cc:	4b02      	ldr	r3, [pc, #8]	; (800b4d8 <USBD_CDC_InterfaceStrDescriptor+0x34>)
}
 800b4ce:	4618      	mov	r0, r3
 800b4d0:	3708      	adds	r7, #8
 800b4d2:	46bd      	mov	sp, r7
 800b4d4:	bd80      	pop	{r7, pc}
 800b4d6:	bf00      	nop
 800b4d8:	20001a7c 	.word	0x20001a7c
 800b4dc:	0800bc38 	.word	0x0800bc38

0800b4e0 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor 
  * @param  None 
  * @retval None
  */
static void Get_SerialNum(void)
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b084      	sub	sp, #16
 800b4e4:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800b4e6:	4b0f      	ldr	r3, [pc, #60]	; (800b524 <Get_SerialNum+0x44>)
 800b4e8:	681b      	ldr	r3, [r3, #0]
 800b4ea:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800b4ec:	4b0e      	ldr	r3, [pc, #56]	; (800b528 <Get_SerialNum+0x48>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800b4f2:	4b0e      	ldr	r3, [pc, #56]	; (800b52c <Get_SerialNum+0x4c>)
 800b4f4:	681b      	ldr	r3, [r3, #0]
 800b4f6:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800b4f8:	68fa      	ldr	r2, [r7, #12]
 800b4fa:	687b      	ldr	r3, [r7, #4]
 800b4fc:	4413      	add	r3, r2
 800b4fe:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800b500:	68fb      	ldr	r3, [r7, #12]
 800b502:	2b00      	cmp	r3, #0
 800b504:	d009      	beq.n	800b51a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800b506:	2208      	movs	r2, #8
 800b508:	4909      	ldr	r1, [pc, #36]	; (800b530 <Get_SerialNum+0x50>)
 800b50a:	68f8      	ldr	r0, [r7, #12]
 800b50c:	f000 f814 	bl	800b538 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800b510:	2204      	movs	r2, #4
 800b512:	4908      	ldr	r1, [pc, #32]	; (800b534 <Get_SerialNum+0x54>)
 800b514:	68b8      	ldr	r0, [r7, #8]
 800b516:	f000 f80f 	bl	800b538 <IntToUnicode>
  }
}
 800b51a:	bf00      	nop
 800b51c:	3710      	adds	r7, #16
 800b51e:	46bd      	mov	sp, r7
 800b520:	bd80      	pop	{r7, pc}
 800b522:	bf00      	nop
 800b524:	1fff7590 	.word	0x1fff7590
 800b528:	1fff7594 	.word	0x1fff7594
 800b52c:	1fff7598 	.word	0x1fff7598
 800b530:	20000166 	.word	0x20000166
 800b534:	20000176 	.word	0x20000176

0800b538 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer 
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800b538:	b480      	push	{r7}
 800b53a:	b087      	sub	sp, #28
 800b53c:	af00      	add	r7, sp, #0
 800b53e:	60f8      	str	r0, [r7, #12]
 800b540:	60b9      	str	r1, [r7, #8]
 800b542:	4613      	mov	r3, r2
 800b544:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800b546:	2300      	movs	r3, #0
 800b548:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800b54a:	2300      	movs	r3, #0
 800b54c:	75fb      	strb	r3, [r7, #23]
 800b54e:	e027      	b.n	800b5a0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	0f1b      	lsrs	r3, r3, #28
 800b554:	2b09      	cmp	r3, #9
 800b556:	d80b      	bhi.n	800b570 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800b558:	68fb      	ldr	r3, [r7, #12]
 800b55a:	0f1b      	lsrs	r3, r3, #28
 800b55c:	b2da      	uxtb	r2, r3
 800b55e:	7dfb      	ldrb	r3, [r7, #23]
 800b560:	005b      	lsls	r3, r3, #1
 800b562:	4619      	mov	r1, r3
 800b564:	68bb      	ldr	r3, [r7, #8]
 800b566:	440b      	add	r3, r1
 800b568:	3230      	adds	r2, #48	; 0x30
 800b56a:	b2d2      	uxtb	r2, r2
 800b56c:	701a      	strb	r2, [r3, #0]
 800b56e:	e00a      	b.n	800b586 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800b570:	68fb      	ldr	r3, [r7, #12]
 800b572:	0f1b      	lsrs	r3, r3, #28
 800b574:	b2da      	uxtb	r2, r3
 800b576:	7dfb      	ldrb	r3, [r7, #23]
 800b578:	005b      	lsls	r3, r3, #1
 800b57a:	4619      	mov	r1, r3
 800b57c:	68bb      	ldr	r3, [r7, #8]
 800b57e:	440b      	add	r3, r1
 800b580:	3237      	adds	r2, #55	; 0x37
 800b582:	b2d2      	uxtb	r2, r2
 800b584:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800b586:	68fb      	ldr	r3, [r7, #12]
 800b588:	011b      	lsls	r3, r3, #4
 800b58a:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800b58c:	7dfb      	ldrb	r3, [r7, #23]
 800b58e:	005b      	lsls	r3, r3, #1
 800b590:	3301      	adds	r3, #1
 800b592:	68ba      	ldr	r2, [r7, #8]
 800b594:	4413      	add	r3, r2
 800b596:	2200      	movs	r2, #0
 800b598:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800b59a:	7dfb      	ldrb	r3, [r7, #23]
 800b59c:	3301      	adds	r3, #1
 800b59e:	75fb      	strb	r3, [r7, #23]
 800b5a0:	7dfa      	ldrb	r2, [r7, #23]
 800b5a2:	79fb      	ldrb	r3, [r7, #7]
 800b5a4:	429a      	cmp	r2, r3
 800b5a6:	d3d3      	bcc.n	800b550 <IntToUnicode+0x18>
  }
}
 800b5a8:	bf00      	nop
 800b5aa:	371c      	adds	r7, #28
 800b5ac:	46bd      	mov	sp, r7
 800b5ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b5b2:	4770      	bx	lr

0800b5b4 <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACK == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACK */
{
 800b5b4:	b580      	push	{r7, lr}
 800b5b6:	b084      	sub	sp, #16
 800b5b8:	af00      	add	r7, sp, #0
 800b5ba:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	4a0d      	ldr	r2, [pc, #52]	; (800b5f8 <HAL_PCD_MspInit+0x44>)
 800b5c2:	4293      	cmp	r3, r2
 800b5c4:	d113      	bne.n	800b5ee <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800b5c6:	4b0d      	ldr	r3, [pc, #52]	; (800b5fc <HAL_PCD_MspInit+0x48>)
 800b5c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5ca:	4a0c      	ldr	r2, [pc, #48]	; (800b5fc <HAL_PCD_MspInit+0x48>)
 800b5cc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800b5d0:	6593      	str	r3, [r2, #88]	; 0x58
 800b5d2:	4b0a      	ldr	r3, [pc, #40]	; (800b5fc <HAL_PCD_MspInit+0x48>)
 800b5d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800b5d6:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800b5da:	60fb      	str	r3, [r7, #12]
 800b5dc:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800b5de:	2200      	movs	r2, #0
 800b5e0:	2100      	movs	r1, #0
 800b5e2:	2014      	movs	r0, #20
 800b5e4:	f7f7 fd5f 	bl	80030a6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800b5e8:	2014      	movs	r0, #20
 800b5ea:	f7f7 fd76 	bl	80030da <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800b5ee:	bf00      	nop
 800b5f0:	3710      	adds	r7, #16
 800b5f2:	46bd      	mov	sp, r7
 800b5f4:	bd80      	pop	{r7, pc}
 800b5f6:	bf00      	nop
 800b5f8:	40005c00 	.word	0x40005c00
 800b5fc:	40021000 	.word	0x40021000

0800b600 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b600:	b580      	push	{r7, lr}
 800b602:	b082      	sub	sp, #8
 800b604:	af00      	add	r7, sp, #0
 800b606:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */
  
  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);  
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	f8d3 2270 	ldr.w	r2, [r3, #624]	; 0x270
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	f503 730c 	add.w	r3, r3, #560	; 0x230
 800b614:	4619      	mov	r1, r3
 800b616:	4610      	mov	r0, r2
 800b618:	f7fe fdd1 	bl	800a1be <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */
  
  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 800b61c:	bf00      	nop
 800b61e:	3708      	adds	r7, #8
 800b620:	46bd      	mov	sp, r7
 800b622:	bd80      	pop	{r7, pc}

0800b624 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b624:	b580      	push	{r7, lr}
 800b626:	b082      	sub	sp, #8
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
 800b62c:	460b      	mov	r3, r1
 800b62e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);  
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800b636:	78fb      	ldrb	r3, [r7, #3]
 800b638:	687a      	ldr	r2, [r7, #4]
 800b63a:	015b      	lsls	r3, r3, #5
 800b63c:	4413      	add	r3, r2
 800b63e:	f503 739e 	add.w	r3, r3, #316	; 0x13c
 800b642:	681a      	ldr	r2, [r3, #0]
 800b644:	78fb      	ldrb	r3, [r7, #3]
 800b646:	4619      	mov	r1, r3
 800b648:	f7fe fe04 	bl	800a254 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 800b64c:	bf00      	nop
 800b64e:	3708      	adds	r7, #8
 800b650:	46bd      	mov	sp, r7
 800b652:	bd80      	pop	{r7, pc}

0800b654 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b654:	b580      	push	{r7, lr}
 800b656:	b082      	sub	sp, #8
 800b658:	af00      	add	r7, sp, #0
 800b65a:	6078      	str	r0, [r7, #4]
 800b65c:	460b      	mov	r3, r1
 800b65e:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */  
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);  
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	f8d3 0270 	ldr.w	r0, [r3, #624]	; 0x270
 800b666:	78fb      	ldrb	r3, [r7, #3]
 800b668:	687a      	ldr	r2, [r7, #4]
 800b66a:	015b      	lsls	r3, r3, #5
 800b66c:	4413      	add	r3, r2
 800b66e:	333c      	adds	r3, #60	; 0x3c
 800b670:	681a      	ldr	r2, [r3, #0]
 800b672:	78fb      	ldrb	r3, [r7, #3]
 800b674:	4619      	mov	r1, r3
 800b676:	f7fe fe5e 	bl	800a336 <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */
  
  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 800b67a:	bf00      	nop
 800b67c:	3708      	adds	r7, #8
 800b67e:	46bd      	mov	sp, r7
 800b680:	bd80      	pop	{r7, pc}

0800b682 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b682:	b580      	push	{r7, lr}
 800b684:	b082      	sub	sp, #8
 800b686:	af00      	add	r7, sp, #0
 800b688:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */  
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);  
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800b690:	4618      	mov	r0, r3
 800b692:	f7fe ff71 	bl	800a578 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 800b696:	bf00      	nop
 800b698:	3708      	adds	r7, #8
 800b69a:	46bd      	mov	sp, r7
 800b69c:	bd80      	pop	{r7, pc}

0800b69e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{ 
 800b69e:	b580      	push	{r7, lr}
 800b6a0:	b084      	sub	sp, #16
 800b6a2:	af00      	add	r7, sp, #0
 800b6a4:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800b6aa:	687b      	ldr	r3, [r7, #4]
 800b6ac:	689b      	ldr	r3, [r3, #8]
 800b6ae:	2b02      	cmp	r3, #2
 800b6b0:	d001      	beq.n	800b6b6 <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800b6b2:	f7f5 fc13 	bl	8000edc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800b6b6:	687b      	ldr	r3, [r7, #4]
 800b6b8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800b6bc:	7bfa      	ldrb	r2, [r7, #15]
 800b6be:	4611      	mov	r1, r2
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	f7fe ff1e 	bl	800a502 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800b6cc:	4618      	mov	r0, r3
 800b6ce:	f7fe fed7 	bl	800a480 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 800b6d2:	bf00      	nop
 800b6d4:	3710      	adds	r7, #16
 800b6d6:	46bd      	mov	sp, r7
 800b6d8:	bd80      	pop	{r7, pc}
	...

0800b6dc <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b6dc:	b580      	push	{r7, lr}
 800b6de:	b082      	sub	sp, #8
 800b6e0:	af00      	add	r7, sp, #0
 800b6e2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800b6e4:	687b      	ldr	r3, [r7, #4]
 800b6e6:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800b6ea:	4618      	mov	r0, r3
 800b6ec:	f7fe ff19 	bl	800a522 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	699b      	ldr	r3, [r3, #24]
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d005      	beq.n	800b704 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b6f8:	4b04      	ldr	r3, [pc, #16]	; (800b70c <HAL_PCD_SuspendCallback+0x30>)
 800b6fa:	691b      	ldr	r3, [r3, #16]
 800b6fc:	4a03      	ldr	r2, [pc, #12]	; (800b70c <HAL_PCD_SuspendCallback+0x30>)
 800b6fe:	f043 0306 	orr.w	r3, r3, #6
 800b702:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 800b704:	bf00      	nop
 800b706:	3708      	adds	r7, #8
 800b708:	46bd      	mov	sp, r7
 800b70a:	bd80      	pop	{r7, pc}
 800b70c:	e000ed00 	.word	0xe000ed00

0800b710 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b710:	b580      	push	{r7, lr}
 800b712:	b082      	sub	sp, #8
 800b714:	af00      	add	r7, sp, #0
 800b716:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */
  
  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b718:	687b      	ldr	r3, [r7, #4]
 800b71a:	699b      	ldr	r3, [r3, #24]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d007      	beq.n	800b730 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b720:	4b08      	ldr	r3, [pc, #32]	; (800b744 <HAL_PCD_ResumeCallback+0x34>)
 800b722:	691b      	ldr	r3, [r3, #16]
 800b724:	4a07      	ldr	r2, [pc, #28]	; (800b744 <HAL_PCD_ResumeCallback+0x34>)
 800b726:	f023 0306 	bic.w	r3, r3, #6
 800b72a:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b72c:	f000 f9f6 	bl	800bb1c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
 
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b730:	687b      	ldr	r3, [r7, #4]
 800b732:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800b736:	4618      	mov	r0, r3
 800b738:	f7fe ff08 	bl	800a54c <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */
  
  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 800b73c:	bf00      	nop
 800b73e:	3708      	adds	r7, #8
 800b740:	46bd      	mov	sp, r7
 800b742:	bd80      	pop	{r7, pc}
 800b744:	e000ed00 	.word	0xe000ed00

0800b748 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b748:	b580      	push	{r7, lr}
 800b74a:	b082      	sub	sp, #8
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 800b750:	4a2b      	ldr	r2, [pc, #172]	; (800b800 <USBD_LL_Init+0xb8>)
 800b752:	687b      	ldr	r3, [r7, #4]
 800b754:	f8c2 3270 	str.w	r3, [r2, #624]	; 0x270
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	4a29      	ldr	r2, [pc, #164]	; (800b800 <USBD_LL_Init+0xb8>)
 800b75c:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800b760:	4b27      	ldr	r3, [pc, #156]	; (800b800 <USBD_LL_Init+0xb8>)
 800b762:	4a28      	ldr	r2, [pc, #160]	; (800b804 <USBD_LL_Init+0xbc>)
 800b764:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800b766:	4b26      	ldr	r3, [pc, #152]	; (800b800 <USBD_LL_Init+0xb8>)
 800b768:	2208      	movs	r2, #8
 800b76a:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800b76c:	4b24      	ldr	r3, [pc, #144]	; (800b800 <USBD_LL_Init+0xb8>)
 800b76e:	2202      	movs	r2, #2
 800b770:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b772:	4b23      	ldr	r3, [pc, #140]	; (800b800 <USBD_LL_Init+0xb8>)
 800b774:	2202      	movs	r2, #2
 800b776:	611a      	str	r2, [r3, #16]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800b778:	4b21      	ldr	r3, [pc, #132]	; (800b800 <USBD_LL_Init+0xb8>)
 800b77a:	2200      	movs	r2, #0
 800b77c:	615a      	str	r2, [r3, #20]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800b77e:	4b20      	ldr	r3, [pc, #128]	; (800b800 <USBD_LL_Init+0xb8>)
 800b780:	2200      	movs	r2, #0
 800b782:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800b784:	4b1e      	ldr	r3, [pc, #120]	; (800b800 <USBD_LL_Init+0xb8>)
 800b786:	2200      	movs	r2, #0
 800b788:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800b78a:	4b1d      	ldr	r3, [pc, #116]	; (800b800 <USBD_LL_Init+0xb8>)
 800b78c:	2200      	movs	r2, #0
 800b78e:	621a      	str	r2, [r3, #32]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800b790:	481b      	ldr	r0, [pc, #108]	; (800b800 <USBD_LL_Init+0xb8>)
 800b792:	f7f8 fce1 	bl	8004158 <HAL_PCD_Init>
 800b796:	4603      	mov	r3, r0
 800b798:	2b00      	cmp	r3, #0
 800b79a:	d001      	beq.n	800b7a0 <USBD_LL_Init+0x58>
  {
    Error_Handler( );
 800b79c:	f7f5 fb9e 	bl	8000edc <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */
  
  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800b7a0:	687b      	ldr	r3, [r7, #4]
 800b7a2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7a6:	2318      	movs	r3, #24
 800b7a8:	2200      	movs	r2, #0
 800b7aa:	2100      	movs	r1, #0
 800b7ac:	f7f9 fb8e 	bl	8004ecc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800b7b0:	687b      	ldr	r3, [r7, #4]
 800b7b2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7b6:	2358      	movs	r3, #88	; 0x58
 800b7b8:	2200      	movs	r2, #0
 800b7ba:	2180      	movs	r1, #128	; 0x80
 800b7bc:	f7f9 fb86 	bl	8004ecc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7c6:	23c0      	movs	r3, #192	; 0xc0
 800b7c8:	2200      	movs	r2, #0
 800b7ca:	2181      	movs	r1, #129	; 0x81
 800b7cc:	f7f9 fb7e 	bl	8004ecc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800b7d0:	687b      	ldr	r3, [r7, #4]
 800b7d2:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7d6:	f44f 7388 	mov.w	r3, #272	; 0x110
 800b7da:	2200      	movs	r2, #0
 800b7dc:	2101      	movs	r1, #1
 800b7de:	f7f9 fb75 	bl	8004ecc <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800b7e2:	687b      	ldr	r3, [r7, #4]
 800b7e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b7e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 800b7ec:	2200      	movs	r2, #0
 800b7ee:	2182      	movs	r1, #130	; 0x82
 800b7f0:	f7f9 fb6c 	bl	8004ecc <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800b7f4:	2300      	movs	r3, #0
}
 800b7f6:	4618      	mov	r0, r3
 800b7f8:	3708      	adds	r7, #8
 800b7fa:	46bd      	mov	sp, r7
 800b7fc:	bd80      	pop	{r7, pc}
 800b7fe:	bf00      	nop
 800b800:	20001c7c 	.word	0x20001c7c
 800b804:	40005c00 	.word	0x40005c00

0800b808 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b808:	b580      	push	{r7, lr}
 800b80a:	b084      	sub	sp, #16
 800b80c:	af00      	add	r7, sp, #0
 800b80e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b810:	2300      	movs	r3, #0
 800b812:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b814:	2300      	movs	r3, #0
 800b816:	73bb      	strb	r3, [r7, #14]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800b818:	687b      	ldr	r3, [r7, #4]
 800b81a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b81e:	4618      	mov	r0, r3
 800b820:	f7f8 fd55 	bl	80042ce <HAL_PCD_Start>
 800b824:	4603      	mov	r3, r0
 800b826:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b828:	7bfb      	ldrb	r3, [r7, #15]
 800b82a:	4618      	mov	r0, r3
 800b82c:	f000 f97c 	bl	800bb28 <USBD_Get_USB_Status>
 800b830:	4603      	mov	r3, r0
 800b832:	73bb      	strb	r3, [r7, #14]
  
  return usb_status;
 800b834:	7bbb      	ldrb	r3, [r7, #14]
}
 800b836:	4618      	mov	r0, r3
 800b838:	3710      	adds	r7, #16
 800b83a:	46bd      	mov	sp, r7
 800b83c:	bd80      	pop	{r7, pc}

0800b83e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b83e:	b580      	push	{r7, lr}
 800b840:	b084      	sub	sp, #16
 800b842:	af00      	add	r7, sp, #0
 800b844:	6078      	str	r0, [r7, #4]
 800b846:	4608      	mov	r0, r1
 800b848:	4611      	mov	r1, r2
 800b84a:	461a      	mov	r2, r3
 800b84c:	4603      	mov	r3, r0
 800b84e:	70fb      	strb	r3, [r7, #3]
 800b850:	460b      	mov	r3, r1
 800b852:	70bb      	strb	r3, [r7, #2]
 800b854:	4613      	mov	r3, r2
 800b856:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b858:	2300      	movs	r3, #0
 800b85a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b85c:	2300      	movs	r3, #0
 800b85e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b860:	687b      	ldr	r3, [r7, #4]
 800b862:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b866:	78bb      	ldrb	r3, [r7, #2]
 800b868:	883a      	ldrh	r2, [r7, #0]
 800b86a:	78f9      	ldrb	r1, [r7, #3]
 800b86c:	f7f8 fecf 	bl	800460e <HAL_PCD_EP_Open>
 800b870:	4603      	mov	r3, r0
 800b872:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b874:	7bfb      	ldrb	r3, [r7, #15]
 800b876:	4618      	mov	r0, r3
 800b878:	f000 f956 	bl	800bb28 <USBD_Get_USB_Status>
 800b87c:	4603      	mov	r3, r0
 800b87e:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;
 800b880:	7bbb      	ldrb	r3, [r7, #14]
}
 800b882:	4618      	mov	r0, r3
 800b884:	3710      	adds	r7, #16
 800b886:	46bd      	mov	sp, r7
 800b888:	bd80      	pop	{r7, pc}

0800b88a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b88a:	b580      	push	{r7, lr}
 800b88c:	b084      	sub	sp, #16
 800b88e:	af00      	add	r7, sp, #0
 800b890:	6078      	str	r0, [r7, #4]
 800b892:	460b      	mov	r3, r1
 800b894:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b896:	2300      	movs	r3, #0
 800b898:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b89a:	2300      	movs	r3, #0
 800b89c:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b89e:	687b      	ldr	r3, [r7, #4]
 800b8a0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8a4:	78fa      	ldrb	r2, [r7, #3]
 800b8a6:	4611      	mov	r1, r2
 800b8a8:	4618      	mov	r0, r3
 800b8aa:	f7f8 ff10 	bl	80046ce <HAL_PCD_EP_Close>
 800b8ae:	4603      	mov	r3, r0
 800b8b0:	73fb      	strb	r3, [r7, #15]
      
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8b2:	7bfb      	ldrb	r3, [r7, #15]
 800b8b4:	4618      	mov	r0, r3
 800b8b6:	f000 f937 	bl	800bb28 <USBD_Get_USB_Status>
 800b8ba:	4603      	mov	r3, r0
 800b8bc:	73bb      	strb	r3, [r7, #14]

  return usb_status;  
 800b8be:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8c0:	4618      	mov	r0, r3
 800b8c2:	3710      	adds	r7, #16
 800b8c4:	46bd      	mov	sp, r7
 800b8c6:	bd80      	pop	{r7, pc}

0800b8c8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	b084      	sub	sp, #16
 800b8cc:	af00      	add	r7, sp, #0
 800b8ce:	6078      	str	r0, [r7, #4]
 800b8d0:	460b      	mov	r3, r1
 800b8d2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b8d4:	2300      	movs	r3, #0
 800b8d6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b8d8:	2300      	movs	r3, #0
 800b8da:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b8dc:	687b      	ldr	r3, [r7, #4]
 800b8de:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b8e2:	78fa      	ldrb	r2, [r7, #3]
 800b8e4:	4611      	mov	r1, r2
 800b8e6:	4618      	mov	r0, r3
 800b8e8:	f7f8 ffbb 	bl	8004862 <HAL_PCD_EP_SetStall>
 800b8ec:	4603      	mov	r3, r0
 800b8ee:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800b8f0:	7bfb      	ldrb	r3, [r7, #15]
 800b8f2:	4618      	mov	r0, r3
 800b8f4:	f000 f918 	bl	800bb28 <USBD_Get_USB_Status>
 800b8f8:	4603      	mov	r3, r0
 800b8fa:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800b8fc:	7bbb      	ldrb	r3, [r7, #14]
}
 800b8fe:	4618      	mov	r0, r3
 800b900:	3710      	adds	r7, #16
 800b902:	46bd      	mov	sp, r7
 800b904:	bd80      	pop	{r7, pc}

0800b906 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b906:	b580      	push	{r7, lr}
 800b908:	b084      	sub	sp, #16
 800b90a:	af00      	add	r7, sp, #0
 800b90c:	6078      	str	r0, [r7, #4]
 800b90e:	460b      	mov	r3, r1
 800b910:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b912:	2300      	movs	r3, #0
 800b914:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b916:	2300      	movs	r3, #0
 800b918:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b920:	78fa      	ldrb	r2, [r7, #3]
 800b922:	4611      	mov	r1, r2
 800b924:	4618      	mov	r0, r3
 800b926:	f7f8 fff6 	bl	8004916 <HAL_PCD_EP_ClrStall>
 800b92a:	4603      	mov	r3, r0
 800b92c:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b92e:	7bfb      	ldrb	r3, [r7, #15]
 800b930:	4618      	mov	r0, r3
 800b932:	f000 f8f9 	bl	800bb28 <USBD_Get_USB_Status>
 800b936:	4603      	mov	r3, r0
 800b938:	73bb      	strb	r3, [r7, #14]

  return usb_status; 
 800b93a:	7bbb      	ldrb	r3, [r7, #14]
}
 800b93c:	4618      	mov	r0, r3
 800b93e:	3710      	adds	r7, #16
 800b940:	46bd      	mov	sp, r7
 800b942:	bd80      	pop	{r7, pc}

0800b944 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b944:	b480      	push	{r7}
 800b946:	b085      	sub	sp, #20
 800b948:	af00      	add	r7, sp, #0
 800b94a:	6078      	str	r0, [r7, #4]
 800b94c:	460b      	mov	r3, r1
 800b94e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b956:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800b958:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	da08      	bge.n	800b972 <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800b960:	78fb      	ldrb	r3, [r7, #3]
 800b962:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b966:	68fa      	ldr	r2, [r7, #12]
 800b968:	015b      	lsls	r3, r3, #5
 800b96a:	4413      	add	r3, r2
 800b96c:	332a      	adds	r3, #42	; 0x2a
 800b96e:	781b      	ldrb	r3, [r3, #0]
 800b970:	e008      	b.n	800b984 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800b972:	78fb      	ldrb	r3, [r7, #3]
 800b974:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b978:	68fa      	ldr	r2, [r7, #12]
 800b97a:	015b      	lsls	r3, r3, #5
 800b97c:	4413      	add	r3, r2
 800b97e:	f503 7395 	add.w	r3, r3, #298	; 0x12a
 800b982:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b984:	4618      	mov	r0, r3
 800b986:	3714      	adds	r7, #20
 800b988:	46bd      	mov	sp, r7
 800b98a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b98e:	4770      	bx	lr

0800b990 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b990:	b580      	push	{r7, lr}
 800b992:	b084      	sub	sp, #16
 800b994:	af00      	add	r7, sp, #0
 800b996:	6078      	str	r0, [r7, #4]
 800b998:	460b      	mov	r3, r1
 800b99a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b99c:	2300      	movs	r3, #0
 800b99e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9a0:	2300      	movs	r3, #0
 800b9a2:	73bb      	strb	r3, [r7, #14]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b9a4:	687b      	ldr	r3, [r7, #4]
 800b9a6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800b9aa:	78fa      	ldrb	r2, [r7, #3]
 800b9ac:	4611      	mov	r1, r2
 800b9ae:	4618      	mov	r0, r3
 800b9b0:	f7f8 fe08 	bl	80045c4 <HAL_PCD_SetAddress>
 800b9b4:	4603      	mov	r3, r0
 800b9b6:	73fb      	strb	r3, [r7, #15]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9b8:	7bfb      	ldrb	r3, [r7, #15]
 800b9ba:	4618      	mov	r0, r3
 800b9bc:	f000 f8b4 	bl	800bb28 <USBD_Get_USB_Status>
 800b9c0:	4603      	mov	r3, r0
 800b9c2:	73bb      	strb	r3, [r7, #14]
 
  return usb_status;  
 800b9c4:	7bbb      	ldrb	r3, [r7, #14]
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	3710      	adds	r7, #16
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	bd80      	pop	{r7, pc}

0800b9ce <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size    
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800b9ce:	b580      	push	{r7, lr}
 800b9d0:	b086      	sub	sp, #24
 800b9d2:	af00      	add	r7, sp, #0
 800b9d4:	60f8      	str	r0, [r7, #12]
 800b9d6:	607a      	str	r2, [r7, #4]
 800b9d8:	461a      	mov	r2, r3
 800b9da:	460b      	mov	r3, r1
 800b9dc:	72fb      	strb	r3, [r7, #11]
 800b9de:	4613      	mov	r3, r2
 800b9e0:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b9e2:	2300      	movs	r3, #0
 800b9e4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b9e6:	2300      	movs	r3, #0
 800b9e8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b9ea:	68fb      	ldr	r3, [r7, #12]
 800b9ec:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800b9f0:	893b      	ldrh	r3, [r7, #8]
 800b9f2:	7af9      	ldrb	r1, [r7, #11]
 800b9f4:	687a      	ldr	r2, [r7, #4]
 800b9f6:	f7f8 fefb 	bl	80047f0 <HAL_PCD_EP_Transmit>
 800b9fa:	4603      	mov	r3, r0
 800b9fc:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b9fe:	7dfb      	ldrb	r3, [r7, #23]
 800ba00:	4618      	mov	r0, r3
 800ba02:	f000 f891 	bl	800bb28 <USBD_Get_USB_Status>
 800ba06:	4603      	mov	r3, r0
 800ba08:	75bb      	strb	r3, [r7, #22]
  
  return usb_status;    
 800ba0a:	7dbb      	ldrb	r3, [r7, #22]
}
 800ba0c:	4618      	mov	r0, r3
 800ba0e:	3718      	adds	r7, #24
 800ba10:	46bd      	mov	sp, r7
 800ba12:	bd80      	pop	{r7, pc}

0800ba14 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800ba14:	b580      	push	{r7, lr}
 800ba16:	b086      	sub	sp, #24
 800ba18:	af00      	add	r7, sp, #0
 800ba1a:	60f8      	str	r0, [r7, #12]
 800ba1c:	607a      	str	r2, [r7, #4]
 800ba1e:	461a      	mov	r2, r3
 800ba20:	460b      	mov	r3, r1
 800ba22:	72fb      	strb	r3, [r7, #11]
 800ba24:	4613      	mov	r3, r2
 800ba26:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ba28:	2300      	movs	r3, #0
 800ba2a:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ba2c:	2300      	movs	r3, #0
 800ba2e:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ba30:	68fb      	ldr	r3, [r7, #12]
 800ba32:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 800ba36:	893b      	ldrh	r3, [r7, #8]
 800ba38:	7af9      	ldrb	r1, [r7, #11]
 800ba3a:	687a      	ldr	r2, [r7, #4]
 800ba3c:	f7f8 fe89 	bl	8004752 <HAL_PCD_EP_Receive>
 800ba40:	4603      	mov	r3, r0
 800ba42:	75fb      	strb	r3, [r7, #23]
     
  usb_status =  USBD_Get_USB_Status(hal_status);
 800ba44:	7dfb      	ldrb	r3, [r7, #23]
 800ba46:	4618      	mov	r0, r3
 800ba48:	f000 f86e 	bl	800bb28 <USBD_Get_USB_Status>
 800ba4c:	4603      	mov	r3, r0
 800ba4e:	75bb      	strb	r3, [r7, #22]
  	
  return usb_status; 
 800ba50:	7dbb      	ldrb	r3, [r7, #22]
}
 800ba52:	4618      	mov	r0, r3
 800ba54:	3718      	adds	r7, #24
 800ba56:	46bd      	mov	sp, r7
 800ba58:	bd80      	pop	{r7, pc}

0800ba5a <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ba5a:	b580      	push	{r7, lr}
 800ba5c:	b082      	sub	sp, #8
 800ba5e:	af00      	add	r7, sp, #0
 800ba60:	6078      	str	r0, [r7, #4]
 800ba62:	460b      	mov	r3, r1
 800ba64:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800ba6c:	78fa      	ldrb	r2, [r7, #3]
 800ba6e:	4611      	mov	r1, r2
 800ba70:	4618      	mov	r0, r3
 800ba72:	f7f8 fea8 	bl	80047c6 <HAL_PCD_EP_GetRxCount>
 800ba76:	4603      	mov	r3, r0
}
 800ba78:	4618      	mov	r0, r3
 800ba7a:	3708      	adds	r7, #8
 800ba7c:	46bd      	mov	sp, r7
 800ba7e:	bd80      	pop	{r7, pc}

0800ba80 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800ba80:	b580      	push	{r7, lr}
 800ba82:	b082      	sub	sp, #8
 800ba84:	af00      	add	r7, sp, #0
 800ba86:	6078      	str	r0, [r7, #4]
 800ba88:	460b      	mov	r3, r1
 800ba8a:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 800ba8c:	78fb      	ldrb	r3, [r7, #3]
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d002      	beq.n	800ba98 <HAL_PCDEx_LPM_Callback+0x18>
 800ba92:	2b01      	cmp	r3, #1
 800ba94:	d013      	beq.n	800babe <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;   
  }
  /* USER CODE END LPM_Callback */
}
 800ba96:	e023      	b.n	800bae0 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 800ba98:	687b      	ldr	r3, [r7, #4]
 800ba9a:	699b      	ldr	r3, [r3, #24]
 800ba9c:	2b00      	cmp	r3, #0
 800ba9e:	d007      	beq.n	800bab0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800baa0:	f000 f83c 	bl	800bb1c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800baa4:	4b10      	ldr	r3, [pc, #64]	; (800bae8 <HAL_PCDEx_LPM_Callback+0x68>)
 800baa6:	691b      	ldr	r3, [r3, #16]
 800baa8:	4a0f      	ldr	r2, [pc, #60]	; (800bae8 <HAL_PCDEx_LPM_Callback+0x68>)
 800baaa:	f023 0306 	bic.w	r3, r3, #6
 800baae:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800bab6:	4618      	mov	r0, r3
 800bab8:	f7fe fd48 	bl	800a54c <USBD_LL_Resume>
    break;
 800babc:	e010      	b.n	800bae0 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	f8d3 3270 	ldr.w	r3, [r3, #624]	; 0x270
 800bac4:	4618      	mov	r0, r3
 800bac6:	f7fe fd2c 	bl	800a522 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800baca:	687b      	ldr	r3, [r7, #4]
 800bacc:	699b      	ldr	r3, [r3, #24]
 800bace:	2b00      	cmp	r3, #0
 800bad0:	d005      	beq.n	800bade <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800bad2:	4b05      	ldr	r3, [pc, #20]	; (800bae8 <HAL_PCDEx_LPM_Callback+0x68>)
 800bad4:	691b      	ldr	r3, [r3, #16]
 800bad6:	4a04      	ldr	r2, [pc, #16]	; (800bae8 <HAL_PCDEx_LPM_Callback+0x68>)
 800bad8:	f043 0306 	orr.w	r3, r3, #6
 800badc:	6113      	str	r3, [r2, #16]
    break;   
 800bade:	bf00      	nop
}
 800bae0:	bf00      	nop
 800bae2:	3708      	adds	r7, #8
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}
 800bae8:	e000ed00 	.word	0xe000ed00

0800baec <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800baec:	b480      	push	{r7}
 800baee:	b083      	sub	sp, #12
 800baf0:	af00      	add	r7, sp, #0
 800baf2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800baf4:	4b03      	ldr	r3, [pc, #12]	; (800bb04 <USBD_static_malloc+0x18>)
}
 800baf6:	4618      	mov	r0, r3
 800baf8:	370c      	adds	r7, #12
 800bafa:	46bd      	mov	sp, r7
 800bafc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb00:	4770      	bx	lr
 800bb02:	bf00      	nop
 800bb04:	200001b0 	.word	0x200001b0

0800bb08 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800bb08:	b480      	push	{r7}
 800bb0a:	b083      	sub	sp, #12
 800bb0c:	af00      	add	r7, sp, #0
 800bb0e:	6078      	str	r0, [r7, #4]

}
 800bb10:	bf00      	nop
 800bb12:	370c      	adds	r7, #12
 800bb14:	46bd      	mov	sp, r7
 800bb16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb1a:	4770      	bx	lr

0800bb1c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800bb20:	f7f4 fd88 	bl	8000634 <SystemClock_Config>
}
 800bb24:	bf00      	nop
 800bb26:	bd80      	pop	{r7, pc}

0800bb28 <USBD_Get_USB_Status>:
  * @brief  Retuns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800bb28:	b480      	push	{r7}
 800bb2a:	b085      	sub	sp, #20
 800bb2c:	af00      	add	r7, sp, #0
 800bb2e:	4603      	mov	r3, r0
 800bb30:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bb32:	2300      	movs	r3, #0
 800bb34:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800bb36:	79fb      	ldrb	r3, [r7, #7]
 800bb38:	2b03      	cmp	r3, #3
 800bb3a:	d817      	bhi.n	800bb6c <USBD_Get_USB_Status+0x44>
 800bb3c:	a201      	add	r2, pc, #4	; (adr r2, 800bb44 <USBD_Get_USB_Status+0x1c>)
 800bb3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bb42:	bf00      	nop
 800bb44:	0800bb55 	.word	0x0800bb55
 800bb48:	0800bb5b 	.word	0x0800bb5b
 800bb4c:	0800bb61 	.word	0x0800bb61
 800bb50:	0800bb67 	.word	0x0800bb67
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800bb54:	2300      	movs	r3, #0
 800bb56:	73fb      	strb	r3, [r7, #15]
    break;
 800bb58:	e00b      	b.n	800bb72 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800bb5a:	2302      	movs	r3, #2
 800bb5c:	73fb      	strb	r3, [r7, #15]
    break;
 800bb5e:	e008      	b.n	800bb72 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800bb60:	2301      	movs	r3, #1
 800bb62:	73fb      	strb	r3, [r7, #15]
    break;
 800bb64:	e005      	b.n	800bb72 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800bb66:	2302      	movs	r3, #2
 800bb68:	73fb      	strb	r3, [r7, #15]
    break;
 800bb6a:	e002      	b.n	800bb72 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800bb6c:	2302      	movs	r3, #2
 800bb6e:	73fb      	strb	r3, [r7, #15]
    break;
 800bb70:	bf00      	nop
  }
  return usb_status;
 800bb72:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb74:	4618      	mov	r0, r3
 800bb76:	3714      	adds	r7, #20
 800bb78:	46bd      	mov	sp, r7
 800bb7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb7e:	4770      	bx	lr

0800bb80 <__libc_init_array>:
 800bb80:	b570      	push	{r4, r5, r6, lr}
 800bb82:	4e0d      	ldr	r6, [pc, #52]	; (800bbb8 <__libc_init_array+0x38>)
 800bb84:	4c0d      	ldr	r4, [pc, #52]	; (800bbbc <__libc_init_array+0x3c>)
 800bb86:	1ba4      	subs	r4, r4, r6
 800bb88:	10a4      	asrs	r4, r4, #2
 800bb8a:	2500      	movs	r5, #0
 800bb8c:	42a5      	cmp	r5, r4
 800bb8e:	d109      	bne.n	800bba4 <__libc_init_array+0x24>
 800bb90:	4e0b      	ldr	r6, [pc, #44]	; (800bbc0 <__libc_init_array+0x40>)
 800bb92:	4c0c      	ldr	r4, [pc, #48]	; (800bbc4 <__libc_init_array+0x44>)
 800bb94:	f000 f820 	bl	800bbd8 <_init>
 800bb98:	1ba4      	subs	r4, r4, r6
 800bb9a:	10a4      	asrs	r4, r4, #2
 800bb9c:	2500      	movs	r5, #0
 800bb9e:	42a5      	cmp	r5, r4
 800bba0:	d105      	bne.n	800bbae <__libc_init_array+0x2e>
 800bba2:	bd70      	pop	{r4, r5, r6, pc}
 800bba4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bba8:	4798      	blx	r3
 800bbaa:	3501      	adds	r5, #1
 800bbac:	e7ee      	b.n	800bb8c <__libc_init_array+0xc>
 800bbae:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800bbb2:	4798      	blx	r3
 800bbb4:	3501      	adds	r5, #1
 800bbb6:	e7f2      	b.n	800bb9e <__libc_init_array+0x1e>
 800bbb8:	0800bc68 	.word	0x0800bc68
 800bbbc:	0800bc68 	.word	0x0800bc68
 800bbc0:	0800bc68 	.word	0x0800bc68
 800bbc4:	0800bc6c 	.word	0x0800bc6c

0800bbc8 <memset>:
 800bbc8:	4402      	add	r2, r0
 800bbca:	4603      	mov	r3, r0
 800bbcc:	4293      	cmp	r3, r2
 800bbce:	d100      	bne.n	800bbd2 <memset+0xa>
 800bbd0:	4770      	bx	lr
 800bbd2:	f803 1b01 	strb.w	r1, [r3], #1
 800bbd6:	e7f9      	b.n	800bbcc <memset+0x4>

0800bbd8 <_init>:
 800bbd8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbda:	bf00      	nop
 800bbdc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbde:	bc08      	pop	{r3}
 800bbe0:	469e      	mov	lr, r3
 800bbe2:	4770      	bx	lr

0800bbe4 <_fini>:
 800bbe4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbe6:	bf00      	nop
 800bbe8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbea:	bc08      	pop	{r3}
 800bbec:	469e      	mov	lr, r3
 800bbee:	4770      	bx	lr
