

================================================================
== Vivado HLS Report for 'dense_out'
================================================================
* Date:           Wed Aug  7 04:14:48 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_lp
* Solution:       conv1_fp2_ap_d1_d2_r3
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.990|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  975|  975|  975|  975|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |              |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Dense_Loop  |  630|  630|        63|          -|          -|    10|    no    |
        | + Flat_Loop  |   60|   60|         2|          -|          -|    30|    no    |
        +--------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 4 5 
4 --> 3 
5 --> 2 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dense_array_V = alloca [10 x i14], align 2" [cnn_ap_lp/dense_out.cpp:38]   --->   Operation 7 'alloca' 'dense_array_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_1 : Operation 8 [1/1] (1.76ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:41]   --->   Operation 8 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader.preheader ]"   --->   Operation 9 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (1.30ns)   --->   "%icmp_ln41 = icmp eq i4 %d_0, -6" [cnn_ap_lp/dense_out.cpp:41]   --->   Operation 10 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [cnn_ap_lp/dense_out.cpp:41]   --->   Operation 12 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "br i1 %icmp_ln41, label %1, label %Dense_Loop_begin" [cnn_ap_lp/dense_out.cpp:41]   --->   Operation 13 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str517) nounwind" [cnn_ap_lp/dense_out.cpp:42]   --->   Operation 14 'specloopname' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str517)" [cnn_ap_lp/dense_out.cpp:42]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%zext_ln48 = zext i4 %d_0 to i64" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 16 'zext' 'zext_ln48' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i4 %d_0 to i9" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 17 'zext' 'zext_ln46' <Predicate = (!icmp_ln41)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.76ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 18 'br' <Predicate = (!icmp_ln41)> <Delay = 1.76>
ST_2 : Operation 19 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V)" [cnn_ap_lp/dense_out.cpp:54]   --->   Operation 19 'call' <Predicate = (icmp_ln41)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 6.95>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %Dense_Loop_begin ], [ %w_sum_V, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 20 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %Dense_Loop_begin ], [ %f, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i ]"   --->   Operation 21 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.36ns)   --->   "%icmp_ln46 = icmp eq i5 %f_0, -2" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 22 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 23 'speclooptripcount' 'empty_63' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (1.78ns)   --->   "%f = add i5 %f_0, 1" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 24 'add' 'f' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "br i1 %icmp_ln46, label %Dense_Loop_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 25 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln48_1 = zext i5 %f_0 to i64" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 26 'zext' 'zext_ln48_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %f_0, i3 0)" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 27 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i8 %tmp_s to i9" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 28 'zext' 'zext_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %f_0, i1 false)" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 29 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i6 %tmp_1 to i9" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 30 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i9 %zext_ln1116_1, %zext_ln1116" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 31 'add' 'add_ln1116' <Predicate = (!icmp_ln46)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 32 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i9 %add_ln1116, %zext_ln46" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 32 'add' 'add_ln1116_1' <Predicate = (!icmp_ln46)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i9 %add_ln1116_1 to i64" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 33 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%dense_out_weights_V_s = getelementptr [300 x i9]* @dense_out_weights_V, i64 0, i64 %zext_ln1116_2" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 34 'getelementptr' 'dense_out_weights_V_s' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 35 'load' 'dense_out_weights_V_1' <Predicate = (!icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln48_1" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 36 'getelementptr' 'dense_2_out_V_addr' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 37 [2/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 37 'load' 'dense_2_out_V_load' <Predicate = (!icmp_ln46)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%dense_out_bias_V_add = getelementptr [10 x i8]* @dense_out_bias_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 38 'getelementptr' 'dense_out_bias_V_add' <Predicate = (icmp_ln46)> <Delay = 0.00>
ST_3 : Operation 39 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 39 'load' 'p_Val2_15' <Predicate = (icmp_ln46)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>

State 4 <SV = 3> <Delay = 9.63>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str6) nounwind" [cnn_ap_lp/dense_out.cpp:47]   --->   Operation 40 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%dense_out_weights_V_1 = load i9* %dense_out_weights_V_s, align 2" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 41 'load' 'dense_out_weights_V_1' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i9 %dense_out_weights_V_1 to i22" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 42 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/2] (2.32ns)   --->   "%dense_2_out_V_load = load i13* %dense_2_out_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 43 'load' 'dense_2_out_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln1192 = zext i13 %dense_2_out_V_load to i22" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 44 'zext' 'zext_ln1192' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln1192 = mul i22 %zext_ln1192, %sext_ln1192" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 45 'mul' 'mul_ln1192' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%lhs_V = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 46 'bitconcatenate' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i22 %mul_ln1192, %lhs_V" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 47 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%w_sum_V = call i14 @_ssdm_op_PartSelect.i14.i22.i32.i32(i22 %ret_V, i32 8, i32 21)" [cnn_ap_lp/dense_out.cpp:48]   --->   Operation 48 'partselect' 'w_sum_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br label %0" [cnn_ap_lp/dense_out.cpp:46]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 7.38>
ST_5 : Operation 50 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i8* %dense_out_bias_V_add, align 1" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 50 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i8 %p_Val2_15 to i14" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 51 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (1.81ns)   --->   "%add_ln703 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 52 'add' 'add_ln703' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%dense_array_V_addr = getelementptr [10 x i14]* %dense_array_V, i64 0, i64 %zext_ln48" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 53 'getelementptr' 'dense_array_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 54 [1/1] (2.32ns)   --->   "store i14 %add_ln703, i14* %dense_array_V_addr, align 2" [cnn_ap_lp/dense_out.cpp:51]   --->   Operation 54 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 10> <RAM>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%empty_64 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str517, i32 %tmp)" [cnn_ap_lp/dense_out.cpp:52]   --->   Operation 55 'specregionend' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader" [cnn_ap_lp/dense_out.cpp:41]   --->   Operation 56 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.00>
ST_6 : Operation 57 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x i14]* %dense_array_V, [10 x i14]* %prediction_V)" [cnn_ap_lp/dense_out.cpp:54]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_lp/dense_out.cpp:55]   --->   Operation 58 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('d') with incoming values : ('d', cnn_ap_lp/dense_out.cpp:41) [11]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('w_sum.V') with incoming values : ('w_sum.V', cnn_ap_lp/dense_out.cpp:48) [23]  (1.77 ns)

 <State 3>: 6.95ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', cnn_ap_lp/dense_out.cpp:46) [24]  (0 ns)
	'add' operation ('add_ln1116', cnn_ap_lp/dense_out.cpp:48) [36]  (0 ns)
	'add' operation ('add_ln1116_1', cnn_ap_lp/dense_out.cpp:48) [37]  (3.7 ns)
	'getelementptr' operation ('dense_out_weights_V_s', cnn_ap_lp/dense_out.cpp:48) [39]  (0 ns)
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48) on array 'dense_out_weights_V' [40]  (3.25 ns)

 <State 4>: 9.63ns
The critical path consists of the following:
	'load' operation ('dense_out_weights_V_1', cnn_ap_lp/dense_out.cpp:48) on array 'dense_out_weights_V' [40]  (3.25 ns)
	'mul' operation of DSP[47] ('mul_ln1192', cnn_ap_lp/dense_out.cpp:48) [45]  (3.36 ns)
	'add' operation of DSP[47] ('ret.V', cnn_ap_lp/dense_out.cpp:48) [47]  (3.02 ns)

 <State 5>: 7.39ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_lp/dense_out.cpp:51) on array 'dense_out_bias_V' [52]  (3.25 ns)
	'add' operation ('add_ln703', cnn_ap_lp/dense_out.cpp:51) [54]  (1.81 ns)
	'store' operation ('store_ln51', cnn_ap_lp/dense_out.cpp:51) of variable 'add_ln703', cnn_ap_lp/dense_out.cpp:51 on array 'dense_array.V', cnn_ap_lp/dense_out.cpp:38 [56]  (2.32 ns)

 <State 6>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
