
Lab4_f1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002094  080001d0  080001d0  000011d0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002264  08002264  00003264  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002294  08002294  0000405c  2**0
                  CONTENTS
  4 .ARM          00000000  08002294  08002294  0000405c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002294  08002294  0000405c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002294  08002294  00003294  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08002298  08002298  00003298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800229c  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001b8  2000005c  080022f8  0000405c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000214  080022f8  00004214  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000405c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000083fc  00000000  00000000  00004085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c00  00000000  00000000  0000c481  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a40  00000000  00000000  0000e088  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000007c4  00000000  00000000  0000eac8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001164b  00000000  00000000  0000f28c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cf66  00000000  00000000  000208d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000670bf  00000000  00000000  0002d83d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000948fc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002b54  00000000  00000000  00094940  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00097494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	@ (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	@ (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	2000005c 	.word	0x2000005c
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800224c 	.word	0x0800224c

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	@ (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	@ (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	@ (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000060 	.word	0x20000060
 800020c:	0800224c 	.word	0x0800224c

08000210 <Toggle_Red>:


#include "Task_scheduler.h"


void Toggle_Red(){
 8000210:	b580      	push	{r7, lr}
 8000212:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Red_GPIO_Port, Led_Red_Pin);
 8000214:	2108      	movs	r1, #8
 8000216:	4802      	ldr	r0, [pc, #8]	@ (8000220 <Toggle_Red+0x10>)
 8000218:	f000 ff3a 	bl	8001090 <HAL_GPIO_TogglePin>
}
 800021c:	bf00      	nop
 800021e:	bd80      	pop	{r7, pc}
 8000220:	40010c00 	.word	0x40010c00

08000224 <Toggle_Yellow>:

void Toggle_Yellow(){
 8000224:	b580      	push	{r7, lr}
 8000226:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Yellow_GPIO_Port, Led_Yellow_Pin);
 8000228:	2110      	movs	r1, #16
 800022a:	4802      	ldr	r0, [pc, #8]	@ (8000234 <Toggle_Yellow+0x10>)
 800022c:	f000 ff30 	bl	8001090 <HAL_GPIO_TogglePin>
}
 8000230:	bf00      	nop
 8000232:	bd80      	pop	{r7, pc}
 8000234:	40010c00 	.word	0x40010c00

08000238 <Toggle_Green>:

void Toggle_Green(){
 8000238:	b580      	push	{r7, lr}
 800023a:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Green_GPIO_Port, Led_Green_Pin);
 800023c:	2120      	movs	r1, #32
 800023e:	4802      	ldr	r0, [pc, #8]	@ (8000248 <Toggle_Green+0x10>)
 8000240:	f000 ff26 	bl	8001090 <HAL_GPIO_TogglePin>
}
 8000244:	bf00      	nop
 8000246:	bd80      	pop	{r7, pc}
 8000248:	40010c00 	.word	0x40010c00

0800024c <Toggle_Red2>:


void Toggle_Red2(){
 800024c:	b580      	push	{r7, lr}
 800024e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Red2_GPIO_Port, Led_Red2_Pin);
 8000250:	2140      	movs	r1, #64	@ 0x40
 8000252:	4802      	ldr	r0, [pc, #8]	@ (800025c <Toggle_Red2+0x10>)
 8000254:	f000 ff1c 	bl	8001090 <HAL_GPIO_TogglePin>
}
 8000258:	bf00      	nop
 800025a:	bd80      	pop	{r7, pc}
 800025c:	40010c00 	.word	0x40010c00

08000260 <Toggle_Yellow2>:

void Toggle_Yellow2(){
 8000260:	b580      	push	{r7, lr}
 8000262:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Yellow2_GPIO_Port, Led_Yellow2_Pin);
 8000264:	2180      	movs	r1, #128	@ 0x80
 8000266:	4802      	ldr	r0, [pc, #8]	@ (8000270 <Toggle_Yellow2+0x10>)
 8000268:	f000 ff12 	bl	8001090 <HAL_GPIO_TogglePin>
}
 800026c:	bf00      	nop
 800026e:	bd80      	pop	{r7, pc}
 8000270:	40010c00 	.word	0x40010c00

08000274 <Toggle_Green2>:

void Toggle_Green2(){
 8000274:	b580      	push	{r7, lr}
 8000276:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(Led_Green2_GPIO_Port, Led_Green2_Pin);
 8000278:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800027c:	4802      	ldr	r0, [pc, #8]	@ (8000288 <Toggle_Green2+0x14>)
 800027e:	f000 ff07 	bl	8001090 <HAL_GPIO_TogglePin>
}
 8000282:	bf00      	nop
 8000284:	bd80      	pop	{r7, pc}
 8000286:	bf00      	nop
 8000288:	40010c00 	.word	0x40010c00

0800028c <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Configure pins
*/
void MX_GPIO_Init(void)
{
 800028c:	b580      	push	{r7, lr}
 800028e:	b086      	sub	sp, #24
 8000290:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000292:	f107 0308 	add.w	r3, r7, #8
 8000296:	2200      	movs	r2, #0
 8000298:	601a      	str	r2, [r3, #0]
 800029a:	605a      	str	r2, [r3, #4]
 800029c:	609a      	str	r2, [r3, #8]
 800029e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002a0:	4b12      	ldr	r3, [pc, #72]	@ (80002ec <MX_GPIO_Init+0x60>)
 80002a2:	699b      	ldr	r3, [r3, #24]
 80002a4:	4a11      	ldr	r2, [pc, #68]	@ (80002ec <MX_GPIO_Init+0x60>)
 80002a6:	f043 0308 	orr.w	r3, r3, #8
 80002aa:	6193      	str	r3, [r2, #24]
 80002ac:	4b0f      	ldr	r3, [pc, #60]	@ (80002ec <MX_GPIO_Init+0x60>)
 80002ae:	699b      	ldr	r3, [r3, #24]
 80002b0:	f003 0308 	and.w	r3, r3, #8
 80002b4:	607b      	str	r3, [r7, #4]
 80002b6:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin|Led_Red2_Pin
 80002b8:	2200      	movs	r2, #0
 80002ba:	f44f 71fc 	mov.w	r1, #504	@ 0x1f8
 80002be:	480c      	ldr	r0, [pc, #48]	@ (80002f0 <MX_GPIO_Init+0x64>)
 80002c0:	f000 fece 	bl	8001060 <HAL_GPIO_WritePin>
                          |Led_Yellow2_Pin|Led_Green2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = Led_Red_Pin|Led_Yellow_Pin|Led_Green_Pin|Led_Red2_Pin
 80002c4:	f44f 73fc 	mov.w	r3, #504	@ 0x1f8
 80002c8:	60bb      	str	r3, [r7, #8]
                          |Led_Yellow2_Pin|Led_Green2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ca:	2301      	movs	r3, #1
 80002cc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002ce:	2300      	movs	r3, #0
 80002d0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002d2:	2302      	movs	r3, #2
 80002d4:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80002d6:	f107 0308 	add.w	r3, r7, #8
 80002da:	4619      	mov	r1, r3
 80002dc:	4804      	ldr	r0, [pc, #16]	@ (80002f0 <MX_GPIO_Init+0x64>)
 80002de:	f000 fd3b 	bl	8000d58 <HAL_GPIO_Init>

}
 80002e2:	bf00      	nop
 80002e4:	3718      	adds	r7, #24
 80002e6:	46bd      	mov	sp, r7
 80002e8:	bd80      	pop	{r7, pc}
 80002ea:	bf00      	nop
 80002ec:	40021000 	.word	0x40021000
 80002f0:	40010c00 	.word	0x40010c00

080002f4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80002f4:	b580      	push	{r7, lr}
 80002f6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80002f8:	f000 fbc7 	bl	8000a8a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80002fc:	f000 f836 	bl	800036c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000300:	f7ff ffc4 	bl	800028c <MX_GPIO_Init>
  MX_TIM2_Init();
 8000304:	f000 fb2c 	bl	8000960 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  SCH_init();
 8000308:	f000 f88e 	bl	8000428 <SCH_init>

  ///Add_Task
  SCH_Add_Task(Toggle_Red, 50, 50);
 800030c:	2232      	movs	r2, #50	@ 0x32
 800030e:	2132      	movs	r1, #50	@ 0x32
 8000310:	4810      	ldr	r0, [pc, #64]	@ (8000354 <main+0x60>)
 8000312:	f000 f8a5 	bl	8000460 <SCH_Add_Task>
  SCH_Add_Task(Toggle_Yellow, 100, 100);
 8000316:	2264      	movs	r2, #100	@ 0x64
 8000318:	2164      	movs	r1, #100	@ 0x64
 800031a:	480f      	ldr	r0, [pc, #60]	@ (8000358 <main+0x64>)
 800031c:	f000 f8a0 	bl	8000460 <SCH_Add_Task>
  SCH_Add_Task(Toggle_Green, 150, 150);
 8000320:	2296      	movs	r2, #150	@ 0x96
 8000322:	2196      	movs	r1, #150	@ 0x96
 8000324:	480d      	ldr	r0, [pc, #52]	@ (800035c <main+0x68>)
 8000326:	f000 f89b 	bl	8000460 <SCH_Add_Task>

  SCH_Add_Task(Toggle_Red2, 200, 200);
 800032a:	22c8      	movs	r2, #200	@ 0xc8
 800032c:	21c8      	movs	r1, #200	@ 0xc8
 800032e:	480c      	ldr	r0, [pc, #48]	@ (8000360 <main+0x6c>)
 8000330:	f000 f896 	bl	8000460 <SCH_Add_Task>
  SCH_Add_Task(Toggle_Yellow2, 250, 250);
 8000334:	22fa      	movs	r2, #250	@ 0xfa
 8000336:	21fa      	movs	r1, #250	@ 0xfa
 8000338:	480a      	ldr	r0, [pc, #40]	@ (8000364 <main+0x70>)
 800033a:	f000 f891 	bl	8000460 <SCH_Add_Task>
  SCH_Add_Task(Toggle_Green2, 300, 300);
 800033e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8000342:	f44f 7196 	mov.w	r1, #300	@ 0x12c
 8000346:	4808      	ldr	r0, [pc, #32]	@ (8000368 <main+0x74>)
 8000348:	f000 f88a 	bl	8000460 <SCH_Add_Task>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  SCH_Dispatch_Task();
 800034c:	f000 fa1a 	bl	8000784 <SCH_Dispatch_Task>
 8000350:	e7fc      	b.n	800034c <main+0x58>
 8000352:	bf00      	nop
 8000354:	08000211 	.word	0x08000211
 8000358:	08000225 	.word	0x08000225
 800035c:	08000239 	.word	0x08000239
 8000360:	0800024d 	.word	0x0800024d
 8000364:	08000261 	.word	0x08000261
 8000368:	08000275 	.word	0x08000275

0800036c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800036c:	b580      	push	{r7, lr}
 800036e:	b090      	sub	sp, #64	@ 0x40
 8000370:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000372:	f107 0318 	add.w	r3, r7, #24
 8000376:	2228      	movs	r2, #40	@ 0x28
 8000378:	2100      	movs	r1, #0
 800037a:	4618      	mov	r0, r3
 800037c:	f001 ff22 	bl	80021c4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000380:	1d3b      	adds	r3, r7, #4
 8000382:	2200      	movs	r2, #0
 8000384:	601a      	str	r2, [r3, #0]
 8000386:	605a      	str	r2, [r3, #4]
 8000388:	609a      	str	r2, [r3, #8]
 800038a:	60da      	str	r2, [r3, #12]
 800038c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800038e:	2302      	movs	r3, #2
 8000390:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000392:	2301      	movs	r3, #1
 8000394:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000396:	2310      	movs	r3, #16
 8000398:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800039a:	2300      	movs	r3, #0
 800039c:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800039e:	f107 0318 	add.w	r3, r7, #24
 80003a2:	4618      	mov	r0, r3
 80003a4:	f000 fe8e 	bl	80010c4 <HAL_RCC_OscConfig>
 80003a8:	4603      	mov	r3, r0
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d001      	beq.n	80003b2 <SystemClock_Config+0x46>
  {
    Error_Handler();
 80003ae:	f000 f818 	bl	80003e2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80003b2:	230f      	movs	r3, #15
 80003b4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80003b6:	2300      	movs	r3, #0
 80003b8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003ba:	2300      	movs	r3, #0
 80003bc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80003be:	2300      	movs	r3, #0
 80003c0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80003c2:	2300      	movs	r3, #0
 80003c4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80003c6:	1d3b      	adds	r3, r7, #4
 80003c8:	2100      	movs	r1, #0
 80003ca:	4618      	mov	r0, r3
 80003cc:	f001 f8fc 	bl	80015c8 <HAL_RCC_ClockConfig>
 80003d0:	4603      	mov	r3, r0
 80003d2:	2b00      	cmp	r3, #0
 80003d4:	d001      	beq.n	80003da <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80003d6:	f000 f804 	bl	80003e2 <Error_Handler>
  }
}
 80003da:	bf00      	nop
 80003dc:	3740      	adds	r7, #64	@ 0x40
 80003de:	46bd      	mov	sp, r7
 80003e0:	bd80      	pop	{r7, pc}

080003e2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80003e2:	b480      	push	{r7}
 80003e4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80003e6:	b672      	cpsid	i
}
 80003e8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80003ea:	bf00      	nop
 80003ec:	e7fd      	b.n	80003ea <Error_Handler+0x8>

080003ee <addNode>:



Container* container = NULL;

STask* addNode(void(*pFunction)(), int delay, int period){
 80003ee:	b580      	push	{r7, lr}
 80003f0:	b086      	sub	sp, #24
 80003f2:	af00      	add	r7, sp, #0
 80003f4:	60f8      	str	r0, [r7, #12]
 80003f6:	60b9      	str	r1, [r7, #8]
 80003f8:	607a      	str	r2, [r7, #4]
	STask* newNode = (struct STask*)malloc(sizeof(struct STask));
 80003fa:	2018      	movs	r0, #24
 80003fc:	f001 fe2c 	bl	8002058 <malloc>
 8000400:	4603      	mov	r3, r0
 8000402:	617b      	str	r3, [r7, #20]
	newNode->Delay = delay;
 8000404:	68ba      	ldr	r2, [r7, #8]
 8000406:	697b      	ldr	r3, [r7, #20]
 8000408:	605a      	str	r2, [r3, #4]
	newNode->Period = period;
 800040a:	687a      	ldr	r2, [r7, #4]
 800040c:	697b      	ldr	r3, [r7, #20]
 800040e:	609a      	str	r2, [r3, #8]
	newNode->pTask = pFunction;
 8000410:	697b      	ldr	r3, [r7, #20]
 8000412:	68fa      	ldr	r2, [r7, #12]
 8000414:	601a      	str	r2, [r3, #0]
	newNode->next = NULL;
 8000416:	697b      	ldr	r3, [r7, #20]
 8000418:	2200      	movs	r2, #0
 800041a:	615a      	str	r2, [r3, #20]
	return newNode;
 800041c:	697b      	ldr	r3, [r7, #20]
}
 800041e:	4618      	mov	r0, r3
 8000420:	3718      	adds	r7, #24
 8000422:	46bd      	mov	sp, r7
 8000424:	bd80      	pop	{r7, pc}
	...

08000428 <SCH_init>:

void SCH_init(void){
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
	timer_init();
 800042c:	f000 f9da 	bl	80007e4 <timer_init>
	///
	container = (struct Container*)malloc(sizeof(struct Container));
 8000430:	2008      	movs	r0, #8
 8000432:	f001 fe11 	bl	8002058 <malloc>
 8000436:	4603      	mov	r3, r0
 8000438:	461a      	mov	r2, r3
 800043a:	4b08      	ldr	r3, [pc, #32]	@ (800045c <SCH_init+0x34>)
 800043c:	601a      	str	r2, [r3, #0]
	container->tail = NULL;
 800043e:	4b07      	ldr	r3, [pc, #28]	@ (800045c <SCH_init+0x34>)
 8000440:	681b      	ldr	r3, [r3, #0]
 8000442:	2200      	movs	r2, #0
 8000444:	605a      	str	r2, [r3, #4]
	container->numTask = 0;
 8000446:	4b05      	ldr	r3, [pc, #20]	@ (800045c <SCH_init+0x34>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	2200      	movs	r2, #0
 800044c:	705a      	strb	r2, [r3, #1]
	container->emptySlot = 0;
 800044e:	4b03      	ldr	r3, [pc, #12]	@ (800045c <SCH_init+0x34>)
 8000450:	681b      	ldr	r3, [r3, #0]
 8000452:	2200      	movs	r2, #0
 8000454:	701a      	strb	r2, [r3, #0]
}
 8000456:	bf00      	nop
 8000458:	bd80      	pop	{r7, pc}
 800045a:	bf00      	nop
 800045c:	20000078 	.word	0x20000078

08000460 <SCH_Add_Task>:

void SCH_Add_Task(void(*pFunction)(), uint32_t DELAY, uint32_t PERIOD){
 8000460:	b580      	push	{r7, lr}
 8000462:	b08a      	sub	sp, #40	@ 0x28
 8000464:	af00      	add	r7, sp, #0
 8000466:	60f8      	str	r0, [r7, #12]
 8000468:	60b9      	str	r1, [r7, #8]
 800046a:	607a      	str	r2, [r7, #4]
    STask* newNode;

    if(container->tail == NULL){
 800046c:	4b77      	ldr	r3, [pc, #476]	@ (800064c <SCH_Add_Task+0x1ec>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	685b      	ldr	r3, [r3, #4]
 8000472:	2b00      	cmp	r3, #0
 8000474:	d116      	bne.n	80004a4 <SCH_Add_Task+0x44>
        // add first node
        newNode = addNode(pFunction, DELAY, PERIOD);
 8000476:	68bb      	ldr	r3, [r7, #8]
 8000478:	687a      	ldr	r2, [r7, #4]
 800047a:	4619      	mov	r1, r3
 800047c:	68f8      	ldr	r0, [r7, #12]
 800047e:	f7ff ffb6 	bl	80003ee <addNode>
 8000482:	6178      	str	r0, [r7, #20]
        container->tail = newNode;
 8000484:	4b71      	ldr	r3, [pc, #452]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	697a      	ldr	r2, [r7, #20]
 800048a:	605a      	str	r2, [r3, #4]
        container->tail->next =  newNode;
 800048c:	4b6f      	ldr	r3, [pc, #444]	@ (800064c <SCH_Add_Task+0x1ec>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	685b      	ldr	r3, [r3, #4]
 8000492:	697a      	ldr	r2, [r7, #20]
 8000494:	615a      	str	r2, [r3, #20]
        container->numTask++;
 8000496:	4b6d      	ldr	r3, [pc, #436]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	785a      	ldrb	r2, [r3, #1]
 800049c:	3201      	adds	r2, #1
 800049e:	b2d2      	uxtb	r2, r2
 80004a0:	705a      	strb	r2, [r3, #1]
 80004a2:	e122      	b.n	80006ea <SCH_Add_Task+0x28a>
    }
    else{
        STask* prevTail = container->tail->next;
 80004a4:	4b69      	ldr	r3, [pc, #420]	@ (800064c <SCH_Add_Task+0x1ec>)
 80004a6:	681b      	ldr	r3, [r3, #0]
 80004a8:	685b      	ldr	r3, [r3, #4]
 80004aa:	695b      	ldr	r3, [r3, #20]
 80004ac:	627b      	str	r3, [r7, #36]	@ 0x24
        STask* temp = container->tail->next;
 80004ae:	4b67      	ldr	r3, [pc, #412]	@ (800064c <SCH_Add_Task+0x1ec>)
 80004b0:	681b      	ldr	r3, [r3, #0]
 80004b2:	685b      	ldr	r3, [r3, #4]
 80004b4:	695b      	ldr	r3, [r3, #20]
 80004b6:	623b      	str	r3, [r7, #32]
        int Total = 0;
 80004b8:	2300      	movs	r3, #0
 80004ba:	61fb      	str	r3, [r7, #28]

        for(int i = 0; i < container->numTask; i++){
 80004bc:	2300      	movs	r3, #0
 80004be:	61bb      	str	r3, [r7, #24]
 80004c0:	e10b      	b.n	80006da <SCH_Add_Task+0x27a>
            Total += temp->Delay;
 80004c2:	6a3b      	ldr	r3, [r7, #32]
 80004c4:	685a      	ldr	r2, [r3, #4]
 80004c6:	69fb      	ldr	r3, [r7, #28]
 80004c8:	4413      	add	r3, r2
 80004ca:	61fb      	str	r3, [r7, #28]
            if((Total + temp->next->Delay > DELAY) && temp != container->tail){
 80004cc:	6a3b      	ldr	r3, [r7, #32]
 80004ce:	695b      	ldr	r3, [r3, #20]
 80004d0:	685a      	ldr	r2, [r3, #4]
 80004d2:	69fb      	ldr	r3, [r7, #28]
 80004d4:	4413      	add	r3, r2
 80004d6:	68ba      	ldr	r2, [r7, #8]
 80004d8:	429a      	cmp	r2, r3
 80004da:	f080 80b9 	bcs.w	8000650 <SCH_Add_Task+0x1f0>
 80004de:	4b5b      	ldr	r3, [pc, #364]	@ (800064c <SCH_Add_Task+0x1ec>)
 80004e0:	681b      	ldr	r3, [r3, #0]
 80004e2:	685b      	ldr	r3, [r3, #4]
 80004e4:	6a3a      	ldr	r2, [r7, #32]
 80004e6:	429a      	cmp	r2, r3
 80004e8:	f000 80b2 	beq.w	8000650 <SCH_Add_Task+0x1f0>
                // add head
                if(Total > DELAY){
 80004ec:	69fb      	ldr	r3, [r7, #28]
 80004ee:	68ba      	ldr	r2, [r7, #8]
 80004f0:	429a      	cmp	r2, r3
 80004f2:	d24b      	bcs.n	800058c <SCH_Add_Task+0x12c>
                    if(container->emptySlot == 0){
 80004f4:	4b55      	ldr	r3, [pc, #340]	@ (800064c <SCH_Add_Task+0x1ec>)
 80004f6:	681b      	ldr	r3, [r3, #0]
 80004f8:	781b      	ldrb	r3, [r3, #0]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	d11b      	bne.n	8000536 <SCH_Add_Task+0xd6>
                        newNode = addNode(pFunction, DELAY, PERIOD);
 80004fe:	68bb      	ldr	r3, [r7, #8]
 8000500:	687a      	ldr	r2, [r7, #4]
 8000502:	4619      	mov	r1, r3
 8000504:	68f8      	ldr	r0, [r7, #12]
 8000506:	f7ff ff72 	bl	80003ee <addNode>
 800050a:	6178      	str	r0, [r7, #20]
                        // update next node DELAY
                        temp->Delay -= DELAY;
 800050c:	6a3b      	ldr	r3, [r7, #32]
 800050e:	685a      	ldr	r2, [r3, #4]
 8000510:	68bb      	ldr	r3, [r7, #8]
 8000512:	1ad2      	subs	r2, r2, r3
 8000514:	6a3b      	ldr	r3, [r7, #32]
 8000516:	605a      	str	r2, [r3, #4]
                        // update newNode position
                        newNode->next = temp;
 8000518:	697b      	ldr	r3, [r7, #20]
 800051a:	6a3a      	ldr	r2, [r7, #32]
 800051c:	615a      	str	r2, [r3, #20]
                        container->tail->next = newNode;
 800051e:	4b4b      	ldr	r3, [pc, #300]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	685b      	ldr	r3, [r3, #4]
 8000524:	697a      	ldr	r2, [r7, #20]
 8000526:	615a      	str	r2, [r3, #20]
                        //update numTask
                        container->numTask++;
 8000528:	4b48      	ldr	r3, [pc, #288]	@ (800064c <SCH_Add_Task+0x1ec>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	785a      	ldrb	r2, [r3, #1]
 800052e:	3201      	adds	r2, #1
 8000530:	b2d2      	uxtb	r2, r2
 8000532:	705a      	strb	r2, [r3, #1]
                        return;
 8000534:	e0d9      	b.n	80006ea <SCH_Add_Task+0x28a>
                    }
                    else{
                        // update new head
                        container->tail->Delay = PERIOD;
 8000536:	4b45      	ldr	r3, [pc, #276]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000538:	681b      	ldr	r3, [r3, #0]
 800053a:	685b      	ldr	r3, [r3, #4]
 800053c:	687a      	ldr	r2, [r7, #4]
 800053e:	605a      	str	r2, [r3, #4]
                        container->tail->Period = PERIOD;
 8000540:	4b42      	ldr	r3, [pc, #264]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	685b      	ldr	r3, [r3, #4]
 8000546:	687a      	ldr	r2, [r7, #4]
 8000548:	609a      	str	r2, [r3, #8]
                        container->tail->pTask = pFunction;
 800054a:	4b40      	ldr	r3, [pc, #256]	@ (800064c <SCH_Add_Task+0x1ec>)
 800054c:	681b      	ldr	r3, [r3, #0]
 800054e:	685b      	ldr	r3, [r3, #4]
 8000550:	68fa      	ldr	r2, [r7, #12]
 8000552:	601a      	str	r2, [r3, #0]
                        //update next to node DELAY
                        temp->Delay -= PERIOD;
 8000554:	6a3b      	ldr	r3, [r7, #32]
 8000556:	685a      	ldr	r2, [r3, #4]
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	1ad2      	subs	r2, r2, r3
 800055c:	6a3b      	ldr	r3, [r7, #32]
 800055e:	605a      	str	r2, [r3, #4]
                        // update tail
                        while(prevTail->next != container->tail){
 8000560:	e002      	b.n	8000568 <SCH_Add_Task+0x108>
                            prevTail = prevTail->next;
 8000562:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000564:	695b      	ldr	r3, [r3, #20]
 8000566:	627b      	str	r3, [r7, #36]	@ 0x24
                        while(prevTail->next != container->tail){
 8000568:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800056a:	695a      	ldr	r2, [r3, #20]
 800056c:	4b37      	ldr	r3, [pc, #220]	@ (800064c <SCH_Add_Task+0x1ec>)
 800056e:	681b      	ldr	r3, [r3, #0]
 8000570:	685b      	ldr	r3, [r3, #4]
 8000572:	429a      	cmp	r2, r3
 8000574:	d1f5      	bne.n	8000562 <SCH_Add_Task+0x102>
                        }
                        container->tail = prevTail;
 8000576:	4b35      	ldr	r3, [pc, #212]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000578:	681b      	ldr	r3, [r3, #0]
 800057a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800057c:	605a      	str	r2, [r3, #4]
                        // update emptySlot
                        container->emptySlot--;
 800057e:	4b33      	ldr	r3, [pc, #204]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000580:	681b      	ldr	r3, [r3, #0]
 8000582:	781a      	ldrb	r2, [r3, #0]
 8000584:	3a01      	subs	r2, #1
 8000586:	b2d2      	uxtb	r2, r2
 8000588:	701a      	strb	r2, [r3, #0]
                        return;
 800058a:	e0ae      	b.n	80006ea <SCH_Add_Task+0x28a>
                }



                // add middle
                if(container->emptySlot == 0){
 800058c:	4b2f      	ldr	r3, [pc, #188]	@ (800064c <SCH_Add_Task+0x1ec>)
 800058e:	681b      	ldr	r3, [r3, #0]
 8000590:	781b      	ldrb	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d120      	bne.n	80005d8 <SCH_Add_Task+0x178>
                    // update newNode DELAY
                    newNode = addNode(pFunction, DELAY - Total, PERIOD);
 8000596:	69fb      	ldr	r3, [r7, #28]
 8000598:	68ba      	ldr	r2, [r7, #8]
 800059a:	1ad3      	subs	r3, r2, r3
 800059c:	4619      	mov	r1, r3
 800059e:	687b      	ldr	r3, [r7, #4]
 80005a0:	461a      	mov	r2, r3
 80005a2:	68f8      	ldr	r0, [r7, #12]
 80005a4:	f7ff ff23 	bl	80003ee <addNode>
 80005a8:	6178      	str	r0, [r7, #20]
                    // update position
                    newNode->next = temp->next;
 80005aa:	6a3b      	ldr	r3, [r7, #32]
 80005ac:	695a      	ldr	r2, [r3, #20]
 80005ae:	697b      	ldr	r3, [r7, #20]
 80005b0:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 80005b2:	6a3b      	ldr	r3, [r7, #32]
 80005b4:	697a      	ldr	r2, [r7, #20]
 80005b6:	615a      	str	r2, [r3, #20]
                    // update next to DELAY
                    newNode->next->Delay -=  newNode->Delay;
 80005b8:	697b      	ldr	r3, [r7, #20]
 80005ba:	695b      	ldr	r3, [r3, #20]
 80005bc:	6859      	ldr	r1, [r3, #4]
 80005be:	697b      	ldr	r3, [r7, #20]
 80005c0:	685a      	ldr	r2, [r3, #4]
 80005c2:	697b      	ldr	r3, [r7, #20]
 80005c4:	695b      	ldr	r3, [r3, #20]
 80005c6:	1a8a      	subs	r2, r1, r2
 80005c8:	605a      	str	r2, [r3, #4]

                    container->numTask++;
 80005ca:	4b20      	ldr	r3, [pc, #128]	@ (800064c <SCH_Add_Task+0x1ec>)
 80005cc:	681b      	ldr	r3, [r3, #0]
 80005ce:	785a      	ldrb	r2, [r3, #1]
 80005d0:	3201      	adds	r2, #1
 80005d2:	b2d2      	uxtb	r2, r2
 80005d4:	705a      	strb	r2, [r3, #1]
                    return;
 80005d6:	e088      	b.n	80006ea <SCH_Add_Task+0x28a>
                }
                else{
                    // update newNode DELAY
                    newNode = container->tail;
 80005d8:	4b1c      	ldr	r3, [pc, #112]	@ (800064c <SCH_Add_Task+0x1ec>)
 80005da:	681b      	ldr	r3, [r3, #0]
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	617b      	str	r3, [r7, #20]
                    newNode->Delay = PERIOD - Total;
 80005e0:	69fb      	ldr	r3, [r7, #28]
 80005e2:	687a      	ldr	r2, [r7, #4]
 80005e4:	1ad2      	subs	r2, r2, r3
 80005e6:	697b      	ldr	r3, [r7, #20]
 80005e8:	605a      	str	r2, [r3, #4]
                    newNode->Period = PERIOD;
 80005ea:	697b      	ldr	r3, [r7, #20]
 80005ec:	687a      	ldr	r2, [r7, #4]
 80005ee:	609a      	str	r2, [r3, #8]
                    newNode->pTask = pFunction;
 80005f0:	697b      	ldr	r3, [r7, #20]
 80005f2:	68fa      	ldr	r2, [r7, #12]
 80005f4:	601a      	str	r2, [r3, #0]
                    // update new tail
                    while(prevTail->next != container->tail){
 80005f6:	e002      	b.n	80005fe <SCH_Add_Task+0x19e>
                        prevTail = prevTail->next;
 80005f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80005fa:	695b      	ldr	r3, [r3, #20]
 80005fc:	627b      	str	r3, [r7, #36]	@ 0x24
                    while(prevTail->next != container->tail){
 80005fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000600:	695a      	ldr	r2, [r3, #20]
 8000602:	4b12      	ldr	r3, [pc, #72]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	685b      	ldr	r3, [r3, #4]
 8000608:	429a      	cmp	r2, r3
 800060a:	d1f5      	bne.n	80005f8 <SCH_Add_Task+0x198>
                    }
                    prevTail->next = newNode->next;
 800060c:	697b      	ldr	r3, [r7, #20]
 800060e:	695a      	ldr	r2, [r3, #20]
 8000610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000612:	615a      	str	r2, [r3, #20]
                    container->tail = prevTail;
 8000614:	4b0d      	ldr	r3, [pc, #52]	@ (800064c <SCH_Add_Task+0x1ec>)
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800061a:	605a      	str	r2, [r3, #4]
                    // update new node position
                    newNode->next = temp->next;
 800061c:	6a3b      	ldr	r3, [r7, #32]
 800061e:	695a      	ldr	r2, [r3, #20]
 8000620:	697b      	ldr	r3, [r7, #20]
 8000622:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 8000624:	6a3b      	ldr	r3, [r7, #32]
 8000626:	697a      	ldr	r2, [r7, #20]
 8000628:	615a      	str	r2, [r3, #20]
                    // update next to DELAY
                    newNode->next->Delay -= newNode->Delay;
 800062a:	697b      	ldr	r3, [r7, #20]
 800062c:	695b      	ldr	r3, [r3, #20]
 800062e:	6859      	ldr	r1, [r3, #4]
 8000630:	697b      	ldr	r3, [r7, #20]
 8000632:	685a      	ldr	r2, [r3, #4]
 8000634:	697b      	ldr	r3, [r7, #20]
 8000636:	695b      	ldr	r3, [r3, #20]
 8000638:	1a8a      	subs	r2, r1, r2
 800063a:	605a      	str	r2, [r3, #4]

                    container->emptySlot--;
 800063c:	4b03      	ldr	r3, [pc, #12]	@ (800064c <SCH_Add_Task+0x1ec>)
 800063e:	681b      	ldr	r3, [r3, #0]
 8000640:	781a      	ldrb	r2, [r3, #0]
 8000642:	3a01      	subs	r2, #1
 8000644:	b2d2      	uxtb	r2, r2
 8000646:	701a      	strb	r2, [r3, #0]
                    return;
 8000648:	e04f      	b.n	80006ea <SCH_Add_Task+0x28a>
 800064a:	bf00      	nop
 800064c:	20000078 	.word	0x20000078
                }
            }

            // add tail
            if(temp == container->tail){
 8000650:	4b27      	ldr	r3, [pc, #156]	@ (80006f0 <SCH_Add_Task+0x290>)
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	685b      	ldr	r3, [r3, #4]
 8000656:	6a3a      	ldr	r2, [r7, #32]
 8000658:	429a      	cmp	r2, r3
 800065a:	d138      	bne.n	80006ce <SCH_Add_Task+0x26e>
                if(container->emptySlot == 0){
 800065c:	4b24      	ldr	r3, [pc, #144]	@ (80006f0 <SCH_Add_Task+0x290>)
 800065e:	681b      	ldr	r3, [r3, #0]
 8000660:	781b      	ldrb	r3, [r3, #0]
 8000662:	2b00      	cmp	r3, #0
 8000664:	d11b      	bne.n	800069e <SCH_Add_Task+0x23e>
                    // update DELAY
                    newNode = addNode(pFunction, DELAY - Total, PERIOD);
 8000666:	69fb      	ldr	r3, [r7, #28]
 8000668:	68ba      	ldr	r2, [r7, #8]
 800066a:	1ad3      	subs	r3, r2, r3
 800066c:	4619      	mov	r1, r3
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	461a      	mov	r2, r3
 8000672:	68f8      	ldr	r0, [r7, #12]
 8000674:	f7ff febb 	bl	80003ee <addNode>
 8000678:	6178      	str	r0, [r7, #20]
                    // update position
                    newNode->next = temp->next;
 800067a:	6a3b      	ldr	r3, [r7, #32]
 800067c:	695a      	ldr	r2, [r3, #20]
 800067e:	697b      	ldr	r3, [r7, #20]
 8000680:	615a      	str	r2, [r3, #20]
                    temp->next = newNode;
 8000682:	6a3b      	ldr	r3, [r7, #32]
 8000684:	697a      	ldr	r2, [r7, #20]
 8000686:	615a      	str	r2, [r3, #20]
                    container->tail = newNode;
 8000688:	4b19      	ldr	r3, [pc, #100]	@ (80006f0 <SCH_Add_Task+0x290>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	697a      	ldr	r2, [r7, #20]
 800068e:	605a      	str	r2, [r3, #4]
                    // update num Task
                    container->numTask++;
 8000690:	4b17      	ldr	r3, [pc, #92]	@ (80006f0 <SCH_Add_Task+0x290>)
 8000692:	681b      	ldr	r3, [r3, #0]
 8000694:	785a      	ldrb	r2, [r3, #1]
 8000696:	3201      	adds	r2, #1
 8000698:	b2d2      	uxtb	r2, r2
 800069a:	705a      	strb	r2, [r3, #1]
                    return;
 800069c:	e025      	b.n	80006ea <SCH_Add_Task+0x28a>
                }
                else{
                    // update DELAY
                    container->tail->Delay = PERIOD - Total;
 800069e:	69fa      	ldr	r2, [r7, #28]
 80006a0:	4b13      	ldr	r3, [pc, #76]	@ (80006f0 <SCH_Add_Task+0x290>)
 80006a2:	681b      	ldr	r3, [r3, #0]
 80006a4:	685b      	ldr	r3, [r3, #4]
 80006a6:	6879      	ldr	r1, [r7, #4]
 80006a8:	1a8a      	subs	r2, r1, r2
 80006aa:	605a      	str	r2, [r3, #4]
                    container->tail->Period = PERIOD;
 80006ac:	4b10      	ldr	r3, [pc, #64]	@ (80006f0 <SCH_Add_Task+0x290>)
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	685b      	ldr	r3, [r3, #4]
 80006b2:	687a      	ldr	r2, [r7, #4]
 80006b4:	609a      	str	r2, [r3, #8]
                    container->tail->pTask = pFunction;
 80006b6:	4b0e      	ldr	r3, [pc, #56]	@ (80006f0 <SCH_Add_Task+0x290>)
 80006b8:	681b      	ldr	r3, [r3, #0]
 80006ba:	685b      	ldr	r3, [r3, #4]
 80006bc:	68fa      	ldr	r2, [r7, #12]
 80006be:	601a      	str	r2, [r3, #0]
                    // update empty slot
                    container->emptySlot--;
 80006c0:	4b0b      	ldr	r3, [pc, #44]	@ (80006f0 <SCH_Add_Task+0x290>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	781a      	ldrb	r2, [r3, #0]
 80006c6:	3a01      	subs	r2, #1
 80006c8:	b2d2      	uxtb	r2, r2
 80006ca:	701a      	strb	r2, [r3, #0]
                    return;
 80006cc:	e00d      	b.n	80006ea <SCH_Add_Task+0x28a>
                }
            }
            temp = temp->next;
 80006ce:	6a3b      	ldr	r3, [r7, #32]
 80006d0:	695b      	ldr	r3, [r3, #20]
 80006d2:	623b      	str	r3, [r7, #32]
        for(int i = 0; i < container->numTask; i++){
 80006d4:	69bb      	ldr	r3, [r7, #24]
 80006d6:	3301      	adds	r3, #1
 80006d8:	61bb      	str	r3, [r7, #24]
 80006da:	4b05      	ldr	r3, [pc, #20]	@ (80006f0 <SCH_Add_Task+0x290>)
 80006dc:	681b      	ldr	r3, [r3, #0]
 80006de:	785b      	ldrb	r3, [r3, #1]
 80006e0:	461a      	mov	r2, r3
 80006e2:	69bb      	ldr	r3, [r7, #24]
 80006e4:	4293      	cmp	r3, r2
 80006e6:	f6ff aeec 	blt.w	80004c2 <SCH_Add_Task+0x62>
        }
    }
}
 80006ea:	3728      	adds	r7, #40	@ 0x28
 80006ec:	46bd      	mov	sp, r7
 80006ee:	bd80      	pop	{r7, pc}
 80006f0:	20000078 	.word	0x20000078

080006f4 <SCH_Delete_Task>:

void SCH_Delete_Task(void){
 80006f4:	b480      	push	{r7}
 80006f6:	af00      	add	r7, sp, #0
	container->tail->next->Delay = 0;
 80006f8:	4b11      	ldr	r3, [pc, #68]	@ (8000740 <SCH_Delete_Task+0x4c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	685b      	ldr	r3, [r3, #4]
 80006fe:	695b      	ldr	r3, [r3, #20]
 8000700:	2200      	movs	r2, #0
 8000702:	605a      	str	r2, [r3, #4]
	container->tail->next->Period = 0;
 8000704:	4b0e      	ldr	r3, [pc, #56]	@ (8000740 <SCH_Delete_Task+0x4c>)
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	685b      	ldr	r3, [r3, #4]
 800070a:	695b      	ldr	r3, [r3, #20]
 800070c:	2200      	movs	r2, #0
 800070e:	609a      	str	r2, [r3, #8]
	container->tail->next->pTask = NULL;
 8000710:	4b0b      	ldr	r3, [pc, #44]	@ (8000740 <SCH_Delete_Task+0x4c>)
 8000712:	681b      	ldr	r3, [r3, #0]
 8000714:	685b      	ldr	r3, [r3, #4]
 8000716:	695b      	ldr	r3, [r3, #20]
 8000718:	2200      	movs	r2, #0
 800071a:	601a      	str	r2, [r3, #0]
	container->tail = container->tail->next;
 800071c:	4b08      	ldr	r3, [pc, #32]	@ (8000740 <SCH_Delete_Task+0x4c>)
 800071e:	681b      	ldr	r3, [r3, #0]
 8000720:	685a      	ldr	r2, [r3, #4]
 8000722:	4b07      	ldr	r3, [pc, #28]	@ (8000740 <SCH_Delete_Task+0x4c>)
 8000724:	681b      	ldr	r3, [r3, #0]
 8000726:	6952      	ldr	r2, [r2, #20]
 8000728:	605a      	str	r2, [r3, #4]
	container->emptySlot++;
 800072a:	4b05      	ldr	r3, [pc, #20]	@ (8000740 <SCH_Delete_Task+0x4c>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	781a      	ldrb	r2, [r3, #0]
 8000730:	3201      	adds	r2, #1
 8000732:	b2d2      	uxtb	r2, r2
 8000734:	701a      	strb	r2, [r3, #0]
}
 8000736:	bf00      	nop
 8000738:	46bd      	mov	sp, r7
 800073a:	bc80      	pop	{r7}
 800073c:	4770      	bx	lr
 800073e:	bf00      	nop
 8000740:	20000078 	.word	0x20000078

08000744 <SCH_Update_Task>:

void SCH_Update_Task(void){
 8000744:	b480      	push	{r7}
 8000746:	af00      	add	r7, sp, #0
	if(container != NULL && container->tail != NULL){
 8000748:	4b0d      	ldr	r3, [pc, #52]	@ (8000780 <SCH_Update_Task+0x3c>)
 800074a:	681b      	ldr	r3, [r3, #0]
 800074c:	2b00      	cmp	r3, #0
 800074e:	d012      	beq.n	8000776 <SCH_Update_Task+0x32>
 8000750:	4b0b      	ldr	r3, [pc, #44]	@ (8000780 <SCH_Update_Task+0x3c>)
 8000752:	681b      	ldr	r3, [r3, #0]
 8000754:	685b      	ldr	r3, [r3, #4]
 8000756:	2b00      	cmp	r3, #0
 8000758:	d00d      	beq.n	8000776 <SCH_Update_Task+0x32>
		if(container->tail->next->Delay > 0){
 800075a:	4b09      	ldr	r3, [pc, #36]	@ (8000780 <SCH_Update_Task+0x3c>)
 800075c:	681b      	ldr	r3, [r3, #0]
 800075e:	685b      	ldr	r3, [r3, #4]
 8000760:	695b      	ldr	r3, [r3, #20]
 8000762:	685b      	ldr	r3, [r3, #4]
 8000764:	2b00      	cmp	r3, #0
 8000766:	d006      	beq.n	8000776 <SCH_Update_Task+0x32>
			container->tail->next->Delay--;
 8000768:	4b05      	ldr	r3, [pc, #20]	@ (8000780 <SCH_Update_Task+0x3c>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	685b      	ldr	r3, [r3, #4]
 800076e:	695b      	ldr	r3, [r3, #20]
 8000770:	685a      	ldr	r2, [r3, #4]
 8000772:	3a01      	subs	r2, #1
 8000774:	605a      	str	r2, [r3, #4]
		}
	}

}
 8000776:	bf00      	nop
 8000778:	46bd      	mov	sp, r7
 800077a:	bc80      	pop	{r7}
 800077c:	4770      	bx	lr
 800077e:	bf00      	nop
 8000780:	20000078 	.word	0x20000078

08000784 <SCH_Dispatch_Task>:
//		}
//	}
//}


void SCH_Dispatch_Task(void) {
 8000784:	b580      	push	{r7, lr}
 8000786:	b084      	sub	sp, #16
 8000788:	af00      	add	r7, sp, #0
    if (container != NULL && container->tail != NULL) {
 800078a:	4b15      	ldr	r3, [pc, #84]	@ (80007e0 <SCH_Dispatch_Task+0x5c>)
 800078c:	681b      	ldr	r3, [r3, #0]
 800078e:	2b00      	cmp	r3, #0
 8000790:	d021      	beq.n	80007d6 <SCH_Dispatch_Task+0x52>
 8000792:	4b13      	ldr	r3, [pc, #76]	@ (80007e0 <SCH_Dispatch_Task+0x5c>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	685b      	ldr	r3, [r3, #4]
 8000798:	2b00      	cmp	r3, #0
 800079a:	d01c      	beq.n	80007d6 <SCH_Dispatch_Task+0x52>
        STask* currentTask = container->tail->next; // Lấy nhiệm vụ đầu tiên (sau tail)
 800079c:	4b10      	ldr	r3, [pc, #64]	@ (80007e0 <SCH_Dispatch_Task+0x5c>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	685b      	ldr	r3, [r3, #4]
 80007a2:	695b      	ldr	r3, [r3, #20]
 80007a4:	60fb      	str	r3, [r7, #12]

        if (currentTask->Delay == 0) {
 80007a6:	68fb      	ldr	r3, [r7, #12]
 80007a8:	685b      	ldr	r3, [r3, #4]
 80007aa:	2b00      	cmp	r3, #0
 80007ac:	d113      	bne.n	80007d6 <SCH_Dispatch_Task+0x52>
            // Thực thi nhiệm vụ
            (*(currentTask->pTask))();
 80007ae:	68fb      	ldr	r3, [r7, #12]
 80007b0:	681b      	ldr	r3, [r3, #0]
 80007b2:	4798      	blx	r3

            // Lưu thông tin nhiệm vụ hiện tại
            int taskPeriod = currentTask->Period;
 80007b4:	68fb      	ldr	r3, [r7, #12]
 80007b6:	689b      	ldr	r3, [r3, #8]
 80007b8:	60bb      	str	r3, [r7, #8]
            void (*taskFunction)() = currentTask->pTask;
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	681b      	ldr	r3, [r3, #0]
 80007be:	607b      	str	r3, [r7, #4]

            // Xóa nhiệm vụ khỏi danh sách
            SCH_Delete_Task();
 80007c0:	f7ff ff98 	bl	80006f4 <SCH_Delete_Task>

            // Nếu nhiệm vụ cần lặp lại, thêm lại vào danh sách
            if (taskPeriod != 0) {
 80007c4:	68bb      	ldr	r3, [r7, #8]
 80007c6:	2b00      	cmp	r3, #0
 80007c8:	d005      	beq.n	80007d6 <SCH_Dispatch_Task+0x52>
                SCH_Add_Task(taskFunction, taskPeriod, taskPeriod);
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	68ba      	ldr	r2, [r7, #8]
 80007ce:	4619      	mov	r1, r3
 80007d0:	6878      	ldr	r0, [r7, #4]
 80007d2:	f7ff fe45 	bl	8000460 <SCH_Add_Task>
            }
        }
    }
}
 80007d6:	bf00      	nop
 80007d8:	3710      	adds	r7, #16
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000078 	.word	0x20000078

080007e4 <timer_init>:
uint16_t timer_counter[10];
uint16_t timer_MUL[10];



void timer_init(){
 80007e4:	b580      	push	{r7, lr}
 80007e6:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 80007e8:	4802      	ldr	r0, [pc, #8]	@ (80007f4 <timer_init+0x10>)
 80007ea:	f001 f865 	bl	80018b8 <HAL_TIM_Base_Start_IT>
}
 80007ee:	bf00      	nop
 80007f0:	bd80      	pop	{r7, pc}
 80007f2:	bf00      	nop
 80007f4:	20000080 	.word	0x20000080

080007f8 <HAL_TIM_PeriodElapsedCallback>:
	}

}

///////////////////////////////////////////////////////////
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80007f8:	b580      	push	{r7, lr}
 80007fa:	b082      	sub	sp, #8
 80007fc:	af00      	add	r7, sp, #0
 80007fe:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000808:	d101      	bne.n	800080e <HAL_TIM_PeriodElapsedCallback+0x16>
//		for(int i = 0; i < 10; i++){
//			timer_run(i);
//		}
		//getKeyInput();
		SCH_Update_Task();
 800080a:	f7ff ff9b 	bl	8000744 <SCH_Update_Task>

	}

}
 800080e:	bf00      	nop
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
	...

08000818 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000818:	b480      	push	{r7}
 800081a:	b085      	sub	sp, #20
 800081c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800081e:	4b15      	ldr	r3, [pc, #84]	@ (8000874 <HAL_MspInit+0x5c>)
 8000820:	699b      	ldr	r3, [r3, #24]
 8000822:	4a14      	ldr	r2, [pc, #80]	@ (8000874 <HAL_MspInit+0x5c>)
 8000824:	f043 0301 	orr.w	r3, r3, #1
 8000828:	6193      	str	r3, [r2, #24]
 800082a:	4b12      	ldr	r3, [pc, #72]	@ (8000874 <HAL_MspInit+0x5c>)
 800082c:	699b      	ldr	r3, [r3, #24]
 800082e:	f003 0301 	and.w	r3, r3, #1
 8000832:	60bb      	str	r3, [r7, #8]
 8000834:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000836:	4b0f      	ldr	r3, [pc, #60]	@ (8000874 <HAL_MspInit+0x5c>)
 8000838:	69db      	ldr	r3, [r3, #28]
 800083a:	4a0e      	ldr	r2, [pc, #56]	@ (8000874 <HAL_MspInit+0x5c>)
 800083c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000840:	61d3      	str	r3, [r2, #28]
 8000842:	4b0c      	ldr	r3, [pc, #48]	@ (8000874 <HAL_MspInit+0x5c>)
 8000844:	69db      	ldr	r3, [r3, #28]
 8000846:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800084a:	607b      	str	r3, [r7, #4]
 800084c:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800084e:	4b0a      	ldr	r3, [pc, #40]	@ (8000878 <HAL_MspInit+0x60>)
 8000850:	685b      	ldr	r3, [r3, #4]
 8000852:	60fb      	str	r3, [r7, #12]
 8000854:	68fb      	ldr	r3, [r7, #12]
 8000856:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800085a:	60fb      	str	r3, [r7, #12]
 800085c:	68fb      	ldr	r3, [r7, #12]
 800085e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000862:	60fb      	str	r3, [r7, #12]
 8000864:	4a04      	ldr	r2, [pc, #16]	@ (8000878 <HAL_MspInit+0x60>)
 8000866:	68fb      	ldr	r3, [r7, #12]
 8000868:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800086a:	bf00      	nop
 800086c:	3714      	adds	r7, #20
 800086e:	46bd      	mov	sp, r7
 8000870:	bc80      	pop	{r7}
 8000872:	4770      	bx	lr
 8000874:	40021000 	.word	0x40021000
 8000878:	40010000 	.word	0x40010000

0800087c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000880:	bf00      	nop
 8000882:	e7fd      	b.n	8000880 <NMI_Handler+0x4>

08000884 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000888:	bf00      	nop
 800088a:	e7fd      	b.n	8000888 <HardFault_Handler+0x4>

0800088c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800088c:	b480      	push	{r7}
 800088e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000890:	bf00      	nop
 8000892:	e7fd      	b.n	8000890 <MemManage_Handler+0x4>

08000894 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000894:	b480      	push	{r7}
 8000896:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000898:	bf00      	nop
 800089a:	e7fd      	b.n	8000898 <BusFault_Handler+0x4>

0800089c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800089c:	b480      	push	{r7}
 800089e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80008a0:	bf00      	nop
 80008a2:	e7fd      	b.n	80008a0 <UsageFault_Handler+0x4>

080008a4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80008a8:	bf00      	nop
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bc80      	pop	{r7}
 80008ae:	4770      	bx	lr

080008b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80008b0:	b480      	push	{r7}
 80008b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80008b4:	bf00      	nop
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bc80      	pop	{r7}
 80008ba:	4770      	bx	lr

080008bc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80008c0:	bf00      	nop
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bc80      	pop	{r7}
 80008c6:	4770      	bx	lr

080008c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80008c8:	b580      	push	{r7, lr}
 80008ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80008cc:	f000 f91a 	bl	8000b04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80008d0:	bf00      	nop
 80008d2:	bd80      	pop	{r7, pc}

080008d4 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80008d4:	b580      	push	{r7, lr}
 80008d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80008d8:	4802      	ldr	r0, [pc, #8]	@ (80008e4 <TIM2_IRQHandler+0x10>)
 80008da:	f001 f847 	bl	800196c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80008de:	bf00      	nop
 80008e0:	bd80      	pop	{r7, pc}
 80008e2:	bf00      	nop
 80008e4:	20000080 	.word	0x20000080

080008e8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b086      	sub	sp, #24
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80008f0:	4a14      	ldr	r2, [pc, #80]	@ (8000944 <_sbrk+0x5c>)
 80008f2:	4b15      	ldr	r3, [pc, #84]	@ (8000948 <_sbrk+0x60>)
 80008f4:	1ad3      	subs	r3, r2, r3
 80008f6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80008f8:	697b      	ldr	r3, [r7, #20]
 80008fa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80008fc:	4b13      	ldr	r3, [pc, #76]	@ (800094c <_sbrk+0x64>)
 80008fe:	681b      	ldr	r3, [r3, #0]
 8000900:	2b00      	cmp	r3, #0
 8000902:	d102      	bne.n	800090a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000904:	4b11      	ldr	r3, [pc, #68]	@ (800094c <_sbrk+0x64>)
 8000906:	4a12      	ldr	r2, [pc, #72]	@ (8000950 <_sbrk+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800090a:	4b10      	ldr	r3, [pc, #64]	@ (800094c <_sbrk+0x64>)
 800090c:	681a      	ldr	r2, [r3, #0]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	4413      	add	r3, r2
 8000912:	693a      	ldr	r2, [r7, #16]
 8000914:	429a      	cmp	r2, r3
 8000916:	d207      	bcs.n	8000928 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000918:	f001 fc6c 	bl	80021f4 <__errno>
 800091c:	4603      	mov	r3, r0
 800091e:	220c      	movs	r2, #12
 8000920:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000922:	f04f 33ff 	mov.w	r3, #4294967295
 8000926:	e009      	b.n	800093c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000928:	4b08      	ldr	r3, [pc, #32]	@ (800094c <_sbrk+0x64>)
 800092a:	681b      	ldr	r3, [r3, #0]
 800092c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800092e:	4b07      	ldr	r3, [pc, #28]	@ (800094c <_sbrk+0x64>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	687b      	ldr	r3, [r7, #4]
 8000934:	4413      	add	r3, r2
 8000936:	4a05      	ldr	r2, [pc, #20]	@ (800094c <_sbrk+0x64>)
 8000938:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800093a:	68fb      	ldr	r3, [r7, #12]
}
 800093c:	4618      	mov	r0, r3
 800093e:	3718      	adds	r7, #24
 8000940:	46bd      	mov	sp, r7
 8000942:	bd80      	pop	{r7, pc}
 8000944:	20001000 	.word	0x20001000
 8000948:	00000400 	.word	0x00000400
 800094c:	2000007c 	.word	0x2000007c
 8000950:	20000218 	.word	0x20000218

08000954 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000954:	b480      	push	{r7}
 8000956:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000958:	bf00      	nop
 800095a:	46bd      	mov	sp, r7
 800095c:	bc80      	pop	{r7}
 800095e:	4770      	bx	lr

08000960 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b086      	sub	sp, #24
 8000964:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000966:	f107 0308 	add.w	r3, r7, #8
 800096a:	2200      	movs	r2, #0
 800096c:	601a      	str	r2, [r3, #0]
 800096e:	605a      	str	r2, [r3, #4]
 8000970:	609a      	str	r2, [r3, #8]
 8000972:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000974:	463b      	mov	r3, r7
 8000976:	2200      	movs	r2, #0
 8000978:	601a      	str	r2, [r3, #0]
 800097a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 800097c:	4b1d      	ldr	r3, [pc, #116]	@ (80009f4 <MX_TIM2_Init+0x94>)
 800097e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000982:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 8000984:	4b1b      	ldr	r3, [pc, #108]	@ (80009f4 <MX_TIM2_Init+0x94>)
 8000986:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800098a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800098c:	4b19      	ldr	r3, [pc, #100]	@ (80009f4 <MX_TIM2_Init+0x94>)
 800098e:	2200      	movs	r2, #0
 8000990:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 8000992:	4b18      	ldr	r3, [pc, #96]	@ (80009f4 <MX_TIM2_Init+0x94>)
 8000994:	2209      	movs	r2, #9
 8000996:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000998:	4b16      	ldr	r3, [pc, #88]	@ (80009f4 <MX_TIM2_Init+0x94>)
 800099a:	2200      	movs	r2, #0
 800099c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800099e:	4b15      	ldr	r3, [pc, #84]	@ (80009f4 <MX_TIM2_Init+0x94>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80009a4:	4813      	ldr	r0, [pc, #76]	@ (80009f4 <MX_TIM2_Init+0x94>)
 80009a6:	f000 ff37 	bl	8001818 <HAL_TIM_Base_Init>
 80009aa:	4603      	mov	r3, r0
 80009ac:	2b00      	cmp	r3, #0
 80009ae:	d001      	beq.n	80009b4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80009b0:	f7ff fd17 	bl	80003e2 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80009b4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80009b8:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80009ba:	f107 0308 	add.w	r3, r7, #8
 80009be:	4619      	mov	r1, r3
 80009c0:	480c      	ldr	r0, [pc, #48]	@ (80009f4 <MX_TIM2_Init+0x94>)
 80009c2:	f001 f8c3 	bl	8001b4c <HAL_TIM_ConfigClockSource>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80009cc:	f7ff fd09 	bl	80003e2 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80009d0:	2300      	movs	r3, #0
 80009d2:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80009d4:	2300      	movs	r3, #0
 80009d6:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80009d8:	463b      	mov	r3, r7
 80009da:	4619      	mov	r1, r3
 80009dc:	4805      	ldr	r0, [pc, #20]	@ (80009f4 <MX_TIM2_Init+0x94>)
 80009de:	f001 fac3 	bl	8001f68 <HAL_TIMEx_MasterConfigSynchronization>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80009e8:	f7ff fcfb 	bl	80003e2 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80009ec:	bf00      	nop
 80009ee:	3718      	adds	r7, #24
 80009f0:	46bd      	mov	sp, r7
 80009f2:	bd80      	pop	{r7, pc}
 80009f4:	20000080 	.word	0x20000080

080009f8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a08:	d113      	bne.n	8000a32 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000a0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000a3c <HAL_TIM_Base_MspInit+0x44>)
 8000a0c:	69db      	ldr	r3, [r3, #28]
 8000a0e:	4a0b      	ldr	r2, [pc, #44]	@ (8000a3c <HAL_TIM_Base_MspInit+0x44>)
 8000a10:	f043 0301 	orr.w	r3, r3, #1
 8000a14:	61d3      	str	r3, [r2, #28]
 8000a16:	4b09      	ldr	r3, [pc, #36]	@ (8000a3c <HAL_TIM_Base_MspInit+0x44>)
 8000a18:	69db      	ldr	r3, [r3, #28]
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	60fb      	str	r3, [r7, #12]
 8000a20:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000a22:	2200      	movs	r2, #0
 8000a24:	2100      	movs	r1, #0
 8000a26:	201c      	movs	r0, #28
 8000a28:	f000 f95f 	bl	8000cea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000a2c:	201c      	movs	r0, #28
 8000a2e:	f000 f978 	bl	8000d22 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000a32:	bf00      	nop
 8000a34:	3710      	adds	r7, #16
 8000a36:	46bd      	mov	sp, r7
 8000a38:	bd80      	pop	{r7, pc}
 8000a3a:	bf00      	nop
 8000a3c:	40021000 	.word	0x40021000

08000a40 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000a40:	f7ff ff88 	bl	8000954 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000a44:	480b      	ldr	r0, [pc, #44]	@ (8000a74 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000a46:	490c      	ldr	r1, [pc, #48]	@ (8000a78 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000a48:	4a0c      	ldr	r2, [pc, #48]	@ (8000a7c <LoopFillZerobss+0x16>)
  movs r3, #0
 8000a4a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000a4c:	e002      	b.n	8000a54 <LoopCopyDataInit>

08000a4e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000a4e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000a50:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000a52:	3304      	adds	r3, #4

08000a54 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000a54:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000a56:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000a58:	d3f9      	bcc.n	8000a4e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000a5a:	4a09      	ldr	r2, [pc, #36]	@ (8000a80 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8000a5c:	4c09      	ldr	r4, [pc, #36]	@ (8000a84 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8000a5e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000a60:	e001      	b.n	8000a66 <LoopFillZerobss>

08000a62 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000a62:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000a64:	3204      	adds	r2, #4

08000a66 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000a66:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000a68:	d3fb      	bcc.n	8000a62 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000a6a:	f001 fbc9 	bl	8002200 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000a6e:	f7ff fc41 	bl	80002f4 <main>
  bx lr
 8000a72:	4770      	bx	lr
  ldr r0, =_sdata
 8000a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000a78:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000a7c:	0800229c 	.word	0x0800229c
  ldr r2, =_sbss
 8000a80:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000a84:	20000214 	.word	0x20000214

08000a88 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000a88:	e7fe      	b.n	8000a88 <ADC1_IRQHandler>

08000a8a <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a8a:	b580      	push	{r7, lr}
 8000a8c:	af00      	add	r7, sp, #0
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000a8e:	2003      	movs	r0, #3
 8000a90:	f000 f920 	bl	8000cd4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000a94:	200f      	movs	r0, #15
 8000a96:	f000 f805 	bl	8000aa4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a9a:	f7ff febd 	bl	8000818 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a9e:	2300      	movs	r3, #0
}
 8000aa0:	4618      	mov	r0, r3
 8000aa2:	bd80      	pop	{r7, pc}

08000aa4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aac:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <HAL_InitTick+0x54>)
 8000aae:	681a      	ldr	r2, [r3, #0]
 8000ab0:	4b12      	ldr	r3, [pc, #72]	@ (8000afc <HAL_InitTick+0x58>)
 8000ab2:	781b      	ldrb	r3, [r3, #0]
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000aba:	fbb3 f3f1 	udiv	r3, r3, r1
 8000abe:	fbb2 f3f3 	udiv	r3, r2, r3
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	f000 f93b 	bl	8000d3e <HAL_SYSTICK_Config>
 8000ac8:	4603      	mov	r3, r0
 8000aca:	2b00      	cmp	r3, #0
 8000acc:	d001      	beq.n	8000ad2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000ace:	2301      	movs	r3, #1
 8000ad0:	e00e      	b.n	8000af0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000ad2:	687b      	ldr	r3, [r7, #4]
 8000ad4:	2b0f      	cmp	r3, #15
 8000ad6:	d80a      	bhi.n	8000aee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad8:	2200      	movs	r2, #0
 8000ada:	6879      	ldr	r1, [r7, #4]
 8000adc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ae0:	f000 f903 	bl	8000cea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae4:	4a06      	ldr	r2, [pc, #24]	@ (8000b00 <HAL_InitTick+0x5c>)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000aea:	2300      	movs	r3, #0
 8000aec:	e000      	b.n	8000af0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000aee:	2301      	movs	r3, #1
}
 8000af0:	4618      	mov	r0, r3
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	20000000 	.word	0x20000000
 8000afc:	20000008 	.word	0x20000008
 8000b00:	20000004 	.word	0x20000004

08000b04 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b08:	4b05      	ldr	r3, [pc, #20]	@ (8000b20 <HAL_IncTick+0x1c>)
 8000b0a:	781b      	ldrb	r3, [r3, #0]
 8000b0c:	461a      	mov	r2, r3
 8000b0e:	4b05      	ldr	r3, [pc, #20]	@ (8000b24 <HAL_IncTick+0x20>)
 8000b10:	681b      	ldr	r3, [r3, #0]
 8000b12:	4413      	add	r3, r2
 8000b14:	4a03      	ldr	r2, [pc, #12]	@ (8000b24 <HAL_IncTick+0x20>)
 8000b16:	6013      	str	r3, [r2, #0]
}
 8000b18:	bf00      	nop
 8000b1a:	46bd      	mov	sp, r7
 8000b1c:	bc80      	pop	{r7}
 8000b1e:	4770      	bx	lr
 8000b20:	20000008 	.word	0x20000008
 8000b24:	200000c8 	.word	0x200000c8

08000b28 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  return uwTick;
 8000b2c:	4b02      	ldr	r3, [pc, #8]	@ (8000b38 <HAL_GetTick+0x10>)
 8000b2e:	681b      	ldr	r3, [r3, #0]
}
 8000b30:	4618      	mov	r0, r3
 8000b32:	46bd      	mov	sp, r7
 8000b34:	bc80      	pop	{r7}
 8000b36:	4770      	bx	lr
 8000b38:	200000c8 	.word	0x200000c8

08000b3c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000b3c:	b480      	push	{r7}
 8000b3e:	b085      	sub	sp, #20
 8000b40:	af00      	add	r7, sp, #0
 8000b42:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	f003 0307 	and.w	r3, r3, #7
 8000b4a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b4e:	68db      	ldr	r3, [r3, #12]
 8000b50:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000b52:	68ba      	ldr	r2, [r7, #8]
 8000b54:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000b58:	4013      	ands	r3, r2
 8000b5a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000b60:	68bb      	ldr	r3, [r7, #8]
 8000b62:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000b64:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000b68:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000b6c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000b6e:	4a04      	ldr	r2, [pc, #16]	@ (8000b80 <__NVIC_SetPriorityGrouping+0x44>)
 8000b70:	68bb      	ldr	r3, [r7, #8]
 8000b72:	60d3      	str	r3, [r2, #12]
}
 8000b74:	bf00      	nop
 8000b76:	3714      	adds	r7, #20
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bc80      	pop	{r7}
 8000b7c:	4770      	bx	lr
 8000b7e:	bf00      	nop
 8000b80:	e000ed00 	.word	0xe000ed00

08000b84 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000b84:	b480      	push	{r7}
 8000b86:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b88:	4b04      	ldr	r3, [pc, #16]	@ (8000b9c <__NVIC_GetPriorityGrouping+0x18>)
 8000b8a:	68db      	ldr	r3, [r3, #12]
 8000b8c:	0a1b      	lsrs	r3, r3, #8
 8000b8e:	f003 0307 	and.w	r3, r3, #7
}
 8000b92:	4618      	mov	r0, r3
 8000b94:	46bd      	mov	sp, r7
 8000b96:	bc80      	pop	{r7}
 8000b98:	4770      	bx	lr
 8000b9a:	bf00      	nop
 8000b9c:	e000ed00 	.word	0xe000ed00

08000ba0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	b083      	sub	sp, #12
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	db0b      	blt.n	8000bca <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000bb2:	79fb      	ldrb	r3, [r7, #7]
 8000bb4:	f003 021f 	and.w	r2, r3, #31
 8000bb8:	4906      	ldr	r1, [pc, #24]	@ (8000bd4 <__NVIC_EnableIRQ+0x34>)
 8000bba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bbe:	095b      	lsrs	r3, r3, #5
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	fa00 f202 	lsl.w	r2, r0, r2
 8000bc6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000bca:	bf00      	nop
 8000bcc:	370c      	adds	r7, #12
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr
 8000bd4:	e000e100 	.word	0xe000e100

08000bd8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000bd8:	b480      	push	{r7}
 8000bda:	b083      	sub	sp, #12
 8000bdc:	af00      	add	r7, sp, #0
 8000bde:	4603      	mov	r3, r0
 8000be0:	6039      	str	r1, [r7, #0]
 8000be2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000be4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000be8:	2b00      	cmp	r3, #0
 8000bea:	db0a      	blt.n	8000c02 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	b2da      	uxtb	r2, r3
 8000bf0:	490c      	ldr	r1, [pc, #48]	@ (8000c24 <__NVIC_SetPriority+0x4c>)
 8000bf2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000bf6:	0112      	lsls	r2, r2, #4
 8000bf8:	b2d2      	uxtb	r2, r2
 8000bfa:	440b      	add	r3, r1
 8000bfc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c00:	e00a      	b.n	8000c18 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c02:	683b      	ldr	r3, [r7, #0]
 8000c04:	b2da      	uxtb	r2, r3
 8000c06:	4908      	ldr	r1, [pc, #32]	@ (8000c28 <__NVIC_SetPriority+0x50>)
 8000c08:	79fb      	ldrb	r3, [r7, #7]
 8000c0a:	f003 030f 	and.w	r3, r3, #15
 8000c0e:	3b04      	subs	r3, #4
 8000c10:	0112      	lsls	r2, r2, #4
 8000c12:	b2d2      	uxtb	r2, r2
 8000c14:	440b      	add	r3, r1
 8000c16:	761a      	strb	r2, [r3, #24]
}
 8000c18:	bf00      	nop
 8000c1a:	370c      	adds	r7, #12
 8000c1c:	46bd      	mov	sp, r7
 8000c1e:	bc80      	pop	{r7}
 8000c20:	4770      	bx	lr
 8000c22:	bf00      	nop
 8000c24:	e000e100 	.word	0xe000e100
 8000c28:	e000ed00 	.word	0xe000ed00

08000c2c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c2c:	b480      	push	{r7}
 8000c2e:	b089      	sub	sp, #36	@ 0x24
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	60f8      	str	r0, [r7, #12]
 8000c34:	60b9      	str	r1, [r7, #8]
 8000c36:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c38:	68fb      	ldr	r3, [r7, #12]
 8000c3a:	f003 0307 	and.w	r3, r3, #7
 8000c3e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c40:	69fb      	ldr	r3, [r7, #28]
 8000c42:	f1c3 0307 	rsb	r3, r3, #7
 8000c46:	2b04      	cmp	r3, #4
 8000c48:	bf28      	it	cs
 8000c4a:	2304      	movcs	r3, #4
 8000c4c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c4e:	69fb      	ldr	r3, [r7, #28]
 8000c50:	3304      	adds	r3, #4
 8000c52:	2b06      	cmp	r3, #6
 8000c54:	d902      	bls.n	8000c5c <NVIC_EncodePriority+0x30>
 8000c56:	69fb      	ldr	r3, [r7, #28]
 8000c58:	3b03      	subs	r3, #3
 8000c5a:	e000      	b.n	8000c5e <NVIC_EncodePriority+0x32>
 8000c5c:	2300      	movs	r3, #0
 8000c5e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c60:	f04f 32ff 	mov.w	r2, #4294967295
 8000c64:	69bb      	ldr	r3, [r7, #24]
 8000c66:	fa02 f303 	lsl.w	r3, r2, r3
 8000c6a:	43da      	mvns	r2, r3
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	401a      	ands	r2, r3
 8000c70:	697b      	ldr	r3, [r7, #20]
 8000c72:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000c74:	f04f 31ff 	mov.w	r1, #4294967295
 8000c78:	697b      	ldr	r3, [r7, #20]
 8000c7a:	fa01 f303 	lsl.w	r3, r1, r3
 8000c7e:	43d9      	mvns	r1, r3
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c84:	4313      	orrs	r3, r2
         );
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3724      	adds	r7, #36	@ 0x24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bc80      	pop	{r7}
 8000c8e:	4770      	bx	lr

08000c90 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000c90:	b580      	push	{r7, lr}
 8000c92:	b082      	sub	sp, #8
 8000c94:	af00      	add	r7, sp, #0
 8000c96:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	3b01      	subs	r3, #1
 8000c9c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000ca0:	d301      	bcc.n	8000ca6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ca2:	2301      	movs	r3, #1
 8000ca4:	e00f      	b.n	8000cc6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ca6:	4a0a      	ldr	r2, [pc, #40]	@ (8000cd0 <SysTick_Config+0x40>)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	3b01      	subs	r3, #1
 8000cac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cae:	210f      	movs	r1, #15
 8000cb0:	f04f 30ff 	mov.w	r0, #4294967295
 8000cb4:	f7ff ff90 	bl	8000bd8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cb8:	4b05      	ldr	r3, [pc, #20]	@ (8000cd0 <SysTick_Config+0x40>)
 8000cba:	2200      	movs	r2, #0
 8000cbc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000cbe:	4b04      	ldr	r3, [pc, #16]	@ (8000cd0 <SysTick_Config+0x40>)
 8000cc0:	2207      	movs	r2, #7
 8000cc2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000cc4:	2300      	movs	r3, #0
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3708      	adds	r7, #8
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	bd80      	pop	{r7, pc}
 8000cce:	bf00      	nop
 8000cd0:	e000e010 	.word	0xe000e010

08000cd4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000cdc:	6878      	ldr	r0, [r7, #4]
 8000cde:	f7ff ff2d 	bl	8000b3c <__NVIC_SetPriorityGrouping>
}
 8000ce2:	bf00      	nop
 8000ce4:	3708      	adds	r7, #8
 8000ce6:	46bd      	mov	sp, r7
 8000ce8:	bd80      	pop	{r7, pc}

08000cea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000cea:	b580      	push	{r7, lr}
 8000cec:	b086      	sub	sp, #24
 8000cee:	af00      	add	r7, sp, #0
 8000cf0:	4603      	mov	r3, r0
 8000cf2:	60b9      	str	r1, [r7, #8]
 8000cf4:	607a      	str	r2, [r7, #4]
 8000cf6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000cfc:	f7ff ff42 	bl	8000b84 <__NVIC_GetPriorityGrouping>
 8000d00:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d02:	687a      	ldr	r2, [r7, #4]
 8000d04:	68b9      	ldr	r1, [r7, #8]
 8000d06:	6978      	ldr	r0, [r7, #20]
 8000d08:	f7ff ff90 	bl	8000c2c <NVIC_EncodePriority>
 8000d0c:	4602      	mov	r2, r0
 8000d0e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d12:	4611      	mov	r1, r2
 8000d14:	4618      	mov	r0, r3
 8000d16:	f7ff ff5f 	bl	8000bd8 <__NVIC_SetPriority>
}
 8000d1a:	bf00      	nop
 8000d1c:	3718      	adds	r7, #24
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bd80      	pop	{r7, pc}

08000d22 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d22:	b580      	push	{r7, lr}
 8000d24:	b082      	sub	sp, #8
 8000d26:	af00      	add	r7, sp, #0
 8000d28:	4603      	mov	r3, r0
 8000d2a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000d2c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f7ff ff35 	bl	8000ba0 <__NVIC_EnableIRQ>
}
 8000d36:	bf00      	nop
 8000d38:	3708      	adds	r7, #8
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	bd80      	pop	{r7, pc}

08000d3e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d3e:	b580      	push	{r7, lr}
 8000d40:	b082      	sub	sp, #8
 8000d42:	af00      	add	r7, sp, #0
 8000d44:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff ffa2 	bl	8000c90 <SysTick_Config>
 8000d4c:	4603      	mov	r3, r0
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	3708      	adds	r7, #8
 8000d52:	46bd      	mov	sp, r7
 8000d54:	bd80      	pop	{r7, pc}
	...

08000d58 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d58:	b480      	push	{r7}
 8000d5a:	b08b      	sub	sp, #44	@ 0x2c
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
 8000d60:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000d62:	2300      	movs	r3, #0
 8000d64:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8000d66:	2300      	movs	r3, #0
 8000d68:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000d6a:	e169      	b.n	8001040 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8000d6c:	2201      	movs	r2, #1
 8000d6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000d70:	fa02 f303 	lsl.w	r3, r2, r3
 8000d74:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000d76:	683b      	ldr	r3, [r7, #0]
 8000d78:	681b      	ldr	r3, [r3, #0]
 8000d7a:	69fa      	ldr	r2, [r7, #28]
 8000d7c:	4013      	ands	r3, r2
 8000d7e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8000d80:	69ba      	ldr	r2, [r7, #24]
 8000d82:	69fb      	ldr	r3, [r7, #28]
 8000d84:	429a      	cmp	r2, r3
 8000d86:	f040 8158 	bne.w	800103a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8000d8a:	683b      	ldr	r3, [r7, #0]
 8000d8c:	685b      	ldr	r3, [r3, #4]
 8000d8e:	4a9a      	ldr	r2, [pc, #616]	@ (8000ff8 <HAL_GPIO_Init+0x2a0>)
 8000d90:	4293      	cmp	r3, r2
 8000d92:	d05e      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
 8000d94:	4a98      	ldr	r2, [pc, #608]	@ (8000ff8 <HAL_GPIO_Init+0x2a0>)
 8000d96:	4293      	cmp	r3, r2
 8000d98:	d875      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000d9a:	4a98      	ldr	r2, [pc, #608]	@ (8000ffc <HAL_GPIO_Init+0x2a4>)
 8000d9c:	4293      	cmp	r3, r2
 8000d9e:	d058      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
 8000da0:	4a96      	ldr	r2, [pc, #600]	@ (8000ffc <HAL_GPIO_Init+0x2a4>)
 8000da2:	4293      	cmp	r3, r2
 8000da4:	d86f      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000da6:	4a96      	ldr	r2, [pc, #600]	@ (8001000 <HAL_GPIO_Init+0x2a8>)
 8000da8:	4293      	cmp	r3, r2
 8000daa:	d052      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
 8000dac:	4a94      	ldr	r2, [pc, #592]	@ (8001000 <HAL_GPIO_Init+0x2a8>)
 8000dae:	4293      	cmp	r3, r2
 8000db0:	d869      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000db2:	4a94      	ldr	r2, [pc, #592]	@ (8001004 <HAL_GPIO_Init+0x2ac>)
 8000db4:	4293      	cmp	r3, r2
 8000db6:	d04c      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
 8000db8:	4a92      	ldr	r2, [pc, #584]	@ (8001004 <HAL_GPIO_Init+0x2ac>)
 8000dba:	4293      	cmp	r3, r2
 8000dbc:	d863      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000dbe:	4a92      	ldr	r2, [pc, #584]	@ (8001008 <HAL_GPIO_Init+0x2b0>)
 8000dc0:	4293      	cmp	r3, r2
 8000dc2:	d046      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
 8000dc4:	4a90      	ldr	r2, [pc, #576]	@ (8001008 <HAL_GPIO_Init+0x2b0>)
 8000dc6:	4293      	cmp	r3, r2
 8000dc8:	d85d      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000dca:	2b12      	cmp	r3, #18
 8000dcc:	d82a      	bhi.n	8000e24 <HAL_GPIO_Init+0xcc>
 8000dce:	2b12      	cmp	r3, #18
 8000dd0:	d859      	bhi.n	8000e86 <HAL_GPIO_Init+0x12e>
 8000dd2:	a201      	add	r2, pc, #4	@ (adr r2, 8000dd8 <HAL_GPIO_Init+0x80>)
 8000dd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000dd8:	08000e53 	.word	0x08000e53
 8000ddc:	08000e2d 	.word	0x08000e2d
 8000de0:	08000e3f 	.word	0x08000e3f
 8000de4:	08000e81 	.word	0x08000e81
 8000de8:	08000e87 	.word	0x08000e87
 8000dec:	08000e87 	.word	0x08000e87
 8000df0:	08000e87 	.word	0x08000e87
 8000df4:	08000e87 	.word	0x08000e87
 8000df8:	08000e87 	.word	0x08000e87
 8000dfc:	08000e87 	.word	0x08000e87
 8000e00:	08000e87 	.word	0x08000e87
 8000e04:	08000e87 	.word	0x08000e87
 8000e08:	08000e87 	.word	0x08000e87
 8000e0c:	08000e87 	.word	0x08000e87
 8000e10:	08000e87 	.word	0x08000e87
 8000e14:	08000e87 	.word	0x08000e87
 8000e18:	08000e87 	.word	0x08000e87
 8000e1c:	08000e35 	.word	0x08000e35
 8000e20:	08000e49 	.word	0x08000e49
 8000e24:	4a79      	ldr	r2, [pc, #484]	@ (800100c <HAL_GPIO_Init+0x2b4>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d013      	beq.n	8000e52 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8000e2a:	e02c      	b.n	8000e86 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8000e2c:	683b      	ldr	r3, [r7, #0]
 8000e2e:	68db      	ldr	r3, [r3, #12]
 8000e30:	623b      	str	r3, [r7, #32]
          break;
 8000e32:	e029      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	68db      	ldr	r3, [r3, #12]
 8000e38:	3304      	adds	r3, #4
 8000e3a:	623b      	str	r3, [r7, #32]
          break;
 8000e3c:	e024      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8000e3e:	683b      	ldr	r3, [r7, #0]
 8000e40:	68db      	ldr	r3, [r3, #12]
 8000e42:	3308      	adds	r3, #8
 8000e44:	623b      	str	r3, [r7, #32]
          break;
 8000e46:	e01f      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8000e48:	683b      	ldr	r3, [r7, #0]
 8000e4a:	68db      	ldr	r3, [r3, #12]
 8000e4c:	330c      	adds	r3, #12
 8000e4e:	623b      	str	r3, [r7, #32]
          break;
 8000e50:	e01a      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8000e52:	683b      	ldr	r3, [r7, #0]
 8000e54:	689b      	ldr	r3, [r3, #8]
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d102      	bne.n	8000e60 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000e5a:	2304      	movs	r3, #4
 8000e5c:	623b      	str	r3, [r7, #32]
          break;
 8000e5e:	e013      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8000e60:	683b      	ldr	r3, [r7, #0]
 8000e62:	689b      	ldr	r3, [r3, #8]
 8000e64:	2b01      	cmp	r3, #1
 8000e66:	d105      	bne.n	8000e74 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e68:	2308      	movs	r3, #8
 8000e6a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8000e6c:	687b      	ldr	r3, [r7, #4]
 8000e6e:	69fa      	ldr	r2, [r7, #28]
 8000e70:	611a      	str	r2, [r3, #16]
          break;
 8000e72:	e009      	b.n	8000e88 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8000e74:	2308      	movs	r3, #8
 8000e76:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	69fa      	ldr	r2, [r7, #28]
 8000e7c:	615a      	str	r2, [r3, #20]
          break;
 8000e7e:	e003      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8000e80:	2300      	movs	r3, #0
 8000e82:	623b      	str	r3, [r7, #32]
          break;
 8000e84:	e000      	b.n	8000e88 <HAL_GPIO_Init+0x130>
          break;
 8000e86:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8000e88:	69bb      	ldr	r3, [r7, #24]
 8000e8a:	2bff      	cmp	r3, #255	@ 0xff
 8000e8c:	d801      	bhi.n	8000e92 <HAL_GPIO_Init+0x13a>
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	e001      	b.n	8000e96 <HAL_GPIO_Init+0x13e>
 8000e92:	687b      	ldr	r3, [r7, #4]
 8000e94:	3304      	adds	r3, #4
 8000e96:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8000e98:	69bb      	ldr	r3, [r7, #24]
 8000e9a:	2bff      	cmp	r3, #255	@ 0xff
 8000e9c:	d802      	bhi.n	8000ea4 <HAL_GPIO_Init+0x14c>
 8000e9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	e002      	b.n	8000eaa <HAL_GPIO_Init+0x152>
 8000ea4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ea6:	3b08      	subs	r3, #8
 8000ea8:	009b      	lsls	r3, r3, #2
 8000eaa:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8000eac:	697b      	ldr	r3, [r7, #20]
 8000eae:	681a      	ldr	r2, [r3, #0]
 8000eb0:	210f      	movs	r1, #15
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	fa01 f303 	lsl.w	r3, r1, r3
 8000eb8:	43db      	mvns	r3, r3
 8000eba:	401a      	ands	r2, r3
 8000ebc:	6a39      	ldr	r1, [r7, #32]
 8000ebe:	693b      	ldr	r3, [r7, #16]
 8000ec0:	fa01 f303 	lsl.w	r3, r1, r3
 8000ec4:	431a      	orrs	r2, r3
 8000ec6:	697b      	ldr	r3, [r7, #20]
 8000ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000eca:	683b      	ldr	r3, [r7, #0]
 8000ecc:	685b      	ldr	r3, [r3, #4]
 8000ece:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ed2:	2b00      	cmp	r3, #0
 8000ed4:	f000 80b1 	beq.w	800103a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000ed8:	4b4d      	ldr	r3, [pc, #308]	@ (8001010 <HAL_GPIO_Init+0x2b8>)
 8000eda:	699b      	ldr	r3, [r3, #24]
 8000edc:	4a4c      	ldr	r2, [pc, #304]	@ (8001010 <HAL_GPIO_Init+0x2b8>)
 8000ede:	f043 0301 	orr.w	r3, r3, #1
 8000ee2:	6193      	str	r3, [r2, #24]
 8000ee4:	4b4a      	ldr	r3, [pc, #296]	@ (8001010 <HAL_GPIO_Init+0x2b8>)
 8000ee6:	699b      	ldr	r3, [r3, #24]
 8000ee8:	f003 0301 	and.w	r3, r3, #1
 8000eec:	60bb      	str	r3, [r7, #8]
 8000eee:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8000ef0:	4a48      	ldr	r2, [pc, #288]	@ (8001014 <HAL_GPIO_Init+0x2bc>)
 8000ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000ef4:	089b      	lsrs	r3, r3, #2
 8000ef6:	3302      	adds	r3, #2
 8000ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000efc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8000efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f00:	f003 0303 	and.w	r3, r3, #3
 8000f04:	009b      	lsls	r3, r3, #2
 8000f06:	220f      	movs	r2, #15
 8000f08:	fa02 f303 	lsl.w	r3, r2, r3
 8000f0c:	43db      	mvns	r3, r3
 8000f0e:	68fa      	ldr	r2, [r7, #12]
 8000f10:	4013      	ands	r3, r2
 8000f12:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	4a40      	ldr	r2, [pc, #256]	@ (8001018 <HAL_GPIO_Init+0x2c0>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d013      	beq.n	8000f44 <HAL_GPIO_Init+0x1ec>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	4a3f      	ldr	r2, [pc, #252]	@ (800101c <HAL_GPIO_Init+0x2c4>)
 8000f20:	4293      	cmp	r3, r2
 8000f22:	d00d      	beq.n	8000f40 <HAL_GPIO_Init+0x1e8>
 8000f24:	687b      	ldr	r3, [r7, #4]
 8000f26:	4a3e      	ldr	r2, [pc, #248]	@ (8001020 <HAL_GPIO_Init+0x2c8>)
 8000f28:	4293      	cmp	r3, r2
 8000f2a:	d007      	beq.n	8000f3c <HAL_GPIO_Init+0x1e4>
 8000f2c:	687b      	ldr	r3, [r7, #4]
 8000f2e:	4a3d      	ldr	r2, [pc, #244]	@ (8001024 <HAL_GPIO_Init+0x2cc>)
 8000f30:	4293      	cmp	r3, r2
 8000f32:	d101      	bne.n	8000f38 <HAL_GPIO_Init+0x1e0>
 8000f34:	2303      	movs	r3, #3
 8000f36:	e006      	b.n	8000f46 <HAL_GPIO_Init+0x1ee>
 8000f38:	2304      	movs	r3, #4
 8000f3a:	e004      	b.n	8000f46 <HAL_GPIO_Init+0x1ee>
 8000f3c:	2302      	movs	r3, #2
 8000f3e:	e002      	b.n	8000f46 <HAL_GPIO_Init+0x1ee>
 8000f40:	2301      	movs	r3, #1
 8000f42:	e000      	b.n	8000f46 <HAL_GPIO_Init+0x1ee>
 8000f44:	2300      	movs	r3, #0
 8000f46:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8000f48:	f002 0203 	and.w	r2, r2, #3
 8000f4c:	0092      	lsls	r2, r2, #2
 8000f4e:	4093      	lsls	r3, r2
 8000f50:	68fa      	ldr	r2, [r7, #12]
 8000f52:	4313      	orrs	r3, r2
 8000f54:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8000f56:	492f      	ldr	r1, [pc, #188]	@ (8001014 <HAL_GPIO_Init+0x2bc>)
 8000f58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f5a:	089b      	lsrs	r3, r3, #2
 8000f5c:	3302      	adds	r3, #2
 8000f5e:	68fa      	ldr	r2, [r7, #12]
 8000f60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000f64:	683b      	ldr	r3, [r7, #0]
 8000f66:	685b      	ldr	r3, [r3, #4]
 8000f68:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	d006      	beq.n	8000f7e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000f70:	4b2d      	ldr	r3, [pc, #180]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f72:	689a      	ldr	r2, [r3, #8]
 8000f74:	492c      	ldr	r1, [pc, #176]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f76:	69bb      	ldr	r3, [r7, #24]
 8000f78:	4313      	orrs	r3, r2
 8000f7a:	608b      	str	r3, [r1, #8]
 8000f7c:	e006      	b.n	8000f8c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8000f7e:	4b2a      	ldr	r3, [pc, #168]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f80:	689a      	ldr	r2, [r3, #8]
 8000f82:	69bb      	ldr	r3, [r7, #24]
 8000f84:	43db      	mvns	r3, r3
 8000f86:	4928      	ldr	r1, [pc, #160]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f88:	4013      	ands	r3, r2
 8000f8a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000f8c:	683b      	ldr	r3, [r7, #0]
 8000f8e:	685b      	ldr	r3, [r3, #4]
 8000f90:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000f94:	2b00      	cmp	r3, #0
 8000f96:	d006      	beq.n	8000fa6 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000f98:	4b23      	ldr	r3, [pc, #140]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f9a:	68da      	ldr	r2, [r3, #12]
 8000f9c:	4922      	ldr	r1, [pc, #136]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000f9e:	69bb      	ldr	r3, [r7, #24]
 8000fa0:	4313      	orrs	r3, r2
 8000fa2:	60cb      	str	r3, [r1, #12]
 8000fa4:	e006      	b.n	8000fb4 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8000fa6:	4b20      	ldr	r3, [pc, #128]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fa8:	68da      	ldr	r2, [r3, #12]
 8000faa:	69bb      	ldr	r3, [r7, #24]
 8000fac:	43db      	mvns	r3, r3
 8000fae:	491e      	ldr	r1, [pc, #120]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fb0:	4013      	ands	r3, r2
 8000fb2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000fb4:	683b      	ldr	r3, [r7, #0]
 8000fb6:	685b      	ldr	r3, [r3, #4]
 8000fb8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d006      	beq.n	8000fce <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000fc0:	4b19      	ldr	r3, [pc, #100]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fc2:	685a      	ldr	r2, [r3, #4]
 8000fc4:	4918      	ldr	r1, [pc, #96]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fc6:	69bb      	ldr	r3, [r7, #24]
 8000fc8:	4313      	orrs	r3, r2
 8000fca:	604b      	str	r3, [r1, #4]
 8000fcc:	e006      	b.n	8000fdc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000fce:	4b16      	ldr	r3, [pc, #88]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fd0:	685a      	ldr	r2, [r3, #4]
 8000fd2:	69bb      	ldr	r3, [r7, #24]
 8000fd4:	43db      	mvns	r3, r3
 8000fd6:	4914      	ldr	r1, [pc, #80]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fd8:	4013      	ands	r3, r2
 8000fda:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fdc:	683b      	ldr	r3, [r7, #0]
 8000fde:	685b      	ldr	r3, [r3, #4]
 8000fe0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d021      	beq.n	800102c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000fe8:	4b0f      	ldr	r3, [pc, #60]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fea:	681a      	ldr	r2, [r3, #0]
 8000fec:	490e      	ldr	r1, [pc, #56]	@ (8001028 <HAL_GPIO_Init+0x2d0>)
 8000fee:	69bb      	ldr	r3, [r7, #24]
 8000ff0:	4313      	orrs	r3, r2
 8000ff2:	600b      	str	r3, [r1, #0]
 8000ff4:	e021      	b.n	800103a <HAL_GPIO_Init+0x2e2>
 8000ff6:	bf00      	nop
 8000ff8:	10320000 	.word	0x10320000
 8000ffc:	10310000 	.word	0x10310000
 8001000:	10220000 	.word	0x10220000
 8001004:	10210000 	.word	0x10210000
 8001008:	10120000 	.word	0x10120000
 800100c:	10110000 	.word	0x10110000
 8001010:	40021000 	.word	0x40021000
 8001014:	40010000 	.word	0x40010000
 8001018:	40010800 	.word	0x40010800
 800101c:	40010c00 	.word	0x40010c00
 8001020:	40011000 	.word	0x40011000
 8001024:	40011400 	.word	0x40011400
 8001028:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 800102c:	4b0b      	ldr	r3, [pc, #44]	@ (800105c <HAL_GPIO_Init+0x304>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	69bb      	ldr	r3, [r7, #24]
 8001032:	43db      	mvns	r3, r3
 8001034:	4909      	ldr	r1, [pc, #36]	@ (800105c <HAL_GPIO_Init+0x304>)
 8001036:	4013      	ands	r3, r2
 8001038:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 800103a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800103c:	3301      	adds	r3, #1
 800103e:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001040:	683b      	ldr	r3, [r7, #0]
 8001042:	681a      	ldr	r2, [r3, #0]
 8001044:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001046:	fa22 f303 	lsr.w	r3, r2, r3
 800104a:	2b00      	cmp	r3, #0
 800104c:	f47f ae8e 	bne.w	8000d6c <HAL_GPIO_Init+0x14>
  }
}
 8001050:	bf00      	nop
 8001052:	bf00      	nop
 8001054:	372c      	adds	r7, #44	@ 0x2c
 8001056:	46bd      	mov	sp, r7
 8001058:	bc80      	pop	{r7}
 800105a:	4770      	bx	lr
 800105c:	40010400 	.word	0x40010400

08001060 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
 8001066:	6078      	str	r0, [r7, #4]
 8001068:	460b      	mov	r3, r1
 800106a:	807b      	strh	r3, [r7, #2]
 800106c:	4613      	mov	r3, r2
 800106e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001070:	787b      	ldrb	r3, [r7, #1]
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001076:	887a      	ldrh	r2, [r7, #2]
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800107c:	e003      	b.n	8001086 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800107e:	887b      	ldrh	r3, [r7, #2]
 8001080:	041a      	lsls	r2, r3, #16
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	611a      	str	r2, [r3, #16]
}
 8001086:	bf00      	nop
 8001088:	370c      	adds	r7, #12
 800108a:	46bd      	mov	sp, r7
 800108c:	bc80      	pop	{r7}
 800108e:	4770      	bx	lr

08001090 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001090:	b480      	push	{r7}
 8001092:	b085      	sub	sp, #20
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	460b      	mov	r3, r1
 800109a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	68db      	ldr	r3, [r3, #12]
 80010a0:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80010a2:	887a      	ldrh	r2, [r7, #2]
 80010a4:	68fb      	ldr	r3, [r7, #12]
 80010a6:	4013      	ands	r3, r2
 80010a8:	041a      	lsls	r2, r3, #16
 80010aa:	68fb      	ldr	r3, [r7, #12]
 80010ac:	43d9      	mvns	r1, r3
 80010ae:	887b      	ldrh	r3, [r7, #2]
 80010b0:	400b      	ands	r3, r1
 80010b2:	431a      	orrs	r2, r3
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	611a      	str	r2, [r3, #16]
}
 80010b8:	bf00      	nop
 80010ba:	3714      	adds	r7, #20
 80010bc:	46bd      	mov	sp, r7
 80010be:	bc80      	pop	{r7}
 80010c0:	4770      	bx	lr
	...

080010c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b086      	sub	sp, #24
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d101      	bne.n	80010d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e272      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	f003 0301 	and.w	r3, r3, #1
 80010de:	2b00      	cmp	r3, #0
 80010e0:	f000 8087 	beq.w	80011f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80010e4:	4b92      	ldr	r3, [pc, #584]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010e6:	685b      	ldr	r3, [r3, #4]
 80010e8:	f003 030c 	and.w	r3, r3, #12
 80010ec:	2b04      	cmp	r3, #4
 80010ee:	d00c      	beq.n	800110a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80010f0:	4b8f      	ldr	r3, [pc, #572]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010f2:	685b      	ldr	r3, [r3, #4]
 80010f4:	f003 030c 	and.w	r3, r3, #12
 80010f8:	2b08      	cmp	r3, #8
 80010fa:	d112      	bne.n	8001122 <HAL_RCC_OscConfig+0x5e>
 80010fc:	4b8c      	ldr	r3, [pc, #560]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80010fe:	685b      	ldr	r3, [r3, #4]
 8001100:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001104:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001108:	d10b      	bne.n	8001122 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800110a:	4b89      	ldr	r3, [pc, #548]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d06c      	beq.n	80011f0 <HAL_RCC_OscConfig+0x12c>
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	685b      	ldr	r3, [r3, #4]
 800111a:	2b00      	cmp	r3, #0
 800111c:	d168      	bne.n	80011f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800111e:	2301      	movs	r3, #1
 8001120:	e24c      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800112a:	d106      	bne.n	800113a <HAL_RCC_OscConfig+0x76>
 800112c:	4b80      	ldr	r3, [pc, #512]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a7f      	ldr	r2, [pc, #508]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001132:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001136:	6013      	str	r3, [r2, #0]
 8001138:	e02e      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b00      	cmp	r3, #0
 8001140:	d10c      	bne.n	800115c <HAL_RCC_OscConfig+0x98>
 8001142:	4b7b      	ldr	r3, [pc, #492]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	4a7a      	ldr	r2, [pc, #488]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001148:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800114c:	6013      	str	r3, [r2, #0]
 800114e:	4b78      	ldr	r3, [pc, #480]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001150:	681b      	ldr	r3, [r3, #0]
 8001152:	4a77      	ldr	r2, [pc, #476]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001154:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001158:	6013      	str	r3, [r2, #0]
 800115a:	e01d      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	685b      	ldr	r3, [r3, #4]
 8001160:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001164:	d10c      	bne.n	8001180 <HAL_RCC_OscConfig+0xbc>
 8001166:	4b72      	ldr	r3, [pc, #456]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	4a71      	ldr	r2, [pc, #452]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800116c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001170:	6013      	str	r3, [r2, #0]
 8001172:	4b6f      	ldr	r3, [pc, #444]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001174:	681b      	ldr	r3, [r3, #0]
 8001176:	4a6e      	ldr	r2, [pc, #440]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001178:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800117c:	6013      	str	r3, [r2, #0]
 800117e:	e00b      	b.n	8001198 <HAL_RCC_OscConfig+0xd4>
 8001180:	4b6b      	ldr	r3, [pc, #428]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4a6a      	ldr	r2, [pc, #424]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001186:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800118a:	6013      	str	r3, [r2, #0]
 800118c:	4b68      	ldr	r3, [pc, #416]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a67      	ldr	r2, [pc, #412]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001192:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001196:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	685b      	ldr	r3, [r3, #4]
 800119c:	2b00      	cmp	r3, #0
 800119e:	d013      	beq.n	80011c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a0:	f7ff fcc2 	bl	8000b28 <HAL_GetTick>
 80011a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	e008      	b.n	80011ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011a8:	f7ff fcbe 	bl	8000b28 <HAL_GetTick>
 80011ac:	4602      	mov	r2, r0
 80011ae:	693b      	ldr	r3, [r7, #16]
 80011b0:	1ad3      	subs	r3, r2, r3
 80011b2:	2b64      	cmp	r3, #100	@ 0x64
 80011b4:	d901      	bls.n	80011ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80011b6:	2303      	movs	r3, #3
 80011b8:	e200      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011ba:	4b5d      	ldr	r3, [pc, #372]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80011bc:	681b      	ldr	r3, [r3, #0]
 80011be:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d0f0      	beq.n	80011a8 <HAL_RCC_OscConfig+0xe4>
 80011c6:	e014      	b.n	80011f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011c8:	f7ff fcae 	bl	8000b28 <HAL_GetTick>
 80011cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	e008      	b.n	80011e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d0:	f7ff fcaa 	bl	8000b28 <HAL_GetTick>
 80011d4:	4602      	mov	r2, r0
 80011d6:	693b      	ldr	r3, [r7, #16]
 80011d8:	1ad3      	subs	r3, r2, r3
 80011da:	2b64      	cmp	r3, #100	@ 0x64
 80011dc:	d901      	bls.n	80011e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80011de:	2303      	movs	r3, #3
 80011e0:	e1ec      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011e2:	4b53      	ldr	r3, [pc, #332]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80011e4:	681b      	ldr	r3, [r3, #0]
 80011e6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f0      	bne.n	80011d0 <HAL_RCC_OscConfig+0x10c>
 80011ee:	e000      	b.n	80011f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	681b      	ldr	r3, [r3, #0]
 80011f6:	f003 0302 	and.w	r3, r3, #2
 80011fa:	2b00      	cmp	r3, #0
 80011fc:	d063      	beq.n	80012c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80011fe:	4b4c      	ldr	r3, [pc, #304]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001200:	685b      	ldr	r3, [r3, #4]
 8001202:	f003 030c 	and.w	r3, r3, #12
 8001206:	2b00      	cmp	r3, #0
 8001208:	d00b      	beq.n	8001222 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800120a:	4b49      	ldr	r3, [pc, #292]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	f003 030c 	and.w	r3, r3, #12
 8001212:	2b08      	cmp	r3, #8
 8001214:	d11c      	bne.n	8001250 <HAL_RCC_OscConfig+0x18c>
 8001216:	4b46      	ldr	r3, [pc, #280]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001218:	685b      	ldr	r3, [r3, #4]
 800121a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800121e:	2b00      	cmp	r3, #0
 8001220:	d116      	bne.n	8001250 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001222:	4b43      	ldr	r3, [pc, #268]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	f003 0302 	and.w	r3, r3, #2
 800122a:	2b00      	cmp	r3, #0
 800122c:	d005      	beq.n	800123a <HAL_RCC_OscConfig+0x176>
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	2b01      	cmp	r3, #1
 8001234:	d001      	beq.n	800123a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001236:	2301      	movs	r3, #1
 8001238:	e1c0      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800123a:	4b3d      	ldr	r3, [pc, #244]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800123c:	681b      	ldr	r3, [r3, #0]
 800123e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	695b      	ldr	r3, [r3, #20]
 8001246:	00db      	lsls	r3, r3, #3
 8001248:	4939      	ldr	r1, [pc, #228]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800124a:	4313      	orrs	r3, r2
 800124c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800124e:	e03a      	b.n	80012c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	691b      	ldr	r3, [r3, #16]
 8001254:	2b00      	cmp	r3, #0
 8001256:	d020      	beq.n	800129a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001258:	4b36      	ldr	r3, [pc, #216]	@ (8001334 <HAL_RCC_OscConfig+0x270>)
 800125a:	2201      	movs	r2, #1
 800125c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800125e:	f7ff fc63 	bl	8000b28 <HAL_GetTick>
 8001262:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001264:	e008      	b.n	8001278 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001266:	f7ff fc5f 	bl	8000b28 <HAL_GetTick>
 800126a:	4602      	mov	r2, r0
 800126c:	693b      	ldr	r3, [r7, #16]
 800126e:	1ad3      	subs	r3, r2, r3
 8001270:	2b02      	cmp	r3, #2
 8001272:	d901      	bls.n	8001278 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001274:	2303      	movs	r3, #3
 8001276:	e1a1      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001278:	4b2d      	ldr	r3, [pc, #180]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 800127a:	681b      	ldr	r3, [r3, #0]
 800127c:	f003 0302 	and.w	r3, r3, #2
 8001280:	2b00      	cmp	r3, #0
 8001282:	d0f0      	beq.n	8001266 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001284:	4b2a      	ldr	r3, [pc, #168]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	695b      	ldr	r3, [r3, #20]
 8001290:	00db      	lsls	r3, r3, #3
 8001292:	4927      	ldr	r1, [pc, #156]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 8001294:	4313      	orrs	r3, r2
 8001296:	600b      	str	r3, [r1, #0]
 8001298:	e015      	b.n	80012c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800129a:	4b26      	ldr	r3, [pc, #152]	@ (8001334 <HAL_RCC_OscConfig+0x270>)
 800129c:	2200      	movs	r2, #0
 800129e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80012a0:	f7ff fc42 	bl	8000b28 <HAL_GetTick>
 80012a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	e008      	b.n	80012ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012a8:	f7ff fc3e 	bl	8000b28 <HAL_GetTick>
 80012ac:	4602      	mov	r2, r0
 80012ae:	693b      	ldr	r3, [r7, #16]
 80012b0:	1ad3      	subs	r3, r2, r3
 80012b2:	2b02      	cmp	r3, #2
 80012b4:	d901      	bls.n	80012ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80012b6:	2303      	movs	r3, #3
 80012b8:	e180      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012ba:	4b1d      	ldr	r3, [pc, #116]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	f003 0302 	and.w	r3, r3, #2
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d1f0      	bne.n	80012a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	681b      	ldr	r3, [r3, #0]
 80012ca:	f003 0308 	and.w	r3, r3, #8
 80012ce:	2b00      	cmp	r3, #0
 80012d0:	d03a      	beq.n	8001348 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012d2:	687b      	ldr	r3, [r7, #4]
 80012d4:	699b      	ldr	r3, [r3, #24]
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d019      	beq.n	800130e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012da:	4b17      	ldr	r3, [pc, #92]	@ (8001338 <HAL_RCC_OscConfig+0x274>)
 80012dc:	2201      	movs	r2, #1
 80012de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012e0:	f7ff fc22 	bl	8000b28 <HAL_GetTick>
 80012e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e6:	e008      	b.n	80012fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80012e8:	f7ff fc1e 	bl	8000b28 <HAL_GetTick>
 80012ec:	4602      	mov	r2, r0
 80012ee:	693b      	ldr	r3, [r7, #16]
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	2b02      	cmp	r3, #2
 80012f4:	d901      	bls.n	80012fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80012f6:	2303      	movs	r3, #3
 80012f8:	e160      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012fa:	4b0d      	ldr	r3, [pc, #52]	@ (8001330 <HAL_RCC_OscConfig+0x26c>)
 80012fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012fe:	f003 0302 	and.w	r3, r3, #2
 8001302:	2b00      	cmp	r3, #0
 8001304:	d0f0      	beq.n	80012e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001306:	2001      	movs	r0, #1
 8001308:	f000 fa68 	bl	80017dc <RCC_Delay>
 800130c:	e01c      	b.n	8001348 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800130e:	4b0a      	ldr	r3, [pc, #40]	@ (8001338 <HAL_RCC_OscConfig+0x274>)
 8001310:	2200      	movs	r2, #0
 8001312:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001314:	f7ff fc08 	bl	8000b28 <HAL_GetTick>
 8001318:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800131a:	e00f      	b.n	800133c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800131c:	f7ff fc04 	bl	8000b28 <HAL_GetTick>
 8001320:	4602      	mov	r2, r0
 8001322:	693b      	ldr	r3, [r7, #16]
 8001324:	1ad3      	subs	r3, r2, r3
 8001326:	2b02      	cmp	r3, #2
 8001328:	d908      	bls.n	800133c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800132a:	2303      	movs	r3, #3
 800132c:	e146      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
 800132e:	bf00      	nop
 8001330:	40021000 	.word	0x40021000
 8001334:	42420000 	.word	0x42420000
 8001338:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800133c:	4b92      	ldr	r3, [pc, #584]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800133e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001340:	f003 0302 	and.w	r3, r3, #2
 8001344:	2b00      	cmp	r3, #0
 8001346:	d1e9      	bne.n	800131c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	681b      	ldr	r3, [r3, #0]
 800134c:	f003 0304 	and.w	r3, r3, #4
 8001350:	2b00      	cmp	r3, #0
 8001352:	f000 80a6 	beq.w	80014a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001356:	2300      	movs	r3, #0
 8001358:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800135a:	4b8b      	ldr	r3, [pc, #556]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800135c:	69db      	ldr	r3, [r3, #28]
 800135e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001362:	2b00      	cmp	r3, #0
 8001364:	d10d      	bne.n	8001382 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001366:	4b88      	ldr	r3, [pc, #544]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001368:	69db      	ldr	r3, [r3, #28]
 800136a:	4a87      	ldr	r2, [pc, #540]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800136c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001370:	61d3      	str	r3, [r2, #28]
 8001372:	4b85      	ldr	r3, [pc, #532]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001374:	69db      	ldr	r3, [r3, #28]
 8001376:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800137a:	60bb      	str	r3, [r7, #8]
 800137c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800137e:	2301      	movs	r3, #1
 8001380:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001382:	4b82      	ldr	r3, [pc, #520]	@ (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001384:	681b      	ldr	r3, [r3, #0]
 8001386:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800138a:	2b00      	cmp	r3, #0
 800138c:	d118      	bne.n	80013c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800138e:	4b7f      	ldr	r3, [pc, #508]	@ (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4a7e      	ldr	r2, [pc, #504]	@ (800158c <HAL_RCC_OscConfig+0x4c8>)
 8001394:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001398:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800139a:	f7ff fbc5 	bl	8000b28 <HAL_GetTick>
 800139e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a0:	e008      	b.n	80013b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013a2:	f7ff fbc1 	bl	8000b28 <HAL_GetTick>
 80013a6:	4602      	mov	r2, r0
 80013a8:	693b      	ldr	r3, [r7, #16]
 80013aa:	1ad3      	subs	r3, r2, r3
 80013ac:	2b64      	cmp	r3, #100	@ 0x64
 80013ae:	d901      	bls.n	80013b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80013b0:	2303      	movs	r3, #3
 80013b2:	e103      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013b4:	4b75      	ldr	r3, [pc, #468]	@ (800158c <HAL_RCC_OscConfig+0x4c8>)
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d0f0      	beq.n	80013a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	68db      	ldr	r3, [r3, #12]
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d106      	bne.n	80013d6 <HAL_RCC_OscConfig+0x312>
 80013c8:	4b6f      	ldr	r3, [pc, #444]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ca:	6a1b      	ldr	r3, [r3, #32]
 80013cc:	4a6e      	ldr	r2, [pc, #440]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ce:	f043 0301 	orr.w	r3, r3, #1
 80013d2:	6213      	str	r3, [r2, #32]
 80013d4:	e02d      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	68db      	ldr	r3, [r3, #12]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10c      	bne.n	80013f8 <HAL_RCC_OscConfig+0x334>
 80013de:	4b6a      	ldr	r3, [pc, #424]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013e0:	6a1b      	ldr	r3, [r3, #32]
 80013e2:	4a69      	ldr	r2, [pc, #420]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013e4:	f023 0301 	bic.w	r3, r3, #1
 80013e8:	6213      	str	r3, [r2, #32]
 80013ea:	4b67      	ldr	r3, [pc, #412]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013ec:	6a1b      	ldr	r3, [r3, #32]
 80013ee:	4a66      	ldr	r2, [pc, #408]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80013f0:	f023 0304 	bic.w	r3, r3, #4
 80013f4:	6213      	str	r3, [r2, #32]
 80013f6:	e01c      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	68db      	ldr	r3, [r3, #12]
 80013fc:	2b05      	cmp	r3, #5
 80013fe:	d10c      	bne.n	800141a <HAL_RCC_OscConfig+0x356>
 8001400:	4b61      	ldr	r3, [pc, #388]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001402:	6a1b      	ldr	r3, [r3, #32]
 8001404:	4a60      	ldr	r2, [pc, #384]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001406:	f043 0304 	orr.w	r3, r3, #4
 800140a:	6213      	str	r3, [r2, #32]
 800140c:	4b5e      	ldr	r3, [pc, #376]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800140e:	6a1b      	ldr	r3, [r3, #32]
 8001410:	4a5d      	ldr	r2, [pc, #372]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001412:	f043 0301 	orr.w	r3, r3, #1
 8001416:	6213      	str	r3, [r2, #32]
 8001418:	e00b      	b.n	8001432 <HAL_RCC_OscConfig+0x36e>
 800141a:	4b5b      	ldr	r3, [pc, #364]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800141c:	6a1b      	ldr	r3, [r3, #32]
 800141e:	4a5a      	ldr	r2, [pc, #360]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001420:	f023 0301 	bic.w	r3, r3, #1
 8001424:	6213      	str	r3, [r2, #32]
 8001426:	4b58      	ldr	r3, [pc, #352]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001428:	6a1b      	ldr	r3, [r3, #32]
 800142a:	4a57      	ldr	r2, [pc, #348]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800142c:	f023 0304 	bic.w	r3, r3, #4
 8001430:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	68db      	ldr	r3, [r3, #12]
 8001436:	2b00      	cmp	r3, #0
 8001438:	d015      	beq.n	8001466 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800143a:	f7ff fb75 	bl	8000b28 <HAL_GetTick>
 800143e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001440:	e00a      	b.n	8001458 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001442:	f7ff fb71 	bl	8000b28 <HAL_GetTick>
 8001446:	4602      	mov	r2, r0
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	1ad3      	subs	r3, r2, r3
 800144c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001450:	4293      	cmp	r3, r2
 8001452:	d901      	bls.n	8001458 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8001454:	2303      	movs	r3, #3
 8001456:	e0b1      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001458:	4b4b      	ldr	r3, [pc, #300]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800145a:	6a1b      	ldr	r3, [r3, #32]
 800145c:	f003 0302 	and.w	r3, r3, #2
 8001460:	2b00      	cmp	r3, #0
 8001462:	d0ee      	beq.n	8001442 <HAL_RCC_OscConfig+0x37e>
 8001464:	e014      	b.n	8001490 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001466:	f7ff fb5f 	bl	8000b28 <HAL_GetTick>
 800146a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800146c:	e00a      	b.n	8001484 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800146e:	f7ff fb5b 	bl	8000b28 <HAL_GetTick>
 8001472:	4602      	mov	r2, r0
 8001474:	693b      	ldr	r3, [r7, #16]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	f241 3288 	movw	r2, #5000	@ 0x1388
 800147c:	4293      	cmp	r3, r2
 800147e:	d901      	bls.n	8001484 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001480:	2303      	movs	r3, #3
 8001482:	e09b      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001484:	4b40      	ldr	r3, [pc, #256]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001486:	6a1b      	ldr	r3, [r3, #32]
 8001488:	f003 0302 	and.w	r3, r3, #2
 800148c:	2b00      	cmp	r3, #0
 800148e:	d1ee      	bne.n	800146e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001490:	7dfb      	ldrb	r3, [r7, #23]
 8001492:	2b01      	cmp	r3, #1
 8001494:	d105      	bne.n	80014a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001496:	4b3c      	ldr	r3, [pc, #240]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001498:	69db      	ldr	r3, [r3, #28]
 800149a:	4a3b      	ldr	r2, [pc, #236]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800149c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80014a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	69db      	ldr	r3, [r3, #28]
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	f000 8087 	beq.w	80015ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80014ac:	4b36      	ldr	r3, [pc, #216]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014ae:	685b      	ldr	r3, [r3, #4]
 80014b0:	f003 030c 	and.w	r3, r3, #12
 80014b4:	2b08      	cmp	r3, #8
 80014b6:	d061      	beq.n	800157c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b02      	cmp	r3, #2
 80014be:	d146      	bne.n	800154e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80014c0:	4b33      	ldr	r3, [pc, #204]	@ (8001590 <HAL_RCC_OscConfig+0x4cc>)
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014c6:	f7ff fb2f 	bl	8000b28 <HAL_GetTick>
 80014ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014cc:	e008      	b.n	80014e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80014ce:	f7ff fb2b 	bl	8000b28 <HAL_GetTick>
 80014d2:	4602      	mov	r2, r0
 80014d4:	693b      	ldr	r3, [r7, #16]
 80014d6:	1ad3      	subs	r3, r2, r3
 80014d8:	2b02      	cmp	r3, #2
 80014da:	d901      	bls.n	80014e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80014dc:	2303      	movs	r3, #3
 80014de:	e06d      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80014e0:	4b29      	ldr	r3, [pc, #164]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d1f0      	bne.n	80014ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80014ec:	687b      	ldr	r3, [r7, #4]
 80014ee:	6a1b      	ldr	r3, [r3, #32]
 80014f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014f4:	d108      	bne.n	8001508 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80014f6:	4b24      	ldr	r3, [pc, #144]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 80014f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80014fa:	f023 020f 	bic.w	r2, r3, #15
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	4921      	ldr	r1, [pc, #132]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001504:	4313      	orrs	r3, r2
 8001506:	62cb      	str	r3, [r1, #44]	@ 0x2c
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001508:	4b1f      	ldr	r3, [pc, #124]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	6a19      	ldr	r1, [r3, #32]
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001518:	430b      	orrs	r3, r1
 800151a:	491b      	ldr	r1, [pc, #108]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 800151c:	4313      	orrs	r3, r2
 800151e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001520:	4b1b      	ldr	r3, [pc, #108]	@ (8001590 <HAL_RCC_OscConfig+0x4cc>)
 8001522:	2201      	movs	r2, #1
 8001524:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001526:	f7ff faff 	bl	8000b28 <HAL_GetTick>
 800152a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800152c:	e008      	b.n	8001540 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800152e:	f7ff fafb 	bl	8000b28 <HAL_GetTick>
 8001532:	4602      	mov	r2, r0
 8001534:	693b      	ldr	r3, [r7, #16]
 8001536:	1ad3      	subs	r3, r2, r3
 8001538:	2b02      	cmp	r3, #2
 800153a:	d901      	bls.n	8001540 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800153c:	2303      	movs	r3, #3
 800153e:	e03d      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001540:	4b11      	ldr	r3, [pc, #68]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001548:	2b00      	cmp	r3, #0
 800154a:	d0f0      	beq.n	800152e <HAL_RCC_OscConfig+0x46a>
 800154c:	e035      	b.n	80015ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800154e:	4b10      	ldr	r3, [pc, #64]	@ (8001590 <HAL_RCC_OscConfig+0x4cc>)
 8001550:	2200      	movs	r2, #0
 8001552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001554:	f7ff fae8 	bl	8000b28 <HAL_GetTick>
 8001558:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800155a:	e008      	b.n	800156e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800155c:	f7ff fae4 	bl	8000b28 <HAL_GetTick>
 8001560:	4602      	mov	r2, r0
 8001562:	693b      	ldr	r3, [r7, #16]
 8001564:	1ad3      	subs	r3, r2, r3
 8001566:	2b02      	cmp	r3, #2
 8001568:	d901      	bls.n	800156e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800156a:	2303      	movs	r3, #3
 800156c:	e026      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800156e:	4b06      	ldr	r3, [pc, #24]	@ (8001588 <HAL_RCC_OscConfig+0x4c4>)
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001576:	2b00      	cmp	r3, #0
 8001578:	d1f0      	bne.n	800155c <HAL_RCC_OscConfig+0x498>
 800157a:	e01e      	b.n	80015ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	69db      	ldr	r3, [r3, #28]
 8001580:	2b01      	cmp	r3, #1
 8001582:	d107      	bne.n	8001594 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8001584:	2301      	movs	r3, #1
 8001586:	e019      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
 8001588:	40021000 	.word	0x40021000
 800158c:	40007000 	.word	0x40007000
 8001590:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001594:	4b0b      	ldr	r3, [pc, #44]	@ (80015c4 <HAL_RCC_OscConfig+0x500>)
 8001596:	685b      	ldr	r3, [r3, #4]
 8001598:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800159a:	68fb      	ldr	r3, [r7, #12]
 800159c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	6a1b      	ldr	r3, [r3, #32]
 80015a4:	429a      	cmp	r2, r3
 80015a6:	d106      	bne.n	80015b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80015ae:	687b      	ldr	r3, [r7, #4]
 80015b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80015b2:	429a      	cmp	r2, r3
 80015b4:	d001      	beq.n	80015ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80015b6:	2301      	movs	r3, #1
 80015b8:	e000      	b.n	80015bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80015ba:	2300      	movs	r3, #0
}
 80015bc:	4618      	mov	r0, r3
 80015be:	3718      	adds	r7, #24
 80015c0:	46bd      	mov	sp, r7
 80015c2:	bd80      	pop	{r7, pc}
 80015c4:	40021000 	.word	0x40021000

080015c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015c8:	b580      	push	{r7, lr}
 80015ca:	b084      	sub	sp, #16
 80015cc:	af00      	add	r7, sp, #0
 80015ce:	6078      	str	r0, [r7, #4]
 80015d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d101      	bne.n	80015dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015d8:	2301      	movs	r3, #1
 80015da:	e0a0      	b.n	800171e <HAL_RCC_ClockConfig+0x156>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	681b      	ldr	r3, [r3, #0]
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d020      	beq.n	800162a <HAL_RCC_ClockConfig+0x62>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	2b00      	cmp	r3, #0
 80015f2:	d005      	beq.n	8001600 <HAL_RCC_ClockConfig+0x38>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80015f4:	4b4c      	ldr	r3, [pc, #304]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	4a4b      	ldr	r2, [pc, #300]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80015fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80015fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	f003 0308 	and.w	r3, r3, #8
 8001608:	2b00      	cmp	r3, #0
 800160a:	d005      	beq.n	8001618 <HAL_RCC_ClockConfig+0x50>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800160c:	4b46      	ldr	r3, [pc, #280]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 800160e:	685b      	ldr	r3, [r3, #4]
 8001610:	4a45      	ldr	r2, [pc, #276]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001612:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8001616:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001618:	4b43      	ldr	r3, [pc, #268]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 800161a:	685b      	ldr	r3, [r3, #4]
 800161c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4940      	ldr	r1, [pc, #256]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001626:	4313      	orrs	r3, r2
 8001628:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	681b      	ldr	r3, [r3, #0]
 800162e:	f003 0301 	and.w	r3, r3, #1
 8001632:	2b00      	cmp	r3, #0
 8001634:	d040      	beq.n	80016b8 <HAL_RCC_ClockConfig+0xf0>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	685b      	ldr	r3, [r3, #4]
 800163a:	2b01      	cmp	r3, #1
 800163c:	d107      	bne.n	800164e <HAL_RCC_ClockConfig+0x86>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800163e:	4b3a      	ldr	r3, [pc, #232]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001646:	2b00      	cmp	r3, #0
 8001648:	d115      	bne.n	8001676 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e067      	b.n	800171e <HAL_RCC_ClockConfig+0x156>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	685b      	ldr	r3, [r3, #4]
 8001652:	2b02      	cmp	r3, #2
 8001654:	d107      	bne.n	8001666 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001656:	4b34      	ldr	r3, [pc, #208]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001658:	681b      	ldr	r3, [r3, #0]
 800165a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800165e:	2b00      	cmp	r3, #0
 8001660:	d109      	bne.n	8001676 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001662:	2301      	movs	r3, #1
 8001664:	e05b      	b.n	800171e <HAL_RCC_ClockConfig+0x156>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001666:	4b30      	ldr	r3, [pc, #192]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0302 	and.w	r3, r3, #2
 800166e:	2b00      	cmp	r3, #0
 8001670:	d101      	bne.n	8001676 <HAL_RCC_ClockConfig+0xae>
      {
        return HAL_ERROR;
 8001672:	2301      	movs	r3, #1
 8001674:	e053      	b.n	800171e <HAL_RCC_ClockConfig+0x156>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001676:	4b2c      	ldr	r3, [pc, #176]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001678:	685b      	ldr	r3, [r3, #4]
 800167a:	f023 0203 	bic.w	r2, r3, #3
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	685b      	ldr	r3, [r3, #4]
 8001682:	4929      	ldr	r1, [pc, #164]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 8001684:	4313      	orrs	r3, r2
 8001686:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001688:	f7ff fa4e 	bl	8000b28 <HAL_GetTick>
 800168c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800168e:	e00a      	b.n	80016a6 <HAL_RCC_ClockConfig+0xde>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001690:	f7ff fa4a 	bl	8000b28 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800169e:	4293      	cmp	r3, r2
 80016a0:	d901      	bls.n	80016a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_TIMEOUT;
 80016a2:	2303      	movs	r3, #3
 80016a4:	e03b      	b.n	800171e <HAL_RCC_ClockConfig+0x156>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016a6:	4b20      	ldr	r3, [pc, #128]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	f003 020c 	and.w	r2, r3, #12
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	685b      	ldr	r3, [r3, #4]
 80016b2:	009b      	lsls	r3, r3, #2
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d1eb      	bne.n	8001690 <HAL_RCC_ClockConfig+0xc8>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016b8:	687b      	ldr	r3, [r7, #4]
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f003 0304 	and.w	r3, r3, #4
 80016c0:	2b00      	cmp	r3, #0
 80016c2:	d008      	beq.n	80016d6 <HAL_RCC_ClockConfig+0x10e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80016c4:	4b18      	ldr	r3, [pc, #96]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	4915      	ldr	r1, [pc, #84]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016d2:	4313      	orrs	r3, r2
 80016d4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	f003 0308 	and.w	r3, r3, #8
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d009      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x12e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80016e2:	4b11      	ldr	r3, [pc, #68]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016e4:	685b      	ldr	r3, [r3, #4]
 80016e6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	691b      	ldr	r3, [r3, #16]
 80016ee:	00db      	lsls	r3, r3, #3
 80016f0:	490d      	ldr	r1, [pc, #52]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016f2:	4313      	orrs	r3, r2
 80016f4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80016f6:	f000 f81f 	bl	8001738 <HAL_RCC_GetSysClockFreq>
 80016fa:	4602      	mov	r2, r0
 80016fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001728 <HAL_RCC_ClockConfig+0x160>)
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	091b      	lsrs	r3, r3, #4
 8001702:	f003 030f 	and.w	r3, r3, #15
 8001706:	4909      	ldr	r1, [pc, #36]	@ (800172c <HAL_RCC_ClockConfig+0x164>)
 8001708:	5ccb      	ldrb	r3, [r1, r3]
 800170a:	fa22 f303 	lsr.w	r3, r2, r3
 800170e:	4a08      	ldr	r2, [pc, #32]	@ (8001730 <HAL_RCC_ClockConfig+0x168>)
 8001710:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001712:	4b08      	ldr	r3, [pc, #32]	@ (8001734 <HAL_RCC_ClockConfig+0x16c>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4618      	mov	r0, r3
 8001718:	f7ff f9c4 	bl	8000aa4 <HAL_InitTick>

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	40021000 	.word	0x40021000
 800172c:	08002264 	.word	0x08002264
 8001730:	20000000 	.word	0x20000000
 8001734:	20000004 	.word	0x20000004

08001738 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001738:	b480      	push	{r7}
 800173a:	b087      	sub	sp, #28
 800173c:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800173e:	2300      	movs	r3, #0
 8001740:	60fb      	str	r3, [r7, #12]
 8001742:	2300      	movs	r3, #0
 8001744:	60bb      	str	r3, [r7, #8]
 8001746:	2300      	movs	r3, #0
 8001748:	617b      	str	r3, [r7, #20]
 800174a:	2300      	movs	r3, #0
 800174c:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 800174e:	2300      	movs	r3, #0
 8001750:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001752:	4b1d      	ldr	r3, [pc, #116]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x90>)
 8001754:	685b      	ldr	r3, [r3, #4]
 8001756:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	f003 030c 	and.w	r3, r3, #12
 800175e:	2b04      	cmp	r3, #4
 8001760:	d002      	beq.n	8001768 <HAL_RCC_GetSysClockFreq+0x30>
 8001762:	2b08      	cmp	r3, #8
 8001764:	d003      	beq.n	800176e <HAL_RCC_GetSysClockFreq+0x36>
 8001766:	e026      	b.n	80017b6 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001768:	4b18      	ldr	r3, [pc, #96]	@ (80017cc <HAL_RCC_GetSysClockFreq+0x94>)
 800176a:	613b      	str	r3, [r7, #16]
      break;
 800176c:	e026      	b.n	80017bc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800176e:	68fb      	ldr	r3, [r7, #12]
 8001770:	0c9b      	lsrs	r3, r3, #18
 8001772:	f003 030f 	and.w	r3, r3, #15
 8001776:	4a16      	ldr	r2, [pc, #88]	@ (80017d0 <HAL_RCC_GetSysClockFreq+0x98>)
 8001778:	5cd3      	ldrb	r3, [r2, r3]
 800177a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800177c:	68fb      	ldr	r3, [r7, #12]
 800177e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001782:	2b00      	cmp	r3, #0
 8001784:	d00f      	beq.n	80017a6 <HAL_RCC_GetSysClockFreq+0x6e>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
 8001786:	4b10      	ldr	r3, [pc, #64]	@ (80017c8 <HAL_RCC_GetSysClockFreq+0x90>)
 8001788:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800178a:	f003 030f 	and.w	r3, r3, #15
 800178e:	4a11      	ldr	r2, [pc, #68]	@ (80017d4 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001790:	5cd3      	ldrb	r3, [r2, r3]
 8001792:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	4a0d      	ldr	r2, [pc, #52]	@ (80017cc <HAL_RCC_GetSysClockFreq+0x94>)
 8001798:	fb03 f202 	mul.w	r2, r3, r2
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	fbb2 f3f3 	udiv	r3, r2, r3
 80017a2:	617b      	str	r3, [r7, #20]
 80017a4:	e004      	b.n	80017b0 <HAL_RCC_GetSysClockFreq+0x78>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80017a6:	687b      	ldr	r3, [r7, #4]
 80017a8:	4a0b      	ldr	r2, [pc, #44]	@ (80017d8 <HAL_RCC_GetSysClockFreq+0xa0>)
 80017aa:	fb02 f303 	mul.w	r3, r2, r3
 80017ae:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80017b0:	697b      	ldr	r3, [r7, #20]
 80017b2:	613b      	str	r3, [r7, #16]
      break;
 80017b4:	e002      	b.n	80017bc <HAL_RCC_GetSysClockFreq+0x84>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80017b6:	4b05      	ldr	r3, [pc, #20]	@ (80017cc <HAL_RCC_GetSysClockFreq+0x94>)
 80017b8:	613b      	str	r3, [r7, #16]
      break;
 80017ba:	bf00      	nop
    }
  }
  return sysclockfreq;
 80017bc:	693b      	ldr	r3, [r7, #16]
}
 80017be:	4618      	mov	r0, r3
 80017c0:	371c      	adds	r7, #28
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bc80      	pop	{r7}
 80017c6:	4770      	bx	lr
 80017c8:	40021000 	.word	0x40021000
 80017cc:	007a1200 	.word	0x007a1200
 80017d0:	08002274 	.word	0x08002274
 80017d4:	08002284 	.word	0x08002284
 80017d8:	003d0900 	.word	0x003d0900

080017dc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80017dc:	b480      	push	{r7}
 80017de:	b085      	sub	sp, #20
 80017e0:	af00      	add	r7, sp, #0
 80017e2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80017e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001810 <RCC_Delay+0x34>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	4a0a      	ldr	r2, [pc, #40]	@ (8001814 <RCC_Delay+0x38>)
 80017ea:	fba2 2303 	umull	r2, r3, r2, r3
 80017ee:	0a5b      	lsrs	r3, r3, #9
 80017f0:	687a      	ldr	r2, [r7, #4]
 80017f2:	fb02 f303 	mul.w	r3, r2, r3
 80017f6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 80017f8:	bf00      	nop
  }
  while (Delay --);
 80017fa:	68fb      	ldr	r3, [r7, #12]
 80017fc:	1e5a      	subs	r2, r3, #1
 80017fe:	60fa      	str	r2, [r7, #12]
 8001800:	2b00      	cmp	r3, #0
 8001802:	d1f9      	bne.n	80017f8 <RCC_Delay+0x1c>
}
 8001804:	bf00      	nop
 8001806:	bf00      	nop
 8001808:	3714      	adds	r7, #20
 800180a:	46bd      	mov	sp, r7
 800180c:	bc80      	pop	{r7}
 800180e:	4770      	bx	lr
 8001810:	20000000 	.word	0x20000000
 8001814:	10624dd3 	.word	0x10624dd3

08001818 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	b082      	sub	sp, #8
 800181c:	af00      	add	r7, sp, #0
 800181e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2b00      	cmp	r3, #0
 8001824:	d101      	bne.n	800182a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001826:	2301      	movs	r3, #1
 8001828:	e041      	b.n	80018ae <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8001830:	b2db      	uxtb	r3, r3
 8001832:	2b00      	cmp	r3, #0
 8001834:	d106      	bne.n	8001844 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	2200      	movs	r2, #0
 800183a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff f8da 	bl	80009f8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	2202      	movs	r2, #2
 8001848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681a      	ldr	r2, [r3, #0]
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	3304      	adds	r3, #4
 8001854:	4619      	mov	r1, r3
 8001856:	4610      	mov	r0, r2
 8001858:	f000 fa64 	bl	8001d24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	2201      	movs	r2, #1
 8001860:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	2201      	movs	r2, #1
 8001868:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	2201      	movs	r2, #1
 8001870:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	2201      	movs	r2, #1
 8001878:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	2201      	movs	r2, #1
 8001880:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	2201      	movs	r2, #1
 8001888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800188c:	687b      	ldr	r3, [r7, #4]
 800188e:	2201      	movs	r2, #1
 8001890:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2201      	movs	r2, #1
 8001898:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	2201      	movs	r2, #1
 80018a0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	2201      	movs	r2, #1
 80018a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80018ac:	2300      	movs	r3, #0
}
 80018ae:	4618      	mov	r0, r3
 80018b0:	3708      	adds	r7, #8
 80018b2:	46bd      	mov	sp, r7
 80018b4:	bd80      	pop	{r7, pc}
	...

080018b8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b085      	sub	sp, #20
 80018bc:	af00      	add	r7, sp, #0
 80018be:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80018c6:	b2db      	uxtb	r3, r3
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	d001      	beq.n	80018d0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80018cc:	2301      	movs	r3, #1
 80018ce:	e03f      	b.n	8001950 <HAL_TIM_Base_Start_IT+0x98>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	2202      	movs	r2, #2
 80018d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	68da      	ldr	r2, [r3, #12]
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f042 0201 	orr.w	r2, r2, #1
 80018e6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4a1b      	ldr	r2, [pc, #108]	@ (800195c <HAL_TIM_Base_Start_IT+0xa4>)
 80018ee:	4293      	cmp	r3, r2
 80018f0:	d013      	beq.n	800191a <HAL_TIM_Base_Start_IT+0x62>
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80018fa:	d00e      	beq.n	800191a <HAL_TIM_Base_Start_IT+0x62>
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681b      	ldr	r3, [r3, #0]
 8001900:	4a17      	ldr	r2, [pc, #92]	@ (8001960 <HAL_TIM_Base_Start_IT+0xa8>)
 8001902:	4293      	cmp	r3, r2
 8001904:	d009      	beq.n	800191a <HAL_TIM_Base_Start_IT+0x62>
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	681b      	ldr	r3, [r3, #0]
 800190a:	4a16      	ldr	r2, [pc, #88]	@ (8001964 <HAL_TIM_Base_Start_IT+0xac>)
 800190c:	4293      	cmp	r3, r2
 800190e:	d004      	beq.n	800191a <HAL_TIM_Base_Start_IT+0x62>
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	681b      	ldr	r3, [r3, #0]
 8001914:	4a14      	ldr	r2, [pc, #80]	@ (8001968 <HAL_TIM_Base_Start_IT+0xb0>)
 8001916:	4293      	cmp	r3, r2
 8001918:	d111      	bne.n	800193e <HAL_TIM_Base_Start_IT+0x86>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800191a:	687b      	ldr	r3, [r7, #4]
 800191c:	681b      	ldr	r3, [r3, #0]
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	f003 0307 	and.w	r3, r3, #7
 8001924:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001926:	68fb      	ldr	r3, [r7, #12]
 8001928:	2b06      	cmp	r3, #6
 800192a:	d010      	beq.n	800194e <HAL_TIM_Base_Start_IT+0x96>
    {
      __HAL_TIM_ENABLE(htim);
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	681a      	ldr	r2, [r3, #0]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	681b      	ldr	r3, [r3, #0]
 8001936:	f042 0201 	orr.w	r2, r2, #1
 800193a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800193c:	e007      	b.n	800194e <HAL_TIM_Base_Start_IT+0x96>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	681b      	ldr	r3, [r3, #0]
 8001942:	681a      	ldr	r2, [r3, #0]
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	681b      	ldr	r3, [r3, #0]
 8001948:	f042 0201 	orr.w	r2, r2, #1
 800194c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800194e:	2300      	movs	r3, #0
}
 8001950:	4618      	mov	r0, r3
 8001952:	3714      	adds	r7, #20
 8001954:	46bd      	mov	sp, r7
 8001956:	bc80      	pop	{r7}
 8001958:	4770      	bx	lr
 800195a:	bf00      	nop
 800195c:	40012c00 	.word	0x40012c00
 8001960:	40000400 	.word	0x40000400
 8001964:	40000800 	.word	0x40000800
 8001968:	40014000 	.word	0x40014000

0800196c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800196c:	b580      	push	{r7, lr}
 800196e:	b084      	sub	sp, #16
 8001970:	af00      	add	r7, sp, #0
 8001972:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	681b      	ldr	r3, [r3, #0]
 8001978:	68db      	ldr	r3, [r3, #12]
 800197a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	691b      	ldr	r3, [r3, #16]
 8001982:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	f003 0302 	and.w	r3, r3, #2
 800198a:	2b00      	cmp	r3, #0
 800198c:	d020      	beq.n	80019d0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800198e:	68fb      	ldr	r3, [r7, #12]
 8001990:	f003 0302 	and.w	r3, r3, #2
 8001994:	2b00      	cmp	r3, #0
 8001996:	d01b      	beq.n	80019d0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f06f 0202 	mvn.w	r2, #2
 80019a0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2201      	movs	r2, #1
 80019a6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	699b      	ldr	r3, [r3, #24]
 80019ae:	f003 0303 	and.w	r3, r3, #3
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d003      	beq.n	80019be <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80019b6:	6878      	ldr	r0, [r7, #4]
 80019b8:	f000 f998 	bl	8001cec <HAL_TIM_IC_CaptureCallback>
 80019bc:	e005      	b.n	80019ca <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80019be:	6878      	ldr	r0, [r7, #4]
 80019c0:	f000 f98b 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f000 f99a 	bl	8001cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	2200      	movs	r2, #0
 80019ce:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80019d0:	68bb      	ldr	r3, [r7, #8]
 80019d2:	f003 0304 	and.w	r3, r3, #4
 80019d6:	2b00      	cmp	r3, #0
 80019d8:	d020      	beq.n	8001a1c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	f003 0304 	and.w	r3, r3, #4
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d01b      	beq.n	8001a1c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80019e4:	687b      	ldr	r3, [r7, #4]
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f06f 0204 	mvn.w	r2, #4
 80019ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	2202      	movs	r2, #2
 80019f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80019f4:	687b      	ldr	r3, [r7, #4]
 80019f6:	681b      	ldr	r3, [r3, #0]
 80019f8:	699b      	ldr	r3, [r3, #24]
 80019fa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a02:	6878      	ldr	r0, [r7, #4]
 8001a04:	f000 f972 	bl	8001cec <HAL_TIM_IC_CaptureCallback>
 8001a08:	e005      	b.n	8001a16 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f965 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a10:	6878      	ldr	r0, [r7, #4]
 8001a12:	f000 f974 	bl	8001cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	2200      	movs	r2, #0
 8001a1a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8001a1c:	68bb      	ldr	r3, [r7, #8]
 8001a1e:	f003 0308 	and.w	r3, r3, #8
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d020      	beq.n	8001a68 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	f003 0308 	and.w	r3, r3, #8
 8001a2c:	2b00      	cmp	r3, #0
 8001a2e:	d01b      	beq.n	8001a68 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f06f 0208 	mvn.w	r2, #8
 8001a38:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2204      	movs	r2, #4
 8001a3e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	69db      	ldr	r3, [r3, #28]
 8001a46:	f003 0303 	and.w	r3, r3, #3
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d003      	beq.n	8001a56 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a4e:	6878      	ldr	r0, [r7, #4]
 8001a50:	f000 f94c 	bl	8001cec <HAL_TIM_IC_CaptureCallback>
 8001a54:	e005      	b.n	8001a62 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001a56:	6878      	ldr	r0, [r7, #4]
 8001a58:	f000 f93f 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001a5c:	6878      	ldr	r0, [r7, #4]
 8001a5e:	f000 f94e 	bl	8001cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	2200      	movs	r2, #0
 8001a66:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8001a68:	68bb      	ldr	r3, [r7, #8]
 8001a6a:	f003 0310 	and.w	r3, r3, #16
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	d020      	beq.n	8001ab4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8001a72:	68fb      	ldr	r3, [r7, #12]
 8001a74:	f003 0310 	and.w	r3, r3, #16
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d01b      	beq.n	8001ab4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	681b      	ldr	r3, [r3, #0]
 8001a80:	f06f 0210 	mvn.w	r2, #16
 8001a84:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2208      	movs	r2, #8
 8001a8a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	69db      	ldr	r3, [r3, #28]
 8001a92:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d003      	beq.n	8001aa2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001a9a:	6878      	ldr	r0, [r7, #4]
 8001a9c:	f000 f926 	bl	8001cec <HAL_TIM_IC_CaptureCallback>
 8001aa0:	e005      	b.n	8001aae <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001aa2:	6878      	ldr	r0, [r7, #4]
 8001aa4:	f000 f919 	bl	8001cda <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f928 	bl	8001cfe <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8001ab4:	68bb      	ldr	r3, [r7, #8]
 8001ab6:	f003 0301 	and.w	r3, r3, #1
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d00c      	beq.n	8001ad8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	f003 0301 	and.w	r3, r3, #1
 8001ac4:	2b00      	cmp	r3, #0
 8001ac6:	d007      	beq.n	8001ad8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f06f 0201 	mvn.w	r2, #1
 8001ad0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7fe fe90 	bl	80007f8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d00c      	beq.n	8001afc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8001ae2:	68fb      	ldr	r3, [r7, #12]
 8001ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d007      	beq.n	8001afc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	681b      	ldr	r3, [r3, #0]
 8001af0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8001af4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001af6:	6878      	ldr	r0, [r7, #4]
 8001af8:	f000 faa5 	bl	8002046 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8001afc:	68bb      	ldr	r3, [r7, #8]
 8001afe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d00c      	beq.n	8001b20 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8001b06:	68fb      	ldr	r3, [r7, #12]
 8001b08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d007      	beq.n	8001b20 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8001b18:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f000 f8f8 	bl	8001d10 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8001b20:	68bb      	ldr	r3, [r7, #8]
 8001b22:	f003 0320 	and.w	r3, r3, #32
 8001b26:	2b00      	cmp	r3, #0
 8001b28:	d00c      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8001b2a:	68fb      	ldr	r3, [r7, #12]
 8001b2c:	f003 0320 	and.w	r3, r3, #32
 8001b30:	2b00      	cmp	r3, #0
 8001b32:	d007      	beq.n	8001b44 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	f06f 0220 	mvn.w	r2, #32
 8001b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001b3e:	6878      	ldr	r0, [r7, #4]
 8001b40:	f000 fa78 	bl	8002034 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}

08001b4c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8001b4c:	b580      	push	{r7, lr}
 8001b4e:	b084      	sub	sp, #16
 8001b50:	af00      	add	r7, sp, #0
 8001b52:	6078      	str	r0, [r7, #4]
 8001b54:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001b56:	2300      	movs	r3, #0
 8001b58:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001b60:	2b01      	cmp	r3, #1
 8001b62:	d101      	bne.n	8001b68 <HAL_TIM_ConfigClockSource+0x1c>
 8001b64:	2302      	movs	r3, #2
 8001b66:	e0b4      	b.n	8001cd2 <HAL_TIM_ConfigClockSource+0x186>
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2202      	movs	r2, #2
 8001b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	689b      	ldr	r3, [r3, #8]
 8001b7e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8001b80:	68bb      	ldr	r3, [r7, #8]
 8001b82:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8001b86:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001b88:	68bb      	ldr	r3, [r7, #8]
 8001b8a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001b8e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8001b98:	683b      	ldr	r3, [r7, #0]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ba0:	d03e      	beq.n	8001c20 <HAL_TIM_ConfigClockSource+0xd4>
 8001ba2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001ba6:	f200 8087 	bhi.w	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001baa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bae:	f000 8086 	beq.w	8001cbe <HAL_TIM_ConfigClockSource+0x172>
 8001bb2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001bb6:	d87f      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001bb8:	2b70      	cmp	r3, #112	@ 0x70
 8001bba:	d01a      	beq.n	8001bf2 <HAL_TIM_ConfigClockSource+0xa6>
 8001bbc:	2b70      	cmp	r3, #112	@ 0x70
 8001bbe:	d87b      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001bc0:	2b60      	cmp	r3, #96	@ 0x60
 8001bc2:	d050      	beq.n	8001c66 <HAL_TIM_ConfigClockSource+0x11a>
 8001bc4:	2b60      	cmp	r3, #96	@ 0x60
 8001bc6:	d877      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001bc8:	2b50      	cmp	r3, #80	@ 0x50
 8001bca:	d03c      	beq.n	8001c46 <HAL_TIM_ConfigClockSource+0xfa>
 8001bcc:	2b50      	cmp	r3, #80	@ 0x50
 8001bce:	d873      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001bd0:	2b40      	cmp	r3, #64	@ 0x40
 8001bd2:	d058      	beq.n	8001c86 <HAL_TIM_ConfigClockSource+0x13a>
 8001bd4:	2b40      	cmp	r3, #64	@ 0x40
 8001bd6:	d86f      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001bd8:	2b30      	cmp	r3, #48	@ 0x30
 8001bda:	d064      	beq.n	8001ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8001bdc:	2b30      	cmp	r3, #48	@ 0x30
 8001bde:	d86b      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001be0:	2b20      	cmp	r3, #32
 8001be2:	d060      	beq.n	8001ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8001be4:	2b20      	cmp	r3, #32
 8001be6:	d867      	bhi.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d05c      	beq.n	8001ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8001bec:	2b10      	cmp	r3, #16
 8001bee:	d05a      	beq.n	8001ca6 <HAL_TIM_ConfigClockSource+0x15a>
 8001bf0:	e062      	b.n	8001cb8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001bf6:	683b      	ldr	r3, [r7, #0]
 8001bf8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001bfe:	683b      	ldr	r3, [r7, #0]
 8001c00:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001c02:	f000 f992 	bl	8001f2a <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	689b      	ldr	r3, [r3, #8]
 8001c0c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8001c0e:	68bb      	ldr	r3, [r7, #8]
 8001c10:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8001c14:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	68ba      	ldr	r2, [r7, #8]
 8001c1c:	609a      	str	r2, [r3, #8]
      break;
 8001c1e:	e04f      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8001c24:	683b      	ldr	r3, [r7, #0]
 8001c26:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8001c30:	f000 f97b 	bl	8001f2a <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	689a      	ldr	r2, [r3, #8]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001c42:	609a      	str	r2, [r3, #8]
      break;
 8001c44:	e03c      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c52:	461a      	mov	r2, r3
 8001c54:	f000 f8f2 	bl	8001e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	681b      	ldr	r3, [r3, #0]
 8001c5c:	2150      	movs	r1, #80	@ 0x50
 8001c5e:	4618      	mov	r0, r3
 8001c60:	f000 f949 	bl	8001ef6 <TIM_ITRx_SetConfig>
      break;
 8001c64:	e02c      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001c6a:	683b      	ldr	r3, [r7, #0]
 8001c6c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8001c72:	461a      	mov	r2, r3
 8001c74:	f000 f910 	bl	8001e98 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	2160      	movs	r1, #96	@ 0x60
 8001c7e:	4618      	mov	r0, r3
 8001c80:	f000 f939 	bl	8001ef6 <TIM_ITRx_SetConfig>
      break;
 8001c84:	e01c      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8001c92:	461a      	mov	r2, r3
 8001c94:	f000 f8d2 	bl	8001e3c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	681b      	ldr	r3, [r3, #0]
 8001c9c:	2140      	movs	r1, #64	@ 0x40
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f000 f929 	bl	8001ef6 <TIM_ITRx_SetConfig>
      break;
 8001ca4:	e00c      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681a      	ldr	r2, [r3, #0]
 8001caa:	683b      	ldr	r3, [r7, #0]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4610      	mov	r0, r2
 8001cb2:	f000 f920 	bl	8001ef6 <TIM_ITRx_SetConfig>
      break;
 8001cb6:	e003      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	73fb      	strb	r3, [r7, #15]
      break;
 8001cbc:	e000      	b.n	8001cc0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8001cbe:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	2200      	movs	r2, #0
 8001ccc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8001cd0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001cd2:	4618      	mov	r0, r3
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001cda:	b480      	push	{r7}
 8001cdc:	b083      	sub	sp, #12
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001ce2:	bf00      	nop
 8001ce4:	370c      	adds	r7, #12
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bc80      	pop	{r7}
 8001cea:	4770      	bx	lr

08001cec <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b083      	sub	sp, #12
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001cf4:	bf00      	nop
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	bc80      	pop	{r7}
 8001cfc:	4770      	bx	lr

08001cfe <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001cfe:	b480      	push	{r7}
 8001d00:	b083      	sub	sp, #12
 8001d02:	af00      	add	r7, sp, #0
 8001d04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001d06:	bf00      	nop
 8001d08:	370c      	adds	r7, #12
 8001d0a:	46bd      	mov	sp, r7
 8001d0c:	bc80      	pop	{r7}
 8001d0e:	4770      	bx	lr

08001d10 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b083      	sub	sp, #12
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001d18:	bf00      	nop
 8001d1a:	370c      	adds	r7, #12
 8001d1c:	46bd      	mov	sp, r7
 8001d1e:	bc80      	pop	{r7}
 8001d20:	4770      	bx	lr
	...

08001d24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8001d24:	b480      	push	{r7}
 8001d26:	b085      	sub	sp, #20
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]
 8001d2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	4a3b      	ldr	r2, [pc, #236]	@ (8001e24 <TIM_Base_SetConfig+0x100>)
 8001d38:	4293      	cmp	r3, r2
 8001d3a:	d00b      	beq.n	8001d54 <TIM_Base_SetConfig+0x30>
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d42:	d007      	beq.n	8001d54 <TIM_Base_SetConfig+0x30>
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	4a38      	ldr	r2, [pc, #224]	@ (8001e28 <TIM_Base_SetConfig+0x104>)
 8001d48:	4293      	cmp	r3, r2
 8001d4a:	d003      	beq.n	8001d54 <TIM_Base_SetConfig+0x30>
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	4a37      	ldr	r2, [pc, #220]	@ (8001e2c <TIM_Base_SetConfig+0x108>)
 8001d50:	4293      	cmp	r3, r2
 8001d52:	d108      	bne.n	8001d66 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001d5a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001d5c:	683b      	ldr	r3, [r7, #0]
 8001d5e:	685b      	ldr	r3, [r3, #4]
 8001d60:	68fa      	ldr	r2, [r7, #12]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	4a2e      	ldr	r2, [pc, #184]	@ (8001e24 <TIM_Base_SetConfig+0x100>)
 8001d6a:	4293      	cmp	r3, r2
 8001d6c:	d017      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001d74:	d013      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	4a2b      	ldr	r2, [pc, #172]	@ (8001e28 <TIM_Base_SetConfig+0x104>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	d00f      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	4a2a      	ldr	r2, [pc, #168]	@ (8001e2c <TIM_Base_SetConfig+0x108>)
 8001d82:	4293      	cmp	r3, r2
 8001d84:	d00b      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	4a29      	ldr	r2, [pc, #164]	@ (8001e30 <TIM_Base_SetConfig+0x10c>)
 8001d8a:	4293      	cmp	r3, r2
 8001d8c:	d007      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4a28      	ldr	r2, [pc, #160]	@ (8001e34 <TIM_Base_SetConfig+0x110>)
 8001d92:	4293      	cmp	r3, r2
 8001d94:	d003      	beq.n	8001d9e <TIM_Base_SetConfig+0x7a>
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	4a27      	ldr	r2, [pc, #156]	@ (8001e38 <TIM_Base_SetConfig+0x114>)
 8001d9a:	4293      	cmp	r3, r2
 8001d9c:	d108      	bne.n	8001db0 <TIM_Base_SetConfig+0x8c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001d9e:	68fb      	ldr	r3, [r7, #12]
 8001da0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001da4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001da6:	683b      	ldr	r3, [r7, #0]
 8001da8:	68db      	ldr	r3, [r3, #12]
 8001daa:	68fa      	ldr	r2, [r7, #12]
 8001dac:	4313      	orrs	r3, r2
 8001dae:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001db0:	68fb      	ldr	r3, [r7, #12]
 8001db2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	695b      	ldr	r3, [r3, #20]
 8001dba:	4313      	orrs	r3, r2
 8001dbc:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	68fa      	ldr	r2, [r7, #12]
 8001dc2:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	681a      	ldr	r2, [r3, #0]
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	4a13      	ldr	r2, [pc, #76]	@ (8001e24 <TIM_Base_SetConfig+0x100>)
 8001dd8:	4293      	cmp	r3, r2
 8001dda:	d00b      	beq.n	8001df4 <TIM_Base_SetConfig+0xd0>
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	4a14      	ldr	r2, [pc, #80]	@ (8001e30 <TIM_Base_SetConfig+0x10c>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d007      	beq.n	8001df4 <TIM_Base_SetConfig+0xd0>
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	4a13      	ldr	r2, [pc, #76]	@ (8001e34 <TIM_Base_SetConfig+0x110>)
 8001de8:	4293      	cmp	r3, r2
 8001dea:	d003      	beq.n	8001df4 <TIM_Base_SetConfig+0xd0>
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	4a12      	ldr	r2, [pc, #72]	@ (8001e38 <TIM_Base_SetConfig+0x114>)
 8001df0:	4293      	cmp	r3, r2
 8001df2:	d103      	bne.n	8001dfc <TIM_Base_SetConfig+0xd8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	691a      	ldr	r2, [r3, #16]
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	2201      	movs	r2, #1
 8001e00:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	691b      	ldr	r3, [r3, #16]
 8001e06:	f003 0301 	and.w	r3, r3, #1
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d005      	beq.n	8001e1a <TIM_Base_SetConfig+0xf6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	691b      	ldr	r3, [r3, #16]
 8001e12:	f023 0201 	bic.w	r2, r3, #1
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	611a      	str	r2, [r3, #16]
  }
}
 8001e1a:	bf00      	nop
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr
 8001e24:	40012c00 	.word	0x40012c00
 8001e28:	40000400 	.word	0x40000400
 8001e2c:	40000800 	.word	0x40000800
 8001e30:	40014000 	.word	0x40014000
 8001e34:	40014400 	.word	0x40014400
 8001e38:	40014800 	.word	0x40014800

08001e3c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	b087      	sub	sp, #28
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	60f8      	str	r0, [r7, #12]
 8001e44:	60b9      	str	r1, [r7, #8]
 8001e46:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	6a1b      	ldr	r3, [r3, #32]
 8001e4c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	6a1b      	ldr	r3, [r3, #32]
 8001e52:	f023 0201 	bic.w	r2, r3, #1
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001e5a:	68fb      	ldr	r3, [r7, #12]
 8001e5c:	699b      	ldr	r3, [r3, #24]
 8001e5e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8001e60:	693b      	ldr	r3, [r7, #16]
 8001e62:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e66:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	011b      	lsls	r3, r3, #4
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4313      	orrs	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8001e72:	697b      	ldr	r3, [r7, #20]
 8001e74:	f023 030a 	bic.w	r3, r3, #10
 8001e78:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8001e7a:	697a      	ldr	r2, [r7, #20]
 8001e7c:	68bb      	ldr	r3, [r7, #8]
 8001e7e:	4313      	orrs	r3, r2
 8001e80:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8001e82:	68fb      	ldr	r3, [r7, #12]
 8001e84:	693a      	ldr	r2, [r7, #16]
 8001e86:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	697a      	ldr	r2, [r7, #20]
 8001e8c:	621a      	str	r2, [r3, #32]
}
 8001e8e:	bf00      	nop
 8001e90:	371c      	adds	r7, #28
 8001e92:	46bd      	mov	sp, r7
 8001e94:	bc80      	pop	{r7}
 8001e96:	4770      	bx	lr

08001e98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8001e98:	b480      	push	{r7}
 8001e9a:	b087      	sub	sp, #28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	60f8      	str	r0, [r7, #12]
 8001ea0:	60b9      	str	r1, [r7, #8]
 8001ea2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	6a1b      	ldr	r3, [r3, #32]
 8001ea8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8001eaa:	68fb      	ldr	r3, [r7, #12]
 8001eac:	6a1b      	ldr	r3, [r3, #32]
 8001eae:	f023 0210 	bic.w	r2, r3, #16
 8001eb2:	68fb      	ldr	r3, [r7, #12]
 8001eb4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	699b      	ldr	r3, [r3, #24]
 8001eba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8001ebc:	693b      	ldr	r3, [r7, #16]
 8001ebe:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8001ec2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	031b      	lsls	r3, r3, #12
 8001ec8:	693a      	ldr	r2, [r7, #16]
 8001eca:	4313      	orrs	r3, r2
 8001ecc:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8001ece:	697b      	ldr	r3, [r7, #20]
 8001ed0:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8001ed4:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8001ed6:	68bb      	ldr	r3, [r7, #8]
 8001ed8:	011b      	lsls	r3, r3, #4
 8001eda:	697a      	ldr	r2, [r7, #20]
 8001edc:	4313      	orrs	r3, r2
 8001ede:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8001ee0:	68fb      	ldr	r3, [r7, #12]
 8001ee2:	693a      	ldr	r2, [r7, #16]
 8001ee4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8001ee6:	68fb      	ldr	r3, [r7, #12]
 8001ee8:	697a      	ldr	r2, [r7, #20]
 8001eea:	621a      	str	r2, [r3, #32]
}
 8001eec:	bf00      	nop
 8001eee:	371c      	adds	r7, #28
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bc80      	pop	{r7}
 8001ef4:	4770      	bx	lr

08001ef6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8001ef6:	b480      	push	{r7}
 8001ef8:	b085      	sub	sp, #20
 8001efa:	af00      	add	r7, sp, #0
 8001efc:	6078      	str	r0, [r7, #4]
 8001efe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	689b      	ldr	r3, [r3, #8]
 8001f04:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8001f06:	68fb      	ldr	r3, [r7, #12]
 8001f08:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f0c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8001f0e:	683a      	ldr	r2, [r7, #0]
 8001f10:	68fb      	ldr	r3, [r7, #12]
 8001f12:	4313      	orrs	r3, r2
 8001f14:	f043 0307 	orr.w	r3, r3, #7
 8001f18:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68fa      	ldr	r2, [r7, #12]
 8001f1e:	609a      	str	r2, [r3, #8]
}
 8001f20:	bf00      	nop
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	bc80      	pop	{r7}
 8001f28:	4770      	bx	lr

08001f2a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8001f2a:	b480      	push	{r7}
 8001f2c:	b087      	sub	sp, #28
 8001f2e:	af00      	add	r7, sp, #0
 8001f30:	60f8      	str	r0, [r7, #12]
 8001f32:	60b9      	str	r1, [r7, #8]
 8001f34:	607a      	str	r2, [r7, #4]
 8001f36:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8001f38:	68fb      	ldr	r3, [r7, #12]
 8001f3a:	689b      	ldr	r3, [r3, #8]
 8001f3c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8001f3e:	697b      	ldr	r3, [r7, #20]
 8001f40:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8001f44:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	021a      	lsls	r2, r3, #8
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	431a      	orrs	r2, r3
 8001f4e:	68bb      	ldr	r3, [r7, #8]
 8001f50:	4313      	orrs	r3, r2
 8001f52:	697a      	ldr	r2, [r7, #20]
 8001f54:	4313      	orrs	r3, r2
 8001f56:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8001f58:	68fb      	ldr	r3, [r7, #12]
 8001f5a:	697a      	ldr	r2, [r7, #20]
 8001f5c:	609a      	str	r2, [r3, #8]
}
 8001f5e:	bf00      	nop
 8001f60:	371c      	adds	r7, #28
 8001f62:	46bd      	mov	sp, r7
 8001f64:	bc80      	pop	{r7}
 8001f66:	4770      	bx	lr

08001f68 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8001f68:	b480      	push	{r7}
 8001f6a:	b085      	sub	sp, #20
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
 8001f70:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001f78:	2b01      	cmp	r3, #1
 8001f7a:	d101      	bne.n	8001f80 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	e04b      	b.n	8002018 <HAL_TIMEx_MasterConfigSynchronization+0xb0>
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2201      	movs	r2, #1
 8001f84:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2202      	movs	r2, #2
 8001f8c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	681b      	ldr	r3, [r3, #0]
 8001f94:	685b      	ldr	r3, [r3, #4]
 8001f96:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fa6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001fa8:	683b      	ldr	r3, [r7, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4313      	orrs	r3, r2
 8001fb0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	68fa      	ldr	r2, [r7, #12]
 8001fb8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a19      	ldr	r2, [pc, #100]	@ (8002024 <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d013      	beq.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001fcc:	d00e      	beq.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a15      	ldr	r2, [pc, #84]	@ (8002028 <HAL_TIMEx_MasterConfigSynchronization+0xc0>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d009      	beq.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	4a13      	ldr	r2, [pc, #76]	@ (800202c <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8001fde:	4293      	cmp	r3, r2
 8001fe0:	d004      	beq.n	8001fec <HAL_TIMEx_MasterConfigSynchronization+0x84>
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	681b      	ldr	r3, [r3, #0]
 8001fe6:	4a12      	ldr	r2, [pc, #72]	@ (8002030 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8001fe8:	4293      	cmp	r3, r2
 8001fea:	d10c      	bne.n	8002006 <HAL_TIMEx_MasterConfigSynchronization+0x9e>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001ff2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001ff4:	683b      	ldr	r3, [r7, #0]
 8001ff6:	685b      	ldr	r3, [r3, #4]
 8001ff8:	68ba      	ldr	r2, [r7, #8]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	68ba      	ldr	r2, [r7, #8]
 8002004:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2201      	movs	r2, #1
 800200a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	2200      	movs	r2, #0
 8002012:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8002016:	2300      	movs	r3, #0
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	bc80      	pop	{r7}
 8002020:	4770      	bx	lr
 8002022:	bf00      	nop
 8002024:	40012c00 	.word	0x40012c00
 8002028:	40000400 	.word	0x40000400
 800202c:	40000800 	.word	0x40000800
 8002030:	40014000 	.word	0x40014000

08002034 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002034:	b480      	push	{r7}
 8002036:	b083      	sub	sp, #12
 8002038:	af00      	add	r7, sp, #0
 800203a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800203c:	bf00      	nop
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr

08002046 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002046:	b480      	push	{r7}
 8002048:	b083      	sub	sp, #12
 800204a:	af00      	add	r7, sp, #0
 800204c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800204e:	bf00      	nop
 8002050:	370c      	adds	r7, #12
 8002052:	46bd      	mov	sp, r7
 8002054:	bc80      	pop	{r7}
 8002056:	4770      	bx	lr

08002058 <malloc>:
 8002058:	4b02      	ldr	r3, [pc, #8]	@ (8002064 <malloc+0xc>)
 800205a:	4601      	mov	r1, r0
 800205c:	6818      	ldr	r0, [r3, #0]
 800205e:	f000 b825 	b.w	80020ac <_malloc_r>
 8002062:	bf00      	nop
 8002064:	2000000c 	.word	0x2000000c

08002068 <sbrk_aligned>:
 8002068:	b570      	push	{r4, r5, r6, lr}
 800206a:	4e0f      	ldr	r6, [pc, #60]	@ (80020a8 <sbrk_aligned+0x40>)
 800206c:	460c      	mov	r4, r1
 800206e:	6831      	ldr	r1, [r6, #0]
 8002070:	4605      	mov	r5, r0
 8002072:	b911      	cbnz	r1, 800207a <sbrk_aligned+0x12>
 8002074:	f000 f8ae 	bl	80021d4 <_sbrk_r>
 8002078:	6030      	str	r0, [r6, #0]
 800207a:	4621      	mov	r1, r4
 800207c:	4628      	mov	r0, r5
 800207e:	f000 f8a9 	bl	80021d4 <_sbrk_r>
 8002082:	1c43      	adds	r3, r0, #1
 8002084:	d103      	bne.n	800208e <sbrk_aligned+0x26>
 8002086:	f04f 34ff 	mov.w	r4, #4294967295
 800208a:	4620      	mov	r0, r4
 800208c:	bd70      	pop	{r4, r5, r6, pc}
 800208e:	1cc4      	adds	r4, r0, #3
 8002090:	f024 0403 	bic.w	r4, r4, #3
 8002094:	42a0      	cmp	r0, r4
 8002096:	d0f8      	beq.n	800208a <sbrk_aligned+0x22>
 8002098:	1a21      	subs	r1, r4, r0
 800209a:	4628      	mov	r0, r5
 800209c:	f000 f89a 	bl	80021d4 <_sbrk_r>
 80020a0:	3001      	adds	r0, #1
 80020a2:	d1f2      	bne.n	800208a <sbrk_aligned+0x22>
 80020a4:	e7ef      	b.n	8002086 <sbrk_aligned+0x1e>
 80020a6:	bf00      	nop
 80020a8:	200000cc 	.word	0x200000cc

080020ac <_malloc_r>:
 80020ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80020b0:	1ccd      	adds	r5, r1, #3
 80020b2:	f025 0503 	bic.w	r5, r5, #3
 80020b6:	3508      	adds	r5, #8
 80020b8:	2d0c      	cmp	r5, #12
 80020ba:	bf38      	it	cc
 80020bc:	250c      	movcc	r5, #12
 80020be:	2d00      	cmp	r5, #0
 80020c0:	4606      	mov	r6, r0
 80020c2:	db01      	blt.n	80020c8 <_malloc_r+0x1c>
 80020c4:	42a9      	cmp	r1, r5
 80020c6:	d904      	bls.n	80020d2 <_malloc_r+0x26>
 80020c8:	230c      	movs	r3, #12
 80020ca:	6033      	str	r3, [r6, #0]
 80020cc:	2000      	movs	r0, #0
 80020ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80020d2:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80021a8 <_malloc_r+0xfc>
 80020d6:	f000 f869 	bl	80021ac <__malloc_lock>
 80020da:	f8d8 3000 	ldr.w	r3, [r8]
 80020de:	461c      	mov	r4, r3
 80020e0:	bb44      	cbnz	r4, 8002134 <_malloc_r+0x88>
 80020e2:	4629      	mov	r1, r5
 80020e4:	4630      	mov	r0, r6
 80020e6:	f7ff ffbf 	bl	8002068 <sbrk_aligned>
 80020ea:	1c43      	adds	r3, r0, #1
 80020ec:	4604      	mov	r4, r0
 80020ee:	d158      	bne.n	80021a2 <_malloc_r+0xf6>
 80020f0:	f8d8 4000 	ldr.w	r4, [r8]
 80020f4:	4627      	mov	r7, r4
 80020f6:	2f00      	cmp	r7, #0
 80020f8:	d143      	bne.n	8002182 <_malloc_r+0xd6>
 80020fa:	2c00      	cmp	r4, #0
 80020fc:	d04b      	beq.n	8002196 <_malloc_r+0xea>
 80020fe:	6823      	ldr	r3, [r4, #0]
 8002100:	4639      	mov	r1, r7
 8002102:	4630      	mov	r0, r6
 8002104:	eb04 0903 	add.w	r9, r4, r3
 8002108:	f000 f864 	bl	80021d4 <_sbrk_r>
 800210c:	4581      	cmp	r9, r0
 800210e:	d142      	bne.n	8002196 <_malloc_r+0xea>
 8002110:	6821      	ldr	r1, [r4, #0]
 8002112:	4630      	mov	r0, r6
 8002114:	1a6d      	subs	r5, r5, r1
 8002116:	4629      	mov	r1, r5
 8002118:	f7ff ffa6 	bl	8002068 <sbrk_aligned>
 800211c:	3001      	adds	r0, #1
 800211e:	d03a      	beq.n	8002196 <_malloc_r+0xea>
 8002120:	6823      	ldr	r3, [r4, #0]
 8002122:	442b      	add	r3, r5
 8002124:	6023      	str	r3, [r4, #0]
 8002126:	f8d8 3000 	ldr.w	r3, [r8]
 800212a:	685a      	ldr	r2, [r3, #4]
 800212c:	bb62      	cbnz	r2, 8002188 <_malloc_r+0xdc>
 800212e:	f8c8 7000 	str.w	r7, [r8]
 8002132:	e00f      	b.n	8002154 <_malloc_r+0xa8>
 8002134:	6822      	ldr	r2, [r4, #0]
 8002136:	1b52      	subs	r2, r2, r5
 8002138:	d420      	bmi.n	800217c <_malloc_r+0xd0>
 800213a:	2a0b      	cmp	r2, #11
 800213c:	d917      	bls.n	800216e <_malloc_r+0xc2>
 800213e:	1961      	adds	r1, r4, r5
 8002140:	42a3      	cmp	r3, r4
 8002142:	6025      	str	r5, [r4, #0]
 8002144:	bf18      	it	ne
 8002146:	6059      	strne	r1, [r3, #4]
 8002148:	6863      	ldr	r3, [r4, #4]
 800214a:	bf08      	it	eq
 800214c:	f8c8 1000 	streq.w	r1, [r8]
 8002150:	5162      	str	r2, [r4, r5]
 8002152:	604b      	str	r3, [r1, #4]
 8002154:	4630      	mov	r0, r6
 8002156:	f000 f82f 	bl	80021b8 <__malloc_unlock>
 800215a:	f104 000b 	add.w	r0, r4, #11
 800215e:	1d23      	adds	r3, r4, #4
 8002160:	f020 0007 	bic.w	r0, r0, #7
 8002164:	1ac2      	subs	r2, r0, r3
 8002166:	bf1c      	itt	ne
 8002168:	1a1b      	subne	r3, r3, r0
 800216a:	50a3      	strne	r3, [r4, r2]
 800216c:	e7af      	b.n	80020ce <_malloc_r+0x22>
 800216e:	6862      	ldr	r2, [r4, #4]
 8002170:	42a3      	cmp	r3, r4
 8002172:	bf0c      	ite	eq
 8002174:	f8c8 2000 	streq.w	r2, [r8]
 8002178:	605a      	strne	r2, [r3, #4]
 800217a:	e7eb      	b.n	8002154 <_malloc_r+0xa8>
 800217c:	4623      	mov	r3, r4
 800217e:	6864      	ldr	r4, [r4, #4]
 8002180:	e7ae      	b.n	80020e0 <_malloc_r+0x34>
 8002182:	463c      	mov	r4, r7
 8002184:	687f      	ldr	r7, [r7, #4]
 8002186:	e7b6      	b.n	80020f6 <_malloc_r+0x4a>
 8002188:	461a      	mov	r2, r3
 800218a:	685b      	ldr	r3, [r3, #4]
 800218c:	42a3      	cmp	r3, r4
 800218e:	d1fb      	bne.n	8002188 <_malloc_r+0xdc>
 8002190:	2300      	movs	r3, #0
 8002192:	6053      	str	r3, [r2, #4]
 8002194:	e7de      	b.n	8002154 <_malloc_r+0xa8>
 8002196:	230c      	movs	r3, #12
 8002198:	4630      	mov	r0, r6
 800219a:	6033      	str	r3, [r6, #0]
 800219c:	f000 f80c 	bl	80021b8 <__malloc_unlock>
 80021a0:	e794      	b.n	80020cc <_malloc_r+0x20>
 80021a2:	6005      	str	r5, [r0, #0]
 80021a4:	e7d6      	b.n	8002154 <_malloc_r+0xa8>
 80021a6:	bf00      	nop
 80021a8:	200000d0 	.word	0x200000d0

080021ac <__malloc_lock>:
 80021ac:	4801      	ldr	r0, [pc, #4]	@ (80021b4 <__malloc_lock+0x8>)
 80021ae:	f000 b84b 	b.w	8002248 <__retarget_lock_acquire_recursive>
 80021b2:	bf00      	nop
 80021b4:	20000210 	.word	0x20000210

080021b8 <__malloc_unlock>:
 80021b8:	4801      	ldr	r0, [pc, #4]	@ (80021c0 <__malloc_unlock+0x8>)
 80021ba:	f000 b846 	b.w	800224a <__retarget_lock_release_recursive>
 80021be:	bf00      	nop
 80021c0:	20000210 	.word	0x20000210

080021c4 <memset>:
 80021c4:	4603      	mov	r3, r0
 80021c6:	4402      	add	r2, r0
 80021c8:	4293      	cmp	r3, r2
 80021ca:	d100      	bne.n	80021ce <memset+0xa>
 80021cc:	4770      	bx	lr
 80021ce:	f803 1b01 	strb.w	r1, [r3], #1
 80021d2:	e7f9      	b.n	80021c8 <memset+0x4>

080021d4 <_sbrk_r>:
 80021d4:	b538      	push	{r3, r4, r5, lr}
 80021d6:	2300      	movs	r3, #0
 80021d8:	4d05      	ldr	r5, [pc, #20]	@ (80021f0 <_sbrk_r+0x1c>)
 80021da:	4604      	mov	r4, r0
 80021dc:	4608      	mov	r0, r1
 80021de:	602b      	str	r3, [r5, #0]
 80021e0:	f7fe fb82 	bl	80008e8 <_sbrk>
 80021e4:	1c43      	adds	r3, r0, #1
 80021e6:	d102      	bne.n	80021ee <_sbrk_r+0x1a>
 80021e8:	682b      	ldr	r3, [r5, #0]
 80021ea:	b103      	cbz	r3, 80021ee <_sbrk_r+0x1a>
 80021ec:	6023      	str	r3, [r4, #0]
 80021ee:	bd38      	pop	{r3, r4, r5, pc}
 80021f0:	2000020c 	.word	0x2000020c

080021f4 <__errno>:
 80021f4:	4b01      	ldr	r3, [pc, #4]	@ (80021fc <__errno+0x8>)
 80021f6:	6818      	ldr	r0, [r3, #0]
 80021f8:	4770      	bx	lr
 80021fa:	bf00      	nop
 80021fc:	2000000c 	.word	0x2000000c

08002200 <__libc_init_array>:
 8002200:	b570      	push	{r4, r5, r6, lr}
 8002202:	2600      	movs	r6, #0
 8002204:	4d0c      	ldr	r5, [pc, #48]	@ (8002238 <__libc_init_array+0x38>)
 8002206:	4c0d      	ldr	r4, [pc, #52]	@ (800223c <__libc_init_array+0x3c>)
 8002208:	1b64      	subs	r4, r4, r5
 800220a:	10a4      	asrs	r4, r4, #2
 800220c:	42a6      	cmp	r6, r4
 800220e:	d109      	bne.n	8002224 <__libc_init_array+0x24>
 8002210:	f000 f81c 	bl	800224c <_init>
 8002214:	2600      	movs	r6, #0
 8002216:	4d0a      	ldr	r5, [pc, #40]	@ (8002240 <__libc_init_array+0x40>)
 8002218:	4c0a      	ldr	r4, [pc, #40]	@ (8002244 <__libc_init_array+0x44>)
 800221a:	1b64      	subs	r4, r4, r5
 800221c:	10a4      	asrs	r4, r4, #2
 800221e:	42a6      	cmp	r6, r4
 8002220:	d105      	bne.n	800222e <__libc_init_array+0x2e>
 8002222:	bd70      	pop	{r4, r5, r6, pc}
 8002224:	f855 3b04 	ldr.w	r3, [r5], #4
 8002228:	4798      	blx	r3
 800222a:	3601      	adds	r6, #1
 800222c:	e7ee      	b.n	800220c <__libc_init_array+0xc>
 800222e:	f855 3b04 	ldr.w	r3, [r5], #4
 8002232:	4798      	blx	r3
 8002234:	3601      	adds	r6, #1
 8002236:	e7f2      	b.n	800221e <__libc_init_array+0x1e>
 8002238:	08002294 	.word	0x08002294
 800223c:	08002294 	.word	0x08002294
 8002240:	08002294 	.word	0x08002294
 8002244:	08002298 	.word	0x08002298

08002248 <__retarget_lock_acquire_recursive>:
 8002248:	4770      	bx	lr

0800224a <__retarget_lock_release_recursive>:
 800224a:	4770      	bx	lr

0800224c <_init>:
 800224c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800224e:	bf00      	nop
 8002250:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002252:	bc08      	pop	{r3}
 8002254:	469e      	mov	lr, r3
 8002256:	4770      	bx	lr

08002258 <_fini>:
 8002258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800225a:	bf00      	nop
 800225c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800225e:	bc08      	pop	{r3}
 8002260:	469e      	mov	lr, r3
 8002262:	4770      	bx	lr
