# Compile of FetchDecode_Reg.vhd was successful.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 05:43:16 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# ** Fatal: (vsim-3817) Port "rest" of entity "decodeexecute_reg" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /proccessorfinal/DecodeExecuteBuffer File: D:/gam3a/spring 2024/CMPN301 Computer Architecture/my project/Computer-Architecture-Project/DecodeExecute_Reg.vhd Line: 7
# FATAL ERROR while loading design
# Error loading design
# End time: 05:43:16 on May 17,2024, Elapsed time: 0:00:00
# Errors: 1, Warnings: 2
# Compile of ALU.vhd was successful.
# Compile of Controller.vhd was successful.
# Compile of FlagReg.vhd was successful.
# Compile of Instruction_Memory.vhd was successful.
# Compile of PC.vhd was successful.
# Compile of RegFile.vhd was successful.
# Compile of StackReg.vhd was successful.
# Compile of Fetch.vhd was successful.
# Compile of PredictorReg.vhd was successful.
# Compile of Data_Memory.vhd was successful.
# Compile of ProtectedFlagReg.vhd was successful.
# Compile of Decode.vhd was successful.
# Compile of Execute.vhd was successful.
# Compile of Memory.vhd was successful.
# Compile of WriteBack.vhd was successful.
# Compile of ExecuteMemory_Reg.vhd was successful.
# Compile of FetchDecode_Reg.vhd was successful.
# Compile of MemoryWriteBack_Reg.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of Processor.vhd was successful.
# Compile of ForwardingUnit.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# 22 compiles, 0 failed with no errors.
vsim -gui work.proccessorfinal
# vsim -gui work.proccessorfinal 
# Start time: 05:45:04 on May 17,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.proccessorfinal(proccessorfinal_arch)
# Loading work.fetch(fetch_arch)
# Loading work.pc(pc_arch)
# Loading ieee.math_real(body)
# Loading work.instruction_memory(instruction_memory_architecture)
# Loading work.fetchdecode_reg(fetchdecode_reg)
# Loading work.decode(decode_arch)
# Loading work.controller(controller_arch)
# Loading work.regfile(regfile_architecture)
# Loading work.predictorreg(predictorreg_arch)
# Loading work.decodeexecute_reg(decodeexecute_reg)
# Loading work.execute(execute_arch)
# Loading work.alu(struct)
# Loading work.flagreg(flagreg_arch)
# Loading work.forwardingunit(fu_arch)
# Loading work.executememory_reg(executememory_reg)
# Loading work.memory(memory_architecture)
# Loading work.data_memory(data_memory_architecture)
# Loading work.stackreg(stackreg_arch)
# Loading work.protectedflagreg(protectedflags_architecture)
# Loading work.memorywriteback_reg(memorywriteback_reg)
# Loading work.writeback(writeback_arch)
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/rtisignal has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/DecodeStage/OutEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress1(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(2) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(1) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/WriteBackAddress2(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/OutputPortEnable has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/swap has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /proccessorfinal/WriteBackStage/second_operand(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
quit -sim
# End time: 05:45:24 on May 17,2024, Elapsed time: 0:00:20
# Errors: 0, Warnings: 14
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd failed with 1 errors.
# Compile of ProcessorFinal.vhd was successful.
# Compile of DecodeExecute_Reg.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of Execute.vhd failed with 1 errors.
# Compile of Execute.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
# Compile of ProcessorFinal.vhd was successful.
