git clone --depth 1 --no-tags https://github.com/pOrtiz01/DigitalDesign.git f:/verilog_sva_gh_scraper/data/full_repos/756069847
git clone --depth 1 --no-tags https://github.com/shenj7/processor.git f:/verilog_sva_gh_scraper/data/full_repos/756509881
git clone --depth 1 --no-tags https://github.com/YaraHassan3/Single-Cycle-Processor-RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/756106977
git clone --depth 1 --no-tags https://github.com/pueo-pynq/firmware-teb0835.git f:/verilog_sva_gh_scraper/data/full_repos/756400627
git clone --depth 1 --no-tags https://github.com/Doggukkan/DigitalHockey.git f:/verilog_sva_gh_scraper/data/full_repos/756897530
git clone --depth 1 --no-tags https://github.com/DouglasWWolf/xuppl4_cabletest.git f:/verilog_sva_gh_scraper/data/full_repos/757156496
git clone --depth 1 --no-tags https://github.com/coolsakpathak123/RISCV_Project.git f:/verilog_sva_gh_scraper/data/full_repos/756780226
git clone --depth 1 --no-tags https://github.com/bowling233/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/753056963
git clone --depth 1 --no-tags https://github.com/CaioNunes1/Projeto-Arquitetura-monociclo.git f:/verilog_sva_gh_scraper/data/full_repos/756468439
git clone --depth 1 --no-tags https://github.com/JakeHamacher/hamacher-csci330-lab3.git f:/verilog_sva_gh_scraper/data/full_repos/748436032
git clone --depth 1 --no-tags https://github.com/NitoHGa/Cronometro---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/748928287
git clone --depth 1 --no-tags https://github.com/adeirman46/Verilog-by-Example-Companion.git f:/verilog_sva_gh_scraper/data/full_repos/748911867
git clone --depth 1 --no-tags https://github.com/omarzalahh/16-FFT-Radix-2-2-.git f:/verilog_sva_gh_scraper/data/full_repos/749078073
git clone --depth 1 --no-tags https://github.com/Animeshcoder/Computer_organization_and_systems.git f:/verilog_sva_gh_scraper/data/full_repos/750241475
git clone --depth 1 --no-tags https://github.com/Abhi-Singh11/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749678031
git clone --depth 1 --no-tags https://github.com/amr-elberry/ALU_ArithmaticLogicUnit_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/749498721
git clone --depth 1 --no-tags https://github.com/happybear98/VHDL_clock_system.git f:/verilog_sva_gh_scraper/data/full_repos/749616164
git clone --depth 1 --no-tags https://github.com/mthudaa/PWM_Generator_FPGA_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/750427771
git clone --depth 1 --no-tags https://github.com/prushton-riscv/processor.git f:/verilog_sva_gh_scraper/data/full_repos/756422888
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/APB_Interface_Simulation.git f:/verilog_sva_gh_scraper/data/full_repos/756307989
git clone --depth 1 --no-tags https://github.com/surajPrajapati-rgb/Computer-Organisation-and-System.git f:/verilog_sva_gh_scraper/data/full_repos/749343814
git clone --depth 1 --no-tags https://github.com/mj1069/Mj32.git f:/verilog_sva_gh_scraper/data/full_repos/754589488
git clone --depth 1 --no-tags https://github.com/aditya-me13/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/755350255
git clone --depth 1 --no-tags https://github.com/Liorkap/VLSI_CAD.git f:/verilog_sva_gh_scraper/data/full_repos/750386103
git clone --depth 1 --no-tags https://github.com/VIKRUTHI/Cric_scorecard_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/748503202
git clone --depth 1 --no-tags https://github.com/konno0121/PipeV_step.git f:/verilog_sva_gh_scraper/data/full_repos/748598372
git clone --depth 1 --no-tags https://github.com/manukop/MACUNIT.git f:/verilog_sva_gh_scraper/data/full_repos/748953418
git clone --depth 1 --no-tags https://github.com/MonaaMansour/Master-Information-Block-Decoding-for-NR-5G-Technology.git f:/verilog_sva_gh_scraper/data/full_repos/753770747
git clone --depth 1 --no-tags https://github.com/DanielaPavlenco/Circuit-For-Time-Measurement.git f:/verilog_sva_gh_scraper/data/full_repos/754063165
git clone --depth 1 --no-tags https://github.com/CHENCHETY-ABHISHEK/EE3402-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/751251520
git clone --depth 1 --no-tags https://github.com/Pilouco26/Estructura-de-Computadors-FASE1.git f:/verilog_sva_gh_scraper/data/full_repos/754279115
git clone --depth 1 --no-tags https://github.com/cixiny/NANDLAND-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/754452561
git clone --depth 1 --no-tags https://github.com/Arefegh/Logic-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/754645234
git clone --depth 1 --no-tags https://github.com/MayureshDeshpande/VeriTM.git f:/verilog_sva_gh_scraper/data/full_repos/754693660
git clone --depth 1 --no-tags https://github.com/karthickm12/hdlbits_solutions_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/751174199
git clone --depth 1 --no-tags https://github.com/CorconTI/FPGA_temp_sens.git f:/verilog_sva_gh_scraper/data/full_repos/754916000
git clone --depth 1 --no-tags https://github.com/Vibhav-Gopal/UART-TB.git f:/verilog_sva_gh_scraper/data/full_repos/755049373
git clone --depth 1 --no-tags https://github.com/patrickparseg/Traffic-Light-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/754424360
git clone --depth 1 --no-tags https://github.com/ThomasGutek/PipelinedCPUVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/755321621
git clone --depth 1 --no-tags https://github.com/tarun-prakash/riscv_simple_core.git f:/verilog_sva_gh_scraper/data/full_repos/756928601
git clone --depth 1 --no-tags https://github.com/aliciacilmora/riscv.git f:/verilog_sva_gh_scraper/data/full_repos/757005929
git clone --depth 1 --no-tags https://github.com/Gatsch/jku-tt06-ledcontroller.git f:/verilog_sva_gh_scraper/data/full_repos/753188346
git clone --depth 1 --no-tags https://github.com/mohammadKazzazi/Multi-cycle-MIPS-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/757121802
git clone --depth 1 --no-tags https://github.com/yardenmodan/Flappy.git f:/verilog_sva_gh_scraper/data/full_repos/757141806
git clone --depth 1 --no-tags https://github.com/michaelakbu/ALU-.git f:/verilog_sva_gh_scraper/data/full_repos/756204275
git clone --depth 1 --no-tags https://github.com/KaihaoYuHW/Verilog_infrared-remote-control.git f:/verilog_sva_gh_scraper/data/full_repos/749173351
git clone --depth 1 --no-tags https://github.com/FINALxxx/Sandbox.git f:/verilog_sva_gh_scraper/data/full_repos/749047461
git clone --depth 1 --no-tags https://github.com/ruizmar1/Pipelined-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/749547876
git clone --depth 1 --no-tags https://github.com/ZeinNoureddin/Pipelined-RISC-V-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/751067698
git clone --depth 1 --no-tags https://github.com/KiarashDalir2003/wheelOfLuck.git f:/verilog_sva_gh_scraper/data/full_repos/751183573
git clone --depth 1 --no-tags https://github.com/THIRU-1074/32-BIT-ALU-USING-VERILOG-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/751350697
git clone --depth 1 --no-tags https://github.com/20msi2/Mini-RISC-Computer.git f:/verilog_sva_gh_scraper/data/full_repos/751443706
git clone --depth 1 --no-tags https://github.com/Eridarus/rusc_i.git f:/verilog_sva_gh_scraper/data/full_repos/751627039
git clone --depth 1 --no-tags https://github.com/ShiYue-HelloWorld/Write-CPU-by-yourself.git f:/verilog_sva_gh_scraper/data/full_repos/752683820
git clone --depth 1 --no-tags https://github.com/rishabh4749/One_To_Four_Demux.git f:/verilog_sva_gh_scraper/data/full_repos/752548441
git clone --depth 1 --no-tags https://github.com/Varundeep5435/Spatial-filter.git f:/verilog_sva_gh_scraper/data/full_repos/752548781
git clone --depth 1 --no-tags https://github.com/MustafaTarek77/Advanced-Encryption-Standard-AES.git f:/verilog_sva_gh_scraper/data/full_repos/749729387
git clone --depth 1 --no-tags https://github.com/Hamza-Ali10/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/753196962
git clone --depth 1 --no-tags https://github.com/xdu-zhangfan/RTL_Libraries.git f:/verilog_sva_gh_scraper/data/full_repos/754432573
git clone --depth 1 --no-tags https://github.com/nguyendaithien/LSI_CONTEST_HUST.git f:/verilog_sva_gh_scraper/data/full_repos/750716889
git clone --depth 1 --no-tags https://github.com/CasperWhite13/AD8Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/750756106
git clone --depth 1 --no-tags https://github.com/Soumil-07/riscv-core.git f:/verilog_sva_gh_scraper/data/full_repos/752378137
git clone --depth 1 --no-tags https://github.com/phn210/fpga-ascon.git f:/verilog_sva_gh_scraper/data/full_repos/754344502
git clone --depth 1 --no-tags https://github.com/AsparaGus116/Quartus.git f:/verilog_sva_gh_scraper/data/full_repos/756157954
git clone --depth 1 --no-tags https://github.com/Rithikiitb/pwm.git f:/verilog_sva_gh_scraper/data/full_repos/749043421
git clone --depth 1 --no-tags https://github.com/techmanyuan/fpgauartgai.git f:/verilog_sva_gh_scraper/data/full_repos/749258305
git clone --depth 1 --no-tags https://github.com/mitnk/nextpnr-9k-lcd.git f:/verilog_sva_gh_scraper/data/full_repos/749409985
git clone --depth 1 --no-tags https://github.com/MahsaNasehi/ModifiedProj.git f:/verilog_sva_gh_scraper/data/full_repos/749647629
git clone --depth 1 --no-tags https://github.com/kevserrk/FB-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/749947197
git clone --depth 1 --no-tags https://github.com/iurww/BUAA-CO.git f:/verilog_sva_gh_scraper/data/full_repos/750143050
git clone --depth 1 --no-tags https://github.com/chen96013/VLSI-final.git f:/verilog_sva_gh_scraper/data/full_repos/750452823
git clone --depth 1 --no-tags https://github.com/cbgch/UUUUUUUUUUU.git f:/verilog_sva_gh_scraper/data/full_repos/750712914
git clone --depth 1 --no-tags https://github.com/antiwck/Sevent-Segment-Display-Decoder.git f:/verilog_sva_gh_scraper/data/full_repos/751200831
git clone --depth 1 --no-tags https://github.com/afarajlou/Logic-Labratory.git f:/verilog_sva_gh_scraper/data/full_repos/751255047
git clone --depth 1 --no-tags https://github.com/tututugege/srt-2-divider.git f:/verilog_sva_gh_scraper/data/full_repos/751516582
git clone --depth 1 --no-tags https://github.com/a105520401/ICC2021.git f:/verilog_sva_gh_scraper/data/full_repos/751494936
git clone --depth 1 --no-tags https://github.com/Bruno325/Audi-e-tron-Light-Show.git f:/verilog_sva_gh_scraper/data/full_repos/751697323
git clone --depth 1 --no-tags https://github.com/meckbau/test.git f:/verilog_sva_gh_scraper/data/full_repos/752069288
git clone --depth 1 --no-tags https://github.com/golo230/multicycleProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/752137872
git clone --depth 1 --no-tags https://github.com/Nevanp/Deliverable_2.git f:/verilog_sva_gh_scraper/data/full_repos/752048777
git clone --depth 1 --no-tags https://github.com/MVS-Abhiram/Dual_port_ram_overidding.git f:/verilog_sva_gh_scraper/data/full_repos/752265460
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/GSC.git f:/verilog_sva_gh_scraper/data/full_repos/753176264
git clone --depth 1 --no-tags https://github.com/Ritik662/elevator-controller.git f:/verilog_sva_gh_scraper/data/full_repos/754123938
git clone --depth 1 --no-tags https://github.com/mikewarot/FPGA_NCO.git f:/verilog_sva_gh_scraper/data/full_repos/752782180
git clone --depth 1 --no-tags https://github.com/giovanniargueta1/FPGA-vending-machine.git f:/verilog_sva_gh_scraper/data/full_repos/753667720
git clone --depth 1 --no-tags https://github.com/z300z1991/tt-fpga-hdl-demo.git f:/verilog_sva_gh_scraper/data/full_repos/754844389
git clone --depth 1 --no-tags https://github.com/MohabAmged/SPI-PROTOCOL-MASTER.git f:/verilog_sva_gh_scraper/data/full_repos/755345564
git clone --depth 1 --no-tags https://github.com/maktheus/Mips-processor-v2.git f:/verilog_sva_gh_scraper/data/full_repos/751951187
git clone --depth 1 --no-tags https://github.com/shravanbishnoi/Computer-Organisation-System.git f:/verilog_sva_gh_scraper/data/full_repos/749696330
git clone --depth 1 --no-tags https://github.com/halaalfaris/MIPS32_pipelined_processor.git f:/verilog_sva_gh_scraper/data/full_repos/751848461
git clone --depth 1 --no-tags https://github.com/AniketKumarC7/8Bit-Microprocessor.git f:/verilog_sva_gh_scraper/data/full_repos/755974528
git clone --depth 1 --no-tags https://github.com/xeedotechnologies/SampleRepo.git f:/verilog_sva_gh_scraper/data/full_repos/756223410
git clone --depth 1 --no-tags https://github.com/zoezheng04/InfoProc-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/751611710
git clone --depth 1 --no-tags https://github.com/Mr-Kaushal-22/Synq_FIFO_UART_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/755391783
git clone --depth 1 --no-tags https://github.com/Harminder13/ELEC-374-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/749646112
git clone --depth 1 --no-tags https://github.com/Feiniu6ABC/srio_test.git f:/verilog_sva_gh_scraper/data/full_repos/752495207
git clone --depth 1 --no-tags https://github.com/DJosueMM/gray_decoder-FPGAOL_CAAS_test.git f:/verilog_sva_gh_scraper/data/full_repos/756585196
git clone --depth 1 --no-tags https://github.com/Voidmarcos00/VSDSquadron-Mini.git f:/verilog_sva_gh_scraper/data/full_repos/757426384
git clone --depth 1 --no-tags https://github.com/108368062/other_verilog_practice.git f:/verilog_sva_gh_scraper/data/full_repos/752521651
git clone --depth 1 --no-tags https://github.com/srujana30-106/verilog.git f:/verilog_sva_gh_scraper/data/full_repos/754566242
