{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:35:02 2020 " "Info: Processing started: Fri Jun 12 11:35:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab1_5 -c lab1_5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab1_5 -c lab1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_5.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file lab1_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab1_5 " "Info: Found entity 1: lab1_5" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 lab01_4 " "Info: Found entity 2: lab01_4" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 freq_div " "Info: Found entity 3: freq_div" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 44 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work1 lab1_5.v(9) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(9): created implicit net for \"clk_work1\"" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work2 lab1_5.v(10) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(10): created implicit net for \"clk_work2\"" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_work lab1_5.v(11) " "Warning (10236): Verilog HDL Implicit Net warning at lab1_5.v(11): created implicit net for \"clk_work\"" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1}
{ "Critical Warning" "WVRFX_VERI_PORT_DECL_WITH_DIMS" "pattern unpacked lab1_5.v(20) " "Critical Warning (10226): Verilog HDL Port Declaration warning at lab1_5.v(20): port declaration for \"pattern\" declares unpacked dimensions but the data type declaration does not" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 20 0 0 } }  } 1 10226 "Verilog HDL Port Declaration warning at %3!s!: port declaration for \"%1!s!\" declares %2!s! dimensions but the data type declaration does not" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_OBJ_DECL_HERE" "pattern lab1_5.v(18) " "Info (10151): Verilog HDL Declaration information at lab1_5.v(18): \"pattern\" is declared here" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 18 0 0 } }  } 0 10151 "Verilog HDL Declaration information at %2!s!: \"%1!s!\" is declared here" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "pattern packed lab1_5.v(20) " "Warning (10227): Verilog HDL Port Declaration warning at lab1_5.v(20): data type declaration for \"pattern\" declares packed dimensions but the port declaration declaration does not" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 20 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab1_5 " "Info: Elaborating entity \"lab1_5\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:red " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:red\"" {  } { { "lab1_5.v" "red" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 9 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab1_5.v(51) " "Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:green " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:green\"" {  } { { "lab1_5.v" "green" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 10 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab1_5.v(51) " "Warning (10240): Verilog HDL Always Construct warning at lab1_5.v(51): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab01_4 lab01_4:M2 " "Info: Elaborating entity \"lab01_4\" for hierarchy \"lab01_4:M2\"" {  } { { "lab1_5.v" "M2" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:red\|divider\[0\]~0 20 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=20) from the following logic: \"freq_div:red\|divider\[0\]~0\"" {  } { { "lab1_5.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 57 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:green\|divider\[0\]~0 23 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=23) from the following logic: \"freq_div:green\|divider\[0\]~0\"" {  } { { "lab1_5.v" "divider\[0\]~0" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 57 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:red\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:red\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:red\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:red\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 20 " "Info: Parameter \"LPM_WIDTH\" = \"20\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:red\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:red\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:green\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:green\|lpm_counter:divider_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:green\|lpm_counter:divider_rtl_1 " "Info: Instantiated megafunction \"freq_div:green\|lpm_counter:divider_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 23 " "Info: Parameter \"LPM_WIDTH\" = \"23\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter freq_div:green\|lpm_counter:divider_rtl_1 " "Info: Elaborated megafunction instantiation \"freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:green\|lpm_counter:divider_rtl_1\"" {  } { { "lpm_counter.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "ctl_bit VCC " "Warning (13410): Pin \"ctl_bit\" is stuck at VCC" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "113 " "Info: Implemented 113 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Info: Implemented 17 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "94 " "Info: Implemented 94 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "225 " "Info: Peak virtual memory: 225 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 11:35:05 2020 " "Info: Processing ended: Fri Jun 12 11:35:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:35:07 2020 " "Info: Processing started: Fri Jun 12 11:35:07 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "lab1_5 EPF10K30ATC144-3 " "Info: Selected device EPF10K30ATC144-3 for design \"lab1_5\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Fri Jun 12 2020 11:35:07 " "Info: Started fitting attempt 1 on Fri Jun 12 2020 at 11:35:07" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 11:35:10 2020 " "Info: Processing ended: Fri Jun 12 11:35:10 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:35:12 2020 " "Info: Processing started: Fri Jun 12 11:35:12 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 11:35:13 2020 " "Info: Processing ended: Fri Jun 12 11:35:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jun 12 11:35:15 2020 " "Info: Processing started: Fri Jun 12 11:35:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off lab1_5 -c lab1_5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] " "Info: Detected ripple clock \"freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] " "Info: Detected ripple clock \"freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "clk_work~1 " "Info: Detected gated clock \"clk_work~1\" as buffer" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_work~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "lab01_4:M2\|pattern\[8\] " "Info: Detected ripple clock \"lab01_4:M2\|pattern\[8\]\" as buffer" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lab01_4:M2\|pattern\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register lab01_4:M2\|pattern\[0\] register lab01_4:M2\|pattern\[4\] 69.44 MHz 14.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 69.44 MHz between source register \"lab01_4:M2\|pattern\[0\]\" and destination register \"lab01_4:M2\|pattern\[4\]\" (period= 14.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.100 ns + Longest register register " "Info: + Longest register to register delay is 12.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_4:M2\|pattern\[0\] 1 REG LC4_B20 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B20; Fanout = 11; REG Node = 'lab01_4:M2\|pattern\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_4:M2|pattern[0] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 4.100 ns lab01_4:M2\|WideOr3~14 2 COMB LC1_B23 3 " "Info: 2: + IC(1.900 ns) + CELL(2.200 ns) = 4.100 ns; Loc. = LC1_B23; Fanout = 3; COMB Node = 'lab01_4:M2\|WideOr3~14'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { lab01_4:M2|pattern[0] lab01_4:M2|WideOr3~14 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(2.200 ns) 7.900 ns lab01_4:M2\|WideOr4~2 3 COMB LC4_B19 1 " "Info: 3: + IC(1.600 ns) + CELL(2.200 ns) = 7.900 ns; Loc. = LC4_B19; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr4~2'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { lab01_4:M2|WideOr3~14 lab01_4:M2|WideOr4~2 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(2.300 ns) 10.400 ns lab01_4:M2\|WideOr4~4 4 COMB LC5_B19 1 " "Info: 4: + IC(0.200 ns) + CELL(2.300 ns) = 10.400 ns; Loc. = LC5_B19; Fanout = 1; COMB Node = 'lab01_4:M2\|WideOr4~4'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lab01_4:M2|WideOr4~2 lab01_4:M2|WideOr4~4 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(1.500 ns) 12.100 ns lab01_4:M2\|pattern\[4\] 5 REG LC1_B19 11 " "Info: 5: + IC(0.200 ns) + CELL(1.500 ns) = 12.100 ns; Loc. = LC1_B19; Fanout = 11; REG Node = 'lab01_4:M2\|pattern\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.700 ns" { lab01_4:M2|WideOr4~4 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.200 ns ( 67.77 % ) " "Info: Total cell delay = 8.200 ns ( 67.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.900 ns ( 32.23 % ) " "Info: Total interconnect delay = 3.900 ns ( 32.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { lab01_4:M2|pattern[0] lab01_4:M2|WideOr3~14 lab01_4:M2|WideOr4~2 lab01_4:M2|WideOr4~4 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { lab01_4:M2|pattern[0] {} lab01_4:M2|WideOr3~14 {} lab01_4:M2|WideOr4~2 {} lab01_4:M2|WideOr4~4 {} lab01_4:M2|pattern[4] {} } { 0.000ns 1.900ns 1.600ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.300ns 1.500ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.200 ns - Smallest " "Info: - Smallest clock skew is -0.200 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 12.800 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 12.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\] 2 REG LC6_B29 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC6_B29; Fanout = 2; REG Node = 'freq_div:red\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[19\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(2.200 ns) 8.200 ns clk_work~1 3 COMB LC1_B24 8 " "Info: 3: + IC(1.700 ns) + CELL(2.200 ns) = 8.200 ns; Loc. = LC1_B24; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.900 ns" { freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 12.800 ns lab01_4:M2\|pattern\[4\] 4 REG LC1_B19 11 " "Info: 4: + IC(4.600 ns) + CELL(0.000 ns) = 12.800 ns; Loc. = LC1_B19; Fanout = 11; REG Node = 'lab01_4:M2\|pattern\[4\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk_work~1 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.59 % ) " "Info: Total cell delay = 4.300 ns ( 33.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.500 ns ( 66.41 % ) " "Info: Total interconnect delay = 8.500 ns ( 66.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[4] {} } { 0.000ns 0.000ns 2.200ns 1.700ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.000 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_B36 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_B36; Fanout = 2; REG Node = 'freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 8.400 ns clk_work~1 3 COMB LC1_B24 8 " "Info: 3: + IC(1.900 ns) + CELL(2.200 ns) = 8.400 ns; Loc. = LC1_B24; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 13.000 ns lab01_4:M2\|pattern\[0\] 4 REG LC4_B20 11 " "Info: 4: + IC(4.600 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC4_B20; Fanout = 11; REG Node = 'lab01_4:M2\|pattern\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk_work~1 lab01_4:M2|pattern[0] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.08 % ) " "Info: Total cell delay = 4.300 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 66.92 % ) " "Info: Total interconnect delay = 8.700 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[0] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[4] {} } { 0.000ns 0.000ns 2.200ns 1.700ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[0] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "1.400 ns + " "Info: + Micro setup delay of destination is 1.400 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.100 ns" { lab01_4:M2|pattern[0] lab01_4:M2|WideOr3~14 lab01_4:M2|WideOr4~2 lab01_4:M2|WideOr4~4 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.100 ns" { lab01_4:M2|pattern[0] {} lab01_4:M2|WideOr3~14 {} lab01_4:M2|WideOr4~2 {} lab01_4:M2|WideOr4~4 {} lab01_4:M2|pattern[4] {} } { 0.000ns 1.900ns 1.600ns 0.200ns 0.200ns } { 0.000ns 2.200ns 2.200ns 2.300ns 1.500ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.800 ns" { clk freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] clk_work~1 lab01_4:M2|pattern[4] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "12.800 ns" { clk {} clk~out {} freq_div:red|lpm_counter:divider_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[19] {} clk_work~1 {} lab01_4:M2|pattern[4] {} } { 0.000ns 0.000ns 2.200ns 1.700ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[0] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk shift_green\[3\] lab01_4:M2\|pattern\[8\] 28.400 ns register " "Info: tco from clock \"clk\" to destination pin \"shift_green\[3\]\" through register \"lab01_4:M2\|pattern\[8\]\" is 28.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 13.000 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 13.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.400 ns) 1.400 ns clk 1 CLK PIN_55 43 " "Info: 1: + IC(0.000 ns) + CELL(1.400 ns) = 1.400 ns; Loc. = PIN_55; Fanout = 43; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(0.700 ns) 4.300 ns freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\] 2 REG LC8_B36 2 " "Info: 2: + IC(2.200 ns) + CELL(0.700 ns) = 4.300 ns; Loc. = LC8_B36; Fanout = 2; REG Node = 'freq_div:green\|lpm_counter:divider_rtl_1\|alt_counter_f10ke:wysi_counter\|counter_cell\[22\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(2.200 ns) 8.400 ns clk_work~1 3 COMB LC1_B24 8 " "Info: 3: + IC(1.900 ns) + CELL(2.200 ns) = 8.400 ns; Loc. = LC1_B24; Fanout = 8; COMB Node = 'clk_work~1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.100 ns" { freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.600 ns) + CELL(0.000 ns) 13.000 ns lab01_4:M2\|pattern\[8\] 4 REG LC4_B22 29 " "Info: 4: + IC(4.600 ns) + CELL(0.000 ns) = 13.000 ns; Loc. = LC4_B22; Fanout = 29; REG Node = 'lab01_4:M2\|pattern\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 33.08 % ) " "Info: Total cell delay = 4.300 ns ( 33.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.700 ns ( 66.92 % ) " "Info: Total interconnect delay = 8.700 ns ( 66.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[8] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.700 ns + " "Info: + Micro clock to output delay of source is 0.700 ns" {  } { { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.700 ns + Longest register pin " "Info: + Longest register to pin delay is 14.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns lab01_4:M2\|pattern\[8\] 1 REG LC4_B22 29 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B22; Fanout = 29; REG Node = 'lab01_4:M2\|pattern\[8\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { lab01_4:M2|pattern[8] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.200 ns) 4.300 ns lab01_4:M2\|shift_green\[3\]~11 2 COMB LC4_B26 1 " "Info: 2: + IC(2.100 ns) + CELL(2.200 ns) = 4.300 ns; Loc. = LC4_B26; Fanout = 1; COMB Node = 'lab01_4:M2\|shift_green\[3\]~11'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_green[3]~11 } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(6.300 ns) 14.700 ns shift_green\[3\] 3 PIN PIN_80 0 " "Info: 3: + IC(4.100 ns) + CELL(6.300 ns) = 14.700 ns; Loc. = PIN_80; Fanout = 0; PIN Node = 'shift_green\[3\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { lab01_4:M2|shift_green[3]~11 shift_green[3] } "NODE_NAME" } } { "lab1_5.v" "" { Text "C:/altera/90sp2/quartus/lab1_5/lab1_5.v" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.500 ns ( 57.82 % ) " "Info: Total cell delay = 8.500 ns ( 57.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.200 ns ( 42.18 % ) " "Info: Total interconnect delay = 6.200 ns ( 42.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_green[3]~11 shift_green[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { lab01_4:M2|pattern[8] {} lab01_4:M2|shift_green[3]~11 {} shift_green[3] {} } { 0.000ns 2.100ns 4.100ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.000 ns" { clk freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] clk_work~1 lab01_4:M2|pattern[8] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "13.000 ns" { clk {} clk~out {} freq_div:green|lpm_counter:divider_rtl_1|alt_counter_f10ke:wysi_counter|counter_cell[22] {} clk_work~1 {} lab01_4:M2|pattern[8] {} } { 0.000ns 0.000ns 2.200ns 1.900ns 4.600ns } { 0.000ns 1.400ns 0.700ns 2.200ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "14.700 ns" { lab01_4:M2|pattern[8] lab01_4:M2|shift_green[3]~11 shift_green[3] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "14.700 ns" { lab01_4:M2|pattern[8] {} lab01_4:M2|shift_green[3]~11 {} shift_green[3] {} } { 0.000ns 2.100ns 4.100ns } { 0.000ns 2.200ns 6.300ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "187 " "Info: Peak virtual memory: 187 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jun 12 11:35:15 2020 " "Info: Processing ended: Fri Jun 12 11:35:15 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 11 s " "Info: Quartus II Full Compilation was successful. 0 errors, 11 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
