* ******************************************************************************

* iCEcube Report

* Version:            2017.08.27940

* Build Date:         Sep 12 2017 08:02:28

* File Generated:     Feb 17 2020 11:47:22

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 1 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40LP8K
    Package:       CM81

Design statistics:
------------------
    FFs:                  252
    LUTs:                 1687
    RAMs:                 0
    IOBs:                 19
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 1689/7680
        Combinational Logic Cells: 1437     out of   7680      18.7109%
        Sequential Logic Cells:    252      out of   7680      3.28125%
        Logic Tiles:               252      out of   960       26.25%
    Registers: 
        Logic Registers:           252      out of   7680      3.28125%
        IO Registers:              3        out of   1280      0.234375
    Block RAMs:                    0        out of   32        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                3        out of   63        4.7619%
        Output Pins:               13       out of   63        20.6349%
        InOut Pins:                3        out of   63        4.7619%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   1         0%

IO Bank Utilization:
--------------------
    Bank 3: 6        out of   18        33.3333%
    Bank 1: 2        out of   15        13.3333%
    Bank 0: 9        out of   17        52.9412%
    Bank 2: 2        out of   13        15.3846%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                 ----------- 
    A1          Input      SB_LVCMOS    No       0        Simple Input                ENCODER0_A  
    B2          Input      SB_LVCMOS    No       3        Simple Input                CLK         
    D1          Input      SB_LVCMOS    No       3        Simple Input                ENCODER0_B  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                 ----------- 
    A3          Output     SB_LVCMOS    No       0        Simple Output               USBPU       
    A6          Output     SB_LVCMOS    No       0        Simple Output               INHA        
    A7          Output     SB_LVCMOS    No       0        Simple Output               INHB        
    A8          Output     SB_LVCMOS    No       0        Simple Output               INHC        
    B3          Output     SB_LVCMOS    No       0        Simple Output               LED         
    B6          Output     SB_LVCMOS    No       0        Simple Output               INLA        
    B7          Output     SB_LVCMOS    No       0        Simple Output               INLB        
    B8          Output     SB_LVCMOS    No       0        Simple Output               INLC        
    D8          Output     SB_LVCMOS    No       1        Simple Output               CS          
    E2          Output     SB_LVCMOS    No       3        Simple Output               NEOPXL      
    G9          Output     SB_LVCMOS    No       1        Simple Output               CS_CLK      
    H1          Output     SB_LVCMOS    No       2        Simple Output               DE          
    J1          Output     SB_LVCMOS    No       2        Simple Output               TX          

    Inoutput Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                 Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                 ----------- 
    B1          InOut      SB_LVCMOS    Yes      3        Input Registered No Output  HALL3       
    C1          InOut      SB_LVCMOS    Yes      3        Input Registered No Output  HALL2       
    C2          InOut      SB_LVCMOS    Yes      3        Input Registered No Output  HALL1       

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name
    -------------  -------  ---------  ------  -----------
    3              3                   255     CLK_N  


Router Summary:
---------------
    Status:  Successful
    Runtime: 23 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile    11723 out of 146184      8.01935%
                          Span 4     2257 out of  29696      7.60035%
                         Span 12      234 out of   5632      4.15483%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect      242 out of   6720      3.60119%

