Acosta, C., Cazorla, F. J., Ramirez, A., and Valero, M. 2009. The MPsim simulation tool. http://capinfo.e.ac.upc.edu/PDFs/dir21/file003472.pdf.
A. Agarwal , B. H. Lim , D. Kranz , J. Kubiatowicz, APRIL: A PROCESSOR ARCHITECTURE FOR MULTIPROCESSING, Massachusetts Institute of Technology, Cambridge, MA, 1991
Beker, H. and Piper, F. 1982. Cipher Systems: The Protection of Communications. Wiley-Interscience.
Broyles, M., Francois, C., Geissler, A., Hollinger, M., Rosedahl, T., et al. 2011. IBM energyscale for POWER7 processor-based systems. http://www.ibm.com/systems/power/hardware/whitepapers/energyscale7.html.
Francisco J. Cazorla , Peter M. W. Knijnenburg , Rizos Sakellariou , Enrique FernÃ¡ndez , Alex Ramirez , Mateo Valero, Architectural support for real-time task scheduling in SMT processors, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086320]
Gaurav Dhiman , Giacomo Marchetti , Tajana Rosing, vGreen: a system for energy efficient computing in virtualized environments, Proceedings of the 14th ACM/IEEE international symposium on Low power electronics and design, August 19-21, 2009, San Fancisco, CA, USA[doi>10.1145/1594233.1594292]
Eiman Ebrahimi , Chang Joo Lee , Onur Mutlu , Yale N. Patt, Fairness via source throttling: a configurable and high-performance fairness substrate for multi-core memory systems, Proceedings of the fifteenth edition of ASPLOS on Architectural support for programming languages and operating systems, March 13-17, 2010, Pittsburgh, Pennsylvania, USA[doi>10.1145/1736020.1736058]
Stijn Eyerman , Lieven Eeckhout , Tejas Karkhanis , James E. Smith, A performance counter architecture for computing accurate CPI components, Proceedings of the 12th international conference on Architectural support for programming languages and operating systems, October 21-25, 2006, San Jose, California, USA[doi>10.1145/1168857.1168880]
Stijn Eyerman , Lieven Eeckhout, Per-thread cycle accounting in SMT processors, Proceedings of the 14th international conference on Architectural support for programming languages and operating systems, March 07-11, 2009, Washington, DC, USA[doi>10.1145/1508244.1508260]
Alexandra Fedorova , Margo Seltzer , Michael D. Smith, Improving Performance Isolation on Chip Multiprocessors via an Operating System Scheduler, Proceedings of the 16th International Conference on Parallel Architecture and Compilation Techniques, p.25-38, September 15-19, 2007[doi>10.1109/PACT.2007.40]
Gibbs, B., Pulles, M., et al. 2006. Advanced POWER Virtualization on IBM eServer p5 Servers: Architecture and Performance Considerations. IBM Redbook.
Fei Guo , Yan Solihin , Li Zhao , Ravishankar Iyer, A Framework for Providing Quality of Service in Chip Multi-Processors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.343-355, December 01-05, 2007[doi>10.1109/MICRO.2007.6]
R. H. Halstead, Jr. , T. Fujita, MASA: a multithreaded processor architecture for parallel symbolic computing, Proceedings of the 15th Annual International Symposium on Computer architecture, p.443-451, May 30-June 02, 1988, Honolulu, Hawaii, USA
ITRS. 2011. International technology roadmap for semiconductors. http://www.itrs.net.
Ravi Iyer , Li Zhao , Fei Guo , Ramesh Illikkal , Srihari Makineni , Don Newell , Yan Solihin , Lisa Hsu , Steve Reinhardt, QoS policies and architecture for cache/memory in CMP platforms, Proceedings of the 2007 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 12-16, 2007, San Diego, California, USA[doi>10.1145/1254882.1254886]
Rob Knauerhase , Paul Brett , Barbara Hohlt , Tong Li , Scott Hahn, Using OS Observations to Improve Performance in Multicore Systems, IEEE Micro, v.28 n.3, p.54-66, May 2008[doi>10.1109/MM.2008.48]
Carlos Luque , Miquel Moreto , Francisco J. Cazorla , Roberto Gioiosa , Alper Buyuktosunoglu , Mateo Valero, ITCA: Inter-task Conflict-Aware CPU Accounting for CMPs, Proceedings of the 2009 18th International Conference on Parallel Architectures and Compilation Techniques, p.203-213, September 12-16, 2009[doi>10.1109/PACT.2009.33]
Carlos Luque , Miquel Moreto , Francisco J. Cazorla , Roberto Gioiosa , Alper Buyuktosunoglu , Mateo Valero, CPU Accounting for Multicore Processors, IEEE Transactions on Computers, v.61 n.2, p.251-264, February 2012[doi>10.1109/TC.2011.152]
R. L. Mattson , J. Gecsei , D. R. Slutz , I. L. Traiger, Evaluation techniques for storage hierarchies, IBM Systems Journal, v.9 n.2, p.78-117, June 1970[doi>10.1147/sj.92.0078]
Onur Mutlu , Thomas Moscibroda, Stall-Time Fair Memory Access Scheduling for Chip Multiprocessors, Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture, p.146-160, December 01-05, 2007[doi>10.1109/MICRO.2007.40]
Kyle J. Nesbit , James Laudon , James E. Smith, Virtual private caches, Proceedings of the 34th annual international symposium on Computer architecture, June 09-13, 2007, San Diego, California, USA[doi>10.1145/1250662.1250671]
Kyle J. Nesbit , Miquel Moreto , Francisco J. Cazorla , Alex Ramirez , Mateo Valero , James E. Smith, Multicore Resource Management, IEEE Micro, v.28 n.3, p.6-16, May 2008[doi>10.1109/MM.2008.43]
Kunle Olukotun , Basem A. Nayfeh , Lance Hammond , Ken Wilson , Kunyung Chang, The case for a single-chip multiprocessor, ACM SIGPLAN Notices, v.31 n.9, p.2-11, Sept. 1996[doi>10.1145/248209.237140]
Oracle. 2012. White paper. Oracle's sparc t4-1, sparc t4-2, sparc t4-4, and sparc t4-1b server architecture. http://www.oracle.com/technetwork/server-storage/sun-sparc-enterprise/documentation/o1.
Moinuddin K. Qureshi , Yale N. Patt, Utility-Based Cache Partitioning: A Low-Overhead, High-Performance, Runtime Mechanism to Partition Shared Caches, Proceedings of the 39th Annual IEEE/ACM International Symposium on Microarchitecture, p.423-432, December 09-13, 2006[doi>10.1109/MICRO.2006.49]
Steven E. Raasch , Steven K. Reinhardt, The Impact of Resource Partitioning on SMT Processors, Proceedings of the 12th International Conference on Parallel Architectures and Compilation Techniques, p.15, September 27-October 01, 2003
Rotem, E., Naveh, A., Rajwan, D., Ananthakrishnan, A., and Weissmann, E. 2011. Power management architecture of the 2<sup>nd</sup> generation intel core microarchitecture, formerly codenamed sandy bridge. In Proceedings of the Symposium on High Performance Chips (HotChips'11).
Serrano, M. J., Wood, R., and Nemirovsky, M. 1993. A study on multistreamed superscalar processors. Tech. rep. 93-05, University of California Santa Barbara.
Timothy Sherwood , Erez Perelman , Brad Calder, Basic Block Distribution Analysis to Find Periodic Behavior and Simulation Points in Applications, Proceedings of the 2001 International Conference on Parallel Architectures and Compilation Techniques, p.3-14, September 08-12, 2001
B. Sinharoy , R. Kalla , W. J. Starke , H. Q. Le , R. Cargnoni , J. A. Van Norstrand , B. J. Ronchetti , J. Stuecheli , J. Leenstra , G. L. Guthrie , D. Q. Nguyen , B. Blaner , C. F. Marino , E. Retter , P. Williams, IBM POWER7 multicore server processor, IBM Journal of Research and Development, v.55 n.3, p.191-219, May 2011[doi>10.1147/JRD.2011.2127330]
Smith, B. 1981. Architecture and applications of the hep multiprocessor computer system. In Proceedings of the 4<sup>th</sup> Symposium on Real Time Signal Processing.
Allan Snavely , Dean M. Tullsen, Symbiotic jobscheduling for a simultaneous multithreaded processor, Proceedings of the ninth international conference on Architectural support for programming languages and operating systems, p.234-244, November 2000, Cambridge, Massachusetts, USA[doi>10.1145/378993.379244]
Allan Snavely , Dean M. Tullsen , Geoff Voelker, Symbiotic jobscheduling with priorities for a simultaneous multithreading processor, Proceedings of the 2002 ACM SIGMETRICS international conference on Measurement and modeling of computer systems, June 15-19, 2002, Marina Del Rey, California[doi>10.1145/511334.511343]
Storino, S., Aipperspach, A., Borkenhagen, J., Eickemeyer, R., Kunkel, S., Levenstein, S., and Uhlmann, G. 1988. A commercial multithreaded risc processor. In Proceedings of the 45<sup>th</sup> International Solid-State Circuits Conference.
Dean M. Tullsen , Susan J. Eggers , Henry M. Levy, Simultaneous multithreading: maximizing on-chip parallelism, Proceedings of the 22nd annual international symposium on Computer architecture, p.392-403, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224449]
Thomas Y. Yeh , Glenn Reinman, Fast and fair: data-stream quality of service, Proceedings of the 2005 international conference on Compilers, architectures and synthesis for embedded systems, September 24-27, 2005, San Francisco, California, USA[doi>10.1145/1086297.1086328]
