INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/branch_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/core_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
WARNING: [VRFC 10-3380] identifier 'w_ret_addr_valid' is used before its declaration [D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/core_top.sv:215]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/data_mmu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mmu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instr_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/instruction_fetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_fetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Harid/HobbyProjects/Electronics/FPGAProjetcs/riscv_j/riscv_j.srcs/sim_1/new/core_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top_tb
