\hypertarget{struct_hardware_1_1_settings_struct}{}\doxysection{Hardware\+::Settings\+Struct Struct Reference}
\label{struct_hardware_1_1_settings_struct}\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}}


{\ttfamily \#include $<$Definitions.\+hpp$>$}

\doxysubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a941d1c6f15ce6607adb2b036a7709b71}{Max\+\_\+no\+\_\+of\+\_\+\+Threads}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}{Number\+Of\+Groups}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a9415e722f8d9f4767af7dc6de507c0cd}{Number\+Of\+Group\+Values}}
\item 
char \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a048ac3007b902753bc5165a4dfd6bd99}{Compact\+Distributions}}
\item 
char \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a6af63c1d4d70772c49ed2ee179038efb}{Minimize\+Probe\+Sets}}
\item 
char \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ae4daf704c7663ef0b09ac3119034f73e}{Remove\+Probing\+Sets}}
\item 
unsigned int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a5a2f3be54e370babdaa027f70ea22f1e}{Probe\+Step\+Size}}
\item 
int $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a1484af44e2fdb8f587dfacaa95bd76a1}{Group\+\_\+\+Values}} = NULL
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a9ed1783f1b03909a505a8f6ab555e9aa}{Max\+Number\+Of\+Shares\+Group\+Values}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a8363d2b3f0a4fd23a19de3eb8f2d2b39}{Clock\+Signal}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a995f534c3f10b6ea72e6de314320cca7}{Max\+\_\+\+No\+\_\+\+Clock\+Cycles}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a0229983b0fd3517c6d6c35fe8703fb16}{Max\+\_\+\+No\+\_\+\+Report\+Entries}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_aca3ebb1197dab4dfc715583a6e8f75d7}{Number\+Of\+Always\+Random\+Inputs}}
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ac7a047f87f75a66867d75780769309e7}{Always\+Random\+Inputs}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a26a97bb7ee13ecb31b844ea0d2ed63a6}{Initial\+Sim\+\_\+\+Number\+Of\+Inputs}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a78a14f2ca28f78151dea221a11b9433e}{Initial\+Sim\+\_\+\+Number\+Of\+Clock\+Cycles}}
\item 
int $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}{Initial\+Sim\+\_\+\+Inputs}} = NULL
\item 
uint64\+\_\+t $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}{Initial\+Sim\+\_\+\+Values}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ad90cba2532d0fc1372430ba5d51e31ae}{End\+Sim\+Condition\+\_\+\+Clock\+Cycles}}
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a6c4c046c1a3a33745a289c6fc2bdb086}{End\+Sim\+Condition\+\_\+\+Number\+Of\+Signals}}
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a388412c1bf58b54c0ac68f70870fc08a}{End\+Sim\+Condition\+\_\+\+Signals}} = NULL
\item 
uint64\+\_\+t $\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_afb3e091ba955b745753f544f105b975f}{End\+Sim\+Condition\+\_\+\+Values}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a46c62b0a4b6bfabae4dc924a6fa19b94}{End\+Sim\+\_\+\+Number\+Of\+Wait\+Cycles}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ae669a7d102157fc5296a10938a30600f}{Number\+Of\+Output\+Shares}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a880857b1504ba1760cd96a328463539a}{Number\+Of\+Output\+Signals}} = 0
\item 
int $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a0b1e8edc27cb64d6de0b21eb37a776a6}{Output\+Signals}} = NULL
\item 
int $\ast$$\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ab82b72ea70dbd0a7d2e3a73ee9ede9bd}{Expected\+Output\+Values}} = NULL
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a64c03dda72864a3d9e49e35f8ebee3db}{Test\+Order}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a10d0c623a3f1f2275c3de4655ceb3999}{Test\+Multivariate}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_ae1b032bf3f6953e2687bc7ecb53fff5d}{Max\+Distance\+Multivariet}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a0e818ee0060f1b3dce934be2b2431606}{Test\+Transitional}} = 0
\item 
int \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a18bc8e34ae1b3356bbae7f42aa52f012}{Number\+Of\+Test\+Clock\+Cycles}} = 0
\item 
int $\ast$ \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a3231e6295102e17921eefd69ed9459eb}{Test\+Clock\+Cycles}} = NULL
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a90ffa3f9806770a6a515db9f3dc83fa3}{Number\+Of\+Simulations}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a5d1a4f777932a099c534951b99f4516a}{Number\+Of\+Step\+Simulations}} = 0
\item 
uint64\+\_\+t \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a594d5193e071c3eac401ce89b5e6621f}{Number\+Of\+Step\+Simulations\+To\+Write}} = 0
\item 
double \mbox{\hyperlink{struct_hardware_1_1_settings_struct_aa52f9971497a1c3d99405b97e7706151}{Alpha\+Threshold}} = 5.\+0
\item 
double \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a3ece2c7c5d1ee8c9615108410e6113bb}{Beta\+Threshold}} = 0.\+00001
\item 
double \mbox{\hyperlink{struct_hardware_1_1_settings_struct_a48c3b864b7235f00433abe8c88f695cb}{Effect\+Size}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00120}{120}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.



\doxysubsection{Member Data Documentation}
\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_aa52f9971497a1c3d99405b97e7706151}\label{struct_hardware_1_1_settings_struct_aa52f9971497a1c3d99405b97e7706151}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!AlphaThreshold@{AlphaThreshold}}
\index{AlphaThreshold@{AlphaThreshold}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{AlphaThreshold}{AlphaThreshold}}
{\footnotesize\ttfamily double Hardware\+::\+Settings\+Struct\+::\+Alpha\+Threshold = 5.\+0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00169}{169}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ac7a047f87f75a66867d75780769309e7}\label{struct_hardware_1_1_settings_struct_ac7a047f87f75a66867d75780769309e7}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!AlwaysRandomInputs@{AlwaysRandomInputs}}
\index{AlwaysRandomInputs@{AlwaysRandomInputs}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{AlwaysRandomInputs}{AlwaysRandomInputs}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Settings\+Struct\+::\+Always\+Random\+Inputs = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00138}{138}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a3ece2c7c5d1ee8c9615108410e6113bb}\label{struct_hardware_1_1_settings_struct_a3ece2c7c5d1ee8c9615108410e6113bb}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!BetaThreshold@{BetaThreshold}}
\index{BetaThreshold@{BetaThreshold}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{BetaThreshold}{BetaThreshold}}
{\footnotesize\ttfamily double Hardware\+::\+Settings\+Struct\+::\+Beta\+Threshold = 0.\+00001}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00173}{173}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a8363d2b3f0a4fd23a19de3eb8f2d2b39}\label{struct_hardware_1_1_settings_struct_a8363d2b3f0a4fd23a19de3eb8f2d2b39}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!ClockSignal@{ClockSignal}}
\index{ClockSignal@{ClockSignal}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{ClockSignal}{ClockSignal}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Clock\+Signal}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00133}{133}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a048ac3007b902753bc5165a4dfd6bd99}\label{struct_hardware_1_1_settings_struct_a048ac3007b902753bc5165a4dfd6bd99}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!CompactDistributions@{CompactDistributions}}
\index{CompactDistributions@{CompactDistributions}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{CompactDistributions}{CompactDistributions}}
{\footnotesize\ttfamily char Hardware\+::\+Settings\+Struct\+::\+Compact\+Distributions}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00126}{126}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a48c3b864b7235f00433abe8c88f695cb}\label{struct_hardware_1_1_settings_struct_a48c3b864b7235f00433abe8c88f695cb}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EffectSize@{EffectSize}}
\index{EffectSize@{EffectSize}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EffectSize}{EffectSize}}
{\footnotesize\ttfamily double Hardware\+::\+Settings\+Struct\+::\+Effect\+Size}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00176}{176}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a46c62b0a4b6bfabae4dc924a6fa19b94}\label{struct_hardware_1_1_settings_struct_a46c62b0a4b6bfabae4dc924a6fa19b94}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EndSim\_NumberOfWaitCycles@{EndSim\_NumberOfWaitCycles}}
\index{EndSim\_NumberOfWaitCycles@{EndSim\_NumberOfWaitCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EndSim\_NumberOfWaitCycles}{EndSim\_NumberOfWaitCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+End\+Sim\+\_\+\+Number\+Of\+Wait\+Cycles = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00149}{149}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ad90cba2532d0fc1372430ba5d51e31ae}\label{struct_hardware_1_1_settings_struct_ad90cba2532d0fc1372430ba5d51e31ae}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EndSimCondition\_ClockCycles@{EndSimCondition\_ClockCycles}}
\index{EndSimCondition\_ClockCycles@{EndSimCondition\_ClockCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EndSimCondition\_ClockCycles}{EndSimCondition\_ClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+End\+Sim\+Condition\+\_\+\+Clock\+Cycles}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00145}{145}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a6c4c046c1a3a33745a289c6fc2bdb086}\label{struct_hardware_1_1_settings_struct_a6c4c046c1a3a33745a289c6fc2bdb086}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EndSimCondition\_NumberOfSignals@{EndSimCondition\_NumberOfSignals}}
\index{EndSimCondition\_NumberOfSignals@{EndSimCondition\_NumberOfSignals}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EndSimCondition\_NumberOfSignals}{EndSimCondition\_NumberOfSignals}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+End\+Sim\+Condition\+\_\+\+Number\+Of\+Signals}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00146}{146}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a388412c1bf58b54c0ac68f70870fc08a}\label{struct_hardware_1_1_settings_struct_a388412c1bf58b54c0ac68f70870fc08a}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EndSimCondition\_Signals@{EndSimCondition\_Signals}}
\index{EndSimCondition\_Signals@{EndSimCondition\_Signals}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EndSimCondition\_Signals}{EndSimCondition\_Signals}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Settings\+Struct\+::\+End\+Sim\+Condition\+\_\+\+Signals = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00147}{147}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_afb3e091ba955b745753f544f105b975f}\label{struct_hardware_1_1_settings_struct_afb3e091ba955b745753f544f105b975f}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!EndSimCondition\_Values@{EndSimCondition\_Values}}
\index{EndSimCondition\_Values@{EndSimCondition\_Values}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{EndSimCondition\_Values}{EndSimCondition\_Values}}
{\footnotesize\ttfamily uint64\+\_\+t$\ast$ Hardware\+::\+Settings\+Struct\+::\+End\+Sim\+Condition\+\_\+\+Values = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00148}{148}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ab82b72ea70dbd0a7d2e3a73ee9ede9bd}\label{struct_hardware_1_1_settings_struct_ab82b72ea70dbd0a7d2e3a73ee9ede9bd}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!ExpectedOutputValues@{ExpectedOutputValues}}
\index{ExpectedOutputValues@{ExpectedOutputValues}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{ExpectedOutputValues}{ExpectedOutputValues}}
{\footnotesize\ttfamily int$\ast$$\ast$ Hardware\+::\+Settings\+Struct\+::\+Expected\+Output\+Values = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00154}{154}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a1484af44e2fdb8f587dfacaa95bd76a1}\label{struct_hardware_1_1_settings_struct_a1484af44e2fdb8f587dfacaa95bd76a1}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!Group\_Values@{Group\_Values}}
\index{Group\_Values@{Group\_Values}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{Group\_Values}{Group\_Values}}
{\footnotesize\ttfamily int$\ast$$\ast$ Hardware\+::\+Settings\+Struct\+::\+Group\+\_\+\+Values = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00130}{130}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}\label{struct_hardware_1_1_settings_struct_adbb9567c079cc90d1c44eed0490d9758}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!InitialSim\_Inputs@{InitialSim\_Inputs}}
\index{InitialSim\_Inputs@{InitialSim\_Inputs}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{InitialSim\_Inputs}{InitialSim\_Inputs}}
{\footnotesize\ttfamily int$\ast$$\ast$ Hardware\+::\+Settings\+Struct\+::\+Initial\+Sim\+\_\+\+Inputs = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00142}{142}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a78a14f2ca28f78151dea221a11b9433e}\label{struct_hardware_1_1_settings_struct_a78a14f2ca28f78151dea221a11b9433e}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!InitialSim\_NumberOfClockCycles@{InitialSim\_NumberOfClockCycles}}
\index{InitialSim\_NumberOfClockCycles@{InitialSim\_NumberOfClockCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{InitialSim\_NumberOfClockCycles}{InitialSim\_NumberOfClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Initial\+Sim\+\_\+\+Number\+Of\+Clock\+Cycles}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00141}{141}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a26a97bb7ee13ecb31b844ea0d2ed63a6}\label{struct_hardware_1_1_settings_struct_a26a97bb7ee13ecb31b844ea0d2ed63a6}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!InitialSim\_NumberOfInputs@{InitialSim\_NumberOfInputs}}
\index{InitialSim\_NumberOfInputs@{InitialSim\_NumberOfInputs}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{InitialSim\_NumberOfInputs}{InitialSim\_NumberOfInputs}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Initial\+Sim\+\_\+\+Number\+Of\+Inputs}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00140}{140}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}\label{struct_hardware_1_1_settings_struct_a73b289322b5392c42a097f018a330f4b}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!InitialSim\_Values@{InitialSim\_Values}}
\index{InitialSim\_Values@{InitialSim\_Values}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{InitialSim\_Values}{InitialSim\_Values}}
{\footnotesize\ttfamily uint64\+\_\+t$\ast$$\ast$ Hardware\+::\+Settings\+Struct\+::\+Initial\+Sim\+\_\+\+Values = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00143}{143}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a995f534c3f10b6ea72e6de314320cca7}\label{struct_hardware_1_1_settings_struct_a995f534c3f10b6ea72e6de314320cca7}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!Max\_No\_ClockCycles@{Max\_No\_ClockCycles}}
\index{Max\_No\_ClockCycles@{Max\_No\_ClockCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{Max\_No\_ClockCycles}{Max\_No\_ClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Max\+\_\+\+No\+\_\+\+Clock\+Cycles = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00134}{134}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a941d1c6f15ce6607adb2b036a7709b71}\label{struct_hardware_1_1_settings_struct_a941d1c6f15ce6607adb2b036a7709b71}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!Max\_no\_of\_Threads@{Max\_no\_of\_Threads}}
\index{Max\_no\_of\_Threads@{Max\_no\_of\_Threads}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{Max\_no\_of\_Threads}{Max\_no\_of\_Threads}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Max\+\_\+no\+\_\+of\+\_\+\+Threads}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00122}{122}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a0229983b0fd3517c6d6c35fe8703fb16}\label{struct_hardware_1_1_settings_struct_a0229983b0fd3517c6d6c35fe8703fb16}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!Max\_No\_ReportEntries@{Max\_No\_ReportEntries}}
\index{Max\_No\_ReportEntries@{Max\_No\_ReportEntries}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{Max\_No\_ReportEntries}{Max\_No\_ReportEntries}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Max\+\_\+\+No\+\_\+\+Report\+Entries}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00135}{135}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ae1b032bf3f6953e2687bc7ecb53fff5d}\label{struct_hardware_1_1_settings_struct_ae1b032bf3f6953e2687bc7ecb53fff5d}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!MaxDistanceMultivariet@{MaxDistanceMultivariet}}
\index{MaxDistanceMultivariet@{MaxDistanceMultivariet}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{MaxDistanceMultivariet}{MaxDistanceMultivariet}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Max\+Distance\+Multivariet = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00158}{158}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a9ed1783f1b03909a505a8f6ab555e9aa}\label{struct_hardware_1_1_settings_struct_a9ed1783f1b03909a505a8f6ab555e9aa}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!MaxNumberOfSharesGroupValues@{MaxNumberOfSharesGroupValues}}
\index{MaxNumberOfSharesGroupValues@{MaxNumberOfSharesGroupValues}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{MaxNumberOfSharesGroupValues}{MaxNumberOfSharesGroupValues}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Settings\+Struct\+::\+Max\+Number\+Of\+Shares\+Group\+Values}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00131}{131}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a6af63c1d4d70772c49ed2ee179038efb}\label{struct_hardware_1_1_settings_struct_a6af63c1d4d70772c49ed2ee179038efb}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!MinimizeProbeSets@{MinimizeProbeSets}}
\index{MinimizeProbeSets@{MinimizeProbeSets}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{MinimizeProbeSets}{MinimizeProbeSets}}
{\footnotesize\ttfamily char Hardware\+::\+Settings\+Struct\+::\+Minimize\+Probe\+Sets}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00127}{127}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_aca3ebb1197dab4dfc715583a6e8f75d7}\label{struct_hardware_1_1_settings_struct_aca3ebb1197dab4dfc715583a6e8f75d7}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfAlwaysRandomInputs@{NumberOfAlwaysRandomInputs}}
\index{NumberOfAlwaysRandomInputs@{NumberOfAlwaysRandomInputs}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfAlwaysRandomInputs}{NumberOfAlwaysRandomInputs}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Always\+Random\+Inputs}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00137}{137}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}\label{struct_hardware_1_1_settings_struct_a8d08eb84cd06bbb0896a0ae0d92b4acc}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfGroups@{NumberOfGroups}}
\index{NumberOfGroups@{NumberOfGroups}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfGroups}{NumberOfGroups}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Groups}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00124}{124}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a9415e722f8d9f4767af7dc6de507c0cd}\label{struct_hardware_1_1_settings_struct_a9415e722f8d9f4767af7dc6de507c0cd}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfGroupValues@{NumberOfGroupValues}}
\index{NumberOfGroupValues@{NumberOfGroupValues}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfGroupValues}{NumberOfGroupValues}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Group\+Values}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00125}{125}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ae669a7d102157fc5296a10938a30600f}\label{struct_hardware_1_1_settings_struct_ae669a7d102157fc5296a10938a30600f}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfOutputShares@{NumberOfOutputShares}}
\index{NumberOfOutputShares@{NumberOfOutputShares}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfOutputShares}{NumberOfOutputShares}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Output\+Shares = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00151}{151}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a880857b1504ba1760cd96a328463539a}\label{struct_hardware_1_1_settings_struct_a880857b1504ba1760cd96a328463539a}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfOutputSignals@{NumberOfOutputSignals}}
\index{NumberOfOutputSignals@{NumberOfOutputSignals}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfOutputSignals}{NumberOfOutputSignals}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Output\+Signals = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00152}{152}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a90ffa3f9806770a6a515db9f3dc83fa3}\label{struct_hardware_1_1_settings_struct_a90ffa3f9806770a6a515db9f3dc83fa3}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfSimulations@{NumberOfSimulations}}
\index{NumberOfSimulations@{NumberOfSimulations}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfSimulations}{NumberOfSimulations}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Simulations = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00162}{162}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a5d1a4f777932a099c534951b99f4516a}\label{struct_hardware_1_1_settings_struct_a5d1a4f777932a099c534951b99f4516a}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfStepSimulations@{NumberOfStepSimulations}}
\index{NumberOfStepSimulations@{NumberOfStepSimulations}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfStepSimulations}{NumberOfStepSimulations}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Step\+Simulations = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00163}{163}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a594d5193e071c3eac401ce89b5e6621f}\label{struct_hardware_1_1_settings_struct_a594d5193e071c3eac401ce89b5e6621f}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfStepSimulationsToWrite@{NumberOfStepSimulationsToWrite}}
\index{NumberOfStepSimulationsToWrite@{NumberOfStepSimulationsToWrite}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfStepSimulationsToWrite}{NumberOfStepSimulationsToWrite}}
{\footnotesize\ttfamily uint64\+\_\+t Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Step\+Simulations\+To\+Write = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00164}{164}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a18bc8e34ae1b3356bbae7f42aa52f012}\label{struct_hardware_1_1_settings_struct_a18bc8e34ae1b3356bbae7f42aa52f012}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!NumberOfTestClockCycles@{NumberOfTestClockCycles}}
\index{NumberOfTestClockCycles@{NumberOfTestClockCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{NumberOfTestClockCycles}{NumberOfTestClockCycles}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Number\+Of\+Test\+Clock\+Cycles = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00160}{160}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a0b1e8edc27cb64d6de0b21eb37a776a6}\label{struct_hardware_1_1_settings_struct_a0b1e8edc27cb64d6de0b21eb37a776a6}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!OutputSignals@{OutputSignals}}
\index{OutputSignals@{OutputSignals}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{OutputSignals}{OutputSignals}}
{\footnotesize\ttfamily int$\ast$$\ast$ Hardware\+::\+Settings\+Struct\+::\+Output\+Signals = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00153}{153}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a5a2f3be54e370babdaa027f70ea22f1e}\label{struct_hardware_1_1_settings_struct_a5a2f3be54e370babdaa027f70ea22f1e}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!ProbeStepSize@{ProbeStepSize}}
\index{ProbeStepSize@{ProbeStepSize}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{ProbeStepSize}{ProbeStepSize}}
{\footnotesize\ttfamily unsigned int Hardware\+::\+Settings\+Struct\+::\+Probe\+Step\+Size}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00129}{129}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_ae4daf704c7663ef0b09ac3119034f73e}\label{struct_hardware_1_1_settings_struct_ae4daf704c7663ef0b09ac3119034f73e}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!RemoveProbingSets@{RemoveProbingSets}}
\index{RemoveProbingSets@{RemoveProbingSets}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{RemoveProbingSets}{RemoveProbingSets}}
{\footnotesize\ttfamily char Hardware\+::\+Settings\+Struct\+::\+Remove\+Probing\+Sets}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00128}{128}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a3231e6295102e17921eefd69ed9459eb}\label{struct_hardware_1_1_settings_struct_a3231e6295102e17921eefd69ed9459eb}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!TestClockCycles@{TestClockCycles}}
\index{TestClockCycles@{TestClockCycles}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{TestClockCycles}{TestClockCycles}}
{\footnotesize\ttfamily int$\ast$ Hardware\+::\+Settings\+Struct\+::\+Test\+Clock\+Cycles = NULL}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00161}{161}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a10d0c623a3f1f2275c3de4655ceb3999}\label{struct_hardware_1_1_settings_struct_a10d0c623a3f1f2275c3de4655ceb3999}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!TestMultivariate@{TestMultivariate}}
\index{TestMultivariate@{TestMultivariate}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{TestMultivariate}{TestMultivariate}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Test\+Multivariate = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00157}{157}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a64c03dda72864a3d9e49e35f8ebee3db}\label{struct_hardware_1_1_settings_struct_a64c03dda72864a3d9e49e35f8ebee3db}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!TestOrder@{TestOrder}}
\index{TestOrder@{TestOrder}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{TestOrder}{TestOrder}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Test\+Order = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00156}{156}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.

\mbox{\Hypertarget{struct_hardware_1_1_settings_struct_a0e818ee0060f1b3dce934be2b2431606}\label{struct_hardware_1_1_settings_struct_a0e818ee0060f1b3dce934be2b2431606}} 
\index{Hardware::SettingsStruct@{Hardware::SettingsStruct}!TestTransitional@{TestTransitional}}
\index{TestTransitional@{TestTransitional}!Hardware::SettingsStruct@{Hardware::SettingsStruct}}
\doxysubsubsection{\texorpdfstring{TestTransitional}{TestTransitional}}
{\footnotesize\ttfamily int Hardware\+::\+Settings\+Struct\+::\+Test\+Transitional = 0}



Definition at line \mbox{\hyperlink{_hardware_2_definitions_8hpp_source_l00159}{159}} of file \mbox{\hyperlink{_hardware_2_definitions_8hpp_source}{Definitions.\+hpp}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Projects/\+PROLEAD/inc/\+Hardware/\mbox{\hyperlink{_hardware_2_definitions_8hpp}{Definitions.\+hpp}}\end{DoxyCompactItemize}
