ARM GAS  /tmp/cc1mQqMo.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32l4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_MspInit,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_MspInit
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	HAL_MspInit:
  27              	.LFB132:
  28              		.file 1 "Core/Src/stm32l4xx_hal_msp.c"
   1:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32l4xx_hal_msp.c **** /**
   3:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32l4xx_hal_msp.c ****   * @file         stm32l4xx_hal_msp.c
   5:Core/Src/stm32l4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32l4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32l4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32l4xx_hal_msp.c ****   *
  10:Core/Src/stm32l4xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32l4xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32l4xx_hal_msp.c ****   *
  13:Core/Src/stm32l4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32l4xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32l4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32l4xx_hal_msp.c ****   *
  17:Core/Src/stm32l4xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32l4xx_hal_msp.c ****   */
  19:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32l4xx_hal_msp.c **** 
  21:Core/Src/stm32l4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32l4xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32l4xx_hal_msp.c **** 
  25:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32l4xx_hal_msp.c **** 
  27:Core/Src/stm32l4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  28:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  29:Core/Src/stm32l4xx_hal_msp.c **** 
  30:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END TD */
ARM GAS  /tmp/cc1mQqMo.s 			page 2


  31:Core/Src/stm32l4xx_hal_msp.c **** 
  32:Core/Src/stm32l4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  33:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  34:Core/Src/stm32l4xx_hal_msp.c **** 
  35:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Define */
  36:Core/Src/stm32l4xx_hal_msp.c **** 
  37:Core/Src/stm32l4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  38:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  39:Core/Src/stm32l4xx_hal_msp.c **** 
  40:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END Macro */
  41:Core/Src/stm32l4xx_hal_msp.c **** 
  42:Core/Src/stm32l4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  43:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  44:Core/Src/stm32l4xx_hal_msp.c **** 
  45:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PV */
  46:Core/Src/stm32l4xx_hal_msp.c **** 
  47:Core/Src/stm32l4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  48:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  49:Core/Src/stm32l4xx_hal_msp.c **** 
  50:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END PFP */
  51:Core/Src/stm32l4xx_hal_msp.c **** 
  52:Core/Src/stm32l4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  53:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  54:Core/Src/stm32l4xx_hal_msp.c **** 
  55:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  56:Core/Src/stm32l4xx_hal_msp.c **** 
  57:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  58:Core/Src/stm32l4xx_hal_msp.c **** 
  59:Core/Src/stm32l4xx_hal_msp.c **** /* USER CODE END 0 */
  60:Core/Src/stm32l4xx_hal_msp.c **** /**
  61:Core/Src/stm32l4xx_hal_msp.c ****   * Initializes the Global MSP.
  62:Core/Src/stm32l4xx_hal_msp.c ****   */
  63:Core/Src/stm32l4xx_hal_msp.c **** void HAL_MspInit(void)
  64:Core/Src/stm32l4xx_hal_msp.c **** {
  29              		.loc 1 64 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  65:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  66:Core/Src/stm32l4xx_hal_msp.c **** 
  67:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  68:Core/Src/stm32l4xx_hal_msp.c **** 
  69:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 69 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 69 3 view .LVU2
  40              		.loc 1 69 3 view .LVU3
  41 0002 0A4B     		ldr	r3, .L3
  42 0004 1A6E     		ldr	r2, [r3, #96]
  43 0006 42F00102 		orr	r2, r2, #1
  44 000a 1A66     		str	r2, [r3, #96]
  45              		.loc 1 69 3 view .LVU4
  46 000c 1A6E     		ldr	r2, [r3, #96]
ARM GAS  /tmp/cc1mQqMo.s 			page 3


  47 000e 02F00102 		and	r2, r2, #1
  48 0012 0092     		str	r2, [sp]
  49              		.loc 1 69 3 view .LVU5
  50 0014 009A     		ldr	r2, [sp]
  51              	.LBE2:
  52              		.loc 1 69 3 view .LVU6
  70:Core/Src/stm32l4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  53              		.loc 1 70 3 view .LVU7
  54              	.LBB3:
  55              		.loc 1 70 3 view .LVU8
  56              		.loc 1 70 3 view .LVU9
  57 0016 9A6D     		ldr	r2, [r3, #88]
  58 0018 42F08052 		orr	r2, r2, #268435456
  59 001c 9A65     		str	r2, [r3, #88]
  60              		.loc 1 70 3 view .LVU10
  61 001e 9B6D     		ldr	r3, [r3, #88]
  62 0020 03F08053 		and	r3, r3, #268435456
  63 0024 0193     		str	r3, [sp, #4]
  64              		.loc 1 70 3 view .LVU11
  65 0026 019B     		ldr	r3, [sp, #4]
  66              	.LBE3:
  67              		.loc 1 70 3 view .LVU12
  71:Core/Src/stm32l4xx_hal_msp.c **** 
  72:Core/Src/stm32l4xx_hal_msp.c ****   /* System interrupt init*/
  73:Core/Src/stm32l4xx_hal_msp.c **** 
  74:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  75:Core/Src/stm32l4xx_hal_msp.c **** 
  76:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  77:Core/Src/stm32l4xx_hal_msp.c **** }
  68              		.loc 1 77 1 is_stmt 0 view .LVU13
  69 0028 02B0     		add	sp, sp, #8
  70              	.LCFI1:
  71              		.cfi_def_cfa_offset 0
  72              		@ sp needed
  73 002a 7047     		bx	lr
  74              	.L4:
  75              		.align	2
  76              	.L3:
  77 002c 00100240 		.word	1073876992
  78              		.cfi_endproc
  79              	.LFE132:
  81              		.section	.text.HAL_UART_MspInit,"ax",%progbits
  82              		.align	1
  83              		.global	HAL_UART_MspInit
  84              		.syntax unified
  85              		.thumb
  86              		.thumb_func
  88              	HAL_UART_MspInit:
  89              	.LVL0:
  90              	.LFB133:
  78:Core/Src/stm32l4xx_hal_msp.c **** 
  79:Core/Src/stm32l4xx_hal_msp.c **** /**
  80:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP Initialization
  81:Core/Src/stm32l4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  82:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
  83:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
  84:Core/Src/stm32l4xx_hal_msp.c **** */
ARM GAS  /tmp/cc1mQqMo.s 			page 4


  85:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
  86:Core/Src/stm32l4xx_hal_msp.c **** {
  91              		.loc 1 86 1 is_stmt 1 view -0
  92              		.cfi_startproc
  93              		@ args = 0, pretend = 0, frame = 80
  94              		@ frame_needed = 0, uses_anonymous_args = 0
  95              		.loc 1 86 1 is_stmt 0 view .LVU15
  96 0000 70B5     		push	{r4, r5, r6, lr}
  97              	.LCFI2:
  98              		.cfi_def_cfa_offset 16
  99              		.cfi_offset 4, -16
 100              		.cfi_offset 5, -12
 101              		.cfi_offset 6, -8
 102              		.cfi_offset 14, -4
 103 0002 94B0     		sub	sp, sp, #80
 104              	.LCFI3:
 105              		.cfi_def_cfa_offset 96
 106 0004 0446     		mov	r4, r0
  87:Core/Src/stm32l4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 107              		.loc 1 87 3 is_stmt 1 view .LVU16
 108              		.loc 1 87 20 is_stmt 0 view .LVU17
 109 0006 0021     		movs	r1, #0
 110 0008 0F91     		str	r1, [sp, #60]
 111 000a 1091     		str	r1, [sp, #64]
 112 000c 1191     		str	r1, [sp, #68]
 113 000e 1291     		str	r1, [sp, #72]
 114 0010 1391     		str	r1, [sp, #76]
  88:Core/Src/stm32l4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 115              		.loc 1 88 3 is_stmt 1 view .LVU18
 116              		.loc 1 88 28 is_stmt 0 view .LVU19
 117 0012 3422     		movs	r2, #52
 118 0014 02A8     		add	r0, sp, #8
 119              	.LVL1:
 120              		.loc 1 88 28 view .LVU20
 121 0016 FFF7FEFF 		bl	memset
 122              	.LVL2:
  89:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 123              		.loc 1 89 3 is_stmt 1 view .LVU21
 124              		.loc 1 89 11 is_stmt 0 view .LVU22
 125 001a 2268     		ldr	r2, [r4]
 126              		.loc 1 89 5 view .LVU23
 127 001c 224B     		ldr	r3, .L11
 128 001e 9A42     		cmp	r2, r3
 129 0020 01D0     		beq	.L9
 130              	.LVL3:
 131              	.L5:
  90:Core/Src/stm32l4xx_hal_msp.c ****   {
  91:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
  92:Core/Src/stm32l4xx_hal_msp.c **** 
  93:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
  94:Core/Src/stm32l4xx_hal_msp.c ****   /** Initializes the peripherals clock
  95:Core/Src/stm32l4xx_hal_msp.c ****   */
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
  97:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
  98:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
  99:Core/Src/stm32l4xx_hal_msp.c ****     {
 100:Core/Src/stm32l4xx_hal_msp.c ****       Error_Handler();
ARM GAS  /tmp/cc1mQqMo.s 			page 5


 101:Core/Src/stm32l4xx_hal_msp.c ****     }
 102:Core/Src/stm32l4xx_hal_msp.c **** 
 103:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 105:Core/Src/stm32l4xx_hal_msp.c **** 
 106:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 107:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 108:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 109:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 110:Core/Src/stm32l4xx_hal_msp.c ****     */
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_TX_Pin;
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 116:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 117:Core/Src/stm32l4xx_hal_msp.c **** 
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pin = VCP_RX_Pin;
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 122:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 123:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 124:Core/Src/stm32l4xx_hal_msp.c **** 
 125:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt Init */
 126:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 127:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 128:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 129:Core/Src/stm32l4xx_hal_msp.c **** 
 130:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 131:Core/Src/stm32l4xx_hal_msp.c ****   }
 132:Core/Src/stm32l4xx_hal_msp.c **** 
 133:Core/Src/stm32l4xx_hal_msp.c **** }
 132              		.loc 1 133 1 view .LVU24
 133 0022 14B0     		add	sp, sp, #80
 134              	.LCFI4:
 135              		.cfi_remember_state
 136              		.cfi_def_cfa_offset 16
 137              		@ sp needed
 138 0024 70BD     		pop	{r4, r5, r6, pc}
 139              	.LVL4:
 140              	.L9:
 141              	.LCFI5:
 142              		.cfi_restore_state
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 143              		.loc 1 96 5 is_stmt 1 view .LVU25
  96:Core/Src/stm32l4xx_hal_msp.c ****     PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 144              		.loc 1 96 40 is_stmt 0 view .LVU26
 145 0026 0223     		movs	r3, #2
 146 0028 0293     		str	r3, [sp, #8]
  97:Core/Src/stm32l4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 147              		.loc 1 97 5 is_stmt 1 view .LVU27
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 148              		.loc 1 98 5 view .LVU28
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 149              		.loc 1 98 9 is_stmt 0 view .LVU29
 150 002a 02A8     		add	r0, sp, #8
ARM GAS  /tmp/cc1mQqMo.s 			page 6


 151 002c FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 152              	.LVL5:
  98:Core/Src/stm32l4xx_hal_msp.c ****     {
 153              		.loc 1 98 8 view .LVU30
 154 0030 0028     		cmp	r0, #0
 155 0032 36D1     		bne	.L10
 156              	.L7:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 157              		.loc 1 104 5 is_stmt 1 view .LVU31
 158              	.LBB4:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 159              		.loc 1 104 5 view .LVU32
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 160              		.loc 1 104 5 view .LVU33
 161 0034 1D4B     		ldr	r3, .L11+4
 162 0036 9A6D     		ldr	r2, [r3, #88]
 163 0038 42F40032 		orr	r2, r2, #131072
 164 003c 9A65     		str	r2, [r3, #88]
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 165              		.loc 1 104 5 view .LVU34
 166 003e 9A6D     		ldr	r2, [r3, #88]
 167 0040 02F40032 		and	r2, r2, #131072
 168 0044 0092     		str	r2, [sp]
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 169              		.loc 1 104 5 view .LVU35
 170 0046 009A     		ldr	r2, [sp]
 171              	.LBE4:
 104:Core/Src/stm32l4xx_hal_msp.c **** 
 172              		.loc 1 104 5 view .LVU36
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 173              		.loc 1 106 5 view .LVU37
 174              	.LBB5:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 175              		.loc 1 106 5 view .LVU38
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 176              		.loc 1 106 5 view .LVU39
 177 0048 DA6C     		ldr	r2, [r3, #76]
 178 004a 42F00102 		orr	r2, r2, #1
 179 004e DA64     		str	r2, [r3, #76]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 180              		.loc 1 106 5 view .LVU40
 181 0050 DB6C     		ldr	r3, [r3, #76]
 182 0052 03F00103 		and	r3, r3, #1
 183 0056 0193     		str	r3, [sp, #4]
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 184              		.loc 1 106 5 view .LVU41
 185 0058 019B     		ldr	r3, [sp, #4]
 186              	.LBE5:
 106:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 187              		.loc 1 106 5 view .LVU42
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 111 5 view .LVU43
 111:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 189              		.loc 1 111 25 is_stmt 0 view .LVU44
 190 005a 0423     		movs	r3, #4
 191 005c 0F93     		str	r3, [sp, #60]
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/cc1mQqMo.s 			page 7


 192              		.loc 1 112 5 is_stmt 1 view .LVU45
 112:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 193              		.loc 1 112 26 is_stmt 0 view .LVU46
 194 005e 0226     		movs	r6, #2
 195 0060 1096     		str	r6, [sp, #64]
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 196              		.loc 1 113 5 is_stmt 1 view .LVU47
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 197              		.loc 1 113 26 is_stmt 0 view .LVU48
 198 0062 0024     		movs	r4, #0
 199              	.LVL6:
 113:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 200              		.loc 1 113 26 view .LVU49
 201 0064 1194     		str	r4, [sp, #68]
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 202              		.loc 1 114 5 is_stmt 1 view .LVU50
 114:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 203              		.loc 1 114 27 is_stmt 0 view .LVU51
 204 0066 0325     		movs	r5, #3
 205 0068 1295     		str	r5, [sp, #72]
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 206              		.loc 1 115 5 is_stmt 1 view .LVU52
 115:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_TX_GPIO_Port, &GPIO_InitStruct);
 207              		.loc 1 115 31 is_stmt 0 view .LVU53
 208 006a 0723     		movs	r3, #7
 209 006c 1393     		str	r3, [sp, #76]
 116:Core/Src/stm32l4xx_hal_msp.c **** 
 210              		.loc 1 116 5 is_stmt 1 view .LVU54
 211 006e 0FA9     		add	r1, sp, #60
 212 0070 4FF09040 		mov	r0, #1207959552
 213 0074 FFF7FEFF 		bl	HAL_GPIO_Init
 214              	.LVL7:
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 215              		.loc 1 118 5 view .LVU55
 118:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216              		.loc 1 118 25 is_stmt 0 view .LVU56
 217 0078 4FF40043 		mov	r3, #32768
 218 007c 0F93     		str	r3, [sp, #60]
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 219              		.loc 1 119 5 is_stmt 1 view .LVU57
 119:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 220              		.loc 1 119 26 is_stmt 0 view .LVU58
 221 007e 1096     		str	r6, [sp, #64]
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 222              		.loc 1 120 5 is_stmt 1 view .LVU59
 120:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 223              		.loc 1 120 26 is_stmt 0 view .LVU60
 224 0080 1194     		str	r4, [sp, #68]
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 225              		.loc 1 121 5 is_stmt 1 view .LVU61
 121:Core/Src/stm32l4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 226              		.loc 1 121 27 is_stmt 0 view .LVU62
 227 0082 1295     		str	r5, [sp, #72]
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 228              		.loc 1 122 5 is_stmt 1 view .LVU63
 122:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_Init(VCP_RX_GPIO_Port, &GPIO_InitStruct);
 229              		.loc 1 122 31 is_stmt 0 view .LVU64
ARM GAS  /tmp/cc1mQqMo.s 			page 8


 230 0084 1395     		str	r5, [sp, #76]
 123:Core/Src/stm32l4xx_hal_msp.c **** 
 231              		.loc 1 123 5 is_stmt 1 view .LVU65
 232 0086 0FA9     		add	r1, sp, #60
 233 0088 4FF09040 		mov	r0, #1207959552
 234 008c FFF7FEFF 		bl	HAL_GPIO_Init
 235              	.LVL8:
 126:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART2_IRQn);
 236              		.loc 1 126 5 view .LVU66
 237 0090 2246     		mov	r2, r4
 238 0092 2146     		mov	r1, r4
 239 0094 2620     		movs	r0, #38
 240 0096 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 241              	.LVL9:
 127:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 242              		.loc 1 127 5 view .LVU67
 243 009a 2620     		movs	r0, #38
 244 009c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 245              	.LVL10:
 246              		.loc 1 133 1 is_stmt 0 view .LVU68
 247 00a0 BFE7     		b	.L5
 248              	.LVL11:
 249              	.L10:
 100:Core/Src/stm32l4xx_hal_msp.c ****     }
 250              		.loc 1 100 7 is_stmt 1 view .LVU69
 251 00a2 FFF7FEFF 		bl	Error_Handler
 252              	.LVL12:
 253 00a6 C5E7     		b	.L7
 254              	.L12:
 255              		.align	2
 256              	.L11:
 257 00a8 00440040 		.word	1073759232
 258 00ac 00100240 		.word	1073876992
 259              		.cfi_endproc
 260              	.LFE133:
 262              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 263              		.align	1
 264              		.global	HAL_UART_MspDeInit
 265              		.syntax unified
 266              		.thumb
 267              		.thumb_func
 269              	HAL_UART_MspDeInit:
 270              	.LVL13:
 271              	.LFB134:
 134:Core/Src/stm32l4xx_hal_msp.c **** 
 135:Core/Src/stm32l4xx_hal_msp.c **** /**
 136:Core/Src/stm32l4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 137:Core/Src/stm32l4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 138:Core/Src/stm32l4xx_hal_msp.c **** * @param huart: UART handle pointer
 139:Core/Src/stm32l4xx_hal_msp.c **** * @retval None
 140:Core/Src/stm32l4xx_hal_msp.c **** */
 141:Core/Src/stm32l4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 142:Core/Src/stm32l4xx_hal_msp.c **** {
 272              		.loc 1 142 1 view -0
 273              		.cfi_startproc
 274              		@ args = 0, pretend = 0, frame = 0
 275              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cc1mQqMo.s 			page 9


 276              		.loc 1 142 1 is_stmt 0 view .LVU71
 277 0000 08B5     		push	{r3, lr}
 278              	.LCFI6:
 279              		.cfi_def_cfa_offset 8
 280              		.cfi_offset 3, -8
 281              		.cfi_offset 14, -4
 143:Core/Src/stm32l4xx_hal_msp.c ****   if(huart->Instance==USART2)
 282              		.loc 1 143 3 is_stmt 1 view .LVU72
 283              		.loc 1 143 11 is_stmt 0 view .LVU73
 284 0002 0268     		ldr	r2, [r0]
 285              		.loc 1 143 5 view .LVU74
 286 0004 094B     		ldr	r3, .L17
 287 0006 9A42     		cmp	r2, r3
 288 0008 00D0     		beq	.L16
 289              	.LVL14:
 290              	.L13:
 144:Core/Src/stm32l4xx_hal_msp.c ****   {
 145:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 146:Core/Src/stm32l4xx_hal_msp.c **** 
 147:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 148:Core/Src/stm32l4xx_hal_msp.c ****     /* Peripheral clock disable */
 149:Core/Src/stm32l4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 150:Core/Src/stm32l4xx_hal_msp.c **** 
 151:Core/Src/stm32l4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 152:Core/Src/stm32l4xx_hal_msp.c ****     PA2     ------> USART2_TX
 153:Core/Src/stm32l4xx_hal_msp.c ****     PA15 (JTDI)     ------> USART2_RX
 154:Core/Src/stm32l4xx_hal_msp.c ****     */
 155:Core/Src/stm32l4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, VCP_TX_Pin|VCP_RX_Pin);
 156:Core/Src/stm32l4xx_hal_msp.c **** 
 157:Core/Src/stm32l4xx_hal_msp.c ****     /* USART2 interrupt DeInit */
 158:Core/Src/stm32l4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART2_IRQn);
 159:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 160:Core/Src/stm32l4xx_hal_msp.c **** 
 161:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 162:Core/Src/stm32l4xx_hal_msp.c ****   }
 163:Core/Src/stm32l4xx_hal_msp.c **** 
 164:Core/Src/stm32l4xx_hal_msp.c **** }
 291              		.loc 1 164 1 view .LVU75
 292 000a 08BD     		pop	{r3, pc}
 293              	.LVL15:
 294              	.L16:
 149:Core/Src/stm32l4xx_hal_msp.c **** 
 295              		.loc 1 149 5 is_stmt 1 view .LVU76
 296 000c 084A     		ldr	r2, .L17+4
 297 000e 936D     		ldr	r3, [r2, #88]
 298 0010 23F40033 		bic	r3, r3, #131072
 299 0014 9365     		str	r3, [r2, #88]
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 300              		.loc 1 155 5 view .LVU77
 301 0016 48F20401 		movw	r1, #32772
 302 001a 4FF09040 		mov	r0, #1207959552
 303              	.LVL16:
 155:Core/Src/stm32l4xx_hal_msp.c **** 
 304              		.loc 1 155 5 is_stmt 0 view .LVU78
 305 001e FFF7FEFF 		bl	HAL_GPIO_DeInit
 306              	.LVL17:
 158:Core/Src/stm32l4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
ARM GAS  /tmp/cc1mQqMo.s 			page 10


 307              		.loc 1 158 5 is_stmt 1 view .LVU79
 308 0022 2620     		movs	r0, #38
 309 0024 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 310              	.LVL18:
 311              		.loc 1 164 1 is_stmt 0 view .LVU80
 312 0028 EFE7     		b	.L13
 313              	.L18:
 314 002a 00BF     		.align	2
 315              	.L17:
 316 002c 00440040 		.word	1073759232
 317 0030 00100240 		.word	1073876992
 318              		.cfi_endproc
 319              	.LFE134:
 321              		.text
 322              	.Letext0:
 323              		.file 2 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/machine/_default_types.h"
 324              		.file 3 "/usr/share/gcc-arm-none-eabi-10.3-2021.10/arm-none-eabi/include/sys/_stdint.h"
 325              		.file 4 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/CMSIS/Device/ST/STM32
 326              		.file 5 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver/
 327              		.file 6 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver/
 328              		.file 7 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver/
 329              		.file 8 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver/
 330              		.file 9 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver/
 331              		.file 10 "/home/barnecle/STM32Cube/Repository/STM32Cube_FW_L4_V1.17.1/Drivers/STM32L4xx_HAL_Driver
 332              		.file 11 "Core/Inc/main.h"
 333              		.file 12 "<built-in>"
ARM GAS  /tmp/cc1mQqMo.s 			page 11


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32l4xx_hal_msp.c
     /tmp/cc1mQqMo.s:20     .text.HAL_MspInit:0000000000000000 $t
     /tmp/cc1mQqMo.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/cc1mQqMo.s:77     .text.HAL_MspInit:000000000000002c $d
     /tmp/cc1mQqMo.s:82     .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/cc1mQqMo.s:88     .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/cc1mQqMo.s:257    .text.HAL_UART_MspInit:00000000000000a8 $d
     /tmp/cc1mQqMo.s:263    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/cc1mQqMo.s:269    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/cc1mQqMo.s:316    .text.HAL_UART_MspDeInit:000000000000002c $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
