{
    "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 171.4,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_40nm": {
        "test_name": "operators/binary_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 199.1,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_and/no_arch": {
        "test_name": "operators/binary_and/no_arch",
        "input_blif": "binary_and.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 8.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 168.7,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_40nm": {
        "test_name": "operators/binary_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 175.5,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_equal/no_arch": {
        "test_name": "operators/binary_equal/no_arch",
        "input_blif": "binary_equal.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 11.3,
        "techmap_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 169.5,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 23.3,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_and/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 161.2,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_and/no_arch": {
        "test_name": "operators/binary_logical_and/no_arch",
        "input_blif": "binary_logical_and.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 8.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 163.6,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 174.4,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_equal/no_arch": {
        "test_name": "operators/binary_logical_equal/no_arch",
        "input_blif": "binary_logical_equal.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 185,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 168.2,
        "techmap_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_equal_than/no_arch": {
        "test_name": "operators/binary_logical_greater_equal_than/no_arch",
        "input_blif": "binary_logical_greater_equal_than.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 155.4,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 21.9,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 164.1,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_greater_than/no_arch": {
        "test_name": "operators/binary_logical_greater_than/no_arch",
        "input_blif": "binary_logical_greater_than.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 183.9,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 155.5,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_equal_than/no_arch": {
        "test_name": "operators/binary_logical_less_equal_than/no_arch",
        "input_blif": "binary_logical_less_equal_than.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 174.1,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 167.2,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_less_than/no_arch": {
        "test_name": "operators/binary_logical_less_than/no_arch",
        "input_blif": "binary_logical_less_than.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 7.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 177.7,
        "techmap_time(ms)": 7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 22.4,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_not_equal/no_arch": {
        "test_name": "operators/binary_logical_not_equal/no_arch",
        "input_blif": "binary_logical_not_equal.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 163.9,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_logical_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 171.2,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_logical_or/no_arch": {
        "test_name": "operators/binary_logical_or/no_arch",
        "input_blif": "binary_logical_or.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 177.4,
        "techmap_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_40nm": {
        "test_name": "operators/binary_nand/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 42.7,
        "exec_time(ms)": 23,
        "techmap_time(ms)": 8.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nand/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 176.2,
        "techmap_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nand/no_arch": {
        "test_name": "operators/binary_nand/no_arch",
        "input_blif": "binary_nand.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 59.3,
        "exec_time(ms)": 174.7,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_40nm": {
        "test_name": "operators/binary_nor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 19.8,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_nor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 161.7,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_nor/no_arch": {
        "test_name": "operators/binary_nor/no_arch",
        "input_blif": "binary_nor.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 8.5,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 3,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 5
    },
    "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 171.5,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 19.1,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_not_equal/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 171.8,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_not_equal/no_arch": {
        "test_name": "operators/binary_not_equal/no_arch",
        "input_blif": "binary_not_equal.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 11.4,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 7,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 7,
        "Total Node": 9
    },
    "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 179.9,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_40nm": {
        "test_name": "operators/binary_or/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_or/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 134.4,
        "techmap_time(ms)": 5.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_or/no_arch": {
        "test_name": "operators/binary_or/no_arch",
        "input_blif": "binary_or.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 10.7,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 175.3,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 6.7,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xnor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 144.5,
        "techmap_time(ms)": 6.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xnor/no_arch": {
        "test_name": "operators/binary_xnor/no_arch",
        "input_blif": "binary_xnor.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 7.1,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 171.7,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_40nm": {
        "test_name": "operators/binary_xor/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 22.8,
        "techmap_time(ms)": 6.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/k6_N10_mem32K_40nm": {
        "test_name": "operators/binary_xor/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 150.8,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/binary_xor/no_arch": {
        "test_name": "operators/binary_xor/no_arch",
        "input_blif": "binary_xor.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 10.4,
        "techmap_time(ms)": 6.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 4,
        "latch": 1,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 6
    },
    "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/clog2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 144.8,
        "techmap_time(ms)": 6.5,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_40nm": {
        "test_name": "operators/clog2/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 7.4,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/k6_N10_mem32K_40nm": {
        "test_name": "operators/clog2/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 177.5,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/clog2/no_arch": {
        "test_name": "operators/clog2/no_arch",
        "input_blif": "clog2.blif",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 12.3,
        "techmap_time(ms)": 8.6,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 1,
        "latch": 1,
        "Longest Path": 4,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 3
    },
    "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 75.6,
        "exec_time(ms)": 216,
        "techmap_time(ms)": 54.6,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 56,
        "Total Node": 50
    },
    "operators/concat/k6_N10_40nm": {
        "test_name": "operators/concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 72.4,
        "techmap_time(ms)": 59.5,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 77.1,
        "exec_time(ms)": 212.6,
        "techmap_time(ms)": 55.1,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 55,
        "Total Node": 50
    },
    "operators/concat/no_arch": {
        "test_name": "operators/concat/no_arch",
        "input_blif": "concat.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 61.6,
        "techmap_time(ms)": 57.7,
        "Pi": 24,
        "Po": 72,
        "logic element": 50,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 50,
        "Total Node": 50
    },
    "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 65.6,
        "exec_time(ms)": 189,
        "techmap_time(ms)": 23.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 49.6,
        "exec_time(ms)": 42.8,
        "techmap_time(ms)": 27.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/eightbit_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 65,
        "exec_time(ms)": 181.3,
        "techmap_time(ms)": 23.2,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 8,
        "latch": 8,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 4,
        "Estimated LUTs": 8,
        "Total Node": 18
    },
    "operators/eightbit_arithmetic_power/no_arch": {
        "test_name": "operators/eightbit_arithmetic_power/no_arch",
        "input_blif": "eightbit_arithmetic_power.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 31.7,
        "techmap_time(ms)": 27,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 8,
        "logic element": 93,
        "latch": 8,
        "Longest Path": 18,
        "Average Path": 4,
        "Estimated LUTs": 93,
        "Total Node": 102
    },
    "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 174.8,
        "techmap_time(ms)": 7.2,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 21.8,
        "techmap_time(ms)": 7.3,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/minuscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 167.5,
        "techmap_time(ms)": 7.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/minuscolon_6_bit/no_arch": {
        "test_name": "operators/minuscolon_6_bit/no_arch",
        "input_blif": "minuscolon_6_bit.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 8.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 59.9,
        "exec_time(ms)": 179.8,
        "techmap_time(ms)": 7.7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 43,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 7,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_6_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 163.1,
        "techmap_time(ms)": 7.4,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_6_bit/no_arch": {
        "test_name": "operators/pluscolon_6_bit/no_arch",
        "input_blif": "pluscolon_6_bit.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 11.6,
        "techmap_time(ms)": 7.8,
        "Pi": 12,
        "Po": 6,
        "logic element": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 6
    },
    "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 60.2,
        "exec_time(ms)": 190.9,
        "techmap_time(ms)": 12.3,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 43.5,
        "exec_time(ms)": 27.3,
        "techmap_time(ms)": 12.4,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/k6_N10_mem32K_40nm": {
        "test_name": "operators/pluscolon_8_bit/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 170.7,
        "techmap_time(ms)": 13.2,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/pluscolon_8_bit/no_arch": {
        "test_name": "operators/pluscolon_8_bit/no_arch",
        "input_blif": "pluscolon_8_bit.blif",
        "max_rss(MiB)": 43.6,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 13.7,
        "Pi": 14,
        "Po": 8,
        "logic element": 8,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 8
    },
    "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 149.1,
        "techmap_time(ms)": 6.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 25.7,
        "techmap_time(ms)": 6.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 179.8,
        "techmap_time(ms)": 7.2,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asl_int_wide/no_arch",
        "input_blif": "signed_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 7.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 176.8,
        "techmap_time(ms)": 7.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 7.8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 156.4,
        "techmap_time(ms)": 6.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_asr_int_wide/no_arch",
        "input_blif": "signed_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 11.5,
        "techmap_time(ms)": 7.2,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 174.9,
        "techmap_time(ms)": 7.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 172.4,
        "techmap_time(ms)": 6.9,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sl_int_wide/no_arch",
        "input_blif": "signed_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 12.1,
        "techmap_time(ms)": 8.2,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 177.3,
        "techmap_time(ms)": 7.3,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 31.3,
        "techmap_time(ms)": 8,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 175.6,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/signed_16bits_sr_int_wide/no_arch",
        "input_blif": "signed_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 8.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 160.5,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 162.4,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asl_indexed/no_arch",
        "input_blif": "signed_1bit_asl_indexed.blif",
        "max_rss(MiB)": 36,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 1.5,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 166.7,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 14.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asl_wire/no_arch": {
        "test_name": "operators/signed_1bit_asl_wire/no_arch",
        "input_blif": "signed_1bit_asl_wire.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 165.1,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 37.2,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 54.5,
        "exec_time(ms)": 161.9,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_asr_indexed/no_arch",
        "input_blif": "signed_1bit_asr_indexed.blif",
        "max_rss(MiB)": 38.9,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 1.9,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 134.1,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 16.4,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 158.6,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_asr_wire/no_arch": {
        "test_name": "operators/signed_1bit_asr_wire/no_arch",
        "input_blif": "signed_1bit_asr_wire.blif",
        "max_rss(MiB)": 36.1,
        "exec_time(ms)": 5.2,
        "techmap_time(ms)": 1.2,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 166.2,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 159.4,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sl_indexed/no_arch",
        "input_blif": "signed_1bit_sl_indexed.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 2,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 163.1,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 17.1,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 161.9,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sl_wire/no_arch": {
        "test_name": "operators/signed_1bit_sl_wire/no_arch",
        "input_blif": "signed_1bit_sl_wire.blif",
        "max_rss(MiB)": 36.2,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 1.8,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 54.1,
        "exec_time(ms)": 163,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_indexed/no_arch": {
        "test_name": "operators/signed_1bit_sr_indexed/no_arch",
        "input_blif": "signed_1bit_sr_indexed.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 1.9,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 177.9,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 135.7,
        "techmap_time(ms)": 0.9,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_1bit_sr_wire/no_arch": {
        "test_name": "operators/signed_1bit_sr_wire/no_arch",
        "input_blif": "signed_1bit_sr_wire.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 5.3,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 166.9,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 37.5,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 165.9,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asl_wide/no_arch": {
        "test_name": "operators/signed_2bits_asl_wide/no_arch",
        "input_blif": "signed_2bits_asl_wide.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 171.7,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 15.7,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 160,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_asr_wide/no_arch": {
        "test_name": "operators/signed_2bits_asr_wide/no_arch",
        "input_blif": "signed_2bits_asr_wide.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 172.4,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 37.7,
        "exec_time(ms)": 15.9,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 167.5,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sl_wide/no_arch": {
        "test_name": "operators/signed_2bits_sl_wide/no_arch",
        "input_blif": "signed_2bits_sl_wide.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 178.5,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 16.4,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_2bits_sr_wide/no_arch": {
        "test_name": "operators/signed_2bits_sr_wide/no_arch",
        "input_blif": "signed_2bits_sr_wide.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 7.1,
        "techmap_time(ms)": 3.3,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 186.2,
        "techmap_time(ms)": 13.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 27.4,
        "techmap_time(ms)": 12.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 165.8,
        "techmap_time(ms)": 11.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 18.8,
        "techmap_time(ms)": 15.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 58.6,
        "exec_time(ms)": 188.1,
        "techmap_time(ms)": 15,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 27.3,
        "techmap_time(ms)": 12.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 162,
        "techmap_time(ms)": 13.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_asr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 17.5,
        "techmap_time(ms)": 13.7,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 177,
        "techmap_time(ms)": 12.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 27.3,
        "techmap_time(ms)": 12.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 169.6,
        "techmap_time(ms)": 13.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sl_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 16.9,
        "techmap_time(ms)": 13.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 178.9,
        "techmap_time(ms)": 12.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 39.1,
        "exec_time(ms)": 28.8,
        "techmap_time(ms)": 13.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 161.7,
        "techmap_time(ms)": 13.5,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_64bits_sr_ultra_wide/no_arch",
        "input_blif": "signed_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 13.1,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 179.5,
        "techmap_time(ms)": 16.5,
        "Po": 128,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 34.5,
        "techmap_time(ms)": 15.5,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_to_unsigned/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 177.5,
        "techmap_time(ms)": 16.7,
        "Po": 128,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_to_unsigned/no_arch": {
        "test_name": "operators/signed_to_unsigned/no_arch",
        "input_blif": "signed_to_unsigned.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 20.5,
        "techmap_time(ms)": 16.4,
        "Po": 128,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 146.4,
        "techmap_time(ms)": 4.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 4.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_indexed/no_arch": {
        "test_name": "operators/signed_variable_asl_indexed/no_arch",
        "input_blif": "signed_variable_asl_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 5.5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 81.3,
        "exec_time(ms)": 231.6,
        "techmap_time(ms)": 70.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 63.9,
        "exec_time(ms)": 86.8,
        "techmap_time(ms)": 70.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 77.7,
        "exec_time(ms)": 232.8,
        "techmap_time(ms)": 71,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_int_wide/no_arch",
        "input_blif": "signed_variable_asl_int_wide.blif",
        "max_rss(MiB)": 62.9,
        "exec_time(ms)": 75.1,
        "techmap_time(ms)": 71.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183.2,
        "exec_time(ms)": 465,
        "techmap_time(ms)": 298.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 166.7,
        "exec_time(ms)": 320.5,
        "techmap_time(ms)": 306.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 180.5,
        "exec_time(ms)": 461,
        "techmap_time(ms)": 297.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_ultra_wide/no_arch",
        "input_blif": "signed_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.3,
        "exec_time(ms)": 260.5,
        "techmap_time(ms)": 256.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 175.8,
        "techmap_time(ms)": 6.2,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 167.7,
        "techmap_time(ms)": 5.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wide/no_arch": {
        "test_name": "operators/signed_variable_asl_wide/no_arch",
        "input_blif": "signed_variable_asl_wide.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 149.5,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 18.9,
        "techmap_time(ms)": 3.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 140,
        "techmap_time(ms)": 3.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asl_wire/no_arch": {
        "test_name": "operators/signed_variable_asl_wire/no_arch",
        "input_blif": "signed_variable_asl_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 8.8,
        "techmap_time(ms)": 4.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 184.6,
        "techmap_time(ms)": 19.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 20.4,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 167,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_indexed/no_arch": {
        "test_name": "operators/signed_variable_asr_indexed/no_arch",
        "input_blif": "signed_variable_asr_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 5.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 79.1,
        "exec_time(ms)": 227.6,
        "techmap_time(ms)": 68.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 86.3,
        "techmap_time(ms)": 71.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 236,
        "techmap_time(ms)": 72.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_int_wide/no_arch",
        "input_blif": "signed_variable_asr_int_wide.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 93.1,
        "techmap_time(ms)": 89.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183.2,
        "exec_time(ms)": 440.2,
        "techmap_time(ms)": 284.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.2,
        "exec_time(ms)": 313.1,
        "techmap_time(ms)": 297.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 182.4,
        "exec_time(ms)": 430,
        "techmap_time(ms)": 298.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_ultra_wide/no_arch",
        "input_blif": "signed_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.8,
        "exec_time(ms)": 301.4,
        "techmap_time(ms)": 297.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 170.3,
        "techmap_time(ms)": 5.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 41.1,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 5.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wide/no_arch": {
        "test_name": "operators/signed_variable_asr_wide/no_arch",
        "input_blif": "signed_variable_asr_wide.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 9.6,
        "techmap_time(ms)": 5.6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 167.8,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 138.5,
        "techmap_time(ms)": 3.7,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_asr_wire/no_arch": {
        "test_name": "operators/signed_variable_asr_wire/no_arch",
        "input_blif": "signed_variable_asr_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 10.1,
        "techmap_time(ms)": 4.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 162.6,
        "techmap_time(ms)": 5.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 161.6,
        "techmap_time(ms)": 5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_indexed/no_arch": {
        "test_name": "operators/signed_variable_sl_indexed/no_arch",
        "input_blif": "signed_variable_sl_indexed.blif",
        "max_rss(MiB)": 39.5,
        "exec_time(ms)": 9.8,
        "techmap_time(ms)": 5.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 228.7,
        "techmap_time(ms)": 67.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 88.4,
        "techmap_time(ms)": 73,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 80.5,
        "exec_time(ms)": 230,
        "techmap_time(ms)": 76.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_int_wide/no_arch",
        "input_blif": "signed_variable_sl_int_wide.blif",
        "max_rss(MiB)": 62,
        "exec_time(ms)": 76.7,
        "techmap_time(ms)": 72.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183.7,
        "exec_time(ms)": 451.2,
        "techmap_time(ms)": 291.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 167.1,
        "exec_time(ms)": 307.3,
        "techmap_time(ms)": 292.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 182,
        "exec_time(ms)": 453.6,
        "techmap_time(ms)": 294.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_ultra_wide/no_arch",
        "input_blif": "signed_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 165.4,
        "exec_time(ms)": 271.8,
        "techmap_time(ms)": 267.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 153.2,
        "techmap_time(ms)": 7.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 42.9,
        "exec_time(ms)": 21,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 173.6,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wide/no_arch": {
        "test_name": "operators/signed_variable_sl_wide/no_arch",
        "input_blif": "signed_variable_sl_wide.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 12.2,
        "techmap_time(ms)": 7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 59.1,
        "exec_time(ms)": 176.9,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 18,
        "techmap_time(ms)": 3.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 58.1,
        "exec_time(ms)": 172.6,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sl_wire/no_arch": {
        "test_name": "operators/signed_variable_sl_wire/no_arch",
        "input_blif": "signed_variable_sl_wire.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 4.6,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 58.4,
        "exec_time(ms)": 178.3,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 5.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 56.1,
        "exec_time(ms)": 168.1,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_indexed/no_arch": {
        "test_name": "operators/signed_variable_sr_indexed/no_arch",
        "input_blif": "signed_variable_sr_indexed.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 9,
        "techmap_time(ms)": 5.2,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 78.7,
        "exec_time(ms)": 241.4,
        "techmap_time(ms)": 71.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 63.8,
        "exec_time(ms)": 89.7,
        "techmap_time(ms)": 74.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 207.2,
        "techmap_time(ms)": 61.6,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_int_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_int_wide/no_arch",
        "input_blif": "signed_variable_sr_int_wide.blif",
        "max_rss(MiB)": 62.4,
        "exec_time(ms)": 74.7,
        "techmap_time(ms)": 71.4,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 181.6,
        "exec_time(ms)": 451.9,
        "techmap_time(ms)": 290,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 166.9,
        "exec_time(ms)": 300.4,
        "techmap_time(ms)": 285.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 180.7,
        "exec_time(ms)": 443.9,
        "techmap_time(ms)": 296.1,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_ultra_wide/no_arch",
        "input_blif": "signed_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 165.2,
        "exec_time(ms)": 304.7,
        "techmap_time(ms)": 300.9,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 59.6,
        "exec_time(ms)": 171.7,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 162.6,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wide/no_arch": {
        "test_name": "operators/signed_variable_sr_wide/no_arch",
        "input_blif": "signed_variable_sr_wide.blif",
        "max_rss(MiB)": 41.4,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 6.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 160.7,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 19,
        "techmap_time(ms)": 4.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/signed_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 166.2,
        "techmap_time(ms)": 3.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/signed_variable_sr_wire/no_arch": {
        "test_name": "operators/signed_variable_sr_wire/no_arch",
        "input_blif": "signed_variable_sr_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 5.4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 59.2,
        "exec_time(ms)": 159.4,
        "techmap_time(ms)": 5.6,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 42.4,
        "exec_time(ms)": 21.4,
        "techmap_time(ms)": 6.1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/k6_N10_mem32K_40nm": {
        "test_name": "operators/specifyBlock/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 162.9,
        "techmap_time(ms)": 5.9,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specifyBlock/no_arch": {
        "test_name": "operators/specifyBlock/no_arch",
        "input_blif": "specifyBlock.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 10.5,
        "techmap_time(ms)": 6.7,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/specparam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 168,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_40nm": {
        "test_name": "operators/specparam/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 19.4,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/k6_N10_mem32K_40nm": {
        "test_name": "operators/specparam/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 162.3,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/specparam/no_arch": {
        "test_name": "operators/specparam/no_arch",
        "input_blif": "specparam.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 8.6,
        "techmap_time(ms)": 5.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 190.8,
        "techmap_time(ms)": 21.6,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 36.6,
        "techmap_time(ms)": 20.5,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 151.1,
        "techmap_time(ms)": 17.1,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat/no_arch": {
        "test_name": "operators/string_test_concat/no_arch",
        "input_blif": "string_test_concat.blif",
        "max_rss(MiB)": 39.2,
        "exec_time(ms)": 22.3,
        "techmap_time(ms)": 19.2,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 185.7,
        "techmap_time(ms)": 20.7,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 37.6,
        "techmap_time(ms)": 21.4,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test_concat_replicate/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 184.8,
        "techmap_time(ms)": 20.6,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test_concat_replicate/no_arch": {
        "test_name": "operators/string_test_concat_replicate/no_arch",
        "input_blif": "string_test_concat_replicate.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 25.2,
        "techmap_time(ms)": 21.5,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/string_test/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 181,
        "techmap_time(ms)": 19.5,
        "Po": 241,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_40nm": {
        "test_name": "operators/string_test/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 35.7,
        "techmap_time(ms)": 20.2,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/k6_N10_mem32K_40nm": {
        "test_name": "operators/string_test/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 58.8,
        "exec_time(ms)": 178.6,
        "techmap_time(ms)": 21.1,
        "Po": 241,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/string_test/no_arch": {
        "test_name": "operators/string_test/no_arch",
        "input_blif": "string_test.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 21,
        "techmap_time(ms)": 17.5,
        "Po": 241,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 61.5,
        "exec_time(ms)": 182.3,
        "techmap_time(ms)": 18.4,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 9,
        "logic element": 24,
        "latch": 8,
        "Adder": 19,
        "generic logic size": 4,
        "Longest Path": 27,
        "Average Path": 4,
        "Estimated LUTs": 24,
        "Total Node": 52
    },
    "operators/twobits_arithmetic_div/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 46.6,
        "exec_time(ms)": 37.3,
        "techmap_time(ms)": 21.4,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_div/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 61.2,
        "exec_time(ms)": 186.7,
        "techmap_time(ms)": 19.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "generic logic size": 6,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_div/no_arch": {
        "test_name": "operators/twobits_arithmetic_div/no_arch",
        "input_blif": "twobits_arithmetic_div.blif",
        "max_rss(MiB)": 45.4,
        "exec_time(ms)": 25.6,
        "techmap_time(ms)": 21.5,
        "Latch Drivers": 1,
        "Pi": 7,
        "Po": 9,
        "logic element": 107,
        "latch": 8,
        "Longest Path": 32,
        "Average Path": 4,
        "Estimated LUTs": 107,
        "Total Node": 116
    },
    "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 60.7,
        "exec_time(ms)": 179.9,
        "techmap_time(ms)": 9.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 25.1,
        "techmap_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_minus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 169,
        "techmap_time(ms)": 9.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_minus/no_arch": {
        "test_name": "operators/twobits_arithmetic_minus/no_arch",
        "input_blif": "twobits_arithmetic_minus.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 13.3,
        "techmap_time(ms)": 9.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 60.8,
        "exec_time(ms)": 177.1,
        "techmap_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 9,
        "latch": 3,
        "Adder": 5,
        "generic logic size": 4,
        "Longest Path": 12,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_mod/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 24.8,
        "techmap_time(ms)": 10.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_mod/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 174.9,
        "techmap_time(ms)": 10.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_mod/no_arch": {
        "test_name": "operators/twobits_arithmetic_mod/no_arch",
        "input_blif": "twobits_arithmetic_mod.blif",
        "max_rss(MiB)": 42.1,
        "exec_time(ms)": 15.1,
        "techmap_time(ms)": 11.7,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 38,
        "latch": 3,
        "Longest Path": 17,
        "Average Path": 4,
        "Estimated LUTs": 38,
        "Total Node": 42
    },
    "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 61.1,
        "exec_time(ms)": 184.2,
        "techmap_time(ms)": 10,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 44.5,
        "exec_time(ms)": 25.2,
        "techmap_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_multiply/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 60.4,
        "exec_time(ms)": 172.1,
        "techmap_time(ms)": 10.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 4,
        "latch": 4,
        "Multiplier": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 10
    },
    "operators/twobits_arithmetic_multiply/no_arch": {
        "test_name": "operators/twobits_arithmetic_multiply/no_arch",
        "input_blif": "twobits_arithmetic_multiply.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 14.8,
        "techmap_time(ms)": 10.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 13,
        "latch": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 13,
        "Total Node": 18
    },
    "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 182,
        "techmap_time(ms)": 9.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 3,
        "latch": 3,
        "Adder": 4,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 3,
        "Total Node": 11
    },
    "operators/twobits_arithmetic_plus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 43.7,
        "exec_time(ms)": 24.9,
        "techmap_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_plus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 176.8,
        "techmap_time(ms)": 8.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_plus/no_arch": {
        "test_name": "operators/twobits_arithmetic_plus/no_arch",
        "input_blif": "twobits_arithmetic_plus.blif",
        "max_rss(MiB)": 41.7,
        "exec_time(ms)": 15.6,
        "techmap_time(ms)": 11,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 60.9,
        "exec_time(ms)": 174.1,
        "techmap_time(ms)": 11.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 28.8,
        "techmap_time(ms)": 12.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "generic logic size": 6,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_power/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 176.6,
        "techmap_time(ms)": 10.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 16,
        "latch": 4,
        "Multiplier": 2,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 16,
        "Total Node": 23
    },
    "operators/twobits_arithmetic_power/no_arch": {
        "test_name": "operators/twobits_arithmetic_power/no_arch",
        "input_blif": "twobits_arithmetic_power.blif",
        "max_rss(MiB)": 42.6,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 13,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 5,
        "logic element": 54,
        "latch": 4,
        "Longest Path": 16,
        "Average Path": 3,
        "Estimated LUTs": 54,
        "Total Node": 59
    },
    "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 153.9,
        "techmap_time(ms)": 9.8,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 5,
        "latch": 3,
        "Adder": 3,
        "generic logic size": 4,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 5,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 43.2,
        "exec_time(ms)": 26.9,
        "techmap_time(ms)": 10.3,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_arithmetic_uminus/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 168.6,
        "techmap_time(ms)": 9.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "generic logic size": 6,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_arithmetic_uminus/no_arch": {
        "test_name": "operators/twobits_arithmetic_uminus/no_arch",
        "input_blif": "twobits_arithmetic_uminus.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 14.6,
        "techmap_time(ms)": 10.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 4,
        "logic element": 8,
        "latch": 3,
        "Longest Path": 7,
        "Average Path": 3,
        "Estimated LUTs": 8,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 59.5,
        "exec_time(ms)": 151.5,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 22.7,
        "techmap_time(ms)": 7.9,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 165.8,
        "techmap_time(ms)": 7.5,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_equal_than/no_arch",
        "input_blif": "twobits_logical_greater_equal_than.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 12.4,
        "techmap_time(ms)": 8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 60,
        "exec_time(ms)": 175.6,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 42.8,
        "exec_time(ms)": 21.5,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_greater_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 170.3,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_greater_than/no_arch": {
        "test_name": "operators/twobits_logical_greater_than/no_arch",
        "input_blif": "twobits_logical_greater_than.blif",
        "max_rss(MiB)": 40.6,
        "exec_time(ms)": 12.5,
        "techmap_time(ms)": 8.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 59,
        "exec_time(ms)": 182.1,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 40.8,
        "exec_time(ms)": 23.4,
        "techmap_time(ms)": 7.8,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_equal_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 58.7,
        "exec_time(ms)": 176.6,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_equal_than/no_arch": {
        "test_name": "operators/twobits_logical_less_equal_than/no_arch",
        "input_blif": "twobits_logical_less_equal_than.blif",
        "max_rss(MiB)": 41,
        "exec_time(ms)": 11.8,
        "techmap_time(ms)": 8.1,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 10,
        "latch": 1,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 10,
        "Total Node": 12
    },
    "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 59.4,
        "exec_time(ms)": 176.8,
        "techmap_time(ms)": 7.6,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 40.7,
        "exec_time(ms)": 22.5,
        "techmap_time(ms)": 7.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/k6_N10_mem32K_40nm": {
        "test_name": "operators/twobits_logical_less_than/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 168.9,
        "techmap_time(ms)": 7.3,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/twobits_logical_less_than/no_arch": {
        "test_name": "operators/twobits_logical_less_than/no_arch",
        "input_blif": "twobits_logical_less_than.blif",
        "max_rss(MiB)": 38.1,
        "exec_time(ms)": 12.3,
        "techmap_time(ms)": 8.2,
        "Latch Drivers": 1,
        "Pi": 5,
        "Po": 2,
        "logic element": 6,
        "latch": 1,
        "Longest Path": 8,
        "Average Path": 3,
        "Estimated LUTs": 6,
        "Total Node": 8
    },
    "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 144.9,
        "techmap_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 15.2,
        "techmap_time(ms)": 1,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_bufnode/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 54.2,
        "exec_time(ms)": 129.2,
        "techmap_time(ms)": 0.9,
        "Pi": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_bufnode/no_arch": {
        "test_name": "operators/unary_bitwise_bufnode/no_arch",
        "input_blif": "unary_bitwise_bufnode.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 5,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 164.8,
        "techmap_time(ms)": 5.8,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 39.6,
        "exec_time(ms)": 21.6,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/k6_N10_mem32K_40nm": {
        "test_name": "operators/unary_bitwise_not/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 164.8,
        "techmap_time(ms)": 5.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unary_bitwise_not/no_arch": {
        "test_name": "operators/unary_bitwise_not/no_arch",
        "input_blif": "unary_bitwise_not.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 10.8,
        "techmap_time(ms)": 6.9,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 2,
        "logic element": 2,
        "latch": 1,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 4
    },
    "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 57.7,
        "exec_time(ms)": 178.5,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 19.2,
        "techmap_time(ms)": 6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 173.4,
        "techmap_time(ms)": 7.1,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asl_int_wide.blif",
        "max_rss(MiB)": 36.3,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 7.2,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 55.5,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 8.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 176.5,
        "techmap_time(ms)": 6.5,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_asr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_asr_int_wide.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 10.3,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 139.4,
        "techmap_time(ms)": 6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 7.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 57.1,
        "exec_time(ms)": 170.2,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sl_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sl_int_wide.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 11.7,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 176.8,
        "techmap_time(ms)": 7.4,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 24.1,
        "techmap_time(ms)": 7.7,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 145.2,
        "techmap_time(ms)": 6.6,
        "Pi": 16,
        "Po": 32,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_16bits_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_16bits_sr_int_wide/no_arch",
        "input_blif": "unsigned_16bits_sr_int_wide.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 11.9,
        "techmap_time(ms)": 8.6,
        "Pi": 16,
        "Po": 32,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 55,
        "exec_time(ms)": 162.6,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 15.5,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 155.5,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_indexed/no_arch",
        "input_blif": "unsigned_1bit_asl_indexed.blif",
        "max_rss(MiB)": 38,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 2.1,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 54.9,
        "exec_time(ms)": 168.4,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 16.5,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 161.6,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asl_wire/no_arch",
        "input_blif": "unsigned_1bit_asl_wire.blif",
        "max_rss(MiB)": 37.8,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 168.9,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 16.7,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 56.7,
        "exec_time(ms)": 154.2,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_indexed/no_arch",
        "input_blif": "unsigned_1bit_asr_indexed.blif",
        "max_rss(MiB)": 37.6,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 1.5,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 57.4,
        "exec_time(ms)": 170.8,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 39.3,
        "exec_time(ms)": 16.4,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 160.9,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_asr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_asr_wire/no_arch",
        "input_blif": "unsigned_1bit_asr_wire.blif",
        "max_rss(MiB)": 38.8,
        "exec_time(ms)": 5.4,
        "techmap_time(ms)": 1.6,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 155.1,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 39.4,
        "exec_time(ms)": 16.4,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 53.9,
        "exec_time(ms)": 163.7,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_indexed/no_arch",
        "input_blif": "unsigned_1bit_sl_indexed.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 6,
        "techmap_time(ms)": 2.6,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.8,
        "exec_time(ms)": 165.4,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 15.8,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 163.1,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sl_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sl_wire/no_arch",
        "input_blif": "unsigned_1bit_sl_wire.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 5.1,
        "techmap_time(ms)": 1.5,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 169.1,
        "techmap_time(ms)": 1.3,
        "Po": 2,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 16.5,
        "techmap_time(ms)": 1.4,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 159.2,
        "techmap_time(ms)": 1.2,
        "Po": 2,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_indexed/no_arch",
        "input_blif": "unsigned_1bit_sr_indexed.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 5.7,
        "techmap_time(ms)": 1.9,
        "Po": 2,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 55.2,
        "exec_time(ms)": 167.5,
        "techmap_time(ms)": 1.2,
        "Po": 1,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 40.2,
        "exec_time(ms)": 16.2,
        "techmap_time(ms)": 1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_1bit_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 141.7,
        "techmap_time(ms)": 1.1,
        "Po": 1,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_1bit_sr_wire/no_arch": {
        "test_name": "operators/unsigned_1bit_sr_wire/no_arch",
        "input_blif": "unsigned_1bit_sr_wire.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 5.6,
        "techmap_time(ms)": 1.7,
        "Po": 1,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 55.1,
        "exec_time(ms)": 151.8,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 16.5,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 54.6,
        "exec_time(ms)": 165.6,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asl_wide/no_arch",
        "input_blif": "unsigned_2bits_asl_wide.blif",
        "max_rss(MiB)": 35.4,
        "exec_time(ms)": 6.5,
        "techmap_time(ms)": 1.8,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 170.3,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 17.6,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 54.4,
        "exec_time(ms)": 161,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_asr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_asr_wide/no_arch",
        "input_blif": "unsigned_2bits_asr_wide.blif",
        "max_rss(MiB)": 37.9,
        "exec_time(ms)": 5.9,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 55.6,
        "exec_time(ms)": 170.9,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 38.4,
        "exec_time(ms)": 16.3,
        "techmap_time(ms)": 1.6,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 54.7,
        "exec_time(ms)": 170.5,
        "techmap_time(ms)": 1.4,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sl_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sl_wide/no_arch",
        "input_blif": "unsigned_2bits_sl_wide.blif",
        "max_rss(MiB)": 38.3,
        "exec_time(ms)": 6.1,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 175.2,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 40.3,
        "exec_time(ms)": 16,
        "techmap_time(ms)": 1.5,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_2bits_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 54.3,
        "exec_time(ms)": 158.8,
        "techmap_time(ms)": 1.7,
        "Pi": 1,
        "Po": 3,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_2bits_sr_wide/no_arch": {
        "test_name": "operators/unsigned_2bits_sr_wide/no_arch",
        "input_blif": "unsigned_2bits_sr_wide.blif",
        "max_rss(MiB)": 38.2,
        "exec_time(ms)": 5.8,
        "techmap_time(ms)": 2.2,
        "Pi": 1,
        "Po": 3,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 56.4,
        "exec_time(ms)": 179.7,
        "techmap_time(ms)": 12.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 29.8,
        "techmap_time(ms)": 13.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 170.7,
        "techmap_time(ms)": 13.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asl_ultra_wide.blif",
        "max_rss(MiB)": 39,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 13.7,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 58,
        "exec_time(ms)": 185.7,
        "techmap_time(ms)": 12.4,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 29.5,
        "techmap_time(ms)": 12.7,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 176.4,
        "techmap_time(ms)": 12,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_asr_ultra_wide.blif",
        "max_rss(MiB)": 38.9,
        "exec_time(ms)": 17.2,
        "techmap_time(ms)": 13.4,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 58.3,
        "exec_time(ms)": 181.9,
        "techmap_time(ms)": 13.2,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 41.2,
        "exec_time(ms)": 23.8,
        "techmap_time(ms)": 10.6,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 55.4,
        "exec_time(ms)": 170.1,
        "techmap_time(ms)": 12.8,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sl_ultra_wide.blif",
        "max_rss(MiB)": 37.3,
        "exec_time(ms)": 17.3,
        "techmap_time(ms)": 13.3,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 181.7,
        "techmap_time(ms)": 12.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 4,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 41.8,
        "exec_time(ms)": 27,
        "techmap_time(ms)": 12.9,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 181.4,
        "techmap_time(ms)": 13.3,
        "Pi": 1,
        "Po": 65,
        "generic logic size": 6,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_64bits_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_64bits_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_64bits_sr_ultra_wide.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 16.8,
        "techmap_time(ms)": 13.2,
        "Pi": 1,
        "Po": 65,
        "Longest Path": 2,
        "Average Path": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 56.3,
        "exec_time(ms)": 151.8,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 20,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 167.9,
        "techmap_time(ms)": 5.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asl_indexed/no_arch",
        "input_blif": "unsigned_variable_asl_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 9.4,
        "techmap_time(ms)": 5.6,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 79.1,
        "exec_time(ms)": 241.3,
        "techmap_time(ms)": 74.3,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 87.3,
        "techmap_time(ms)": 71.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 78.3,
        "exec_time(ms)": 242.4,
        "techmap_time(ms)": 70.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_int_wide/no_arch",
        "input_blif": "unsigned_variable_asl_int_wide.blif",
        "max_rss(MiB)": 61.7,
        "exec_time(ms)": 75,
        "techmap_time(ms)": 70.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183,
        "exec_time(ms)": 474.6,
        "techmap_time(ms)": 297.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.5,
        "exec_time(ms)": 316.1,
        "techmap_time(ms)": 299.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183.2,
        "exec_time(ms)": 444.6,
        "techmap_time(ms)": 290.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 165.5,
        "exec_time(ms)": 291.8,
        "techmap_time(ms)": 288.3,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 57.3,
        "exec_time(ms)": 174.4,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 42,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 159,
        "techmap_time(ms)": 6.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wide/no_arch",
        "input_blif": "unsigned_variable_asl_wide.blif",
        "max_rss(MiB)": 40.1,
        "exec_time(ms)": 10,
        "techmap_time(ms)": 6.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 169.7,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 20.1,
        "techmap_time(ms)": 3.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 157.4,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asl_wire/no_arch",
        "input_blif": "unsigned_variable_asl_wire.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 7.8,
        "techmap_time(ms)": 4.3,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 58.9,
        "exec_time(ms)": 170.8,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 20.2,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 171,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_asr_indexed/no_arch",
        "input_blif": "unsigned_variable_asr_indexed.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 5.4,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 79,
        "exec_time(ms)": 237.6,
        "techmap_time(ms)": 71.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 64,
        "exec_time(ms)": 89,
        "techmap_time(ms)": 73.5,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 78.1,
        "exec_time(ms)": 233.6,
        "techmap_time(ms)": 70.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_int_wide/no_arch",
        "input_blif": "unsigned_variable_asr_int_wide.blif",
        "max_rss(MiB)": 60.3,
        "exec_time(ms)": 77.2,
        "techmap_time(ms)": 73.7,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 183.2,
        "exec_time(ms)": 443.5,
        "techmap_time(ms)": 281.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.4,
        "exec_time(ms)": 310,
        "techmap_time(ms)": 295.4,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 182.5,
        "exec_time(ms)": 450.7,
        "techmap_time(ms)": 287.6,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_asr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 165.6,
        "exec_time(ms)": 296.5,
        "techmap_time(ms)": 292.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 57.6,
        "exec_time(ms)": 183.1,
        "techmap_time(ms)": 6,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 23.6,
        "techmap_time(ms)": 7.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 170.9,
        "techmap_time(ms)": 5.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wide/no_arch",
        "input_blif": "unsigned_variable_asr_wide.blif",
        "max_rss(MiB)": 40.4,
        "exec_time(ms)": 11,
        "techmap_time(ms)": 6.9,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 58.5,
        "exec_time(ms)": 174.2,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 22.6,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_asr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 55.7,
        "exec_time(ms)": 161.5,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_asr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_asr_wire/no_arch",
        "input_blif": "unsigned_variable_asr_wire.blif",
        "max_rss(MiB)": 39.9,
        "exec_time(ms)": 13.4,
        "techmap_time(ms)": 4.9,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 56.8,
        "exec_time(ms)": 166.2,
        "techmap_time(ms)": 4.8,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 20.3,
        "techmap_time(ms)": 4.9,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 56,
        "exec_time(ms)": 162.6,
        "techmap_time(ms)": 5.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sl_indexed/no_arch",
        "input_blif": "unsigned_variable_sl_indexed.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 9.7,
        "techmap_time(ms)": 5.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 80.8,
        "exec_time(ms)": 245.5,
        "techmap_time(ms)": 73.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 64.6,
        "exec_time(ms)": 83.7,
        "techmap_time(ms)": 69.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 77.8,
        "exec_time(ms)": 199.9,
        "techmap_time(ms)": 64.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_int_wide/no_arch",
        "input_blif": "unsigned_variable_sl_int_wide.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 77.4,
        "techmap_time(ms)": 74.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 181.1,
        "exec_time(ms)": 449.9,
        "techmap_time(ms)": 282,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.8,
        "exec_time(ms)": 326.7,
        "techmap_time(ms)": 311.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 182.9,
        "exec_time(ms)": 443.6,
        "techmap_time(ms)": 288.7,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sl_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 162.6,
        "exec_time(ms)": 293.3,
        "techmap_time(ms)": 289.8,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 57.5,
        "exec_time(ms)": 158.8,
        "techmap_time(ms)": 5.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 25.2,
        "techmap_time(ms)": 5.7,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 56.2,
        "exec_time(ms)": 166.9,
        "techmap_time(ms)": 6.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wide/no_arch",
        "input_blif": "unsigned_variable_sl_wide.blif",
        "max_rss(MiB)": 38.5,
        "exec_time(ms)": 9.9,
        "techmap_time(ms)": 6.4,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 57,
        "exec_time(ms)": 167.1,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 41.9,
        "exec_time(ms)": 19,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sl_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 55.9,
        "exec_time(ms)": 164.9,
        "techmap_time(ms)": 4.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sl_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sl_wire/no_arch",
        "input_blif": "unsigned_variable_sl_wire.blif",
        "max_rss(MiB)": 39.7,
        "exec_time(ms)": 8.9,
        "techmap_time(ms)": 4.8,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 56.9,
        "exec_time(ms)": 169.3,
        "techmap_time(ms)": 5.3,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 41.6,
        "exec_time(ms)": 22.1,
        "techmap_time(ms)": 5,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_indexed/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 58.2,
        "exec_time(ms)": 164.1,
        "techmap_time(ms)": 4.7,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_indexed/no_arch": {
        "test_name": "operators/unsigned_variable_sr_indexed/no_arch",
        "input_blif": "unsigned_variable_sr_indexed.blif",
        "max_rss(MiB)": 39.8,
        "exec_time(ms)": 9.5,
        "techmap_time(ms)": 6.1,
        "Pi": 3,
        "Po": 2,
        "logic element": 2,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 2,
        "Total Node": 2
    },
    "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 78.9,
        "exec_time(ms)": 233.5,
        "techmap_time(ms)": 69.1,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 4,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 62.2,
        "exec_time(ms)": 87.9,
        "techmap_time(ms)": 72.2,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_int_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 82.2,
        "exec_time(ms)": 218.7,
        "techmap_time(ms)": 69.8,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "generic logic size": 6,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_int_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_int_wide/no_arch",
        "input_blif": "unsigned_variable_sr_int_wide.blif",
        "max_rss(MiB)": 62.6,
        "exec_time(ms)": 76.8,
        "techmap_time(ms)": 72.9,
        "Pi": 37,
        "Po": 32,
        "logic element": 1024,
        "Longest Path": 34,
        "Average Path": 4,
        "Estimated LUTs": 1024,
        "Total Node": 1024
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 181.2,
        "exec_time(ms)": 406.4,
        "techmap_time(ms)": 237.2,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 4,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 166.2,
        "exec_time(ms)": 296.9,
        "techmap_time(ms)": 281.5,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 182.4,
        "exec_time(ms)": 394.4,
        "techmap_time(ms)": 234,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "generic logic size": 6,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_ultra_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_ultra_wide/no_arch",
        "input_blif": "unsigned_variable_sr_ultra_wide.blif",
        "warnings": [
            "[NETLIST] requesting a shift left that will overflow the maximum size of 63 [63]",
            "[NETLIST] requesting a shift left that will overflow the maximum size of 64 [63]"
        ],
        "max_rss(MiB)": 164.9,
        "exec_time(ms)": 300.5,
        "techmap_time(ms)": 295,
        "Pi": 72,
        "Po": 65,
        "logic element": 4225,
        "Longest Path": 67,
        "Average Path": 5,
        "Estimated LUTs": 4225,
        "Total Node": 4225
    },
    "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 57.9,
        "exec_time(ms)": 168.4,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 6.3,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wide/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 56.6,
        "exec_time(ms)": 156.6,
        "techmap_time(ms)": 4.5,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "generic logic size": 6,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wide/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wide/no_arch",
        "input_blif": "unsigned_variable_sr_wide.blif",
        "max_rss(MiB)": 40.9,
        "exec_time(ms)": 10.9,
        "techmap_time(ms)": 7.1,
        "Pi": 5,
        "Po": 3,
        "logic element": 9,
        "Longest Path": 5,
        "Average Path": 3,
        "Estimated LUTs": 9,
        "Total Node": 9
    },
    "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 56.5,
        "exec_time(ms)": 169.5,
        "techmap_time(ms)": 4.1,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 4,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_40nm",
        "architecture": "k6_N10_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 41.3,
        "exec_time(ms)": 20.4,
        "techmap_time(ms)": 4.2,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm": {
        "test_name": "operators/unsigned_variable_sr_wire/k6_N10_mem32K_40nm",
        "architecture": "k6_N10_mem32K_40nm.xml",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 55.8,
        "exec_time(ms)": 161.8,
        "techmap_time(ms)": 4,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "generic logic size": 6,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "operators/unsigned_variable_sr_wire/no_arch": {
        "test_name": "operators/unsigned_variable_sr_wire/no_arch",
        "input_blif": "unsigned_variable_sr_wire.blif",
        "max_rss(MiB)": 40,
        "exec_time(ms)": 8.4,
        "techmap_time(ms)": 4.5,
        "Pi": 2,
        "Po": 1,
        "logic element": 1,
        "Longest Path": 3,
        "Average Path": 3,
        "Estimated LUTs": 1,
        "Total Node": 1
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
