
Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys HDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys VHDL Compiler, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode
@N:Can't find top module!
Top entity isn't set yet!
@N: CD140 :	| Using the VHDL 1993 Standard for file 'C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.vhd'.
VHDL syntax check successful!

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 87MB peak: 88MB)


Process completed successfully.
# Thu Sep 26 17:31:37 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Verilog Compiler, Version comp202309synp1, Build 321R, Built Aug 12 2024 03:12:33, @

@N|Running in 64-bit mode
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":124:14:124:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":134:14:134:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1131:12:1131:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1166:12:1166:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1283:14:1283:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1289:14:1289:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3794:18:3794:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3796:18:3796:29|Read directive translate_on.
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5204:18:5204:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5218:18:5218:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5266:10:5266:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5268:10:5268:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5415:12:5415:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5422:12:5422:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5483:12:5483:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5487:12:5487:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5552:12:5552:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5556:12:5556:23|Read directive translate_on.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14950:10:14950:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14964:10:14964:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15262:10:15262:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15282:10:15282:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15342:11:15342:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15346:11:15346:22|Read directive translate_on.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15480:14:15480:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15482:14:15482:25|Read directive translate_on.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15526:10:15526:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15532:10:15532:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15628:14:15628:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15632:14:15632:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15803:12:15803:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15810:12:15810:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15862:18:15862:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15877:18:15877:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16001:14:16001:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16036:14:16036:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16269:9:16269:21|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16281:9:16281:20|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17598:12:17598:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17602:12:17602:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17608:11:17608:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17752:11:17752:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21496:11:21496:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21503:11:21503:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24448:11:24448:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24465:11:24465:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25189:11:25189:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25208:11:25208:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27294:11:27294:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27329:11:27329:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27601:11:27601:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27620:11:27620:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28617:11:28617:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28624:11:28624:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30094:12:30094:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30107:12:30107:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30619:12:30619:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30626:12:30626:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30911:11:30911:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30927:11:30927:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31294:11:31294:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31359:11:31359:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31980:11:31980:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32007:11:32007:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32582:11:32582:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32635:11:32635:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32966:11:32966:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32979:11:32979:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33505:11:33505:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33564:11:33564:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33755:11:33755:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33799:11:33799:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34478:11:34478:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34482:11:34482:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35628:11:35628:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35634:11:35634:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35914:11:35914:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35936:11:35936:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36396:11:36396:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36414:11:36414:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36894:11:36894:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36937:11:36937:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37214:11:37214:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37219:11:37219:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37889:18:37889:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37891:18:37891:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38172:15:38172:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38176:15:38176:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38261:15:38261:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38264:15:38264:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38329:15:38329:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38333:15:38333:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38383:15:38383:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38388:15:38388:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39001:15:39001:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39010:15:39010:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39185:15:39185:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39194:15:39194:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":40585:15:40585:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":40591:15:40591:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41379:14:41379:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41395:14:41395:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41630:38:41630:50|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41632:38:41632:49|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41710:11:41710:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41718:11:41718:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":42651:15:42651:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":42657:15:42657:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44053:15:44053:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44061:15:44061:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44518:26:44518:38|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44520:26:44520:37|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44732:15:44732:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44735:15:44735:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45121:15:45121:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45125:15:45125:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45232:11:45232:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45233:11:45233:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45999:11:45999:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":46043:11:46043:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":46970:11:46970:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47010:11:47010:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47687:15:47687:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47699:15:47699:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47910:19:47910:31|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47914:19:47914:30|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47925:15:47925:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47928:15:47928:26|Read directive translate_on.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":48498:13:48498:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":48540:13:48540:24|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49107:13:49107:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49129:13:49129:24|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49329:15:49329:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49333:15:49333:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49609:15:49609:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49623:15:49623:26|Read directive translate_on.

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":61508:14:61508:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":63207:63:63207:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":64008:63:64008:64|Unrecognized synthesis directive dc. Verify the correct directive name.
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)


Process completed successfully.
# Thu Sep 26 17:31:38 2024

###########################################################]
###########################################################[
@N: CG1349 :	| Running Verilog Compiler in System Verilog mode

@N: CG1350 :	| Running Verilog Compiler in Multiple File Compilation Unit mode

@I::"C:\lscc\radiant\2024.1\synpbase\lib\generic\lav-ate-es.v" (library work)
@I::"C:\lscc\radiant\2024.1\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_addsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":313:13:313:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/adder_subtractor/rtl\lscc_add_sub.v":333:13:333:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_add.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/adder/rtl\lscc_adder.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/complex_mult/rtl\lscc_complex_mult.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":92:11:92:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_complex_mult.v":101:11:101:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_counter.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":129:13:129:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/counter/rtl\lscc_cntr.v":143:13:143:24|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_dpram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_dpram/rtl\lscc_distributed_dpram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_spram.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_spram/rtl\lscc_distributed_spram.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/distributed_rom/rtl\lscc_distributed_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_shift_reg/rtl\lscc_shift_register.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":126:11:126:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_distributed_shift_reg.v":135:11:135:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3270:17:3270:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3277:17:3277:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3320:17:3320:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3327:17:3327:28|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3370:17:3370:29|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo/rtl\lscc_fifo.v":3377:17:3377:28|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_fifo_dc.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5121:25:5121:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5125:25:5125:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5156:29:5156:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/fifo_dc/rtl\lscc_fifo_dc.v":5160:29:5160:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_accumulate/rtl\lscc_mult_accumulate.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":94:11:94:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mac.v":109:11:109:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":210:13:210:25|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub_sum/rtl\lscc_mult_add_sub_sum.v":227:13:227:24|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":84:11:84:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsubsum.v":93:11:93:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/mult_add_sub/rtl\lscc_mult_add_sub.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":91:11:91:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_multaddsub.v":100:11:100:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/multiplier/rtl\lscc_multiplier.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_mult.v":96:11:96:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1060:25:1060:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1064:25:1064:36|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1095:29:1095:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp/rtl\lscc_ram_dp.v":1099:29:1099:40|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":146:11:146:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_be.v":155:11:155:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dp_true.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1880:29:1880:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1885:29:1885:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1916:33:1916:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1920:33:1920:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1953:29:1953:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1958:29:1958:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1988:33:1988:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":1992:33:1992:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2502:29:2502:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2507:29:2507:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2538:33:2538:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2542:33:2542:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2575:29:2575:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2580:29:2580:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2611:33:2611:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":2615:33:2615:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3097:29:3097:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3102:29:3102:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3133:33:3133:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3137:33:3137:44|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3170:29:3170:41|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3175:29:3175:40|Read directive translate_on.
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3206:33:3206:45|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dp_true/rtl\lscc_ram_dp_true.v":3210:33:3210:44|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1485:25:1485:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/ram_dq/rtl\lscc_ram_dq.v":1491:25:1491:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":87:11:87:23|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\pmi_ram_dq_be.v":95:11:95:22|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_rom.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v" (library work)
@N: CG334 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":970:25:970:37|Read directive translate_off.
@N: CG333 :"C:\lscc\radiant\2024.1\ip\pmi\../common/rom/rtl\lscc_rom.v":976:25:976:36|Read directive translate_on.
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v":"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v" (library work)
@I:"C:\lscc\radiant\2024.1\ip\pmi\pmi_sub.v":"C:\lscc\radiant\2024.1\ip\pmi\../common/subtractor/rtl\lscc_subtractor.v" (library work)
@I::"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":124:14:124:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":134:14:134:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1131:12:1131:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1166:12:1166:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1283:14:1283:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1289:14:1289:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3794:18:3794:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3796:18:3796:29|Read directive translate_on.
@W: CG104 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5140:73:5140:73|Unsized number in concatenation is 32 bits
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5204:18:5204:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5218:18:5218:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5266:10:5266:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5268:10:5268:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5415:12:5415:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5422:12:5422:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5483:12:5483:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5487:12:5487:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5552:12:5552:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5556:12:5556:23|Read directive translate_on.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\common_cells\include\common_cells\registers.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5712:104:5712:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5935:104:5935:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6333:104:6333:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6554:104:6554:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6621:84:6621:83|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6780:104:6780:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":6955:104:6955:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7341:104:7341:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7622:104:7622:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":7782:104:7782:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8097:104:8097:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8315:104:8315:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8460:104:8460:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":8728:104:8728:103|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":9701:106:9701:105|Unrecognized synthesis directive sync_set_reset. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14950:10:14950:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14964:10:14964:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15262:10:15262:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15282:10:15282:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15342:11:15342:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15346:11:15346:22|Read directive translate_on.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15369:54:15369:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15421:54:15421:55|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15480:14:15480:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15482:14:15482:25|Read directive translate_on.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15504:46:15504:47|Unrecognized synthesis directive dc. Verify the correct directive name.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15526:10:15526:22|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15532:10:15532:21|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15628:14:15628:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15632:14:15632:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15803:12:15803:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15810:12:15810:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15862:18:15862:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15877:18:15877:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16001:14:16001:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16036:14:16036:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16269:9:16269:21|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16281:9:16281:20|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17598:12:17598:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17602:12:17602:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17608:11:17608:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17752:11:17752:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21496:11:21496:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21503:11:21503:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24448:11:24448:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24465:11:24465:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25189:11:25189:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25208:11:25208:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27294:11:27294:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27329:11:27329:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27601:11:27601:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27620:11:27620:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28617:11:28617:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28624:11:28624:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30094:12:30094:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30107:12:30107:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30619:12:30619:24|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30626:12:30626:23|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30911:11:30911:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30927:11:30927:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31294:11:31294:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31359:11:31359:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31980:11:31980:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32007:11:32007:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32582:11:32582:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32635:11:32635:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32966:11:32966:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32979:11:32979:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33505:11:33505:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33564:11:33564:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33755:11:33755:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33799:11:33799:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34478:11:34478:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34482:11:34482:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35628:11:35628:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35634:11:35634:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35914:11:35914:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":35936:11:35936:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36396:11:36396:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36414:11:36414:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36894:11:36894:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":36937:11:36937:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37214:11:37214:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37219:11:37219:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37889:18:37889:30|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37891:18:37891:29|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38172:15:38172:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38176:15:38176:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38261:15:38261:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38264:15:38264:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38329:15:38329:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38333:15:38333:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38383:15:38383:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":38388:15:38388:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39001:15:39001:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39010:15:39010:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39185:15:39185:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39194:15:39194:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":40585:15:40585:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":40591:15:40591:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41379:14:41379:26|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41395:14:41395:25|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41630:38:41630:50|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41632:38:41632:49|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41710:11:41710:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":41718:11:41718:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":42651:15:42651:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":42657:15:42657:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44053:15:44053:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44061:15:44061:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44518:26:44518:38|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44520:26:44520:37|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44732:15:44732:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":44735:15:44735:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45121:15:45121:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45125:15:45125:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45232:11:45232:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45233:11:45233:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":45999:11:45999:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":46043:11:46043:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":46970:11:46970:23|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47010:11:47010:22|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47687:15:47687:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47699:15:47699:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47910:19:47910:31|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47914:19:47914:30|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47925:15:47925:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":47928:15:47928:26|Read directive translate_on.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\typedef.svh" (library work)
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\core\cache_subsystem\hpdcache\rtl\include\hpdcache_typedef.svh" (library work)
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":48498:13:48498:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":48540:13:48540:24|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49107:13:49107:25|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49129:13:49129:24|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49329:15:49329:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49333:15:49333:26|Read directive translate_on.
@N: CG334 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49609:15:49609:27|Read directive translate_off.
@N: CG333 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49623:15:49623:26|Read directive translate_on.

Only the first 100 messages of id 'CG334' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG334' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG334} -count unlimited' in the Tcl shell.

Only the first 100 messages of id 'CG333' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG333' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG333} -count unlimited' in the Tcl shell.
@I:"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\vendor\pulp-platform\axi\include\axi\assign.svh" (library work)
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":61508:14:61508:15|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":63207:63:63207:64|Unrecognized synthesis directive dc. Verify the correct directive name.
@W: CS141 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":64008:63:64008:64|Unrecognized synthesis directive dc. Verify the correct directive name.
Verilog syntax check successful!
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":11:8:11:17|Synthesizing module config_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":186:8:186:22|Synthesizing module cva6_config_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":337:8:337:12|Synthesizing module riscv in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1192:8:1192:14|Synthesizing module axi_pkg in library work.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1665:53:1665:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1666:46:1666:62|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1626:8:1626:17|Synthesizing module ariane_pkg in library work.
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2630:8:2630:17|Synthesizing module ariane_axi in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3097:8:3097:17|Synthesizing module ariane_soc in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3174:8:3174:9|Synthesizing module dm in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3612:8:3612:21|Synthesizing module ariane_axi_soc in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":3715:8:3715:16|Synthesizing module fpnew_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4220:8:4220:19|Synthesizing module wt_cache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4558:8:4558:20|Synthesizing module std_cache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4650:8:4650:14|Synthesizing module acc_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4702:8:4702:16|Synthesizing module cvxif_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4813:8:4813:22|Synthesizing module cvxif_instr_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5196:8:5196:18|Synthesizing module cf_math_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":10032:8:10032:24|Synthesizing module defs_div_sqrt_mvp in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37239:8:37239:26|Synthesizing module hpdcache_params_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":37373:8:37373:19|Synthesizing module hpdcache_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":39890:8:39890:22|Synthesizing module hwpf_stride_pkg in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":10145:0:10145:5|Synthesizing module work_C:\lscc\radiant\2024.1\ip\pmi\pmi_lav-at.v_unit in library work.
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23379:7:23379:19|Synthesizing module instr_realign in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_realign_1_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23469:22:23469:41|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on instr_realign_1_layer0 .......
Finished optimization stage 1 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14788:7:14788:13|Synthesizing module fifo_v3 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_0_32s_4s_2s_4s
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000100000
   Generated name = AsyncDpRam_2s_4s_32s
Running optimization stage 1 on AsyncDpRam_2s_4s_32s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 179MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16114:7:16114:12|Synthesizing module unread in library work.
@W: CG146 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16114:7:16114:12|Creating black box for empty module unread

@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29695:7:29695:17|Synthesizing module instr_queue in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_queue_2_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14788:7:14788:13|Synthesizing module fifo_v3__gen0_1 in library work.

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000100
	dtype=_gen0
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3__gen0_1_0_32s_4s_2s_4s
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5448:7:5448:16|Synthesizing module AsyncDpRam in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000001000101
   Generated name = AsyncDpRam_2s_4s_69s
Running optimization stage 1 on AsyncDpRam_2s_4s_69s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14815:10:14815:19|Object gate_clock is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_n[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_n[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_n[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_n[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[0].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[0].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[0].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[0].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[1].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[1].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[1].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[1].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[2].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[2].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[2].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[2].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29724:37:29724:41|Object mem_q[3].instr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29725:37:29725:38|Object mem_q[3].cf is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29726:37:29726:38|Object mem_q[3].ex is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29727:37:29727:44|Object mem_q[3].ex_vaddr is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3__gen0_1_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on instr_queue_2_layer0 .......
Finished optimization stage 1 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30129:7:30129:14|Synthesizing module frontend in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = frontend_3_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":29581:7:29581:16|Synthesizing module instr_scan in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = instr_scan_4_layer0
Running optimization stage 1 on instr_scan_4_layer0 .......
Finished optimization stage 1 on instr_scan_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 180MB)
Running optimization stage 1 on frontend_3_layer0 .......
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit bht_q.taken to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit bht_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.target_address[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Optimizing register bit btb_q.valid to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register btb_q.target_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register bht_q.taken. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register bht_q.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30484:2:30484:10|Pruning unused register btb_q.valid. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 183MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21529:7:21529:13|Synthesizing module decoder in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = decoder_5_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22742:7:22742:23|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22811:100:22811:114|Repeat multiplier in concatenation evaluates to 0
@N: CG179 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21680:59:21680:71|Removing redundant assignment.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2308:18:2308:26|Object instruction_o.rs1_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2309:18:2309:26|Object instruction_o.rs2_rdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2310:28:2310:35|Object instruction_o.lsu_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2311:32:2311:40|Object instruction_o.lsu_rmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2312:32:2312:40|Object instruction_o.lsu_wmask is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2313:18:2313:26|Object instruction_o.lsu_wdata is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on decoder_5_layer0 .......
Finished optimization stage 1 on decoder_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23740:7:23740:14|Synthesizing module id_stage in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = id_stage_6_layer0
Running optimization stage 1 on id_stage_6_layer0 .......
Finished optimization stage 1 on id_stage_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree in library work.

	NumIn=32'b00000000000000000000000000001000
	DataWidth=32'b00000000000000000000000000100000
	DataType=_internal_typedef_8
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 190MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26876:7:26876:16|Synthesizing module scoreboard_rs3_len_t_2 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	IsRVFI=1'b0
	rs3_len_t=rs3_len_t
	NR_ENTRIES=32'b00000000000000000000000000000100
	BITS_ENTRIES=32'b00000000000000000000000000000010
   Generated name = scoreboard_rs3_len_t_2_0_4s_2s_7_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen1_3 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen1
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_73
   Generated name = rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 1 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen2_4 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen2
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_75
   Generated name = rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 1 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen3_5 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen3
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_77
   Generated name = rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 1 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 193MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen4_6 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen4
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_79
   Generated name = rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 1 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen5_7 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen5
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_81
   Generated name = rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 1 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen6_8 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen6
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_83
   Generated name = rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 1 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen7_9 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen7
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_85
   Generated name = rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 1 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 194MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen8_10 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen8
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_87
   Generated name = rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 1 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen9_11 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen9
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_89
   Generated name = rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 1 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 195MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen10_12 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen10
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_91
   Generated name = rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 1 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 194MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen11_13 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen11
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_93
   Generated name = rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 1 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen12_14 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen12
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_95
   Generated name = rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 1 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen13_15 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen13
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_97
   Generated name = rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 1 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 196MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen14_16 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen14
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_99
   Generated name = rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 1 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen15_17 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen15
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_101
   Generated name = rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 1 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen16_18 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen16
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_103
   Generated name = rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 1 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 197MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen17_19 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen17
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_105
   Generated name = rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 1 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 196MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen18_20 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen18
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_107
   Generated name = rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 1 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen19_21 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen19
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_109
   Generated name = rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 1 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 197MB peak: 198MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen20_22 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen20
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_111
   Generated name = rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 1 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen21_23 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen21
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_113
   Generated name = rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 1 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen22_24 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen22
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_115
   Generated name = rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 1 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 198MB peak: 199MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen23_25 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen23
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_117
   Generated name = rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 1 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen24_26 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen24
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_119
   Generated name = rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 1 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen25_27 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen25
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_121
   Generated name = rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 1 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 199MB peak: 200MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen26_28 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen26
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_123
   Generated name = rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 .......
Finished optimization stage 1 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen27_29 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen27
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_125
   Generated name = rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 .......
Finished optimization stage 1 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen28_30 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen28
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_127
   Generated name = rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 .......
Finished optimization stage 1 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 201MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen29_31 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen29
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_129
   Generated name = rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 .......
Finished optimization stage 1 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 200MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen30_32 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen30
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_131
   Generated name = rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15949:14:15949:16|Object sel is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 .......
Finished optimization stage 1 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen31_33 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen31
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_133
   Generated name = rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133

Only the first 100 messages of id 'CG133' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG133' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG133} -count unlimited' in the Tcl shell.
Running optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 .......
Finished optimization stage 1 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 201MB peak: 202MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15738:7:15738:17|Synthesizing module rr_arb_tree__gen32_34 in library work.

	NumIn=32'b00000000000000000000000000000101
	DataWidth=32'b00000000000000000000000000100000
	DataType=_gen32
	ExtPrio=1'b1
	AxiVldRdy=1'b1
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000011
	idx_t=_internal_typedef_135
   Generated name = rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135
Running optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 .......
Finished optimization stage 1 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 202MB peak: 203MB)
Running optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 .......
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register commit_pointer_q[0][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register commit_pointer_q[-1][1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.vfp. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_wdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_wmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_rmask[3:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.lsu_addr[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs2_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs1_rdata[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.is_compressed. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.bp.predict_address[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.bp.cf[2:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.valid. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.tval[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.ex.cause[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_pc. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_zimm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.use_imm. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs2[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.rs1[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.op[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.trans_id[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].sbe.pc[31:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[0].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[1].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[2].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Optimizing register bit mem_q[3].is_rd_fpr_flag to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[0].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[1].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[2].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Pruning unused register mem_q[3].is_rd_fpr_flag. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23884:7:23884:25|Synthesizing module issue_read_operands_rs3_len_t_35 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	rs3_len_t=rs3_len_t
   Generated name = issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24132:9:24132:34|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26759:7:26759:25|Synthesizing module ariane_regfile_fpga in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	DATA_WIDTH=32'b00000000000000000000000000100000
	NR_READ_PORTS=32'b00000000000000000000000000000010
	ZERO_REG_ZERO=1'b1
	ADDR_WIDTH=32'b00000000000000000000000000000101
	NUM_WORDS=32'b00000000000000000000000000100000
	LOG_NR_WRITE_PORTS=32'b00000000000000000000000000000001
   Generated name = ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_9_layer0
@W: CG532 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26850:2:26850:8|Within an initial block, only Verilog force statements and memory initialization statements and initialization of entire variable are recognized, and all other content is ignored. Simulation mismatch may occur
Running optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_9_layer0 .......
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[1]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[2]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[3]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[4]. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26821:2:26821:10|Pruning unused register mem_block_sel_q[5]. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
Finished optimization stage 1 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
Running optimization stage 1 on issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0 .......
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_valid_q assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_rm_q[2:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24152:2:24152:10|All reachable assignments to fpu_fmt_q[1:0] assign 0, register removed by optimization.
Finished optimization stage 1 on issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24488:7:24488:17|Synthesizing module issue_stage in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	IsRVFI=1'b0
	NR_ENTRIES=32'b00000000000000000000000000000100
   Generated name = issue_stage_0_4s_10_layer0
Running optimization stage 1 on issue_stage_0_4s_10_layer0 .......
Finished optimization stage 1 on issue_stage_0_4s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17827:7:17827:9|Synthesizing module alu in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = alu_11_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18056:31:18056:47|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18060:37:18060:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18072:16:18072:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18072:99:18072:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18073:16:18073:30|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18073:99:18073:113|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18077:21:18077:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18107:27:18107:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18110:34:18110:50|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on alu_11_layer0 .......
Finished optimization stage 1 on alu_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18718:7:18718:17|Synthesizing module branch_unit in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = branch_unit_12_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18802:32:18802:57|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on branch_unit_12_layer0 .......
Finished optimization stage 1 on branch_unit_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19919:7:19919:16|Synthesizing module csr_buffer in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = csr_buffer_13_layer0
Running optimization stage 1 on csr_buffer_13_layer0 .......
Finished optimization stage 1 on csr_buffer_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26010:7:26010:16|Synthesizing module multiplier in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = multiplier_14_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on multiplier_14_layer0 .......
Finished optimization stage 1 on multiplier_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 211MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15601:7:15601:9|Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000100000
	MODE=1'b1
	CNT_WIDTH=32'b00000000000000000000000000000101
   Generated name = lzc_32s_4294967295s_5
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 31 of sel_nodes
Running optimization stage 1 on lzc_32s_4294967295s_5 .......
Finished optimization stage 1 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26169:7:26169:12|Synthesizing module serdiv in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	WIDTH=32'b00000000000000000000000000100000
	STABLE_HANDSHAKE=32'b00000000000000000000000000000000
   Generated name = serdiv_32s_0s_15_layer0
Running optimization stage 1 on serdiv_32s_0s_15_layer0 .......
Finished optimization stage 1 on serdiv_32s_0s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25843:7:25843:10|Synthesizing module mult in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = mult_16_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2456:13:2456:29|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on mult_16_layer0 .......
Finished optimization stage 1 on mult_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27350:7:27350:18|Synthesizing module store_buffer in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = store_buffer_17_layer0
Running optimization stage 1 on store_buffer_17_layer0 .......
Finished optimization stage 1 on store_buffer_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27728:7:27728:16|Synthesizing module store_unit in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = store_unit_18_layer0
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2493:17:2493:24|Treating non-constant declarative assignment to variable addr_tmp as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2494:17:2494:24|Treating non-constant declarative assignment to variable data_tmp as a regular assign based on type - value could be overwritten in later writes
Running optimization stage 1 on store_unit_18_layer0 .......
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27994:2:27994:10|All reachable assignments to amo_op_q[3:0] assign 0, register removed by optimization.
Finished optimization stage 1 on store_unit_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24706:7:24706:15|Synthesizing module load_unit in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	LDBUF_FALLTHROUGH=1'b0
	REQ_ID_BITS=32'b00000000000000000000000000000001
   Generated name = load_unit_0_1s_19_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25159:19:25159:35|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25166:23:25166:39|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on load_unit_0_1s_19_layer0 .......
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25157:11:25157:14|Latch generated from always block for signal result_o[31:0]; possible missing assignment in an if or case statement.
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25157:11:25157:14|always_comb does not infer combinatorial logic
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Optimizing register bit ldbuf_last_id_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Optimizing register bit ldbuf_valid_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Pruning register bit 0 of ldbuf_flushed_q[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24829:2:24829:10|Pruning register bit 0 of ldbuf_valid_q[0:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on load_unit_0_1s_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16058:7:16058:15|Synthesizing module shift_reg__internal_typedef_19_36 in library work.

	dtype=_internal_typedef_19
	Depth=32'b00000000000000000000000000000001
   Generated name = shift_reg__internal_typedef_19_36_1s
Running optimization stage 1 on shift_reg__internal_typedef_19_36_1s .......
Finished optimization stage 1 on shift_reg__internal_typedef_19_36_1s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16058:7:16058:15|Synthesizing module shift_reg__internal_typedef_20_37 in library work.

	dtype=_internal_typedef_20
	Depth=32'b00000000000000000000000000000000
   Generated name = shift_reg__internal_typedef_20_37_0s
Running optimization stage 1 on shift_reg__internal_typedef_20_37_0s .......
Finished optimization stage 1 on shift_reg__internal_typedef_20_37_0s (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25741:7:25741:16|Synthesizing module lsu_bypass in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = lsu_bypass_20_layer0
Running optimization stage 1 on lsu_bypass_20_layer0 .......
Finished optimization stage 1 on lsu_bypass_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25229:7:25229:21|Synthesizing module load_store_unit in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ASID_WIDTH=32'b00000000000000000000000000000001
   Generated name = load_store_unit_1s_21_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25651:39:25651:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25656:39:25656:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25665:36:25665:61|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25670:36:25670:61|Repeat multiplier in concatenation evaluates to 0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51102:7:51102:19|Synthesizing module cva6_tlb_sv32 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	TLB_ENTRIES=32'b00000000000000000000000000000010
	ASID_WIDTH=32'b00000000000000000000000000000001
   Generated name = cva6_tlb_sv32_2s_1s_22_layer0
Running optimization stage 1 on cva6_tlb_sv32_2s_1s_22_layer0 .......
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Optimizing register bit plru_tree_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bit 1 of plru_tree_q[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bits 8 to 1 of tags_q[0].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51302:2:51302:10|Pruning register bits 8 to 1 of tags_q[1].asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_tlb_sv32_2s_1s_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15601:7:15601:9|Synthesizing module lzc in library work.

	WIDTH=32'b00000000000000000000000000000010
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000001
   Generated name = lzc_2s_0_1
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 1 of sel_nodes
Running optimization stage 1 on lzc_2s_0_1 .......
Finished optimization stage 1 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14991:7:14991:10|Synthesizing module lfsr in library work.

	LfsrWidth=32'b00000000000000000000000000001000
	OutWidth=32'b00000000000000000000000000000001
	RstVal=8'b11111111
	CipherLayers=32'b00000000000000000000000000000000
	CipherReg=1'b1
	Masks=3904'b0000000000000000000000000000000000000000000000000000000000001100000000000000000000000000000000000000000000000000000000000001111000000000000000000000000000000000000000000000000000000000001110010000000000000000000000000000000000000000000000000000000001111110000000000000000000000000000000000000000000000000000000001111101000000000000000000000000000000000000000000000000000000001111111010000000000000000000000000000000000000000000000000000001111111100000000000000000000000000000000000000000000000000000001100100101100000000000000000000000000000000000000000000000000001101100011110000000000000000000000000000000000000000000000000001001010010110000000000000000000000000000000000000000000000000001001001001011000000000000000000000000000000000000000000000000001000011010101110000000000000000000000000000000000000000000000001000011001111001000000000000000000000000000000000000000000000001000000110000111000000000000000000000000000000000000000000000001000000110110011010000000000000000000000000000000000000000000001000000001111111110000000000000000000000000000000000000000000001000000001111011100000000000000000000000000000000000000000000001000000000100101100100000000000000000000000000000000000000000001000000000011010101000000000000000000000000000000000000000000001000000000001001011001000000000000000000000000000000000000000001000000000001011100001110000000000000000000000000000000000000001000000000000010011110011000000000000000000000000000000000000001000000000000001110010110100000000000000000000000000000000000001000000000000000110101011100000000000000000000000000000000000001000000000000000100111100011000000000000000000000000000000000001000000000000000001011000001100000000000000000000000000000000001000000000000000001100100100100000000000000000000000000000000001000000000000000000010110110110000000000000000000000000000000001000000000000000000011101010011000000000000000000000000000000001000000000000000000000111101000110000000000000000000000000000001000000000000000000000101010111111000000000000000000000000000001000000000000000000000010000100001000000000000000000000000000001000000000000000000000010010001111100000000000000000000000000001000000000000000000000000011101001110000000000000000000000000001000000000000000000000000010101110100100000000000000000000000001000000000000000000000000001000011010100000000000000000000000001000000000000000000000000001001000010011000000000000000000000001000000000000000000000000000001110111111000000000000000000000001000000000000000000000000000010010001110110000000000000000000001000000000000000000000000000000100001110111000000000000000000001000000000000000000000000000000100001000110100000000000000000001000000000000000000000000000000001010111010010000000000000000001000000000000000000000000000000000111010011111000000000000000001000000000000000000000000000000000010001010011000000000000000001000000000000000000000000000000000011001000111100000000000000001000000000000000000000000000000000000100100001110000000000000001000000000000000000000000000000000000011111011001100000000000001000000000000000000000000000000000000001101011111010000000000001000000000000000000000000000000000000001011010100101000000000001000000000000000000000000000000000000000010110100101100000000001000000000000000000000000000000000000000010000101011110000000001000000000000000000000000000000000000000000110111011110000000001000000000000000000000000000000000000000000110000001101000000001000000000000000000000000000000000000000000001011011001010000001000000000000000000000000000000000000000000001000000101101000001000000000000000000000000000000000000000000000011001101010100001000000000000000000000000000000000000000000000100100110000010001000000000000000000000000000000000000000000000000111011110110001000000000000000000000000000000000000000000000000100110110001101000000000000000000000000000000000000000000000000001111110011011000000000000000000000000000000000000000000000000001100111100010
	Sbox4=64'b0010000101110100100011111110001111011010000010011011011001011100
	Perm=384'b111111101111011111001111111110101110011110001110111101101101011101001101111100101100011100001100111011101011011011001011111010101010011010001010111001101001011001001001111000101000011000001000110111100111010111000111110110100110010110000110110101100101010101000101110100100100010100000100110011100011010011000011110010100010010010000010110001100001010001000001110000100000010000000000
   Generated name = lfsr_8s_1s_255_0s_1_23_layer0
Running optimization stage 1 on lfsr_8s_1s_255_0s_1_23_layer0 .......
Finished optimization stage 1 on lfsr_8s_1s_255_0s_1_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 212MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51379:7:51379:26|Synthesizing module cva6_shared_tlb_sv32 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	SHARED_TLB_DEPTH=32'b00000000000000000000000001000000
	SHARED_TLB_WAYS=32'b00000000000000000000000000000010
	ASID_WIDTH=32'b00000000000000000000000000000001
   Generated name = cva6_shared_tlb_sv32_64s_2s_1s_24_layer0
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50017:7:50017:10|Synthesizing module sram in library work.

	DATA_WIDTH=32'b00000000000000000000000000011110
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000001000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_30s_1s_0s_64s_none_0s_64s_64s_8s
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49784:7:49784:21|Synthesizing module SyncSpRamBeNx64 in library work.

	ADDR_WIDTH=32'b00000000000000000000000000000110
	DATA_DEPTH=32'b00000000000000000000000001000000
	OUT_REGS=32'b00000000000000000000000000000000
	SIM_INIT=32'b00000000000000000000000000000001
	DATA_BYTES=32'b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_6_64s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=64, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49945:7:49945:21|Synthesizing module tc_sram_wrapper in library work.

	NumWords=32'b00000000000000000000000001000000
	DataWidth=32'b00000000000000000000000001000000
	ByteWidth=32'b00000000000000000000000000001000
	NumPorts=32'b00000000000000000000000000000001
	Latency=32'b00000000000000000000000000000001
	SimInit=32'b01101110011011110110111001100101
	PrintSimCfg=1'b0
	AddrWidth=32'b00000000000000000000000000000110
	BeWidth=32'b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z25_layer0
Running optimization stage 1 on tc_sram_wrapper_Z25_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 250MB)
Running optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50017:7:50017:10|Synthesizing module sram in library work.

	DATA_WIDTH=32'b00000000000000000000000000100000
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000001000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_32s_1s_0s_64s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 213MB peak: 250MB)
Running optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_24_layer0 .......
Finished optimization stage 1 on cva6_shared_tlb_sv32_64s_2s_1s_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49546:7:49546:9|Synthesizing module pmp in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32'b00000000000000000000000000100010
	PMP_LEN=32'b00000000000000000000000000100000
	NR_ENTRIES=32'b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_26_layer0
Running optimization stage 1 on pmp_34s_32s_0_26_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50701:7:50701:19|Synthesizing module cva6_ptw_sv32 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ASID_WIDTH=32'b00000000000000000000000000000001
   Generated name = cva6_ptw_sv32_1s_27_layer0
Running optimization stage 1 on cva6_ptw_sv32_1s_27_layer0 .......
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Optimizing register bit ptw_pptr_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Optimizing register bit ptw_pptr_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Pruning register bits 1 to 0 of ptw_pptr_q[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_ptw_sv32_1s_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49546:7:49546:9|Synthesizing module pmp in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	PLEN=32'b00000000000000000000000000100010
	PMP_LEN=32'b00000000000000000000000000100000
	NR_ENTRIES=32'b00000000000000000000000000000000
   Generated name = pmp_34s_32s_0_28_layer0
Running optimization stage 1 on pmp_34s_32s_0_28_layer0 .......
Finished optimization stage 1 on pmp_34s_32s_0_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 215MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50135:7:50135:19|Synthesizing module cva6_mmu_sv32 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	INSTR_TLB_ENTRIES=32'b00000000000000000000000000000010
	DATA_TLB_ENTRIES=32'b00000000000000000000000000000010
	ASID_WIDTH=32'b00000000000000000000000000000001
	PPNWMin=32'b00000000000000000000000000010101
   Generated name = cva6_mmu_sv32_2s_2s_1s_21s_29_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50405:12:50405:37|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50431:14:50431:39|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50448:39:50448:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50562:16:50562:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50578:16:50578:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50603:16:50603:41|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50609:16:50609:41|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_29_layer0 .......
@W: CL168 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50476:4:50476:11|Removing instance i_pmp_if because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on cva6_mmu_sv32_2s_2s_1s_21s_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 250MB)
Running optimization stage 1 on load_store_unit_1s_21_layer0 .......
Finished optimization stage 1 on load_store_unit_1s_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22937:7:22937:14|Synthesizing module ex_stage in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ASID_WIDTH=32'b00000000000000000000000000000001
   Generated name = ex_stage_1s_30_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23146:23:23146:48|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on ex_stage_1s_30_layer0 .......
Finished optimization stage 1 on ex_stage_1s_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28031:7:28031:18|Synthesizing module commit_stage in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = commit_stage_31_layer0
Running optimization stage 1 on commit_stage_31_layer0 .......
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch generated from always block for signal commit_ack_o[0]; possible missing assignment in an if or case statement.
@A: CL282 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Feedback mux created for signal we_gpr_o[0:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL118 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch generated from always block for signal we_gpr_o[0]; possible missing assignment in an if or case statement.
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|always_comb does not infer combinatorial logic
@W: CL217 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|always_comb does not infer combinatorial logic
@W: CL238 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28135:4:28135:5|Latch we_gpr_o[0] enable evaluates to constant 0, optimized
Finished optimization stage 1 on commit_stage_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 216MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19997:7:19997:17|Synthesizing module csr_regfile in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AsidWidth=32'b00000000000000000000000000000001
	MHPMCounterNum=32'b00000000000000000000000000000110
	IsaCode=32'b01000000000101000001000100000000
   Generated name = csr_regfile_1s_6s_1075056896_32_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20208:39:20208:55|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20542:18:20542:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20665:48:20665:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20736:48:20736:64|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20997:19:20997:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21016:19:21016:44|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21065:18:21065:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21073:18:21073:43|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21089:13:21089:38|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21094:20:21094:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21097:20:21097:45|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21101:13:21101:38|Repeat multiplier in concatenation evaluates to 0
@W: CG879 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20910:32:20910:36|Treating non-constant declarative assignment to variable index as a regular assign based on type - value could be overwritten in later writes. To ignore the dynamic initial value, please use the macro SYN_COMPATIBLE
Running optimization stage 1 on csr_regfile_1s_6s_1075056896_32_layer0 .......
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[15].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[14].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[13].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[12].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[11].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[10].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[9].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[8].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[7].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[6].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[5].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[4].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[3].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[2].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[1].access_type.r assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].reserved[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].locked assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].addr_mode[1:0] assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.x assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.w assign 0, register removed by optimization.
@W: CL207 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|All reachable assignments to pmpcfg_q[0].access_type.r assign 0, register removed by optimization.

Only the first 100 messages of id 'CL207' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CL207' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL207} -count unlimited' in the Tcl shell.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mstatus_q.wpri3[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mstatus_q.wpri3[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.nmip to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.stopcount to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit dcsr_q.stoptime to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fflags[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.fprec[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit fcsr_q.frm[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mcountinhibit_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit medeleg_q[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Optimizing register bit mideleg_q[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 12 of mip_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 10 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 6 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 4 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 2 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mip_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 16 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 14 of medeleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 11 to 9 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 7 to 4 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 2 to 1 of medeleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 10 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 8 to 6 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 4 to 2 of mideleg_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mideleg_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of mcountinhibit_q[8:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of stvec_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on csr_regfile_1s_6s_1075056896_32_layer0 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19721:7:19721:16|Synthesizing module controller in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = controller_33_layer0
Running optimization stage 1 on controller_33_layer0 .......
Finished optimization stage 1 on controller_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 237MB peak: 250MB)
@N: CG364 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16425:7:16425:10|Synthesizing module cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0 in library work.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	IsRVFI=1'b0
	rvfi_instr_t=logic
	axi_ar_chan_t=ar_chan_t
	axi_aw_chan_t=aw_chan_t
	axi_w_chan_t=w_chan_t
	b_chan_t=_internal_typedef_65
	r_chan_t=_internal_typedef_66
	noc_req_t=req_t
	noc_resp_t=resp_t
	acc_cfg_t=logic
	AccCfg=1'b0
	cvxif_req_t=cvxif_req_t
	cvxif_resp_t=cvxif_resp_t
	RVF=1'b0
	RVD=1'b0
	FpPresent=1'b0
	NSX=1'b0
	FLen=32'b00000000000000000000000000000001
	RVFVec=1'b0
	XF16Vec=1'b0
	XF16ALTVec=1'b0
	XF8Vec=1'b0
	EnableAccelerator=1'b0
	NrWbPorts=32'b00000000000000000000000000000100
	NrRgprPorts=32'b00000000000000000000000000000010
	CVA6ExtendCfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NumPorts=32'b00000000000000000000000000000100
   Generated name = cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z34_layer0

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	RdTxId=2'b00
   Generated name = cva6_icache_0s_35_layer0

	DATA_WIDTH=32'b00000000000000000000000000010111
	USER_WIDTH=32'b00000000000000000000000000000001
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_23s_1s_0s_256s_none_0s_64s_64s_8s

	ADDR_WIDTH=32'b00000000000000000000000000001000
	DATA_DEPTH=32'b00000000000000000000000100000000
	OUT_REGS=32'b00000000000000000000000000000000
	SIM_INIT=32'b00000000000000000000000000000001
	DATA_BYTES=32'b00000000000000000000000000001000
   Generated name = SyncSpRamBeNx64_8_256s_0s_1s_8s
Running optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49845:21:49845:36|Found RAM Mem_DP, depth=256, width=8
Finished optimization stage 1 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 250MB)

	NumWords=32'b00000000000000000000000100000000
	DataWidth=32'b00000000000000000000000001000000
	ByteWidth=32'b00000000000000000000000000001000
	NumPorts=32'b00000000000000000000000000000001
	Latency=32'b00000000000000000000000000000001
	SimInit=32'b01101110011011110110111001100101
	PrintSimCfg=1'b0
	AddrWidth=32'b00000000000000000000000000001000
	BeWidth=32'b00000000000000000000000000001000
	addr_t=_internal_typedef_49
	data_t=_internal_typedef_50
	be_t=_internal_typedef_51
   Generated name = tc_sram_wrapper_Z36_layer0
Running optimization stage 1 on tc_sram_wrapper_Z36_layer0 .......
Finished optimization stage 1 on tc_sram_wrapper_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 250MB)
Running optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 250MB)

	DATA_WIDTH=32'b00000000000000000000000010000000
	USER_WIDTH=32'b00000000000000000000000010000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000010000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000010000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000010000
   Generated name = sram_128s_128s_0s_256s_none_0s_128s_128s_16s
Running optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
Finished optimization stage 1 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 238MB peak: 250MB)
Running optimization stage 1 on cva6_icache_0s_35_layer0 .......
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33475:2:33475:10|Pruning register bits 1 to 0 of cl_offset_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on cva6_icache_0s_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	WIDTH=32'b00000000000000000000000000000100
	MODE=1'b0
	CNT_WIDTH=32'b00000000000000000000000000000010
   Generated name = lzc_4s_0_2
@W: CG134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15635:29:15635:37|No assignment to bit 3 of sel_nodes
Running optimization stage 1 on lzc_4s_0_2 .......
Finished optimization stage 1 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	Seed=32'b00000000000000000000000000000011
	MaxExp=32'b00000000000000000000000000010000
	WIDTH=32'b00000000000000000000000000010000
   Generated name = exp_backoff_3s_16s_16s
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16244:31:16244:43|Repeat multiplier in concatenation evaluates to 0
Running optimization stage 1 on exp_backoff_3s_16s_16s .......
Finished optimization stage 1 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AmoTxId=2'b01
	NumPorts=32'b00000000000000000000000000000100
   Generated name = wt_dcache_missunit_1_4s_37_layer0
Running optimization stage 1 on wt_dcache_missunit_1_4s_37_layer0 .......
@W: CL168 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31678:4:31678:16|Removing instance i_exp_backoff because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on wt_dcache_missunit_1_4s_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000000010
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_0_2s_4s_2s_4s

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000010
   Generated name = AsyncDpRam_2s_4s_2s
Running optimization stage 1 on AsyncDpRam_2s_4s_2s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)
Running optimization stage 1 on fifo_v3_0_2s_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	NumIn=32'b00000000000000000000000000000100
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000010
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_137
   Generated name = rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_137
Running optimization stage 1 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_137 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_137 (CPU Time 0h:00m:00s, Memory Used current: 240MB peak: 250MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000100000
	DataType=wbuffer_t
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_139
   Generated name = rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_139
Running optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_139 .......
Finished optimization stage 1 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 241MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   Generated name = wt_dcache_wbuffer_38_layer0
Running optimization stage 1 on wt_dcache_wbuffer_38_layer0 .......
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|All reachable assignments to bit 20 of rd_tag_q[21:0] assign 0, register removed by optimization.
@W: CL208 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|All reachable assignments to bit 21 of rd_tag_q[21:0] assign 0, register removed by optimization.
Finished optimization stage 1 on wt_dcache_wbuffer_38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	NumIn=32'b00000000000000000000000000000100
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1'b0
	AxiVldRdy=1'b0
	LockIn=1'b0
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000010
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NumPorts=32'b00000000000000000000000000000100
	AXI_OFFSET_WIDTH=32'b00000000000000000000000000000000
   Generated name = wt_dcache_mem_4s_0s_39_layer0

	DATA_WIDTH=32'b00000000000000000000000001000000
	USER_WIDTH=32'b00000000000000000000000001000000
	USER_EN=32'b00000000000000000000000000000000
	NUM_WORDS=32'b00000000000000000000000100000000
	SIM_INIT=32'b01101110011011110110111001100101
	OUT_REGS=32'b00000000000000000000000000000000
	DATA_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	USER_WIDTH_ALIGNED=32'b00000000000000000000000001000000
	BE_WIDTH_ALIGNED=32'b00000000000000000000000000001000
   Generated name = sram_64s_64s_0s_256s_none_0s_64s_64s_8s
Running optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
Finished optimization stage 1 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on wt_dcache_mem_4s_0s_39_layer0 .......
@W: CL271 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31276:2:31276:10|Pruning unused bits 1 to 0 of bank_off_q[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on wt_dcache_mem_4s_0s_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NumPorts=32'b00000000000000000000000000000100
	RdAmoTxId=2'b01
   Generated name = wt_dcache_4s_1s_40_layer0

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	RdTxId=2'b01
   Generated name = wt_dcache_ctrl_1_41_layer0
Running optimization stage 1 on wt_dcache_ctrl_1_41_layer0 .......
Finished optimization stage 1 on wt_dcache_ctrl_1_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on wt_dcache_4s_1s_40_layer0 .......
Finished optimization stage 1 on wt_dcache_4s_1s_40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	NumIn=32'b00000000000000000000000000000010
	DataWidth=32'b00000000000000000000000000000001
	DataType=_internal_typedef_8
	ExtPrio=1'b0
	AxiVldRdy=1'b1
	LockIn=1'b1
	FairArb=1'b1
	IdxWidth=32'b00000000000000000000000000000001
	idx_t=_internal_typedef_9
   Generated name = rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9
Running optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 .......
Finished optimization stage 1 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=icache_req_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = fifo_v3_icache_req_t_42_0_32s_2s_1s_2s

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000000100110
   Generated name = AsyncDpRam_1s_2s_38s
Running optimization stage 1 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	FALL_THROUGH=1'b0
	DATA_WIDTH=32'b00000000000000000000000000100000
	DEPTH=32'b00000000000000000000000000000010
	dtype=dcache_req_t
	ADDR_DEPTH=32'b00000000000000000000000000000001
	FifoDepth=32'b00000000000000000000000000000010
   Generated name = fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s

	ADDR_WIDTH=32'b00000000000000000000000000000001
	DATA_DEPTH=32'b00000000000000000000000000000010
	DATA_WIDTH=32'b00000000000000000000000001101111
   Generated name = AsyncDpRam_1s_2s_111s
Running optimization stage 1 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 1 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s .......
Finished optimization stage 1 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	FALL_THROUGH=1'b1
	DATA_WIDTH=32'b00000000000000000000000000000001
	DEPTH=32'b00000000000000000000000000000100
	dtype=_internal_typedef_7
	ADDR_DEPTH=32'b00000000000000000000000000000010
	FifoDepth=32'b00000000000000000000000000000100
   Generated name = fifo_v3_1_1_4s_2s_4s

	ADDR_WIDTH=32'b00000000000000000000000000000010
	DATA_DEPTH=32'b00000000000000000000000000000100
	DATA_WIDTH=32'b00000000000000000000000000000001
   Generated name = AsyncDpRam_2s_4s_1s
Running optimization stage 1 on AsyncDpRam_2s_4s_1s .......
Finished optimization stage 1 on AsyncDpRam_2s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on fifo_v3_1_1_4s_2s_4s .......
Finished optimization stage 1 on fifo_v3_1_1_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	AxiNumWords=32'b00000000000000000000000000000010
	axi_req_t=_gen35
	axi_rsp_t=_gen36
	AddrIndex=32'b00000000000000000000000000000001
   Generated name = axi_shim__gen35__gen36_44_2_1s_42_layer0
Running optimization stage 1 on axi_shim__gen35__gen36_44_2_1s_42_layer0 .......
Finished optimization stage 1 on axi_shim__gen35__gen36_44_2_1s_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	ReqFifoDepth=32'b00000000000000000000000000000010
	MetaFifoDepth=32'b00000000000000000000000000000100
	axi_req_t=_gen35
	axi_rsp_t=_gen36
	AxiNumWords=32'b00000000000000000000000000000010
   Generated name = wt_axi_adapter__gen35__gen36_41_2s_4s_2_43_layer0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33940:21:33940:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33940:21:33940:53|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34058:37:34058:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34058:37:34058:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34059:37:34059:69|Repeat multiplier in concatenation evaluates to 0
@W: CG390 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34059:37:34059:69|Repeat multiplier in concatenation evaluates to 0
@W: CS263 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34195:19:34195:47|Port-width mismatch for port data_i. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":34197:19:34197:39|Port-width mismatch for port data_o. The port definition is 1 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on wt_axi_adapter__gen35__gen36_41_2s_4s_2_43_layer0 .......
Finished optimization stage 1 on wt_axi_adapter__gen35__gen36_41_2s_4s_2_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)

	CVA6Cfg=6932'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000010000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
	NumPorts=32'b00000000000000000000000000000100
	noc_req_t=_gen35
	noc_resp_t=_gen36
   Generated name = wt_cache_subsystem__gen35__gen36_38_4s__gen36_44_layer0
Running optimization stage 1 on wt_cache_subsystem__gen35__gen36_38_4s__gen36_44_layer0 .......
Finished optimization stage 1 on wt_cache_subsystem__gen35__gen36_38_4s__gen36_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z34_layer0 .......
Finished optimization stage 1 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 1 on ariane .......
Finished optimization stage 1 on ariane (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on ariane .......
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4718:17:4718:21|*Unassigned bits of cvxif_resp.x_compressed_resp.instr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4719:17:4719:22|*Unassigned bits of cvxif_resp.x_compressed_resp.accept are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4731:10:4731:15|*Unassigned bits of cvxif_resp.x_issue_resp.accept are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4732:10:4732:18|*Unassigned bits of cvxif_resp.x_issue_resp.writeback are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4733:10:4733:18|*Unassigned bits of cvxif_resp.x_issue_resp.dualwrite are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4734:10:4734:17|*Unassigned bits of cvxif_resp.x_issue_resp.dualread are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4735:10:4735:18|*Unassigned bits of cvxif_resp.x_issue_resp.loadstore are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4736:10:4736:12|*Unassigned bits of cvxif_resp.x_issue_resp.exc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4745:28:4745:29|*Unassigned bits of cvxif_resp.x_mem_req.id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4746:28:4746:31|*Unassigned bits of cvxif_resp.x_mem_req.addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4747:28:4747:31|*Unassigned bits of cvxif_resp.x_mem_req.mode[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4748:28:4748:29|*Unassigned bits of cvxif_resp.x_mem_req.we are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4749:28:4749:31|*Unassigned bits of cvxif_resp.x_mem_req.size[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4750:28:4750:32|*Unassigned bits of cvxif_resp.x_mem_req.wdata[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4751:28:4751:31|*Unassigned bits of cvxif_resp.x_mem_req.last are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4752:28:4752:31|*Unassigned bits of cvxif_resp.x_mem_req.spec are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4767:28:4767:29|*Unassigned bits of cvxif_resp.x_result.id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4768:28:4768:31|*Unassigned bits of cvxif_resp.x_result.data[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4769:28:4769:29|*Unassigned bits of cvxif_resp.x_result.rd[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4770:28:4770:29|*Unassigned bits of cvxif_resp.x_result.we are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4771:28:4771:30|*Unassigned bits of cvxif_resp.x_result.exc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4772:28:4772:34|*Unassigned bits of cvxif_resp.x_result.exccode[5:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4790:24:4790:41|*Unassigned bits of cvxif_resp.x_compressed_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4792:24:4792:36|*Unassigned bits of cvxif_resp.x_issue_ready are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4794:24:4794:34|*Unassigned bits of cvxif_resp.x_mem_valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":4796:24:4796:37|*Unassigned bits of cvxif_resp.x_result_valid are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on ariane (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_cache_subsystem__gen35__gen36_38_4s__gen36_44_layer0 .......
Finished optimization stage 2 on wt_cache_subsystem__gen35__gen36_38_4s__gen36_44_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_axi_adapter__gen35__gen36_41_2s_4s_2_43_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33856:24:33856:35|Input port bits 63 to 12 of inval_addr_i[63:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_axi_adapter__gen35__gen36_41_2s_4s_2_43_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on axi_shim__gen35__gen36_44_2_1s_42_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28602:2:28602:10|Trying to extract state machine for register wr_state_q.
Extracted state machine for register wr_state_q
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 141 to 140 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 135 to 104 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 102 to 101 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 98 to 37 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28382:20:28382:29|Input port bits 31 to 0 of axi_resp_i[145:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on axi_shim__gen35__gen36_44_2_1s_42_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_1s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5469:2:5469:10|Found RAM mem, depth=4, width=1
Finished optimization stage 2 on AsyncDpRam_2s_4s_1s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on fifo_v3_1_1_4s_2s_4s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_1_1_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_111s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_111s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_dcache_req_t_43_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on AsyncDpRam_1s_2s_38s .......
Finished optimization stage 2 on AsyncDpRam_1s_2s_38s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_icache_req_t_42_0_32s_2s_1s_2s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_2s_1s_0_1_1_1_1__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_dcache_ctrl_1_41_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30883:2:30883:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30657:25:30657:34|Input port bits 74 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30657:25:30657:34|Input port bits 9 to 5 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_ctrl_1_41_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_dcache_4s_1s_40_layer0 .......
Finished optimization stage 2 on wt_dcache_4s_1s_40_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50030:41:50030:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_64s_64s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_dcache_mem_4s_0s_39_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 13 to 12 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 9 to 8 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 5 to 4 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30974:56:30974:63|Input port bits 1 to 0 of rd_off_i[15:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30990:45:30990:55|Input port bits 1 to 0 of wr_cl_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31000:42:31000:49|Input port bits 1 to 0 of wr_off_i[3:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 125 to 122 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 117 to 111 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 14 to 11 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31006:44:31006:57|Input port bits 6 to 0 of wbuffer_data_i[221:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on wt_dcache_mem_4s_0s_39_layer0 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_0_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 239MB peak: 250MB)
Running optimization stage 2 on wt_dcache_wbuffer_38_layer0 .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|Found RAM tx_stat_q, depth=4, width=1
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32549:2:32549:10|Found RAM tx_stat_q, depth=4, width=4
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 98 to 97 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 42 to 11 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bit 9 of req_port_i[108:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32077:25:32077:34|Input port bits 4 to 0 of req_port_i[108:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32073:16:32073:25|Input cache_en_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32100:24:32100:32|Input rd_data_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":32101:39:32101:51|Input rd_vld_bits_i is unused.
Finished optimization stage 2 on wt_dcache_wbuffer_38_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_139 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_40_2s_32s_0_0_0_1_1__internal_typedef_139 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_137 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_wbuffer_t_39_2s_32s_0_0_1_1_1__internal_typedef_137 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15784:30:15784:33|Input rr_i is unused.
Finished optimization stage 2 on rr_arb_tree_4s_1s_0_0_1_1_2__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_2s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5469:2:5469:10|Found RAM mem, depth=4, width=2
Finished optimization stage 2 on AsyncDpRam_2s_4s_2s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on fifo_v3_0_2s_4s_2s_4s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":14799:18:14799:27|Input testmode_i is unused.
Finished optimization stage 2 on fifo_v3_0_2s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on wt_dcache_missunit_1_4s_37_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31948:2:31948:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 5 reachable states with original encodings of:
   000
   001
   011
   100
   101
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 105 to 102 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 71 to 68 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 37 to 34 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31419:55:31419:64|Input port bits 3 to 0 of tx_paddr_i[135:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31434:24:31434:33|Input port bits 6 to 3 of mem_rtrn_i[275:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2426:17:2426:22|*Unassigned bits of amo_resp_o.result[63:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":31400:20:31400:28|Input amo_req_i is unused.
Finished optimization stage 2 on wt_dcache_missunit_1_4s_37_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on exp_backoff_3s_16s_16s .......
Finished optimization stage 2 on exp_backoff_3s_16s_16s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on lzc_4s_0_2 .......
Finished optimization stage 2 on lzc_4s_0_2 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50030:41:50030:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_128s_128s_0s_256s_none_0s_128s_128s_16s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on tc_sram_wrapper_Z36_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z36_layer0 (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49794:32:49794:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_8_256s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50030:41:50030:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_23s_1s_0s_256s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 243MB peak: 250MB)
Running optimization stage 2 on cva6_icache_0s_35_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33475:2:33475:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33030:25:33030:30|Input port bits 76 to 65 of areq_i[99:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33033:25:33033:30|Input port bit 32 of dreq_i[35:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33037:25:33037:34|Input port bits 6 to 3 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":33037:25:33037:34|Input port bits 1 to 0 of mem_rtrn_i[273:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_icache_0s_35_layer0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 258MB)
Running optimization stage 2 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z34_layer0 .......
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16541:52:16541:57|*Unassigned bits of rvfi_o[0:1] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6_logic_ar_chan_t_aw_chan_t_w_chan_t_req_t_resp_t_0_Z34_layer0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 258MB)
Running optimization stage 2 on controller_33_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19745:28:19745:44|Input port bits 69 to 5 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19745:28:19745:44|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19726:17:19726:21|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19727:17:19727:22|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19736:17:19736:34|Input flush_dcache_ack_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19750:16:19750:29|Input flush_commit_i is unused.
Finished optimization stage 2 on controller_33_layer0 (CPU Time 0h:00m:00s, Memory Used current: 248MB peak: 258MB)
Running optimization stage 2 on csr_regfile_1s_6s_1075056896_32_layer0 .......
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 31 to 12 of mie_q[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 10 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 8 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 6 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 4 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 2 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 0 of mie_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bits 8 to 2 of satp_q.asid[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21384:2:21384:10|Pruning register bit 1 of satp_q.asid[1:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 0 to 334 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 367 to 368 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 373 to 499 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20011:58:20011:71|Input port bits 533 to 669 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20012:58:20012:69|Input port bit 0 of commit_ack_i[0:1] is unused

@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20023:16:20023:31|Input dirty_fp_state_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20024:34:20024:51|Input csr_write_fflags_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20025:16:20025:30|Input dirty_v_state_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20036:34:20036:48|Input acc_fflags_ex_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":20037:16:20037:36|Input acc_fflags_ex_valid_i is unused.
Finished optimization stage 2 on csr_regfile_1s_6s_1075056896_32_layer0 (CPU Time 0h:00m:01s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on commit_stage_31_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 0 to 334 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 381 to 395 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 429 to 431 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28044:58:28044:71|Input port bits 497 to 669 of commit_instr_i[0:669] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28059:52:28059:66|Input port bits 32 to 1 of csr_exception_i[64:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28047:50:28047:56|*Unassigned bits of waddr_o[-1][4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28047:50:28047:56|*Unassigned bits of waddr_o[0][4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28048:62:28048:68|*Unassigned bits of wdata_o[-1][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28036:16:28036:20|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28037:16:28037:21|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28042:16:28042:28|Input single_step_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":28052:21:28052:30|Input amo_resp_i is unused.
Finished optimization stage 2 on commit_stage_31_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on ex_stage_1s_30_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22949:34:22949:49|Input port bits 31 to 1 of rs2_forwarding_i[31:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23006:17:23006:25|*Unassigned bits of x_ready_o are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23012:17:23012:22|*Unassigned bits of x_we_o are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22996:22:22996:30|Input fpu_fmt_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22997:22:22997:29|Input fpu_rm_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22998:22:22998:30|Input fpu_frm_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":22999:22:22999:31|Input fpu_prec_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23005:16:23005:24|Input x_valid_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23007:23:23007:35|Input x_off_instr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23014:34:23014:45|Input cvxif_resp_i is unused.
Finished optimization stage 2 on ex_stage_1s_30_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_29_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50167:28:50167:37|Input priv_lvl_i is unused.
Finished optimization stage 2 on cva6_mmu_sv32_2s_2s_1s_21s_29_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on pmp_34s_32s_0_28_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49553:27:49553:32|Input addr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49554:30:49554:42|Input access_type_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49555:28:49555:37|Input priv_lvl_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49557:36:49557:46|Input conf_addr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49558:33:49558:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_28_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on cva6_ptw_sv32_1s_27_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51045:2:51045:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50719:26:50719:35|Input port bit 64 of req_port_i[66:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50719:26:50719:35|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on cva6_ptw_sv32_1s_27_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on pmp_34s_32s_0_26_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49553:27:49553:32|Input addr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49554:30:49554:42|Input access_type_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49555:28:49555:37|Input priv_lvl_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49557:36:49557:46|Input conf_addr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49558:33:49558:38|Input conf_i is unused.
Finished optimization stage 2 on pmp_34s_32s_0_26_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50030:41:50030:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_32s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on tc_sram_wrapper_Z25_layer0 .......
Finished optimization stage 2 on tc_sram_wrapper_Z25_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":49794:32:49794:38|Input Rst_RBI is unused.
Finished optimization stage 2 on SyncSpRamBeNx64_6_64s_0s_1s_8s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":50030:41:50030:47|Input wuser_i is unused.
Finished optimization stage 2 on sram_30s_1s_0s_64s_none_0s_64s_64s_8s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_24_layer0 .......
Finished optimization stage 2 on cva6_shared_tlb_sv32_64s_2s_1s_24_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on lfsr_8s_1s_255_0s_1_23_layer0 .......
Finished optimization stage 2 on lfsr_8s_1s_255_0s_1_23_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on lzc_2s_0_1 .......
Finished optimization stage 2 on lzc_2s_0_1 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on cva6_tlb_sv32_2s_1s_22_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51113:28:51113:35|Input port bits 40 to 33 of update_i[62:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":51117:34:51117:43|Input port bits 11 to 0 of lu_vaddr_i[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on cva6_tlb_sv32_2s_1s_22_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on load_store_unit_1s_21_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25283:51:25283:72|Input dcache_wbuffer_empty_i is unused.
Finished optimization stage 2 on load_store_unit_1s_21_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on lsu_bypass_20_layer0 .......
Finished optimization stage 2 on lsu_bypass_20_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on shift_reg__internal_typedef_20_37_0s .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16062:17:16062:21|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":16063:17:16063:22|Input rst_ni is unused.
Finished optimization stage 2 on shift_reg__internal_typedef_20_37_0s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on shift_reg__internal_typedef_19_36_1s .......
Finished optimization stage 2 on shift_reg__internal_typedef_19_36_1s (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on load_unit_0_1s_19_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25103:2:25103:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0110
   0111
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bits 50 to 18 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24716:21:24716:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24726:34:24726:40|Input port bits 11 to 0 of paddr_i[33:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24736:25:24736:34|Input port bit 64 of req_port_i[66:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24736:25:24736:34|Input port bits 31 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24729:37:24729:46|Input dtlb_ppn_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24733:16:24733:35|Input store_buffer_empty_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24734:36:24734:51|Input commit_tran_id_i is unused.
Finished optimization stage 2 on load_unit_0_1s_19_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on store_unit_18_layer0 .......
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bit 83 of lsu_ctrl_i[83:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bit 50 of lsu_ctrl_i[83:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27741:21:27741:30|Input port bits 13 to 10 of lsu_ctrl_i[83:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27745:16:27745:33|Input amo_valid_commit_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27763:21:27763:30|Input amo_resp_i is unused.
Finished optimization stage 2 on store_unit_18_layer0 (CPU Time 0h:00m:00s, Memory Used current: 254MB peak: 273MB)
Running optimization stage 2 on store_buffer_17_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27363:25:27363:37|Input port bits 2 to 0 of page_offset_i[11:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27381:26:27381:35|Input port bits 65 to 0 of req_port_i[66:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2434:35:2434:44|*Unassigned bits of req_port_o.data_wuser[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on store_buffer_17_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on mult_16_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25851:45:25851:53|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":25851:45:25851:53|Input port bits 33 to 2 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on mult_16_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on serdiv_32s_0s_15_layer0 .......
@N: CL201 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26390:2:26390:10|Trying to extract state machine for register state_q.
Extracted state machine for register state_q
State machine has 3 reachable states with original encodings of:
   00
   01
   10
Finished optimization stage 2 on serdiv_32s_0s_15_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on lzc_32s_4294967295s_5 .......
Finished optimization stage 2 on lzc_32s_4294967295s_5 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on multiplier_14_layer0 .......
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26029:6:26029:12|*Unassigned bits of clmul_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26029:24:26029:31|*Unassigned bits of clmulr_q[31:0] are referenced and tied to 0 -- simulation mismatch possible.
Finished optimization stage 2 on multiplier_14_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on csr_buffer_13_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 109 to 98 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 65 to 46 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":19928:20:19928:28|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on csr_buffer_13_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on branch_unit_12_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 65 to 34 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18724:32:18724:40|Input port bits 1 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18721:16:18721:20|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18722:16:18722:21|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18723:16:18723:27|Input debug_mode_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":18727:38:18727:47|Input fu_valid_i is unused.
Finished optimization stage 2 on branch_unit_12_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on alu_11_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17834:25:17834:33|Input port bits 109 to 106 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17834:25:17834:33|Input port bits 33 to 0 of fu_data_i[109:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17832:25:17832:29|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":17833:25:17833:30|Input rst_ni is unused.
Finished optimization stage 2 on alu_11_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on issue_stage_0_4s_10_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24505:16:24505:29|Input is_ctrl_flow_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24516:16:24516:31|Input resolve_branch_i is unused.
Finished optimization stage 2 on issue_stage_0_4s_10_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_9_layer0 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26766:61:26766:65|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26767:61:26767:66|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26769:61:26769:69|Input test_en_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26771:61:26771:67|Input raddr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26774:61:26774:67|Input waddr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26775:61:26775:67|Input wdata_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26776:61:26776:64|Input we_i is unused.
Finished optimization stage 2 on ariane_regfile_fpga_32s_2_4294967295s_5s_32s_1s_9_layer0 (CPU Time 0h:00m:00s, Memory Used current: 256MB peak: 273MB)
Running optimization stage 2 on issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0 .......
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bit 241 of issue_instr_i[334:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bits 237 to 174 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23897:29:23897:41|Input port bits 136 to 0 of issue_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24305:53:24305:62|*Unassigned bits of waddr_pack[-1][4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24305:53:24305:62|*Unassigned bits of waddr_pack[0][4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24306:53:24306:62|*Unassigned bits of wdata_pack[-1][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24306:53:24306:62|*Unassigned bits of wdata_pack[0][31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":24307:53:24307:59|*Unassigned bits of we_pack[0:1] are referenced and tied to 0 -- simulation mismatch possible.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23908:20:23908:24|Input rs3_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23909:16:23909:26|Input rs3_valid_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23912:38:23912:53|Input rd_clobber_fpr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23931:16:23931:26|Input fpu_ready_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23942:49:23942:55|Input waddr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23943:61:23943:67|Input wdata_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23944:44:23944:51|Input we_gpr_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23945:44:23945:51|Input we_fpr_i is unused.
Finished optimization stage 2 on issue_read_operands_rs3_len_t_35_rs3_len_t_8_layer0 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen32_34_5s_32s_1_1_0_1_3__internal_typedef_135 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen31_33_5s_32s_1_1_0_1_3__internal_typedef_133 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen30_32_5s_32s_1_1_0_1_3__internal_typedef_131 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen29_31_5s_32s_1_1_0_1_3__internal_typedef_129 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen28_30_5s_32s_1_1_0_1_3__internal_typedef_127 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 .......
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15778:30:15778:34|Input clk_i is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15780:30:15780:35|Input rst_ni is unused.
@N: CL159 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":15782:30:15782:36|Input flush_i is unused.
Finished optimization stage 2 on rr_arb_tree__gen27_29_5s_32s_1_1_0_1_3__internal_typedef_125 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 .......

Only the first 100 messages of id 'CL159' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CL159' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL159} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on rr_arb_tree__gen26_28_5s_32s_1_1_0_1_3__internal_typedef_123 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 .......
Finished optimization stage 2 on rr_arb_tree__gen25_27_5s_32s_1_1_0_1_3__internal_typedef_121 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 .......
Finished optimization stage 2 on rr_arb_tree__gen24_26_5s_32s_1_1_0_1_3__internal_typedef_119 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 .......
Finished optimization stage 2 on rr_arb_tree__gen23_25_5s_32s_1_1_0_1_3__internal_typedef_117 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 .......
Finished optimization stage 2 on rr_arb_tree__gen22_24_5s_32s_1_1_0_1_3__internal_typedef_115 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 .......
Finished optimization stage 2 on rr_arb_tree__gen21_23_5s_32s_1_1_0_1_3__internal_typedef_113 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 .......
Finished optimization stage 2 on rr_arb_tree__gen20_22_5s_32s_1_1_0_1_3__internal_typedef_111 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 .......
Finished optimization stage 2 on rr_arb_tree__gen19_21_5s_32s_1_1_0_1_3__internal_typedef_109 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 .......
Finished optimization stage 2 on rr_arb_tree__gen18_20_5s_32s_1_1_0_1_3__internal_typedef_107 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 .......
Finished optimization stage 2 on rr_arb_tree__gen17_19_5s_32s_1_1_0_1_3__internal_typedef_105 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 .......
Finished optimization stage 2 on rr_arb_tree__gen16_18_5s_32s_1_1_0_1_3__internal_typedef_103 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 .......
Finished optimization stage 2 on rr_arb_tree__gen15_17_5s_32s_1_1_0_1_3__internal_typedef_101 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 .......
Finished optimization stage 2 on rr_arb_tree__gen14_16_5s_32s_1_1_0_1_3__internal_typedef_99 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 .......
Finished optimization stage 2 on rr_arb_tree__gen13_15_5s_32s_1_1_0_1_3__internal_typedef_97 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 .......
Finished optimization stage 2 on rr_arb_tree__gen12_14_5s_32s_1_1_0_1_3__internal_typedef_95 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 .......
Finished optimization stage 2 on rr_arb_tree__gen11_13_5s_32s_1_1_0_1_3__internal_typedef_93 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 .......
Finished optimization stage 2 on rr_arb_tree__gen10_12_5s_32s_1_1_0_1_3__internal_typedef_91 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 .......
Finished optimization stage 2 on rr_arb_tree__gen9_11_5s_32s_1_1_0_1_3__internal_typedef_89 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 .......
Finished optimization stage 2 on rr_arb_tree__gen8_10_5s_32s_1_1_0_1_3__internal_typedef_87 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 .......
Finished optimization stage 2 on rr_arb_tree__gen7_9_5s_32s_1_1_0_1_3__internal_typedef_85 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 .......
Finished optimization stage 2 on rr_arb_tree__gen6_8_5s_32s_1_1_0_1_3__internal_typedef_83 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 .......
Finished optimization stage 2 on rr_arb_tree__gen5_7_5s_32s_1_1_0_1_3__internal_typedef_81 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 .......
Finished optimization stage 2 on rr_arb_tree__gen4_6_5s_32s_1_1_0_1_3__internal_typedef_79 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 .......
Finished optimization stage 2 on rr_arb_tree__gen3_5_5s_32s_1_1_0_1_3__internal_typedef_77 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 .......
Finished optimization stage 2 on rr_arb_tree__gen2_4_5s_32s_1_1_0_1_3__internal_typedef_75 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 .......
Finished optimization stage 2 on rr_arb_tree__gen1_3_5s_32s_1_1_0_1_3__internal_typedef_73 (CPU Time 0h:00m:00s, Memory Used current: 257MB peak: 273MB)
Running optimization stage 2 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Found RAM mem_q, depth=4, width=4
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Found RAM mem_q, depth=4, width=4
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Found RAM mem_q, depth=4, width=4
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":27280:2:27280:10|Found RAM mem_q, depth=4, width=4
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26907:70:26907:81|Input port bit 0 of commit_ack_i[0:1] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26911:42:26911:56|Input port bits 302 to 301 of decoded_instr_i[334:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 259 to 196 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 194 to 131 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 129 to 66 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26924:72:26924:75|Input port bits 64 to 1 of ex_i[259:0] are unused. Assign logic for all port bits or change the input port size.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1782:18:1782:22|*Unassigned bits of commit_instr_o[-1].ex.cause[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1782:18:1782:22|*Unassigned bits of commit_instr_o[0].ex.cause[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1783:24:1783:27|*Unassigned bits of commit_instr_o[-1].ex.tval[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1783:24:1783:27|*Unassigned bits of commit_instr_o[0].ex.tval[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1785:10:1785:14|*Unassigned bits of commit_instr_o[-1].ex.valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1785:10:1785:14|*Unassigned bits of commit_instr_o[0].ex.valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1813:28:1813:29|*Unassigned bits of commit_instr_o[-1].bp.cf[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1813:28:1813:29|*Unassigned bits of commit_instr_o[0].bp.cf[2:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1814:28:1814:42|*Unassigned bits of commit_instr_o[-1].bp.predict_address[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":1814:28:1814:42|*Unassigned bits of commit_instr_o[0].bp.predict_address[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2288:28:2288:29|*Unassigned bits of commit_instr_o[-1].pc[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2288:28:2288:29|*Unassigned bits of commit_instr_o[0].pc[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2289:30:2289:37|*Unassigned bits of commit_instr_o[-1].trans_id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2289:30:2289:37|*Unassigned bits of commit_instr_o[0].trans_id[1:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2291:9:2291:10|*Unassigned bits of commit_instr_o[-1].fu[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2291:9:2291:10|*Unassigned bits of commit_instr_o[0].fu[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2292:10:2292:11|*Unassigned bits of commit_instr_o[-1].op[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2292:10:2292:11|*Unassigned bits of commit_instr_o[0].op[7:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2293:30:2293:32|*Unassigned bits of commit_instr_o[-1].rs1[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2293:30:2293:32|*Unassigned bits of commit_instr_o[0].rs1[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2294:30:2294:32|*Unassigned bits of commit_instr_o[-1].rs2[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2294:30:2294:32|*Unassigned bits of commit_instr_o[0].rs2[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2295:30:2295:31|*Unassigned bits of commit_instr_o[-1].rd[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2295:30:2295:31|*Unassigned bits of commit_instr_o[0].rd[4:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2296:18:2296:23|*Unassigned bits of commit_instr_o[-1].result[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2296:18:2296:23|*Unassigned bits of commit_instr_o[0].result[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2300:10:2300:14|*Unassigned bits of commit_instr_o[-1].valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2300:10:2300:14|*Unassigned bits of commit_instr_o[0].valid are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2301:10:2301:16|*Unassigned bits of commit_instr_o[-1].use_imm are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2301:10:2301:16|*Unassigned bits of commit_instr_o[0].use_imm are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2302:10:2302:17|*Unassigned bits of commit_instr_o[-1].use_zimm are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2302:10:2302:17|*Unassigned bits of commit_instr_o[0].use_zimm are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2303:10:2303:15|*Unassigned bits of commit_instr_o[-1].use_pc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2303:10:2303:15|*Unassigned bits of commit_instr_o[0].use_pc are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2306:30:2306:42|*Unassigned bits of commit_instr_o[-1].is_compressed are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2306:30:2306:42|*Unassigned bits of commit_instr_o[0].is_compressed are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2308:18:2308:26|*Unassigned bits of commit_instr_o[-1].rs1_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2308:18:2308:26|*Unassigned bits of commit_instr_o[0].rs1_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2309:18:2309:26|*Unassigned bits of commit_instr_o[-1].rs2_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2309:18:2309:26|*Unassigned bits of commit_instr_o[0].rs2_rdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2310:28:2310:35|*Unassigned bits of commit_instr_o[-1].lsu_addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2310:28:2310:35|*Unassigned bits of commit_instr_o[0].lsu_addr[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2311:32:2311:40|*Unassigned bits of commit_instr_o[-1].lsu_rmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2311:32:2311:40|*Unassigned bits of commit_instr_o[0].lsu_rmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2312:32:2312:40|*Unassigned bits of commit_instr_o[-1].lsu_wmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2312:32:2312:40|*Unassigned bits of commit_instr_o[0].lsu_wmask[3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2313:18:2313:26|*Unassigned bits of commit_instr_o[-1].lsu_wdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2313:18:2313:26|*Unassigned bits of commit_instr_o[0].lsu_wdata[31:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2314:10:2314:12|*Unassigned bits of commit_instr_o[-1].vfp are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":2314:10:2314:12|*Unassigned bits of commit_instr_o[0].vfp are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[0][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[1][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[2][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[3][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[4][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[5][3:0] are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":26890:63:26890:78|*Unassigned bits of rd_clobber_fpr_o[6][3:0] are referenced and tied to 0 -- simulation mismatch possible.

Only the first 100 messages of id 'CL153' are reported. To see all messages use 'report_messages -log C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synlog\ariane_impl_1_compiler.srr -id CL153' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL153} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on scoreboard_rs3_len_t_2_0_4s_2s_7_layer0 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 283MB)
Running optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 .......
Finished optimization stage 2 on rr_arb_tree_8_32s_1_1_0_1_3__internal_typedef_9 (CPU Time 0h:00m:00s, Memory Used current: 265MB peak: 283MB)
Running optimization stage 2 on id_stage_6_layer0 .......
Finished optimization stage 2 on id_stage_6_layer0 (CPU Time 0h:00m:00s, Memory Used current: 266MB peak: 283MB)
Running optimization stage 2 on decoder_5_layer0 .......
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21542:22:21542:26|Input port bit 0 of irq_i[1:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 97 to 78 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 76 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 74 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 72 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 70 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 68 of irq_ctrl_i[97:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 66 to 46 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 44 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 42 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 40 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 38 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 36 of irq_ctrl_i[97:0] is unused

@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bits 34 to 14 of irq_ctrl_i[97:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 12 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 10 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 8 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 6 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 4 of irq_ctrl_i[97:0] is unused

@W: CL247 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":21543:21:21543:30|Input port bit 2 of irq_ctrl_i[97:0] is unused

Finished optimization stage 2 on decoder_5_layer0 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 283MB)
Running optimization stage 2 on instr_scan_4_layer0 .......
Finished optimization stage 2 on instr_scan_4_layer0 (CPU Time 0h:00m:00s, Memory Used current: 271MB peak: 283MB)
Running optimization stage 2 on frontend_3_layer0 .......
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30144:31:30144:47|Input port bits 68 to 37 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30144:31:30144:47|Input port bits 3 to 0 of resolved_branch_i[69:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30156:24:30156:36|Input port bits 128 to 97 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
@W: CL246 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":30156:24:30156:36|Input port bits 32 to 0 of icache_dreq_i[162:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on frontend_3_layer0 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_69s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5469:2:5469:10|Found RAM mem, depth=4, width=69
Finished optimization stage 2 on AsyncDpRam_2s_4s_69s (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on fifo_v3__gen0_1_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3__gen0_1_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on instr_queue_2_layer0 .......
Finished optimization stage 2 on instr_queue_2_layer0 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on AsyncDpRam_2s_4s_32s .......
@N: CL134 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":5469:2:5469:10|Found RAM mem, depth=4, width=32
Finished optimization stage 2 on AsyncDpRam_2s_4s_32s (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on fifo_v3_0_32s_4s_2s_4s .......
Finished optimization stage 2 on fifo_v3_0_32s_4s_2s_4s (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)
Running optimization stage 2 on instr_realign_1_layer0 .......
@W: CL260 :"C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\merged_systemverilog.sv":23704:2:23704:10|Pruning register bit 0 of unaligned_address_q[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on instr_realign_1_layer0 (CPU Time 0h:00m:00s, Memory Used current: 269MB peak: 291MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:01m:24s; CPU Time elapsed 0h:01m:24s; Memory used current: 269MB peak: 291MB)


Process completed successfully.
# Thu Sep 26 17:33:03 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: V-2023.09LR-1
Install: C:\lscc\radiant\2024.1\synpbase
OS: Windows 10 or later
Hostname: LPGL109105

Implementation : impl_1
Synopsys Synopsys Netlist Linker, Version comp202309synp1, Build 251R, Built May 14 2024 08:13:06, @

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 128MB peak: 128MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Sep 26 17:33:05 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\code\cva6-softcore-contest-joshloo\cva6-softcore-contest\corev_apu\fpga\lattice\cva6_combined_rtl\ariane\impl_1\synwork\ariane_impl_1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 32MB peak: 36MB)

Process took 0h:01m:28s realtime, 0h:01m:27s cputime

Process completed successfully.
# Thu Sep 26 17:33:05 2024

###########################################################]
