# Chapter 1: Introduction

The Nintendo 64 Video Interface (VI) supports multiple television standards, each with progressive and interlaced scan modes, which together comprise six distinct video timing configurations. Vertical scan frequency (fV), commonly termed “refresh rate,” defines the period of the VSYNC signal and is the primary metric for all timing intervals.  

1.1 Video Standards  
* NTSC: North America, Japan, and other regions (525/526 scanlines)  
* PAL: Europe, Australia, and other regions (625/626 scanlines)  
* PAL-M: Brazil (525/526 scanlines with PAL-like color encoding)  

1.2 Scan Types  
* Progressive (P): All scanlines are drawn sequentially in a single pass.  
* Interlaced (I): Scanlines are drawn in two fields, first odd then even.  

1.3 Nomenclature  
In progressive modes, fV equals the frame frequency; in interlaced modes, it equals the field frequency. Values presented here are derived from the system’s master clock (f_xtal) and Video Interface (VI) register logic.  

> Tables and figures are referenced throughout for clarity. See Table 2.1 for refresh rate summary and Figures 8.1–8.3 for schematic and timing diagrams.  

---

# Chapter 2: Refresh Rate Summary

Table 2.1 presents canonical refresh rates for all six N64 video modes. Fractional values are fully reduced, with corresponding decimal representations to ten places.  

Table 2.1: Refresh Rates for N64 Video Modes

| Mode | Type | Refresh Rate (Hz) | Refresh Rate (Hz) |
| --- | --- | --- | --- |
| NTSC-P | Progressive | 2250000/37609 | 59.8261054535 |
| NTSC-I | Interlaced | 60000/1001 | 59.9400599401 |
| PAL-P | Progressive | 15625/313 | 49.9201277955 |
| PAL-I | Interlaced | 50/1 | 50.0000000000 |
| PAL-M-P | Progressive | 243141548/4064665 | 59.8183486216 |
| PAL-M-I | Interlaced | 486283096/8113875 | 59.9322883333 |

> Note: Interlaced frequencies represent field rates; two fields comprise one full frame.  

---

# Chapter 3: Technical Specifications

3.1 Fundamental Constants  

Table 3.1 lists crystal frequencies, multipliers, and VI register values.  

Table 3.1: Fundamental VI Constants

| Mode | Crystal Frequency (f_xtal) | Multiplier (M) | VI Clocks / Line (L) | Scanlines (S) | VI_V_SYNC |
| :--- | :--- | :--- | :--- | :--- | :--- |
| NTSC | 14.3181818182 MHz | 17 / 5 | 3094 | 525 / 526 | 0x20D / 0x20E |
| PAL | 17.7344750000 MHz | 14 / 5 | 3178 | 625 / 626 | 0x271 / 0x272 |
| PAL-M | 14.3024440000 MHz | 17 / 5 | 3091 | 525 / 526 | 0x20D / 0x20E |

3.2 Video Interface Registers  
* VI_V_SYNC_REG (0x0440000C): Total lines per frame (see Table 3.1).  
* VI_H_SYNC_REG (0x04400008): Line duration in VI clocks.  
* VI_V_CURRENT_LINE_REG (0x04400010): Current scanline.  

3.3 Derived Timing Values  

Table 3.2: Derived Line Frequencies and Refresh Rates

| Mode | Line Frequency (Hz) | Progressive Refresh (Hz) | Interlaced Refresh (Hz) |
| :--- | :--- | :--- | :--- |
| NTSC | 2250000/143 | 2250000/37609 | 60000/1001 |
| PAL | 15625/1 | 15625/313 | 50/1 |
| PAL-M | 243141548/15455 | 243141548/4064665 | 486283096/8113875 |

---

# Chapter 4: Signal Path and Verification

4.1 Hardware Signal Path  

Figure 8.1 illustrates the clock source and Figure 8.2 shows RCP connections. The digital-to-analog pipeline proceeds as follows:  

1. Clock Source: MX8330MC oscillator produces f_xtal (Fig. 8.1).  
2. Logic: RCP applies multiplier M (Fig. 8.2).  
3. Counting: VI hardware counts cycles from VI_H_SYNC_REG and VI_V_SYNC_REG (Table 3.1).  
4. Trigger: RCP toggles VDC_DSYNC and VDC_HSYNC.  
5. Output: Video Encoder produces final analog signal.  

4.2 Verification Table

Table 4.1: Signal Verification

| Parameter | Register | NTSC (Value) | RCP Pin | Encoder Pin |
| :--- | :--- | :--- | :--- | :--- |
| Frame Height (S) | VI_V_SYNC_REG | 0x20D (525) | — | — |
| Line Duration (L) | VI_H_SYNC_REG | 0xC16 (3094) | — | — |
| VSYNC Pulse | VDC_DSYNC | — | 14 | 19 |
| HSYNC Pulse | VDC_HSYNC | — | 15 | 20 |
| Burst Gate | VDC_BURST | — | 16 | 21 |

---

# Chapter 5: Mode-Specific Signal Parameters

Table 5.1: Master Clock, Line, Scanline, and fV Values  

| Mode | Master Clock (f_vi) | Clocks / Line (L) | Scanlines (S) | Refresh Rate (fV) |
| :--- | :--- | :--- | :--- | :--- |
| NTSC-P | 48.6818181818 MHz | 3094 | 526 | 59.8261054535 Hz |
| NTSC-I | 48.6818181818 MHz | 3094 | 525 | 59.9400599401 Hz |
| PAL-P | 49.6565300000 MHz | 3178 | 626 | 49.9201277955 Hz |
| PAL-I | 49.6565300000 MHz | 3178 | 625 | 50.0000000000 Hz |
| PAL-M-P | 48.6283096000 MHz | 3091 | 526 | 59.8183486216 Hz |
| PAL-M-I | 48.6283096000 MHz | 3091 | 525 | 59.9322883333 Hz |

> Note: PAL-M timing deviation arises from integer constraints on VI clocks per line.  

Figure 8.3 shows a visual timing map corresponding to Table 5.1.  

---

# Chapter 6: Conversion Tables

6.1 Decimal Conversion Factors (Table 6.1)  

| From \ To | NTSC-P | NTSC-I | PAL-P | PAL-I | PAL-M-P | PAL-M-I |
| --- | --- | --- | --- | --- | --- | --- |
| NTSC-P | 1.00000 | 1.00190 | 0.83442 | 0.83576 | 0.99987 | 1.00177 |
| NTSC-I | 0.99810 | 1.00000 | 0.83283 | 0.83417 | 0.99797 | 0.99987 |
| PAL-P | 1.19844 | 1.20072 | 1.00000 | 1.00160 | 1.19828 | 1.20056 |
| PAL-I | 1.19652 | 1.19880 | 0.99840 | 1.00000 | 1.19637 | 1.19865 |
| PAL-M-P | 1.00013 | 1.00203 | 0.83453 | 0.83586 | 1.00000 | 1.00190 |
| PAL-M-I | 0.99823 | 1.00013 | 0.83294 | 0.83427 | 0.99810 | 1.00000 |

6.2 Fractional Conversion Factors (Table 6.2)  

| From \ To | NTSC-P | NTSC-I | PAL-P | PAL-I | PAL-M-P | PAL-M-I |
| --- | --- | --- | --- | --- | --- | --- |
| NTSC-P | 1/1 | 526/525 | 37609/45072 | 37609/45000 | 790210031/790312500 | 207825238153/207457031250 |
| NTSC-I | 525/526 | 1/1 | 25025/30048 | 1001/1200 | 5531470217/5542725000 | 790210031/790312500 |
| PAL-P | 45072/37609 | 30048/25025 | 1/1 | 626/625 | 76103304524/63510390625 | 152206609048/126779296875 |
| PAL-I | 45000/37609 | 1200/1001 | 625/626 | 1/1 | 121570774/101616625 | 243141548/202846875 |
| PAL-M-P | 790312500/790210031 | 5542725000/5531470217 | 63510390625/76103304524 | 101616625/121570774 | 1/1 | 526/525 |
| PAL-M-I | 207457031250/207825238153 | 790312500/790210031 | 126779296875/152206609048 | 202846875/243141548 | 525/526 | 1/1 |

---

# Chapter 7: Derivations

Full derivations are included in Appendix A. Progressive modes measure frame rate; interlaced modes measure field rate. All intermediate calculations use exact integers; decimal representations appear only in final values.  

---

# Chapter 8: Figures and References

Figures  

| Figure | Filename | Description |
| :--- | :--- | :--- |
| 8.1 | `fig1_clock_gen_schematic.png` | MX8330MC Clock Generator |
| 8.2 | `fig2_rcp_schematic.png` | RCP Pinout / VDC Bus |
| 8.3 | `fig3_libdragon_timing.png` | Libdragon VI Timing Bounds |

References  

ITU-R standards, Nintendo 64 manuals and SDKs, patents, and verified community reverse-engineering sources (see Section 7 for derivations).  
