
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003597                       # Number of seconds simulated
sim_ticks                                  3597348912                       # Number of ticks simulated
final_tick                               530563712097                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 168005                       # Simulator instruction rate (inst/s)
host_op_rate                                   212117                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 298965                       # Simulator tick rate (ticks/s)
host_mem_usage                               16888928                       # Number of bytes of host memory used
host_seconds                                 12032.67                       # Real time elapsed on the host
sim_insts                                  2021551767                       # Number of instructions simulated
sim_ops                                    2552331991                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       291840                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        99840                       # Number of bytes read from this memory
system.physmem.bytes_read::total               395520                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3840                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       121856                       # Number of bytes written to this memory
system.physmem.bytes_written::total            121856                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2280                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          780                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  3090                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             952                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  952                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       498145                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81126409                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       569308                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     27753772                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               109947634                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       498145                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       569308                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1067453                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          33873834                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               33873834                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          33873834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       498145                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81126409                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       569308                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     27753772                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              143821468                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 8626737                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3119077                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2534718                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       213867                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1283869                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1211646                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          327603                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9209                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3125666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17288720                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3119077                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1539249                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3797335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1144771                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        638402                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1530507                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        91845                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8487643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.515646                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.307738                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4690308     55.26%     55.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          333737      3.93%     59.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          268055      3.16%     62.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          653922      7.70%     70.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          176285      2.08%     72.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          227627      2.68%     74.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          166071      1.96%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           92509      1.09%     77.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1879129     22.14%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8487643                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.361559                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.004086                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3271137                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       619359                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3650740                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        24730                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        921675                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       532662                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         4628                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20654655                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         9663                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        921675                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3511485                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         137618                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       127885                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3429441                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       359537                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19920997                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         3219                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        149079                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       111527                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents          205                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands     27895757                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     92974127                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     92974127                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17069291                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10826447                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         4046                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2281                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           987465                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1857164                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       945428                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        15169                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       364894                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18832920                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3901                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14942004                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        29627                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6523093                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     19946857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          597                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8487643                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.760442                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.883280                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2943508     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1815057     21.38%     56.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1224474     14.43%     70.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       885379     10.43%     80.92% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       752986      8.87%     89.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       394348      4.65%     94.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       336705      3.97%     98.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        63540      0.75%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        71646      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8487643                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          87492     71.32%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     71.32% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17776     14.49%     85.81% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        17403     14.19%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12453139     83.34%     83.34% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212931      1.43%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1653      0.01%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1483557      9.93%     94.71% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       790724      5.29%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14942004                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.732057                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             122671                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008210                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38523945                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     25359984                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14560424                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15064675                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        57173                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       733806                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          281                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           70                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       242813                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        921675                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          55776                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         8105                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18836821                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        42101                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1857164                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       945428                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2249                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          7250                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           70                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       126599                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       121182                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       247781                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14704454                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1392256                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       237546                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2163446                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2075130                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            771190                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.704521                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14570298                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14560424                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9486713                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26773101                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.687825                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354337                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12280740                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6556164                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3304                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       213922                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7565968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.623155                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.137349                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2942963     38.90%     38.90% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2095227     27.69%     66.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       850156     11.24%     77.83% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       480122      6.35%     84.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       393103      5.20%     89.37% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160909      2.13%     91.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       192344      2.54%     94.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        95338      1.26%     95.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       355806      4.70%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7565968                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12280740                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1825970                       # Number of memory references committed
system.switch_cpus0.commit.loads              1123355                       # Number of loads committed
system.switch_cpus0.commit.membars               1652                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1764545                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11065293                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       250005                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       355806                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            26047066                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           38596095                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4459                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 139094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12280740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.862674                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.862674                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.159187                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.159187                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        66144354                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20131587                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       19065625                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3304                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 8626737                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3246570                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2651263                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       217629                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1355845                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1274690                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          335332                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9625                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3360302                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              17634461                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3246570                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1610022                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3822645                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1134336                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        497522                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           28                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1636778                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85583                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8595417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.537054                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339532                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4772772     55.53%     55.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          316477      3.68%     59.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          468346      5.45%     64.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          324105      3.77%     68.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          227862      2.65%     71.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          219922      2.56%     73.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          134970      1.57%     75.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          287029      3.34%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1843934     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8595417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.376338                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.044164                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3454778                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       521529                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3651388                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        53002                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        914719                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       544471                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          301                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      21127480                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1186                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        914719                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3650795                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          51561                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       190910                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3504489                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       282939                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      20492240                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        117444                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        96684                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     28753239                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     95389171                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     95389171                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     17651152                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        11101997                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3688                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1761                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           845457                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1883199                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958457                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        11339                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       290384                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          19087422                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3515                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         15230049                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30276                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6388224                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19563997                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8595417                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.771880                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.916589                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      3081045     35.85%     35.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1715550     19.96%     55.80% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1242982     14.46%     70.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       826425      9.61%     79.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       828518      9.64%     89.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       398289      4.63%     94.15% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355283      4.13%     98.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66555      0.77%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        80770      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8595417                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          82946     71.20%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         16396     14.07%     85.27% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        17158     14.73%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12738131     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192223      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1754      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1498853      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       799088      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      15230049                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.765447                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             116500                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007649                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     39202290                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     25479199                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14806243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      15346549                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        47522                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       736138                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          665                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       228892                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        914719                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          27069                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         5192                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     19090941                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        72960                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1883199                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958457                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1761                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4395                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       131850                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118758                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       250608                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14948349                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1398692                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       281699                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2178784                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2123497                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            780092                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732793                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14812804                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14806243                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9593943                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         27267826                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.716320                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351841                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     10263131                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12650835                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6440095                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3508                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       219190                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7680698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.647094                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.174681                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2945813     38.35%     38.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2196630     28.60%     66.95% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       830576     10.81%     77.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       463330      6.03%     83.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       393331      5.12%     88.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       175364      2.28%     91.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       168751      2.20%     93.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       114811      1.49%     94.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       392092      5.10%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7680698                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     10263131                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12650835                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1876623                       # Number of memory references committed
system.switch_cpus1.commit.loads              1147058                       # Number of loads committed
system.switch_cpus1.commit.membars               1754                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1835449                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         11389074                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       261665                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       392092                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            26379536                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           39097275                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1798                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  31320                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           10263131                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12650835                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     10263131                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.840556                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.840556                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.189689                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.189689                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        67136743                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       20601986                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       19409058                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3508                       # number of misc regfile writes
system.l2.replacements                           3090                       # number of replacements
system.l2.tagsinuse                              8192                       # Cycle average of tags in use
system.l2.total_refs                           632103                       # Total number of references to valid blocks.
system.l2.sampled_refs                          11282                       # Sample count of references to valid blocks.
system.l2.avg_refs                          56.027566                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks                   84                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     12.649556                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   1061.968942                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     14.503050                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    371.937665                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4133.495910                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           2513.444877                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.010254                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.001544                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.129635                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.001770                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.045403                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.504577                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.306817                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data         4940                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         2652                       # number of ReadReq hits
system.l2.ReadReq_hits::total                    7592                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             2444                       # number of Writeback hits
system.l2.Writeback_hits::total                  2444                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data         4940                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         2652                       # number of demand (read+write) hits
system.l2.demand_hits::total                     7592                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data         4940                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         2652                       # number of overall hits
system.l2.overall_hits::total                    7592                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2280                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data          780                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  3090                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data          780                       # number of demand (read+write) misses
system.l2.demand_misses::total                   3090                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2280                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data          780                       # number of overall misses
system.l2.overall_misses::total                  3090                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       566365                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    102354879                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       623855                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data     37283736                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       140828835                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       566365                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    102354879                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       623855                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data     37283736                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        140828835                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       566365                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    102354879                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       623855                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data     37283736                       # number of overall miss cycles
system.l2.overall_miss_latency::total       140828835                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         7220                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         3432                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               10682                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         2444                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              2444                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         7220                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         3432                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                10682                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         7220                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         3432                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               10682                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.315789                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.227273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.289272                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.315789                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.227273                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.289272                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.315789                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.227273                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.289272                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 44892.490789                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 47799.661538                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 45575.674757                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 44892.490789                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 47799.661538                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 45575.674757                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 40454.642857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 44892.490789                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 38990.937500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 47799.661538                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 45575.674757                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                  952                       # number of writebacks
system.l2.writebacks::total                       952                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2280                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data          780                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             3090                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2280                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data          780                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              3090                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2280                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data          780                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             3090                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       485165                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data     89187947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       532809                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data     32775657                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    122981578                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       485165                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data     89187947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       532809                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data     32775657                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    122981578                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       485165                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data     89187947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       532809                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data     32775657                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    122981578                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.315789                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.227273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.289272                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.315789                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.227273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.289272                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.315789                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.227273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.289272                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 39117.520614                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 42020.073077                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 39799.863430                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 39117.520614                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 42020.073077                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 39799.863430                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 34654.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 39117.520614                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 33300.562500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 42020.073077                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 39799.863430                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               496.952920                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001538107                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2015167.217304                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.952920                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022360                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.796399                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1530490                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1530490                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1530490                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1530490                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1530490                       # number of overall hits
system.cpu0.icache.overall_hits::total        1530490                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           17                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           17                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           17                       # number of overall misses
system.cpu0.icache.overall_misses::total           17                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       740217                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       740217                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       740217                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       740217                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       740217                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       740217                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1530507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1530507                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1530507                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1530507                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1530507                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1530507                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000011                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 43542.176471                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 43542.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 43542.176471                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 43542.176471                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       584035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       584035                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       584035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       584035                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       584035                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       584035                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 41716.785714                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 41716.785714                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  7220                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               164720549                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  7476                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              22033.246255                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   223.422429                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    32.577571                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.872744                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.127256                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1056958                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1056958                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       699310                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        699310                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         2145                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2145                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1652                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1652                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1756268                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1756268                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1756268                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1756268                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        15373                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        15373                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        15373                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         15373                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        15373                       # number of overall misses
system.cpu0.dcache.overall_misses::total        15373                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    500253996                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    500253996                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    500253996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    500253996                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    500253996                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    500253996                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1072331                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1072331                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       699310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2145                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1652                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1771641                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1771641                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1771641                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1771641                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.014336                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.014336                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008677                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008677                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008677                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008677                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 32541.078254                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 32541.078254                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 32541.078254                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 32541.078254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 32541.078254                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 32541.078254                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1567                       # number of writebacks
system.cpu0.dcache.writebacks::total             1567                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         8153                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         8153                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         8153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         8153                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         8153                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         8153                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         7220                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         7220                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         7220                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         7220                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         7220                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         7220                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    144677414                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    144677414                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    144677414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    144677414                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    144677414                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    144677414                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006733                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006733                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004075                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004075                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004075                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004075                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 20038.422992                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 20038.422992                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 20038.422992                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 20038.422992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 20038.422992                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 20038.422992                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.966725                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1002933046                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2170850.748918                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.966725                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025588                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740331                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1636760                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1636760                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1636760                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1636760                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1636760                       # number of overall hits
system.cpu1.icache.overall_hits::total        1636760                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           18                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           18                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           18                       # number of overall misses
system.cpu1.icache.overall_misses::total           18                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       755473                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       755473                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       755473                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       755473                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       755473                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       755473                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1636778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1636778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1636778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1636778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1636778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1636778                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000011                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000011                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000011                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000011                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 41970.722222                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 41970.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 41970.722222                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 41970.722222                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       642243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       642243                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       642243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       642243                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       642243                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       642243                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000010                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000010                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000010                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 40140.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 40140.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3432                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               148164069                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3688                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              40174.639100                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   215.274490                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    40.725510                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.840916                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.159084                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1064985                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1064985                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       726050                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        726050                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1757                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1754                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1754                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1791035                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1791035                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1791035                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1791035                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7004                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7004                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         7004                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          7004                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         7004                       # number of overall misses
system.cpu1.dcache.overall_misses::total         7004                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    197479874                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    197479874                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    197479874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    197479874                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    197479874                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    197479874                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1071989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1071989                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       726050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       726050                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1757                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1754                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1798039                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1798039                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1798039                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1798039                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006534                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006534                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003895                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003895                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003895                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003895                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 28195.298972                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 28195.298972                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 28195.298972                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 28195.298972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 28195.298972                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 28195.298972                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          877                       # number of writebacks
system.cpu1.dcache.writebacks::total              877                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3572                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3572                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3572                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3572                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3572                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3432                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3432                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3432                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3432                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3432                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     59059578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     59059578                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     59059578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     59059578                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     59059578                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     59059578                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003202                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001909                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001909                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17208.501748                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17208.501748                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17208.501748                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17208.501748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17208.501748                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17208.501748                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
