Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Jul 27 16:03:33 2021
| Host         : DESKTOP-J3N7B01 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file axi_ddr_design_wrapper_control_sets_placed.rpt
| Design       : axi_ddr_design_wrapper
| Device       : xc7z045
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   609 |
|    Minimum number of control sets                        |   409 |
|    Addition due to synthesis replication                 |   181 |
|    Addition due to physical synthesis replication        |    19 |
| Unused register locations in slices containing registers |  1832 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   609 |
| >= 0 to < 4        |    59 |
| >= 4 to < 6        |   169 |
| >= 6 to < 8        |   105 |
| >= 8 to < 10       |    72 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |    21 |
| >= 14 to < 16      |     9 |
| >= 16              |   163 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4407 |         1421 |
| No           | No                    | Yes                    |              90 |           34 |
| No           | Yes                   | No                     |            2802 |         1081 |
| Yes          | No                    | No                     |            4001 |         1172 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            2828 |          983 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                Clock Signal                                                               |                                                                                                                                                 Enable Signal                                                                                                                                                |                                                                                                       Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/FSM_sequential_state_reg[1][0]                                                                                                                                          |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/bhandshake                                                                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/r_push                                                                                                                                                                                    |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy                                                                                                                                                                                       |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              1 |         1.00 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/s_axi_awvalid_reg_i_1_n_0                                                                    |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/s_axi_arvalid_reg_i_1_n_0                                                                    |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/gpio_resp_valid_reg_i_1_n_0                                                                  |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/gpio_rvalid_reg_i_1_n_0                                                                      |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                1 |              1 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                               |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              2 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                1 |              2 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                        |                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              3 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__6_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__3_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__5_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              3 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__0_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              3 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__4_n_0                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][1][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                1 |              3 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][0][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                2 |              3 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/wrlvl_final_r_reg                                                                                                                 |                3 |              4 |         1.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                                                                                                                             | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                   |                3 |              4 |         1.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                       |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                                                                                           |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/wait_cnt_r[3]_i_1__1_n_0                         |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                      |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/init_calib_complete_reg                                                     |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[3]_i_1_n_0                                                 |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/E[0]                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/SR[0]                                               |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                   |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              4 |         1.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                4 |              4 |         1.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_b_channel_0/bid_fifo_0/cnt_read[3]_i_1_n_0                                                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/not_strict_mode.app_rd_data_valid_reg                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.status_ram_wr_data_r[1]_i_1_n_0                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/wr_data_en                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r[3]_i_1_n_0                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][6][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[1]_rep__0_3                                                                                                          |                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_2                                                                                                                 |                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/sm_ns_0                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/po_rd_wait_r[3]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_3                                                                                                                 |                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_2                                                                                                                 |                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[9]_i_1_n_0                                                                                                               |                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                                                |                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_1_n_0                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                3 |              4 |         1.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r[3]_i_2_n_0                                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                          |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_shift_r[3]_i_2_n_0                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/rdlvl_stg1_start_reg_1[0]                                                      |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___121_n_0                                                                                                            |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[7]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_cnt_r[3]_i_1_n_0                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                         |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_2                            |                3 |              4 |         1.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_dqs_cnt_r[3]_i_1_n_0                                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                4 |              4 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_2_n_0                                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                         |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                 |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                        |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                          |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1__0_n_0                            |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/dqs_count_r[3]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[4][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[6][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[5][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[7][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/po_cnt_dec_reg[0]                                                                                                                 |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                2 |              4 |         2.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                  | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                     | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                       |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                                   | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                1 |              4 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                                    | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                      |                2 |              4 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_0[0]                                                                                                                                  |                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/SR[0]                                                                                       |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[5][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___62_n_0                                                                                                             |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                 |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[6][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/reset_scan                                     |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[4][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                          |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[7][5]_i_1_n_0                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                3 |              5 |         1.67 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                             | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                  |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_1[0]                                                                                                                                  |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__6_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_1[0]                                                                                                                                  |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_2[0]                                                                                                                                  |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__4_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0                                                                                                                                             |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__5_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[1]_0[0]                                                                                                                                  |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_5[0]                                                                                                                                  |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__3_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][5][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                               |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0      |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/data_Exists_I                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_0_in                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/resume_wait_r[9]_i_1_n_0                    |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0[0]                                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0      |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                                          |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r0                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delay_cnt_r[5]_i_1_n_0                              |                1 |              5 |         5.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_4[0]                                                                                                                                  |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_1_n_0                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |              5 |         1.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/po_stg2_wrcal_cnt_reg[0]_3[0]                                                                                                                                  |                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                           | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                2 |              5 |         2.50 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                    | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                2 |              5 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_loss_pb[23]_i_1_n_0               |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_gain_pb[23]_i_1_n_0              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].right_edge_pb[23]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_loss_pb[29]_i_1_n_0               |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_edge_pb[29]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].left_edge_pb[29]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[4].right_gain_pb[29]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_loss_pb[35]_i_1_n_0               |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].left_edge_pb[35]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_edge_pb[35]_i_1_n_0              |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[5].right_gain_pb[35]_i_1_n_0              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_edge_pb[41]_i_1_n_0              |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_loss_pb[41]_i_1_n_0               |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].left_edge_pb[41]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[6].right_gain_pb[41]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_edge_pb[47]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].left_loss_pb[47]_i_1_n_0               |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_edge_pb[47]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[7].right_gain_pb[47]_i_1_n_0              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/left_edge_pb                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_1_n_0                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_edge_pb[11]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_gain_pb[11]_i_1_n_0              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].right_edge_pb[11]_i_1_n_0              |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[1].left_loss_pb[11]_i_1_n_0               |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_loss_pb[17]_i_1_n_0               |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_edge_pb[17]_i_1_n_0              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].left_edge_pb[17]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_2_n_0                                                                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[2].right_gain_pb[17]_i_1_n_0              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/right_edge_pb                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_edge_pb[5]_i_1_n_0               |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/fuzz2zero_r[5]_i_1_n_0                                                                                                           |                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_edge/oneeighty2fuzz_ns                                                                                                                |                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_lead                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                   |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/mmcm_init_trail                                                                                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg2_tap_cnt0                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim0                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_left_lim[5]_i_1_n_0                         |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_tap_cnt0                                                                                                                     |                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                                       | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                 |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                           |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][7][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][6][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][4][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[2]_1                                                                                                                 |                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prev_samp_r_reg[1]_0[0]                                                                                                         |                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/prev_samp_r_reg[1][0]                                                                                                           |                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[2]                                                                                                              |                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[1]                                                                                                              |                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/byte_r_reg[0]_1[0]                                                                                                              |                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         |                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_2                                                              |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r0                                              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][7][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][4][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][5][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg3_r[5]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_ns                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_1[0]                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/E[0]                                                                                                                   |                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_2[0]                                                                                                |                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_0[0]                                                                                                |                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_1[0]                                                                                                |                                                                                                                                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_4[0]                                                                                                |                                                                                                                                                                                                                             |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/run_polarity_r_reg_3[0]                                                                                                |                                                                                                                                                                                                                             |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___12_n_0                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___14_n_0                                                                                                             |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/cnt_read[5]_i_1__0_n_0                                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/p_1_in                                      |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/SR[0]                                                           |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                             |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_59                                                                           |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim0                                                                                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/stg3_right_lim[5]_i_1_n_0                        |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                                                |                                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_2_n_0                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_loss_pb[5]_i_1_n_0                |                2 |              6 |         3.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                             | axi_ddr_design_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                     |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].right_gain_pb[5]_i_1_n_0               |                2 |              6 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                3 |              6 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[3].left_edge_pb[23]_i_1_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                1 |              6 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |                2 |              7 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN                                                                                                                                                                             |                                                                                                                                                                                                                             |                5 |              7 |         1.40 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                           |                2 |              7 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                3 |              7 |         2.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___21_n_0                                                                                                             |                4 |              7 |         1.75 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_1[0]                                                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__0_n_0                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                6 |              8 |         1.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                4 |              8 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__2_n_0                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                                           |                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                              |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_18[0]                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                          |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                                         |                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                              |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                5 |              8 |         1.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg_0[0]                                                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0      |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/fine_delay_sel_r_reg[0]                                                                                                                                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_57[0]                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_8[0]                                                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/SR[0]                                     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                5 |              8 |         1.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_46[0]                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/A_rst_primitives                          |                1 |              8 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[1]_37[0]                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/A_rst_primitives                          |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_5[0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                3 |              8 |         2.67 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                 | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                            |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samp_wait_r[7]_i_1_n_0                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_meta/done_ns                                                                                                                    |                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/FSM_onehot_sm_r_reg[2]_2[0]                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/qcntr_ns__0                                                                                                                       |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__1_n_0                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/E[0]                                                                                                                            |                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[7]_i_2_n_0                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                          |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                          |                5 |              8 |         1.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                                              |                                                                                                                                                                                                                             |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_bit_per_bit                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                5 |              8 |         1.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1__3_n_0                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                                               | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/SR[0]     |                2 |              8 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                  |                5 |              8 |         1.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst |                3 |              8 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                          |                2 |              9 |         4.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                              |                3 |              9 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                                      | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |                3 |              9 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                                       |                                                                                                                                                                                                                             |                3 |              9 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_1_n_0                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                3 |              9 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.rd_starve_cnt                                                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SS[0]                                                                                                   |                3 |              9 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_po_cntlr/stg2_r[8]_i_1_n_0                                                                                                            |                                                                                                                                                                                                                             |                2 |              9 |         4.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                6 |              9 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                      |                5 |              9 |         1.80 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/RD_PRI_REG.wr_starve_cnt                                                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_cmd_arbiter_0/SR[0]                                                                                                   |                2 |              9 |         4.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                4 |              9 |         2.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[510]_i_1_n_0                             |                3 |             10 |         3.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                  |                5 |             10 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/agg_samp_r_reg[0]_0[0]                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                3 |             10 |         3.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/ref_right_edge                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |                4 |             10 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1_n_0                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst |                5 |             10 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_data/E[0]                                                                                                                             | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_samp/samps_r[8]_i_1_n_0                              |                4 |             10 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |                3 |             10 |         3.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                6 |             11 |         1.83 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0__20                                                                                  |                3 |             11 |         3.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                    |                3 |             11 |         3.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/ps_to_mig_interface_0/inst/FSM_onehot_STATE[10]_i_1_n_0                                                                                                                                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |                6 |             11 |         1.83 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/i___104_n_0                                                                                                            |                2 |             12 |         6.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             12 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                         |                                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_sample_cnt_inc_reg_0[0]                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                   |                4 |             12 |         3.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                               |                                                                                                                                                                                                                             |                6 |             12 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |                5 |             12 |         2.40 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                   |                6 |             12 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                8 |             12 |         1.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                             |               12 |             12 |         1.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                 |                3 |             12 |         4.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt0_r0                                                                                                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                           |                3 |             12 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                             |                5 |             12 |         2.40 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/mmcm_ps_clk                                    |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |                4 |             13 |         3.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                             |                3 |             13 |         4.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                4 |             13 |         3.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                4 |             13 |         3.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                   |                8 |             13 |         1.62 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/p_6_in                                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |                3 |             13 |         4.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                     |                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_calib_start_int_reg_0                                                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclkdelay_ref_cnt[0]_i_1_n_0                                                   |                4 |             14 |         3.50 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_lim/lim_nxt_state                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |                8 |             14 |         1.75 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |                7 |             14 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/CLK                                                   |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/debounce_0/inst/button_out                                                                                                                                                                                 |                4 |             14 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                                     | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                   |                6 |             15 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_12[0]                                                                        |                8 |             15 |         1.88 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_iodelay_ctrl/clk_ref_300_400_en.clk_ref_400.u_bufg_clk_ref_400_n_0 |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/debounce_0/inst/button_out                                                                                                                                                                                 |                4 |             15 |         3.75 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                                          |                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                               |                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                                   |                                                                                                                                                                                                                             |                5 |             16 |         3.20 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                5 |             16 |         3.20 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0 |                6 |             16 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                    |                3 |             17 |         5.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__18_n_0                                                                                                   |                9 |             18 |         2.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                                               |                                                                                                                                                                                                                             |                5 |             18 |         3.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                    |                5 |             19 |         3.80 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                            | axi_ddr_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                |                8 |             19 |         2.38 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_12/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                7 |             20 |         2.86 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_9/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                8 |             20 |         2.50 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_5/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                8 |             20 |         2.50 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                8 |             20 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |               13 |             20 |         1.54 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_10/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                    |                7 |             20 |         2.86 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_13/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                5 |             20 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_11/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                    |                7 |             20 |         2.86 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_8/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                7 |             20 |         2.86 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                  |                5 |             20 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_7/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                     |                6 |             20 |         3.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                         |                                                                                                                                                                                                                             |                6 |             21 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                9 |             21 |         2.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                   |                8 |             21 |         2.62 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                |               10 |             22 |         2.20 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_6/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                9 |             23 |         2.56 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_9                                                                                                                                                                           |                                                                                                                                                                                                                             |                8 |             23 |         2.88 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__20_n_0                                                                                                   |               14 |             23 |         1.64 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_r_channel_0/transaction_fifo_0/app_rdy_r_reg[0]                                                                                                                                                        | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |               13 |             24 |         1.85 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                               |                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].left_edge_pb[5]_i_1_n_0                |               13 |             24 |         1.85 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                             |                8 |             24 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[17]                        |               12 |             25 |         2.08 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[35]_i_1_n_0                                                                                                          | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                   |                8 |             25 |         3.12 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                                                  | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             26 |         2.89 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__23_n_0                                                                                                   |                7 |             26 |         3.71 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/not_strict_mode.app_rd_data_valid_reg                                                                                                                    | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |                7 |             26 |         3.71 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/reset_reg_n_0                                                                                                                         |                9 |             26 |         2.89 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                    |               10 |             26 |         2.60 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                             |                6 |             27 |         4.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                             |                9 |             27 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                                             |               12 |             27 |         2.25 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/axready_reg_0[0]                                                                                                                                                             |                                                                                                                                                                                                                             |                5 |             27 |         5.40 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                                         |                                                                                                                                                                                                                             |                9 |             27 |         3.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_aw_channel_0/aw_cmd_fsm_0/axready_reg_0                                                                                                                                                                |                                                                                                                                                                                                                             |                9 |             28 |         3.11 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                             |               12 |             28 |         2.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/debounce_0/inst/counter[27]_i_1_n_0                                                                                                                                                                        |                8 |             28 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/debounce_n_0/inst/counter[27]_i_1_n_0                                                                                                                                                                      |                8 |             28 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__13_n_0                                                                                                    |               20 |             29 |         1.45 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                   |               13 |             29 |         2.23 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/USE_FPGA_VALID_WRITE.s_valid_dummy_inst1/lopt_4                                                                                           |                                                                                                                                                                                                                             |                8 |             29 |         3.62 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/araddr_buffer__0_BUFG                                                                        |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               12 |             30 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/E[0]                                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_ocd_cntlr/wrlvl_final_r_reg_1                            |                9 |             30 |         3.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/ar_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                             |                8 |             31 |         3.88 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/si_register_slice_inst/aw_pipe/E[0]                                                                                                                                                    |                                                                                                                                                                                                                             |               14 |             31 |         2.21 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__22_n_0                                                                                                   |               23 |             31 |         1.35 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/s_axi_awaddr_reg[29]_i_2_n_0_BUFG                                                            |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               10 |             31 |         3.10 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/s_axi_araddr_reg[29]_i_2_n_0_BUFG                                                            |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               14 |             31 |         2.21 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               12 |             32 |         2.67 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/ps_to_mig_interface_0/inst/rdata_buffer[31]_i_1_n_0                                                                                                                                                                                                                                         |                                                                                                                                                                                                                             |               20 |             32 |         1.60 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               12 |             32 |         2.67 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                                              |                8 |             32 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                6 |             32 |         5.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                  |                6 |             32 |         5.33 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                6 |             32 |         5.33 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/FSM_onehot_STATE_reg_n_0_[3]_BUFG                                                            |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               18 |             32 |         1.78 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                                             | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                6 |             32 |         5.33 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/FSM_onehot_STATE_reg_n_0_[10]_BUFG                                                           |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |                8 |             32 |         4.00 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_2/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                  |                6 |             32 |         5.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_WRITE.write_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                         | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |               13 |             33 |         2.54 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_REGISTER.M_AXI_AVALID_q_reg_4[0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__12_n_0                                                                                                    |               13 |             33 |         2.54 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                        |                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                  |                                                                                                                                                                                                                             |                8 |             35 |         4.38 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_10                                                                                                                                                                          |                                                                                                                                                                                                                             |               14 |             35 |         2.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/oclk_calib.u_ddr_phy_oclkdelay_cal/u_poc/u_poc_tap_base/samps_hi_r[17]_i_1_n_0                                                                                                 | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__19_n_0                                                                                                   |                9 |             35 |         3.89 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                       |               13 |             35 |         2.69 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_11                                                                                                                                                                          |                                                                                                                                                                                                                             |                8 |             39 |         4.88 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                   |               23 |             39 |         1.70 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_7                                                                                                                                                                           |                                                                                                                                                                                                                             |               12 |             40 |         3.33 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                    |               14 |             41 |         2.93 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                    |               14 |             43 |         3.07 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__21_n_0                                                                                                   |               26 |             43 |         1.65 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/rst_tmp                                                                     |               19 |             44 |         2.32 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_2                                                                                                                                                                                |                                                                                                                                                                                                                             |               14 |             44 |         3.14 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                    |               14 |             44 |         3.14 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_5                                                                                                                                                                           |                                                                                                                                                                                                                             |               13 |             46 |         3.54 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__11_n_0                                                                                                    |               15 |             46 |         3.07 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               14 |             47 |         3.36 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               13 |             47 |         3.62 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                             |                8 |             47 |         5.88 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/axi_gpio_4/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                     |               16 |             47 |         2.94 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                             |                                                                                                                                                                                                                             |               13 |             47 |         3.62 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                             |               13 |             48 |         3.69 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                           |                                                                                                                                                                                                                             |               11 |             48 |         4.36 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_2                                                                                                                                                                           |                                                                                                                                                                                                                             |               13 |             48 |         3.69 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                              |                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     | axi_ddr_design_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                             |                                                                                                                                                                                                                             |               10 |             48 |         4.80 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_1                                                                                                                                                                           |                                                                                                                                                                                                                             |               14 |             49 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                    |               14 |             49 |         3.50 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_4                                                                                                                                                                           |                                                                                                                                                                                                                             |               14 |             50 |         3.57 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_1                                                                                                                                                                                |                                                                                                                                                                                                                             |               14 |             51 |         3.64 |
|  axi_ddr_design_i/ps_to_mig_interface_0/inst/wdata_buffer__0_BUFG                                                                         |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |               32 |             62 |         1.94 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_3                                                                                                                                                                                |                                                                                                                                                                                                                             |               23 |             64 |         2.78 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mux_rd_valid_r_reg_n_0                                                                                                                       |                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                             |                8 |             64 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r1                                                                                                                                  |                                                                                                                                                                                                                             |               18 |             64 |         3.56 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                                     |                                                                                                                                                                                                                             |               19 |             64 |         3.37 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_2_n_0                                                                                                | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0               |               17 |             64 |         3.76 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                                                  |                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/ARESET                                                                                                                       |               26 |             69 |         2.65 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_12                                                 |                                                                                                                                                                                                                             |                9 |             72 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_5                                                                                                                                                                                |                                                                                                                                                                                                                             |               32 |             75 |         2.34 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_6                                                                                                                                                                                |                                                                                                                                                                                                                             |               29 |             77 |         2.66 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_6                                                                                                                                                                           |                                                                                                                                                                                                                             |               25 |             77 |         3.08 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_3                                                                                                                                                                           |                                                                                                                                                                                                                             |               28 |             78 |         2.79 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                                                 |                                                                                                                                                                                                                             |               10 |             80 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__10_n_0                                                                                                    |               33 |             82 |         2.48 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/axi_mc_w_channel_0/wready_d3_repN_8                                                                                                                                                                           |                                                                                                                                                                                                                             |               23 |             84 |         3.65 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                             |               11 |             88 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN_4                                                                                                                                                                                |                                                                                                                                                                                                                             |               27 |             92 |         3.41 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__18_n_0                                                                                                    |               30 |             94 |         3.13 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__0_n_0                                                                                                     |               34 |             96 |         2.82 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/dq_gen_40.if_post_fifo_gen.if_empty_r_reg[3] |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__2_n_0                                                                                                     |               33 |             96 |         2.91 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/wr_en                                        |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__7_n_0                                                                                                     |               37 |             96 |         2.59 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_15                                                 |                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__14_n_0                                                                                                    |               31 |             97 |         3.13 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__17_n_0                                                                                                    |               26 |             97 |         3.73 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__8_n_0                                                                                                     |               30 |             97 |         3.23 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__1_n_0                                                                                                     |               43 |             97 |         2.26 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__3_n_0                                                                                                     |               33 |             97 |         2.94 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__6_n_0                                                                                                     |               39 |             97 |         2.49 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep_n_0                                                                                                        |               33 |             97 |         2.94 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__4_n_0                                                                                                     |               48 |             97 |         2.02 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__15_n_0                                                                                                    |               29 |             97 |         3.34 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__5_n_0                                                                                                     |               46 |             97 |         2.11 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/state_reg[0][0]                                                                                                                           | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__16_n_0                                                                                                    |               35 |             97 |         2.77 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/areset_d1_reg_rep__9_n_0                                                                                                     |               37 |             97 |         2.62 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty_reg[2]_0                            |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_13                                                 |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_16                                                 |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                                       |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_14                                                 |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                                                    |                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_repN                                                                                                                                                                                  |                                                                                                                                                                                                                             |               35 |            108 |         3.09 |
|  axi_ddr_design_i/processing_system7_0/inst/FCLK_CLK0                                                                                     |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |              142 |            414 |         2.92 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_rd_data0/app_rd_data_valid                                                                                                                                                                                 |                                                                                                                                                                                                                             |              130 |            512 |         3.94 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/USE_READ.read_data_inst/USE_FPGA_WORD_COMPLETED.word_complete_rest_ready_inst/E[0]                                                                                                     |                                                                                                                                                                                                                             |              163 |            513 |         3.15 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_axi_mc/USE_UPSIZER.upsizer_d2/mi_register_slice_inst/r_pipe/storage_data2[518]_i_1_n_0                                                                                                                               |                                                                                                                                                                                                                             |              100 |            513 |         5.13 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                                               |                                                                                                                                                                                                                             |              150 |            576 |         3.84 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/rd_buf_indx.ram_init_done_r_lcl_reg          |                                                                                                                                                                                                                             |               86 |            688 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            | axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_memc_ui_top_axi/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                                        |                                                                                                                                                                                                                             |               96 |            768 |         8.00 |
|  axi_ddr_design_i/mig_7series_0/u_axi_ddr_design_mig_7series_0_1_mig/u_ddr3_infrastructure/CLK                                            |                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                             |             1174 |           3805 |         3.24 |
+-------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


