Flow report for projetoVerilog
Tue Oct 15 21:04:54 2019
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Flow Summary                                                                 ;
+-------------------------------+----------------------------------------------+
; Flow Status                   ; Successful - Tue Oct 15 21:04:54 2019        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; projetoVerilog                               ;
; Top-level Entity Name         ; CPU                                          ;
; Family                        ; Stratix II                                   ;
; Met timing requirements       ; No                                           ;
; Logic utilization             ; 24 %                                         ;
;     Combinational ALUTs       ; 1,916 / 12,480 ( 15 % )                      ;
;     Dedicated logic registers ; 1,287 / 12,480 ( 10 % )                      ;
; Total registers               ; 1287                                         ;
; Total pins                    ; 184 / 343 ( 54 % )                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 8,192 / 419,328 ( 2 % )                      ;
; DSP block 9-bit elements      ; 0 / 96 ( 0 % )                               ;
; Total PLLs                    ; 0 / 6 ( 0 % )                                ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                ;
; Device                        ; EP2S15F484C3                                 ;
; Timing Models                 ; Final                                        ;
+-------------------------------+----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 10/15/2019 21:04:31 ;
; Main task         ; Compilation         ;
; Revision Name     ; projetoVerilog      ;
+-------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                     ;
+------------------------------------+---------------------------------+----------------+-------------+----------------+
; Assignment Name                    ; Value                           ; Default Value  ; Entity Name ; Section Id     ;
+------------------------------------+---------------------------------+----------------+-------------+----------------+
; COMPILER_SIGNATURE_ID              ; 118933439759328.157118427102480 ; --             ; --          ; --             ;
; PARTITION_COLOR                    ; 16764057                        ; --             ; CPU         ; Top            ;
; PARTITION_NETLIST_TYPE             ; SOURCE                          ; --             ; CPU         ; Top            ;
; TOP_LEVEL_ENTITY                   ; CPU                             ; projetoVerilog ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS ; Off                             ; --             ; --          ; eda_blast_fpga ;
+------------------------------------+---------------------------------+----------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:10     ; 1.0                     ; 279 MB              ; 00:00:10                           ;
; Fitter                  ; 00:00:07     ; 1.0                     ; 277 MB              ; 00:00:07                           ;
; Assembler               ; 00:00:02     ; 1.0                     ; 240 MB              ; 00:00:01                           ;
; Classic Timing Analyzer ; 00:00:00     ; 1.0                     ; 183 MB              ; 00:00:01                           ;
; Total                   ; 00:00:19     ; --                      ; --                  ; 00:00:19                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; DESKTOP-555K61G  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; DESKTOP-555K61G  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; DESKTOP-555K61G  ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; DESKTOP-555K61G  ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off projetoVerilog -c projetoVerilog
quartus_fit --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog
quartus_asm --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog
quartus_tan --read_settings_files=off --write_settings_files=off projetoVerilog -c projetoVerilog --timing_analysis_only



