
Carver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000086ac  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000548  080087c0  080087c0  000187c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008d08  08008d08  000201e0  2**0
                  CONTENTS
  4 .ARM          00000000  08008d08  08008d08  000201e0  2**0
                  CONTENTS
  5 .preinit_array 00000000  08008d08  08008d08  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08008d08  08008d08  00018d08  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08008d0c  08008d0c  00018d0c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  08008d10  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000380  200001e0  08008ef0  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000560  08008ef0  00020560  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b529  00000000  00000000  00020209  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004221  00000000  00000000  0003b732  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00011875  00000000  00000000  0003f953  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000fc8  00000000  00000000  000511c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001750  00000000  00000000  00052190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001b098  00000000  00000000  000538e0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002027c  00000000  00000000  0006e978  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096657  00000000  00000000  0008ebf4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0012524b  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000047bc  00000000  00000000  0012529c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e0 	.word	0x200001e0
 800012c:	00000000 	.word	0x00000000
 8000130:	080087a4 	.word	0x080087a4

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001e4 	.word	0x200001e4
 800014c:	080087a4 	.word	0x080087a4

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__gesf2>:
 8001038:	f04f 3cff 	mov.w	ip, #4294967295
 800103c:	e006      	b.n	800104c <__cmpsf2+0x4>
 800103e:	bf00      	nop

08001040 <__lesf2>:
 8001040:	f04f 0c01 	mov.w	ip, #1
 8001044:	e002      	b.n	800104c <__cmpsf2+0x4>
 8001046:	bf00      	nop

08001048 <__cmpsf2>:
 8001048:	f04f 0c01 	mov.w	ip, #1
 800104c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8001050:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001054:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001058:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800105c:	bf18      	it	ne
 800105e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8001062:	d011      	beq.n	8001088 <__cmpsf2+0x40>
 8001064:	b001      	add	sp, #4
 8001066:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 800106a:	bf18      	it	ne
 800106c:	ea90 0f01 	teqne	r0, r1
 8001070:	bf58      	it	pl
 8001072:	ebb2 0003 	subspl.w	r0, r2, r3
 8001076:	bf88      	it	hi
 8001078:	17c8      	asrhi	r0, r1, #31
 800107a:	bf38      	it	cc
 800107c:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8001080:	bf18      	it	ne
 8001082:	f040 0001 	orrne.w	r0, r0, #1
 8001086:	4770      	bx	lr
 8001088:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800108c:	d102      	bne.n	8001094 <__cmpsf2+0x4c>
 800108e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001092:	d105      	bne.n	80010a0 <__cmpsf2+0x58>
 8001094:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001098:	d1e4      	bne.n	8001064 <__cmpsf2+0x1c>
 800109a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800109e:	d0e1      	beq.n	8001064 <__cmpsf2+0x1c>
 80010a0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80010a4:	4770      	bx	lr
 80010a6:	bf00      	nop

080010a8 <__aeabi_cfrcmple>:
 80010a8:	4684      	mov	ip, r0
 80010aa:	4608      	mov	r0, r1
 80010ac:	4661      	mov	r1, ip
 80010ae:	e7ff      	b.n	80010b0 <__aeabi_cfcmpeq>

080010b0 <__aeabi_cfcmpeq>:
 80010b0:	b50f      	push	{r0, r1, r2, r3, lr}
 80010b2:	f7ff ffc9 	bl	8001048 <__cmpsf2>
 80010b6:	2800      	cmp	r0, #0
 80010b8:	bf48      	it	mi
 80010ba:	f110 0f00 	cmnmi.w	r0, #0
 80010be:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010c0 <__aeabi_fcmpeq>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff fff4 	bl	80010b0 <__aeabi_cfcmpeq>
 80010c8:	bf0c      	ite	eq
 80010ca:	2001      	moveq	r0, #1
 80010cc:	2000      	movne	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmplt>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffea 	bl	80010b0 <__aeabi_cfcmpeq>
 80010dc:	bf34      	ite	cc
 80010de:	2001      	movcc	r0, #1
 80010e0:	2000      	movcs	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmple>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffe0 	bl	80010b0 <__aeabi_cfcmpeq>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpge>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffd2 	bl	80010a8 <__aeabi_cfrcmple>
 8001104:	bf94      	ite	ls
 8001106:	2001      	movls	r0, #1
 8001108:	2000      	movhi	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpgt>:
 8001110:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001114:	f7ff ffc8 	bl	80010a8 <__aeabi_cfrcmple>
 8001118:	bf34      	ite	cc
 800111a:	2001      	movcc	r0, #1
 800111c:	2000      	movcs	r0, #0
 800111e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001122:	bf00      	nop

08001124 <__aeabi_d2lz>:
 8001124:	b538      	push	{r3, r4, r5, lr}
 8001126:	4605      	mov	r5, r0
 8001128:	460c      	mov	r4, r1
 800112a:	2200      	movs	r2, #0
 800112c:	2300      	movs	r3, #0
 800112e:	4628      	mov	r0, r5
 8001130:	4621      	mov	r1, r4
 8001132:	f7ff fc4d 	bl	80009d0 <__aeabi_dcmplt>
 8001136:	b928      	cbnz	r0, 8001144 <__aeabi_d2lz+0x20>
 8001138:	4628      	mov	r0, r5
 800113a:	4621      	mov	r1, r4
 800113c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001140:	f000 b80a 	b.w	8001158 <__aeabi_d2ulz>
 8001144:	4628      	mov	r0, r5
 8001146:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 800114a:	f000 f805 	bl	8001158 <__aeabi_d2ulz>
 800114e:	4240      	negs	r0, r0
 8001150:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8001154:	bd38      	pop	{r3, r4, r5, pc}
 8001156:	bf00      	nop

08001158 <__aeabi_d2ulz>:
 8001158:	b5d0      	push	{r4, r6, r7, lr}
 800115a:	2200      	movs	r2, #0
 800115c:	4b0b      	ldr	r3, [pc, #44]	; (800118c <__aeabi_d2ulz+0x34>)
 800115e:	4606      	mov	r6, r0
 8001160:	460f      	mov	r7, r1
 8001162:	f7ff f9c3 	bl	80004ec <__aeabi_dmul>
 8001166:	f7ff fc99 	bl	8000a9c <__aeabi_d2uiz>
 800116a:	4604      	mov	r4, r0
 800116c:	f7ff f944 	bl	80003f8 <__aeabi_ui2d>
 8001170:	2200      	movs	r2, #0
 8001172:	4b07      	ldr	r3, [pc, #28]	; (8001190 <__aeabi_d2ulz+0x38>)
 8001174:	f7ff f9ba 	bl	80004ec <__aeabi_dmul>
 8001178:	4602      	mov	r2, r0
 800117a:	460b      	mov	r3, r1
 800117c:	4630      	mov	r0, r6
 800117e:	4639      	mov	r1, r7
 8001180:	f7fe fffc 	bl	800017c <__aeabi_dsub>
 8001184:	f7ff fc8a 	bl	8000a9c <__aeabi_d2uiz>
 8001188:	4621      	mov	r1, r4
 800118a:	bdd0      	pop	{r4, r6, r7, pc}
 800118c:	3df00000 	.word	0x3df00000
 8001190:	41f00000 	.word	0x41f00000

08001194 <IO_init_ADC_DMA>:
	var->Throttle = map(ADC_buffer[1], 0, 4096, 0, 4096);

}

void IO_init_ADC_DMA(){
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)ADC_buffer, 4);
 8001194:	2204      	movs	r2, #4
 8001196:	4902      	ldr	r1, [pc, #8]	; (80011a0 <IO_init_ADC_DMA+0xc>)
 8001198:	4802      	ldr	r0, [pc, #8]	; (80011a4 <IO_init_ADC_DMA+0x10>)
 800119a:	f001 b84d 	b.w	8002238 <HAL_ADC_Start_DMA>
 800119e:	bf00      	nop
 80011a0:	200001fc 	.word	0x200001fc
 80011a4:	200002a4 	.word	0x200002a4

080011a8 <map>:
}

float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80011ac:	4680      	mov	r8, r0
	float return_value;
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011ae:	4618      	mov	r0, r3
float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011b0:	461c      	mov	r4, r3
 80011b2:	4691      	mov	r9, r2
 80011b4:	460d      	mov	r5, r1
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011b6:	f7ff fd9b 	bl	8000cf0 <__aeabi_i2f>
 80011ba:	4606      	mov	r6, r0
 80011bc:	4628      	mov	r0, r5
 80011be:	f7ff fd97 	bl	8000cf0 <__aeabi_i2f>
 80011c2:	4601      	mov	r1, r0
 80011c4:	4640      	mov	r0, r8
 80011c6:	f7ff fcdd 	bl	8000b84 <__aeabi_fsub>
 80011ca:	4680      	mov	r8, r0
 80011cc:	eba9 0005 	sub.w	r0, r9, r5
 80011d0:	f7ff fd8e 	bl	8000cf0 <__aeabi_i2f>
 80011d4:	4601      	mov	r1, r0
 80011d6:	4640      	mov	r0, r8
 80011d8:	f7ff fe92 	bl	8000f00 <__aeabi_fdiv>
float map(float value, int32_t m, int32_t n, int32_t x, int32_t y){
 80011dc:	9f08      	ldr	r7, [sp, #32]
	return_value = (value - m) / (n - m) * (y - x) + x;
 80011de:	4605      	mov	r5, r0
 80011e0:	1b38      	subs	r0, r7, r4
 80011e2:	f7ff fd85 	bl	8000cf0 <__aeabi_i2f>
 80011e6:	4601      	mov	r1, r0
 80011e8:	4628      	mov	r0, r5
 80011ea:	f7ff fdd5 	bl	8000d98 <__aeabi_fmul>
 80011ee:	4631      	mov	r1, r6
 80011f0:	f7ff fcca 	bl	8000b88 <__addsf3>
 80011f4:	4605      	mov	r5, r0
	if(return_value > y){
 80011f6:	4638      	mov	r0, r7
 80011f8:	f7ff fd7a 	bl	8000cf0 <__aeabi_i2f>
 80011fc:	4629      	mov	r1, r5
 80011fe:	4604      	mov	r4, r0
 8001200:	f7ff ff68 	bl	80010d4 <__aeabi_fcmplt>
 8001204:	b928      	cbnz	r0, 8001212 <map+0x6a>
		return_value = y;
	}else if(return_value < x){
 8001206:	4629      	mov	r1, r5
 8001208:	4630      	mov	r0, r6
 800120a:	f7ff ff81 	bl	8001110 <__aeabi_fcmpgt>
 800120e:	b118      	cbz	r0, 8001218 <map+0x70>
		return_value = x;
 8001210:	4634      	mov	r4, r6
	}
	return return_value;
}
 8001212:	4620      	mov	r0, r4
 8001214:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
	return_value = (value - m) / (n - m) * (y - x) + x;
 8001218:	462c      	mov	r4, r5
	return return_value;
 800121a:	e7fa      	b.n	8001212 <map+0x6a>

0800121c <IO_read_write>:
void IO_read_write(IOtypedef *var) {
 800121c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	uint8_t AUTO_CMD = HAL_GPIO_ReadPin(AUTO_CMD_GPIO_Port, AUTO_CMD_Pin);
 800121e:	2101      	movs	r1, #1
void IO_read_write(IOtypedef *var) {
 8001220:	4604      	mov	r4, r0
	uint8_t AUTO_CMD = HAL_GPIO_ReadPin(AUTO_CMD_GPIO_Port, AUTO_CMD_Pin);
 8001222:	4829      	ldr	r0, [pc, #164]	; (80012c8 <IO_read_write+0xac>)
 8001224:	f001 fc62 	bl	8002aec <HAL_GPIO_ReadPin>
 8001228:	4605      	mov	r5, r0
	uint8_t MANUAL_CMD = HAL_GPIO_ReadPin(MANUAL_CMD_GPIO_Port, MANUAL_CMD_Pin);
 800122a:	2102      	movs	r1, #2
 800122c:	4826      	ldr	r0, [pc, #152]	; (80012c8 <IO_read_write+0xac>)
 800122e:	f001 fc5d 	bl	8002aec <HAL_GPIO_ReadPin>
	if ((AUTO_CMD && MANUAL_CMD) || (!AUTO_CMD && !MANUAL_CMD)) {
 8001232:	b10d      	cbz	r5, 8001238 <IO_read_write+0x1c>
 8001234:	2800      	cmp	r0, #0
 8001236:	d03b      	beq.n	80012b0 <IO_read_write+0x94>
		var->DrivingMode = MODE_MANUAL;
 8001238:	2300      	movs	r3, #0
		var->DrivingMode = MODE_AUTO;
 800123a:	7023      	strb	r3, [r4, #0]
	uint8_t P = HAL_GPIO_ReadPin(Gear_P_GPIO_Port, Gear_P_Pin);
 800123c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001240:	4822      	ldr	r0, [pc, #136]	; (80012cc <IO_read_write+0xb0>)
 8001242:	f001 fc53 	bl	8002aec <HAL_GPIO_ReadPin>
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 8001246:	f44f 5100 	mov.w	r1, #8192	; 0x2000
	uint8_t P = HAL_GPIO_ReadPin(Gear_P_GPIO_Port, Gear_P_Pin);
 800124a:	4607      	mov	r7, r0
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 800124c:	481f      	ldr	r0, [pc, #124]	; (80012cc <IO_read_write+0xb0>)
 800124e:	f001 fc4d 	bl	8002aec <HAL_GPIO_ReadPin>
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001252:	f44f 4180 	mov.w	r1, #16384	; 0x4000
	uint8_t R = HAL_GPIO_ReadPin(Gear_R_GPIO_Port, Gear_R_Pin);
 8001256:	4606      	mov	r6, r0
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001258:	481c      	ldr	r0, [pc, #112]	; (80012cc <IO_read_write+0xb0>)
 800125a:	f001 fc47 	bl	8002aec <HAL_GPIO_ReadPin>
	uint8_t D = HAL_GPIO_ReadPin(Gear_D_GPIO_Port, Gear_D_Pin);
 800125e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
	uint8_t N = HAL_GPIO_ReadPin(Gear_N_GPIO_Port, Gear_N_Pin);
 8001262:	4605      	mov	r5, r0
	uint8_t D = HAL_GPIO_ReadPin(Gear_D_GPIO_Port, Gear_D_Pin);
 8001264:	4819      	ldr	r0, [pc, #100]	; (80012cc <IO_read_write+0xb0>)
 8001266:	f001 fc41 	bl	8002aec <HAL_GPIO_ReadPin>
	if (P + R + N + D == 1) {
 800126a:	19bb      	adds	r3, r7, r6
 800126c:	442b      	add	r3, r5
 800126e:	4403      	add	r3, r0
 8001270:	2b01      	cmp	r3, #1
 8001272:	d102      	bne.n	800127a <IO_read_write+0x5e>
		if (P) {
 8001274:	b1f7      	cbz	r7, 80012b4 <IO_read_write+0x98>
			var->Gear = GEAR_P;
 8001276:	2300      	movs	r3, #0
			var->Gear = GEAR_D;
 8001278:	7063      	strb	r3, [r4, #1]
	var->DrivingDirection = ((int8_t)HAL_GPIO_ReadPin(DIR_SIG_GPIO_Port, DIR_SIG_Pin) * 2) - 1;
 800127a:	2102      	movs	r1, #2
 800127c:	4813      	ldr	r0, [pc, #76]	; (80012cc <IO_read_write+0xb0>)
 800127e:	f001 fc35 	bl	8002aec <HAL_GPIO_ReadPin>
 8001282:	0040      	lsls	r0, r0, #1
 8001284:	3801      	subs	r0, #1
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 8001286:	f44f 7100 	mov.w	r1, #512	; 0x200
	var->DrivingDirection = ((int8_t)HAL_GPIO_ReadPin(DIR_SIG_GPIO_Port, DIR_SIG_Pin) * 2) - 1;
 800128a:	70a0      	strb	r0, [r4, #2]
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 800128c:	480f      	ldr	r0, [pc, #60]	; (80012cc <IO_read_write+0xb0>)
 800128e:	f001 fc2d 	bl	8002aec <HAL_GPIO_ReadPin>
	var->Throttle = map(ADC_buffer[1], 0, 4096, 0, 4096);
 8001292:	4b0f      	ldr	r3, [pc, #60]	; (80012d0 <IO_read_write+0xb4>)
	var->BrakeStatus = HAL_GPIO_ReadPin(BRAKE_SIG_GPIO_Port, BRAKE_SIG_Pin);
 8001294:	70e0      	strb	r0, [r4, #3]
	var->Throttle = map(ADC_buffer[1], 0, 4096, 0, 4096);
 8001296:	8858      	ldrh	r0, [r3, #2]
 8001298:	f7ff fd26 	bl	8000ce8 <__aeabi_ui2f>
 800129c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80012a0:	2300      	movs	r3, #0
 80012a2:	9200      	str	r2, [sp, #0]
 80012a4:	4619      	mov	r1, r3
 80012a6:	f7ff ff7f 	bl	80011a8 <map>
 80012aa:	6060      	str	r0, [r4, #4]
}
 80012ac:	b003      	add	sp, #12
 80012ae:	bdf0      	pop	{r4, r5, r6, r7, pc}
		var->DrivingMode = MODE_AUTO;
 80012b0:	2301      	movs	r3, #1
 80012b2:	e7c2      	b.n	800123a <IO_read_write+0x1e>
		} else if (R) {
 80012b4:	2e00      	cmp	r6, #0
 80012b6:	d1df      	bne.n	8001278 <IO_read_write+0x5c>
		} else if (N) {
 80012b8:	b10d      	cbz	r5, 80012be <IO_read_write+0xa2>
			var->Gear = GEAR_N;
 80012ba:	2302      	movs	r3, #2
 80012bc:	e7dc      	b.n	8001278 <IO_read_write+0x5c>
		} else if (D) {
 80012be:	2800      	cmp	r0, #0
 80012c0:	d0db      	beq.n	800127a <IO_read_write+0x5e>
			var->Gear = GEAR_D;
 80012c2:	2303      	movs	r3, #3
 80012c4:	e7d8      	b.n	8001278 <IO_read_write+0x5c>
 80012c6:	bf00      	nop
 80012c8:	40010800 	.word	0x40010800
 80012cc:	40010c00 	.word	0x40010c00
 80012d0:	200001fc 	.word	0x200001fc

080012d4 <UART_PC_Set>:
int rxIndex = 0;

// FUNCTIONS ======================================================================================

void UART_PC_Set(UART_HandleTypeDef *huart) {
	PChuart = huart;
 80012d4:	4b02      	ldr	r3, [pc, #8]	; (80012e0 <UART_PC_Set+0xc>)
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 80012d6:	2201      	movs	r2, #1
 80012d8:	4902      	ldr	r1, [pc, #8]	; (80012e4 <UART_PC_Set+0x10>)
	PChuart = huart;
 80012da:	6018      	str	r0, [r3, #0]
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 80012dc:	f002 bd7d 	b.w	8003dda <HAL_UART_Receive_IT>
 80012e0:	20000204 	.word	0x20000204
 80012e4:	20000208 	.word	0x20000208

080012e8 <ProcessCommand>:
	}

	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
}

void ProcessCommand(const char *command) {
 80012e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	char *token;
	int paramIndex = 0;

	// Split the command into parameters
	token = strtok((char*) command, " ");
 80012ea:	4918      	ldr	r1, [pc, #96]	; (800134c <ProcessCommand+0x64>)
 80012ec:	f004 fa6e 	bl	80057cc <strtok>
	int paramIndex = 0;
 80012f0:	2400      	movs	r4, #0
	token = strtok((char*) command, " ");
 80012f2:	4601      	mov	r1, r0
	while (token != NULL && paramIndex < MAX_PARAMS_COUNT) {
		strncpy(rxParameters[paramIndex], token, MAX_PARAM_SIZE - 1);
		rxParameters[paramIndex][MAX_PARAM_SIZE - 1] = '\0'; // Ensure null-termination
 80012f4:	4626      	mov	r6, r4
 80012f6:	4d16      	ldr	r5, [pc, #88]	; (8001350 <ProcessCommand+0x68>)
		paramIndex++;
		token = strtok(NULL, " ");
 80012f8:	4f14      	ldr	r7, [pc, #80]	; (800134c <ProcessCommand+0x64>)
	while (token != NULL && paramIndex < MAX_PARAMS_COUNT) {
 80012fa:	b109      	cbz	r1, 8001300 <ProcessCommand+0x18>
 80012fc:	2c05      	cmp	r4, #5
 80012fe:	d10e      	bne.n	800131e <ProcessCommand+0x36>
	}

	// Compare the command and perform actions
	if (strcmp(rxParameters[0], "1") == 0) {
 8001300:	4914      	ldr	r1, [pc, #80]	; (8001354 <ProcessCommand+0x6c>)
 8001302:	4813      	ldr	r0, [pc, #76]	; (8001350 <ProcessCommand+0x68>)
 8001304:	f7fe ff24 	bl	8000150 <strcmp>
 8001308:	b9b0      	cbnz	r0, 8001338 <ProcessCommand+0x50>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800130a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800130e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
 8001312:	f500 3088 	add.w	r0, r0, #69632	; 0x11000

//	sprintf(output, "PARAMETERS %d\r\n", paramIndex);
//	HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
//	sprintf(output, "%s %s %s %s %s\r\n", rxParameters[0], rxParameters[1], rxParameters[2], rxParameters[3], rxParameters[4]);
//	HAL_UART_Transmit(PChuart, (uint8_t*) output, strlen(output), HAL_MAX_DELAY);
}
 8001316:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 800131a:	f001 bbf2 	b.w	8002b02 <HAL_GPIO_TogglePin>
		strncpy(rxParameters[paramIndex], token, MAX_PARAM_SIZE - 1);
 800131e:	2213      	movs	r2, #19
 8001320:	4628      	mov	r0, r5
 8001322:	f003 fc2f 	bl	8004b84 <strncpy>
		token = strtok(NULL, " ");
 8001326:	4639      	mov	r1, r7
 8001328:	2000      	movs	r0, #0
		rxParameters[paramIndex][MAX_PARAM_SIZE - 1] = '\0'; // Ensure null-termination
 800132a:	74ee      	strb	r6, [r5, #19]
		token = strtok(NULL, " ");
 800132c:	f004 fa4e 	bl	80057cc <strtok>
		paramIndex++;
 8001330:	3401      	adds	r4, #1
		token = strtok(NULL, " ");
 8001332:	4601      	mov	r1, r0
 8001334:	3514      	adds	r5, #20
 8001336:	e7e0      	b.n	80012fa <ProcessCommand+0x12>
	} else if (strcmp(rxParameters[0], "RELAY") == 0) {
 8001338:	4907      	ldr	r1, [pc, #28]	; (8001358 <ProcessCommand+0x70>)
 800133a:	4805      	ldr	r0, [pc, #20]	; (8001350 <ProcessCommand+0x68>)
 800133c:	f7fe ff08 	bl	8000150 <strcmp>
 8001340:	b918      	cbnz	r0, 800134a <ProcessCommand+0x62>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_8);
 8001342:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001346:	4805      	ldr	r0, [pc, #20]	; (800135c <ProcessCommand+0x74>)
 8001348:	e7e5      	b.n	8001316 <ProcessCommand+0x2e>
}
 800134a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800134c:	08008c98 	.word	0x08008c98
 8001350:	20000240 	.word	0x20000240
 8001354:	080087c0 	.word	0x080087c0
 8001358:	080087c2 	.word	0x080087c2
 800135c:	40010c00 	.word	0x40010c00

08001360 <UART_PC_Callback>:
void UART_PC_Callback(UART_HandleTypeDef *huart) {
 8001360:	b570      	push	{r4, r5, r6, lr}
	if (huart != PChuart) {
 8001362:	4d11      	ldr	r5, [pc, #68]	; (80013a8 <UART_PC_Callback+0x48>)
 8001364:	682b      	ldr	r3, [r5, #0]
 8001366:	4283      	cmp	r3, r0
 8001368:	d11d      	bne.n	80013a6 <UART_PC_Callback+0x46>
	if (RxBuffer[0] == '\r') {
 800136a:	4b10      	ldr	r3, [pc, #64]	; (80013ac <UART_PC_Callback+0x4c>)
 800136c:	781a      	ldrb	r2, [r3, #0]
 800136e:	2a0d      	cmp	r2, #13
 8001370:	d00b      	beq.n	800138a <UART_PC_Callback+0x2a>
		if (rxIndex > 0) {
 8001372:	4c0f      	ldr	r4, [pc, #60]	; (80013b0 <UART_PC_Callback+0x50>)
	} else if (RxBuffer[0] == '\n') {
 8001374:	2a0a      	cmp	r2, #10
		if (rxIndex > 0) {
 8001376:	6823      	ldr	r3, [r4, #0]
	} else if (RxBuffer[0] == '\n') {
 8001378:	d10e      	bne.n	8001398 <UART_PC_Callback+0x38>
		if (rxIndex > 0) {
 800137a:	2b00      	cmp	r3, #0
 800137c:	dd05      	ble.n	800138a <UART_PC_Callback+0x2a>
			rxCommand[rxIndex] = '\0'; // Null-terminate the command string
 800137e:	2600      	movs	r6, #0
 8001380:	480c      	ldr	r0, [pc, #48]	; (80013b4 <UART_PC_Callback+0x54>)
 8001382:	54c6      	strb	r6, [r0, r3]
			ProcessCommand(rxCommand);
 8001384:	f7ff ffb0 	bl	80012e8 <ProcessCommand>
			rxIndex = 0;
 8001388:	6026      	str	r6, [r4, #0]
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 800138a:	6828      	ldr	r0, [r5, #0]
 800138c:	2201      	movs	r2, #1
}
 800138e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	HAL_UART_Receive_IT(PChuart, RxBuffer, 1);
 8001392:	4906      	ldr	r1, [pc, #24]	; (80013ac <UART_PC_Callback+0x4c>)
 8001394:	f002 bd21 	b.w	8003dda <HAL_UART_Receive_IT>
		if (rxIndex < MAX_CMD_SIZE - 1) {
 8001398:	2b30      	cmp	r3, #48	; 0x30
			rxCommand[rxIndex] = RxBuffer[0];
 800139a:	bfdf      	itttt	le
 800139c:	4905      	ldrle	r1, [pc, #20]	; (80013b4 <UART_PC_Callback+0x54>)
 800139e:	54ca      	strble	r2, [r1, r3]
			rxIndex++;
 80013a0:	3301      	addle	r3, #1
 80013a2:	6023      	strle	r3, [r4, #0]
 80013a4:	e7f1      	b.n	800138a <UART_PC_Callback+0x2a>
}
 80013a6:	bd70      	pop	{r4, r5, r6, pc}
 80013a8:	20000204 	.word	0x20000204
 80013ac:	20000208 	.word	0x20000208
 80013b0:	2000023c 	.word	0x2000023c
 80013b4:	2000020a 	.word	0x2000020a

080013b8 <UART_PC_Streamer>:

void UART_PC_Streamer(IOtypedef *var) {
 80013b8:	b510      	push	{r4, lr}
 80013ba:	4604      	mov	r4, r0
	static uint32_t next_run;
	static uint8_t iterator;
	if (HAL_GetTick() - next_run < 0) {
 80013bc:	f000 fdce 	bl	8001f5c <HAL_GetTick>
		return;
	}
	next_run = HAL_GetTick() + 5;
 80013c0:	f000 fdcc 	bl	8001f5c <HAL_GetTick>
	iterator = (iterator + 1) % 2; // adjust this based on how many commands to be sent.
 80013c4:	4a0b      	ldr	r2, [pc, #44]	; (80013f4 <UART_PC_Streamer+0x3c>)
 80013c6:	7813      	ldrb	r3, [r2, #0]
 80013c8:	3301      	adds	r3, #1
 80013ca:	f003 0301 	and.w	r3, r3, #1
 80013ce:	7013      	strb	r3, [r2, #0]

	switch (iterator) {
 80013d0:	b973      	cbnz	r3, 80013f0 <UART_PC_Streamer+0x38>
	case 0: // Control Mode
		if (var->DrivingMode == MODE_AUTO) {
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD A\r\n", 8, HAL_MAX_DELAY);
 80013d2:	4b09      	ldr	r3, [pc, #36]	; (80013f8 <UART_PC_Streamer+0x40>)
 80013d4:	2208      	movs	r2, #8
 80013d6:	6818      	ldr	r0, [r3, #0]
		if (var->DrivingMode == MODE_AUTO) {
 80013d8:	7823      	ldrb	r3, [r4, #0]
	case 3:
		break;
	default:
		break;
	}
}
 80013da:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		if (var->DrivingMode == MODE_AUTO) {
 80013de:	2b01      	cmp	r3, #1
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD A\r\n", 8, HAL_MAX_DELAY);
 80013e0:	bf08      	it	eq
 80013e2:	4906      	ldreq	r1, [pc, #24]	; (80013fc <UART_PC_Streamer+0x44>)
 80013e4:	f04f 33ff 	mov.w	r3, #4294967295
			HAL_UART_Transmit(PChuart, (uint8_t*) "MOD M\r\n", 8, HAL_MAX_DELAY);
 80013e8:	bf18      	it	ne
 80013ea:	4905      	ldrne	r1, [pc, #20]	; (8001400 <UART_PC_Streamer+0x48>)
 80013ec:	f002 badd 	b.w	80039aa <HAL_UART_Transmit>
}
 80013f0:	bd10      	pop	{r4, pc}
 80013f2:	bf00      	nop
 80013f4:	20000209 	.word	0x20000209
 80013f8:	20000204 	.word	0x20000204
 80013fc:	080087c8 	.word	0x080087c8
 8001400:	080087d0 	.word	0x080087d0

08001404 <MX_ADC1_Init>:

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001404:	4824      	ldr	r0, [pc, #144]	; (8001498 <MX_ADC1_Init+0x94>)
 8001406:	4a25      	ldr	r2, [pc, #148]	; (800149c <MX_ADC1_Init+0x98>)
{
 8001408:	b530      	push	{r4, r5, lr}
  hadc1.Instance = ADC1;
 800140a:	6002      	str	r2, [r0, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 800140c:	f44f 7280 	mov.w	r2, #256	; 0x100
  ADC_ChannelConfTypeDef sConfig = {0};
 8001410:	2300      	movs	r3, #0
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001412:	2401      	movs	r4, #1
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 4;
 8001414:	2504      	movs	r5, #4
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001416:	6082      	str	r2, [r0, #8]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001418:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
{
 800141c:	b085      	sub	sp, #20
  ADC_ChannelConfTypeDef sConfig = {0};
 800141e:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8001422:	9303      	str	r3, [sp, #12]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001424:	7304      	strb	r4, [r0, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001426:	7503      	strb	r3, [r0, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001428:	61c2      	str	r2, [r0, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800142a:	6043      	str	r3, [r0, #4]
  hadc1.Init.NbrOfConversion = 4;
 800142c:	6105      	str	r5, [r0, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800142e:	f000 ffb7 	bl	80023a0 <HAL_ADC_Init>
 8001432:	b108      	cbz	r0, 8001438 <MX_ADC1_Init+0x34>
  {
    Error_Handler();
 8001434:	f000 fa30 	bl	8001898 <Error_Handler>

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
  sConfig.Rank = ADC_REGULAR_RANK_1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001438:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800143a:	4817      	ldr	r0, [pc, #92]	; (8001498 <MX_ADC1_Init+0x94>)
 800143c:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800143e:	e9cd 5401 	strd	r5, r4, [sp, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8001442:	9303      	str	r3, [sp, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001444:	f000 fe3e 	bl	80020c4 <HAL_ADC_ConfigChannel>
 8001448:	b108      	cbz	r0, 800144e <MX_ADC1_Init+0x4a>
  {
    Error_Handler();
 800144a:	f000 fa25 	bl	8001898 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800144e:	2005      	movs	r0, #5
 8001450:	2302      	movs	r3, #2
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001452:	a901      	add	r1, sp, #4
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001454:	e9cd 0301 	strd	r0, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001458:	480f      	ldr	r0, [pc, #60]	; (8001498 <MX_ADC1_Init+0x94>)
 800145a:	f000 fe33 	bl	80020c4 <HAL_ADC_ConfigChannel>
 800145e:	b108      	cbz	r0, 8001464 <MX_ADC1_Init+0x60>
  {
    Error_Handler();
 8001460:	f000 fa1a 	bl	8001898 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001464:	2106      	movs	r1, #6
 8001466:	2303      	movs	r3, #3
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001468:	480b      	ldr	r0, [pc, #44]	; (8001498 <MX_ADC1_Init+0x94>)
  sConfig.Rank = ADC_REGULAR_RANK_3;
 800146a:	e9cd 1301 	strd	r1, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800146e:	a901      	add	r1, sp, #4
 8001470:	f000 fe28 	bl	80020c4 <HAL_ADC_ConfigChannel>
 8001474:	b108      	cbz	r0, 800147a <MX_ADC1_Init+0x76>
  {
    Error_Handler();
 8001476:	f000 fa0f 	bl	8001898 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_7;
  sConfig.Rank = ADC_REGULAR_RANK_4;
 800147a:	2304      	movs	r3, #4
 800147c:	2207      	movs	r2, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800147e:	4806      	ldr	r0, [pc, #24]	; (8001498 <MX_ADC1_Init+0x94>)
 8001480:	eb0d 0103 	add.w	r1, sp, r3
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001484:	e9cd 2301 	strd	r2, r3, [sp, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001488:	f000 fe1c 	bl	80020c4 <HAL_ADC_ConfigChannel>
 800148c:	b108      	cbz	r0, 8001492 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 800148e:	f000 fa03 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001492:	b005      	add	sp, #20
 8001494:	bd30      	pop	{r4, r5, pc}
 8001496:	bf00      	nop
 8001498:	200002a4 	.word	0x200002a4
 800149c:	40012400 	.word	0x40012400

080014a0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80014a0:	b530      	push	{r4, r5, lr}
 80014a2:	4605      	mov	r5, r0
 80014a4:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014a6:	2210      	movs	r2, #16
 80014a8:	2100      	movs	r1, #0
 80014aa:	a802      	add	r0, sp, #8
 80014ac:	f002 fcd0 	bl	8003e50 <memset>
  if(adcHandle->Instance==ADC1)
 80014b0:	682a      	ldr	r2, [r5, #0]
 80014b2:	4b21      	ldr	r3, [pc, #132]	; (8001538 <HAL_ADC_MspInit+0x98>)
 80014b4:	429a      	cmp	r2, r3
 80014b6:	d13c      	bne.n	8001532 <HAL_ADC_MspInit+0x92>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014b8:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80014bc:	699a      	ldr	r2, [r3, #24]
    PA6     ------> ADC1_IN6
    PA7     ------> ADC1_IN7
    */
    GPIO_InitStruct.Pin = ADC_24VSENSE_Pin|ADC_POTEN_SIG_Pin|ADC_48VSENSE_Pin|ADC_BRAKE_CUR_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014be:	481f      	ldr	r0, [pc, #124]	; (800153c <HAL_ADC_MspInit+0x9c>)
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014c0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80014c4:	619a      	str	r2, [r3, #24]
 80014c6:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014c8:	a902      	add	r1, sp, #8
    __HAL_RCC_ADC1_CLK_ENABLE();
 80014ca:	f402 7200 	and.w	r2, r2, #512	; 0x200
 80014ce:	9200      	str	r2, [sp, #0]
 80014d0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d2:	699a      	ldr	r2, [r3, #24]

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80014d4:	4c1a      	ldr	r4, [pc, #104]	; (8001540 <HAL_ADC_MspInit+0xa0>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014d6:	f042 0204 	orr.w	r2, r2, #4
 80014da:	619a      	str	r2, [r3, #24]
 80014dc:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014de:	22f0      	movs	r2, #240	; 0xf0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	f003 0304 	and.w	r3, r3, #4
 80014e4:	9301      	str	r3, [sp, #4]
 80014e6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80014e8:	2303      	movs	r3, #3
 80014ea:	e9cd 2302 	strd	r2, r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ee:	f001 fa23 	bl	8002938 <HAL_GPIO_Init>
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014f2:	2080      	movs	r0, #128	; 0x80
 80014f4:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80014f8:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80014fa:	e9c4 0203 	strd	r0, r2, [r4, #12]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80014fe:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 8001502:	2220      	movs	r2, #32
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001504:	490f      	ldr	r1, [pc, #60]	; (8001544 <HAL_ADC_MspInit+0xa4>)
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001506:	4620      	mov	r0, r4
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001508:	e9c4 1300 	strd	r1, r3, [r4]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800150c:	e9c4 c205 	strd	ip, r2, [r4, #20]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001510:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001512:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001514:	f001 f8a4 	bl	8002660 <HAL_DMA_Init>
 8001518:	b108      	cbz	r0, 800151e <HAL_ADC_MspInit+0x7e>
    {
      Error_Handler();
 800151a:	f000 f9bd 	bl	8001898 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800151e:	2200      	movs	r2, #0
 8001520:	2012      	movs	r0, #18
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001522:	622c      	str	r4, [r5, #32]
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001524:	4611      	mov	r1, r2
    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001526:	6265      	str	r5, [r4, #36]	; 0x24
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001528:	f001 f846 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 800152c:	2012      	movs	r0, #18
 800152e:	f001 f875 	bl	800261c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001532:	b007      	add	sp, #28
 8001534:	bd30      	pop	{r4, r5, pc}
 8001536:	bf00      	nop
 8001538:	40012400 	.word	0x40012400
 800153c:	40010800 	.word	0x40010800
 8001540:	200002d4 	.word	0x200002d4
 8001544:	40020008 	.word	0x40020008

08001548 <MX_CAN_Init>:

CAN_HandleTypeDef hcan;

/* CAN init function */
void MX_CAN_Init(void)
{
 8001548:	b508      	push	{r3, lr}

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
  hcan.Init.Prescaler = 16;
 800154a:	2310      	movs	r3, #16
  hcan.Instance = CAN1;
 800154c:	4809      	ldr	r0, [pc, #36]	; (8001574 <MX_CAN_Init+0x2c>)
  hcan.Init.Prescaler = 16;
 800154e:	4a0a      	ldr	r2, [pc, #40]	; (8001578 <MX_CAN_Init+0x30>)
 8001550:	e9c0 2300 	strd	r2, r3, [r0]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8001554:	2300      	movs	r3, #0
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
  hcan.Init.TimeTriggeredMode = DISABLE;
 8001556:	6183      	str	r3, [r0, #24]
  hcan.Init.AutoBusOff = DISABLE;
  hcan.Init.AutoWakeUp = DISABLE;
  hcan.Init.AutoRetransmission = DISABLE;
  hcan.Init.ReceiveFifoLocked = DISABLE;
 8001558:	8383      	strh	r3, [r0, #28]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800155a:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800155e:	e9c0 3304 	strd	r3, r3, [r0, #16]
  hcan.Init.TransmitFifoPriority = DISABLE;
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8001562:	f000 ff9c 	bl	800249e <HAL_CAN_Init>
 8001566:	b118      	cbz	r0, 8001570 <MX_CAN_Init+0x28>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8001568:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800156c:	f000 b994 	b.w	8001898 <Error_Handler>
}
 8001570:	bd08      	pop	{r3, pc}
 8001572:	bf00      	nop
 8001574:	20000318 	.word	0x20000318
 8001578:	40006400 	.word	0x40006400

0800157c <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 800157c:	b510      	push	{r4, lr}
 800157e:	4604      	mov	r4, r0
 8001580:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001582:	2210      	movs	r2, #16
 8001584:	2100      	movs	r1, #0
 8001586:	a802      	add	r0, sp, #8
 8001588:	f002 fc62 	bl	8003e50 <memset>
  if(canHandle->Instance==CAN1)
 800158c:	6822      	ldr	r2, [r4, #0]
 800158e:	4b15      	ldr	r3, [pc, #84]	; (80015e4 <HAL_CAN_MspInit+0x68>)
 8001590:	429a      	cmp	r2, r3
 8001592:	d125      	bne.n	80015e0 <HAL_CAN_MspInit+0x64>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001594:	f503 33d6 	add.w	r3, r3, #109568	; 0x1ac00
 8001598:	69da      	ldr	r2, [r3, #28]
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800159a:	4813      	ldr	r0, [pc, #76]	; (80015e8 <HAL_CAN_MspInit+0x6c>)
    __HAL_RCC_CAN1_CLK_ENABLE();
 800159c:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 80015a0:	61da      	str	r2, [r3, #28]
 80015a2:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015a4:	a902      	add	r1, sp, #8
    __HAL_RCC_CAN1_CLK_ENABLE();
 80015a6:	f002 7200 	and.w	r2, r2, #33554432	; 0x2000000
 80015aa:	9200      	str	r2, [sp, #0]
 80015ac:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015ae:	699a      	ldr	r2, [r3, #24]
 80015b0:	f042 0204 	orr.w	r2, r2, #4
 80015b4:	619a      	str	r2, [r3, #24]
 80015b6:	699b      	ldr	r3, [r3, #24]
 80015b8:	f003 0304 	and.w	r3, r3, #4
 80015bc:	9301      	str	r3, [sp, #4]
 80015be:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 80015c0:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80015c4:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015c6:	f001 f9b7 	bl	8002938 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015ca:	2302      	movs	r3, #2
 80015cc:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015d4:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015d6:	4804      	ldr	r0, [pc, #16]	; (80015e8 <HAL_CAN_MspInit+0x6c>)
 80015d8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015da:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80015dc:	f001 f9ac 	bl	8002938 <HAL_GPIO_Init>

  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 80015e0:	b006      	add	sp, #24
 80015e2:	bd10      	pop	{r4, pc}
 80015e4:	40006400 	.word	0x40006400
 80015e8:	40010800 	.word	0x40010800

080015ec <MX_DMA_Init>:
  */
void MX_DMA_Init(void)
{

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015ec:	4b0e      	ldr	r3, [pc, #56]	; (8001628 <MX_DMA_Init+0x3c>)
{
 80015ee:	b507      	push	{r0, r1, r2, lr}
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f0:	695a      	ldr	r2, [r3, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015f2:	200b      	movs	r0, #11
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015f4:	f042 0201 	orr.w	r2, r2, #1
 80015f8:	615a      	str	r2, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015fa:	2200      	movs	r2, #0
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015fc:	695b      	ldr	r3, [r3, #20]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80015fe:	4611      	mov	r1, r2
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001600:	f003 0301 	and.w	r3, r3, #1
 8001604:	9301      	str	r3, [sp, #4]
 8001606:	9b01      	ldr	r3, [sp, #4]
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001608:	f000 ffd6 	bl	80025b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800160c:	200b      	movs	r0, #11
 800160e:	f001 f805 	bl	800261c <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001612:	2200      	movs	r2, #0
 8001614:	200c      	movs	r0, #12
 8001616:	4611      	mov	r1, r2
 8001618:	f000 ffce 	bl	80025b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800161c:	200c      	movs	r0, #12

}
 800161e:	b003      	add	sp, #12
 8001620:	f85d eb04 	ldr.w	lr, [sp], #4
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001624:	f000 bffa 	b.w	800261c <HAL_NVIC_EnableIRQ>
 8001628:	40021000 	.word	0x40021000

0800162c <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800162c:	2210      	movs	r2, #16
{
 800162e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001632:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001634:	eb0d 0002 	add.w	r0, sp, r2
 8001638:	2100      	movs	r1, #0
 800163a:	f002 fc09 	bl	8003e50 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800163e:	4b33      	ldr	r3, [pc, #204]	; (800170c <MX_GPIO_Init+0xe0>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001640:	f8df 80cc 	ldr.w	r8, [pc, #204]	; 8001710 <MX_GPIO_Init+0xe4>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001644:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BRAKE_DIR_Pin|STEERING_RELAY_Pin, GPIO_PIN_RESET);
 8001646:	4d33      	ldr	r5, [pc, #204]	; (8001714 <MX_GPIO_Init+0xe8>)
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001648:	f042 0210 	orr.w	r2, r2, #16
 800164c:	619a      	str	r2, [r3, #24]
 800164e:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001650:	4640      	mov	r0, r8
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001652:	f002 0210 	and.w	r2, r2, #16
 8001656:	9200      	str	r2, [sp, #0]
 8001658:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800165a:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800165c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001660:	f042 0220 	orr.w	r2, r2, #32
 8001664:	619a      	str	r2, [r3, #24]
 8001666:	699a      	ldr	r2, [r3, #24]

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001668:	2400      	movs	r4, #0
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800166a:	f002 0220 	and.w	r2, r2, #32
 800166e:	9201      	str	r2, [sp, #4]
 8001670:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001672:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001674:	2601      	movs	r6, #1
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001676:	f042 0204 	orr.w	r2, r2, #4
 800167a:	619a      	str	r2, [r3, #24]
 800167c:	699a      	ldr	r2, [r3, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800167e:	2702      	movs	r7, #2
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001680:	f002 0204 	and.w	r2, r2, #4
 8001684:	9202      	str	r2, [sp, #8]
 8001686:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001688:	699a      	ldr	r2, [r3, #24]
 800168a:	f042 0208 	orr.w	r2, r2, #8
 800168e:	619a      	str	r2, [r3, #24]
 8001690:	699b      	ldr	r3, [r3, #24]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8001692:	2200      	movs	r2, #0
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001694:	f003 0308 	and.w	r3, r3, #8
 8001698:	9303      	str	r3, [sp, #12]
 800169a:	9b03      	ldr	r3, [sp, #12]
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 800169c:	f001 fa2c 	bl	8002af8 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOB, BRAKE_DIR_Pin|STEERING_RELAY_Pin, GPIO_PIN_RESET);
 80016a0:	2200      	movs	r2, #0
 80016a2:	4628      	mov	r0, r5
 80016a4:	f44f 7190 	mov.w	r1, #288	; 0x120
 80016a8:	f001 fa26 	bl	8002af8 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016b0:	4640      	mov	r0, r8
 80016b2:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016b4:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b8:	e9cd 4706 	strd	r4, r7, [sp, #24]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 80016bc:	f001 f93c 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = AUTO_CMD_Pin|MANUAL_CMD_Pin;
 80016c0:	2303      	movs	r3, #3
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c2:	a904      	add	r1, sp, #16
 80016c4:	4814      	ldr	r0, [pc, #80]	; (8001718 <MX_GPIO_Init+0xec>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016c6:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ca:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016cc:	f001 f934 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = EMER_SIG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80016d0:	4b12      	ldr	r3, [pc, #72]	; (800171c <MX_GPIO_Init+0xf0>)
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(EMER_SIG_GPIO_Port, &GPIO_InitStruct);
 80016d2:	4628      	mov	r0, r5
 80016d4:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016d6:	e9cd 3405 	strd	r3, r4, [sp, #20]
  GPIO_InitStruct.Pin = EMER_SIG_Pin;
 80016da:	9604      	str	r6, [sp, #16]
  HAL_GPIO_Init(EMER_SIG_GPIO_Port, &GPIO_InitStruct);
 80016dc:	f001 f92c 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin PBPin PBPin
                           PBPin PBPin */
  GPIO_InitStruct.Pin = DIR_SIG_Pin|Gear_P_Pin|Gear_R_Pin|Gear_N_Pin
 80016e0:	f24f 2302 	movw	r3, #61954	; 0xf202
                          |Gear_D_Pin|BRAKE_SIG_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016e4:	4628      	mov	r0, r5
 80016e6:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e8:	e9cd 3404 	strd	r3, r4, [sp, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ec:	9406      	str	r4, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016ee:	f001 f923 	bl	8002938 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = BRAKE_DIR_Pin|STEERING_RELAY_Pin;
 80016f2:	f44f 7390 	mov.w	r3, #288	; 0x120
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016f6:	4628      	mov	r0, r5
 80016f8:	a904      	add	r1, sp, #16
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fa:	e9cd 3604 	strd	r3, r6, [sp, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016fe:	e9cd 4706 	strd	r4, r7, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001702:	f001 f919 	bl	8002938 <HAL_GPIO_Init>

}
 8001706:	b008      	add	sp, #32
 8001708:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800170c:	40021000 	.word	0x40021000
 8001710:	40011000 	.word	0x40011000
 8001714:	40010c00 	.word	0x40010c00
 8001718:	40010800 	.word	0x40010800
 800171c:	10210000 	.word	0x10210000

08001720 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001720:	b508      	push	{r3, lr}
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001722:	480b      	ldr	r0, [pc, #44]	; (8001750 <MX_I2C2_Init+0x30>)
  hi2c2.Init.ClockSpeed = 100000;
 8001724:	4a0b      	ldr	r2, [pc, #44]	; (8001754 <MX_I2C2_Init+0x34>)
 8001726:	4b0c      	ldr	r3, [pc, #48]	; (8001758 <MX_I2C2_Init+0x38>)
 8001728:	e9c0 2300 	strd	r2, r3, [r0]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800172c:	2300      	movs	r3, #0
  hi2c2.Init.OwnAddress1 = 0;
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800172e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c2.Init.OwnAddress1 = 0;
 8001732:	e9c0 3302 	strd	r3, r3, [r0, #8]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001736:	e9c0 2304 	strd	r2, r3, [r0, #16]
  hi2c2.Init.OwnAddress2 = 0;
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800173a:	e9c0 3306 	strd	r3, r3, [r0, #24]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800173e:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001740:	f001 f9e8 	bl	8002b14 <HAL_I2C_Init>
 8001744:	b118      	cbz	r0, 800174e <MX_I2C2_Init+0x2e>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001746:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800174a:	f000 b8a5 	b.w	8001898 <Error_Handler>
}
 800174e:	bd08      	pop	{r3, pc}
 8001750:	20000340 	.word	0x20000340
 8001754:	40005800 	.word	0x40005800
 8001758:	000186a0 	.word	0x000186a0

0800175c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800175c:	b510      	push	{r4, lr}
 800175e:	4604      	mov	r4, r0
 8001760:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001762:	2210      	movs	r2, #16
 8001764:	2100      	movs	r1, #0
 8001766:	a802      	add	r0, sp, #8
 8001768:	f002 fb72 	bl	8003e50 <memset>
  if(i2cHandle->Instance==I2C2)
 800176c:	6822      	ldr	r2, [r4, #0]
 800176e:	4b11      	ldr	r3, [pc, #68]	; (80017b4 <HAL_I2C_MspInit+0x58>)
 8001770:	429a      	cmp	r2, r3
 8001772:	d11d      	bne.n	80017b0 <HAL_I2C_MspInit+0x54>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001774:	4c10      	ldr	r4, [pc, #64]	; (80017b8 <HAL_I2C_MspInit+0x5c>)
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001776:	f44f 6240 	mov.w	r2, #3072	; 0xc00
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177a:	69a3      	ldr	r3, [r4, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800177c:	480f      	ldr	r0, [pc, #60]	; (80017bc <HAL_I2C_MspInit+0x60>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800177e:	f043 0308 	orr.w	r3, r3, #8
 8001782:	61a3      	str	r3, [r4, #24]
 8001784:	69a3      	ldr	r3, [r4, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001786:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001788:	f003 0308 	and.w	r3, r3, #8
 800178c:	9300      	str	r3, [sp, #0]
 800178e:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001790:	2312      	movs	r3, #18
 8001792:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001796:	2303      	movs	r3, #3
 8001798:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800179a:	f001 f8cd 	bl	8002938 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800179e:	69e3      	ldr	r3, [r4, #28]
 80017a0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80017a4:	61e3      	str	r3, [r4, #28]
 80017a6:	69e3      	ldr	r3, [r4, #28]
 80017a8:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ac:	9301      	str	r3, [sp, #4]
 80017ae:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 80017b0:	b006      	add	sp, #24
 80017b2:	bd10      	pop	{r4, pc}
 80017b4:	40005800 	.word	0x40005800
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40010c00 	.word	0x40010c00

080017c0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017c0:	b510      	push	{r4, lr}
 80017c2:	b094      	sub	sp, #80	; 0x50
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80017c4:	2214      	movs	r2, #20
 80017c6:	2100      	movs	r1, #0
 80017c8:	a80c      	add	r0, sp, #48	; 0x30
 80017ca:	f002 fb41 	bl	8003e50 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80017ce:	2214      	movs	r2, #20
 80017d0:	2100      	movs	r1, #0
 80017d2:	eb0d 0002 	add.w	r0, sp, r2
 80017d6:	f002 fb3b 	bl	8003e50 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017da:	2210      	movs	r2, #16
 80017dc:	2100      	movs	r1, #0
 80017de:	a801      	add	r0, sp, #4
 80017e0:	f002 fb36 	bl	8003e50 <memset>
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80017e4:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017e6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80017ea:	2201      	movs	r2, #1
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80017ec:	e9cd 4311 	strd	r4, r3, [sp, #68]	; 0x44
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80017f0:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017f4:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017f8:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80017fa:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80017fc:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80017fe:	f001 fa31 	bl	8002c64 <HAL_RCC_OscConfig>
 8001802:	b108      	cbz	r0, 8001808 <SystemClock_Config+0x48>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001804:	b672      	cpsid	i
void Error_Handler(void)
{
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001806:	e7fe      	b.n	8001806 <SystemClock_Config+0x46>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001808:	230f      	movs	r3, #15
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800180a:	e9cd 3405 	strd	r3, r4, [sp, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800180e:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001812:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001814:	e9cd 3008 	strd	r3, r0, [sp, #32]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001818:	4621      	mov	r1, r4
 800181a:	a805      	add	r0, sp, #20
 800181c:	f001 fbe4 	bl	8002fe8 <HAL_RCC_ClockConfig>
 8001820:	b108      	cbz	r0, 8001826 <SystemClock_Config+0x66>
 8001822:	b672      	cpsid	i
	while (1) {
 8001824:	e7fe      	b.n	8001824 <SystemClock_Config+0x64>
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001826:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800182a:	a801      	add	r0, sp, #4
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 800182c:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 800182e:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001830:	f001 fc96 	bl	8003160 <HAL_RCCEx_PeriphCLKConfig>
 8001834:	b108      	cbz	r0, 800183a <SystemClock_Config+0x7a>
 8001836:	b672      	cpsid	i
	while (1) {
 8001838:	e7fe      	b.n	8001838 <SystemClock_Config+0x78>
}
 800183a:	b014      	add	sp, #80	; 0x50
 800183c:	bd10      	pop	{r4, pc}
	...

08001840 <main>:
{
 8001840:	b508      	push	{r3, lr}
  HAL_Init();
 8001842:	f000 fb6d 	bl	8001f20 <HAL_Init>
  SystemClock_Config();
 8001846:	f7ff ffbb 	bl	80017c0 <SystemClock_Config>
  MX_GPIO_Init();
 800184a:	f7ff feef 	bl	800162c <MX_GPIO_Init>
  MX_DMA_Init();
 800184e:	f7ff fecd 	bl	80015ec <MX_DMA_Init>
  MX_CAN_Init();
 8001852:	f7ff fe79 	bl	8001548 <MX_CAN_Init>
  MX_TIM1_Init();
 8001856:	f000 f9af 	bl	8001bb8 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 800185a:	f000 fa67 	bl	8001d2c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 800185e:	f000 fa81 	bl	8001d64 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 8001862:	f7ff fdcf 	bl	8001404 <MX_ADC1_Init>
  MX_TIM3_Init();
 8001866:	f000 fa11 	bl	8001c8c <MX_TIM3_Init>
  MX_I2C2_Init();
 800186a:	f7ff ff59 	bl	8001720 <MX_I2C2_Init>
  MX_TIM4_Init();
 800186e:	f000 f8b9 	bl	80019e4 <MX_TIM4_Init>
	UART_PC_Set(&huart1);
 8001872:	4806      	ldr	r0, [pc, #24]	; (800188c <main+0x4c>)
 8001874:	f7ff fd2e 	bl	80012d4 <UART_PC_Set>
	IO_init_ADC_DMA();
 8001878:	f7ff fc8c 	bl	8001194 <IO_init_ADC_DMA>
		IO_read_write(&IOVar);
 800187c:	4c04      	ldr	r4, [pc, #16]	; (8001890 <main+0x50>)
 800187e:	4620      	mov	r0, r4
 8001880:	f7ff fccc 	bl	800121c <IO_read_write>
		UART_PC_Streamer(&IOVar);
 8001884:	4620      	mov	r0, r4
 8001886:	f7ff fd97 	bl	80013b8 <UART_PC_Streamer>
	while (1) {
 800188a:	e7f8      	b.n	800187e <main+0x3e>
 800188c:	200004bc 	.word	0x200004bc
 8001890:	20000394 	.word	0x20000394

08001894 <HAL_UART_RxCpltCallback>:
	UART_PC_Callback(huart);
 8001894:	f7ff bd64 	b.w	8001360 <UART_PC_Callback>

08001898 <Error_Handler>:
 8001898:	b672      	cpsid	i
	while (1) {
 800189a:	e7fe      	b.n	800189a <Error_Handler+0x2>

0800189c <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800189c:	4b0e      	ldr	r3, [pc, #56]	; (80018d8 <HAL_MspInit+0x3c>)
{
 800189e:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 80018a0:	699a      	ldr	r2, [r3, #24]
 80018a2:	f042 0201 	orr.w	r2, r2, #1
 80018a6:	619a      	str	r2, [r3, #24]
 80018a8:	699a      	ldr	r2, [r3, #24]
 80018aa:	f002 0201 	and.w	r2, r2, #1
 80018ae:	9200      	str	r2, [sp, #0]
 80018b0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 80018b2:	69da      	ldr	r2, [r3, #28]
 80018b4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80018b8:	61da      	str	r2, [r3, #28]
 80018ba:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018bc:	4a07      	ldr	r2, [pc, #28]	; (80018dc <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 80018be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c2:	9301      	str	r3, [sp, #4]
 80018c4:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80018c6:	6853      	ldr	r3, [r2, #4]
 80018c8:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80018cc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80018d0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80018d2:	b002      	add	sp, #8
 80018d4:	4770      	bx	lr
 80018d6:	bf00      	nop
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010000 	.word	0x40010000

080018e0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80018e0:	e7fe      	b.n	80018e0 <NMI_Handler>

080018e2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80018e2:	e7fe      	b.n	80018e2 <HardFault_Handler>

080018e4 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80018e4:	e7fe      	b.n	80018e4 <MemManage_Handler>

080018e6 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80018e6:	e7fe      	b.n	80018e6 <BusFault_Handler>

080018e8 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80018e8:	e7fe      	b.n	80018e8 <UsageFault_Handler>

080018ea <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80018ea:	4770      	bx	lr

080018ec <DebugMon_Handler>:
 80018ec:	4770      	bx	lr

080018ee <PendSV_Handler>:
 80018ee:	4770      	bx	lr

080018f0 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80018f0:	f000 bb28 	b.w	8001f44 <HAL_IncTick>

080018f4 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80018f4:	4801      	ldr	r0, [pc, #4]	; (80018fc <DMA1_Channel1_IRQHandler+0x8>)
 80018f6:	f000 bf8b 	b.w	8002810 <HAL_DMA_IRQHandler>
 80018fa:	bf00      	nop
 80018fc:	200002d4 	.word	0x200002d4

08001900 <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim1_ch1);
 8001900:	4801      	ldr	r0, [pc, #4]	; (8001908 <DMA1_Channel2_IRQHandler+0x8>)
 8001902:	f000 bf85 	b.w	8002810 <HAL_DMA_IRQHandler>
 8001906:	bf00      	nop
 8001908:	200003a0 	.word	0x200003a0

0800190c <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800190c:	4801      	ldr	r0, [pc, #4]	; (8001914 <ADC1_2_IRQHandler+0x8>)
 800190e:	f000 bb5a 	b.w	8001fc6 <HAL_ADC_IRQHandler>
 8001912:	bf00      	nop
 8001914:	200002a4 	.word	0x200002a4

08001918 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001918:	4801      	ldr	r0, [pc, #4]	; (8001920 <USART1_IRQHandler+0x8>)
 800191a:	f002 b8f3 	b.w	8003b04 <HAL_UART_IRQHandler>
 800191e:	bf00      	nop
 8001920:	200004bc 	.word	0x200004bc

08001924 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001924:	4801      	ldr	r0, [pc, #4]	; (800192c <USART2_IRQHandler+0x8>)
 8001926:	f002 b8ed 	b.w	8003b04 <HAL_UART_IRQHandler>
 800192a:	bf00      	nop
 800192c:	20000504 	.word	0x20000504

08001930 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 8001930:	2001      	movs	r0, #1
 8001932:	4770      	bx	lr

08001934 <_kill>:

int _kill(int pid, int sig)
{
 8001934:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001936:	f002 fa61 	bl	8003dfc <__errno>
 800193a:	2316      	movs	r3, #22
 800193c:	6003      	str	r3, [r0, #0]
  return -1;
}
 800193e:	f04f 30ff 	mov.w	r0, #4294967295
 8001942:	bd08      	pop	{r3, pc}

08001944 <_exit>:

void _exit (int status)
{
 8001944:	b508      	push	{r3, lr}
  errno = EINVAL;
 8001946:	f002 fa59 	bl	8003dfc <__errno>
 800194a:	2316      	movs	r3, #22
 800194c:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 800194e:	e7fe      	b.n	800194e <_exit+0xa>

08001950 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001950:	b570      	push	{r4, r5, r6, lr}
 8001952:	460d      	mov	r5, r1
 8001954:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001956:	460e      	mov	r6, r1
 8001958:	1b73      	subs	r3, r6, r5
 800195a:	429c      	cmp	r4, r3
 800195c:	dc01      	bgt.n	8001962 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 800195e:	4620      	mov	r0, r4
 8001960:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 8001962:	f3af 8000 	nop.w
 8001966:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800196a:	e7f5      	b.n	8001958 <_read+0x8>

0800196c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800196c:	b570      	push	{r4, r5, r6, lr}
 800196e:	460d      	mov	r5, r1
 8001970:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001972:	460e      	mov	r6, r1
 8001974:	1b73      	subs	r3, r6, r5
 8001976:	429c      	cmp	r4, r3
 8001978:	dc01      	bgt.n	800197e <_write+0x12>
  {
    __io_putchar(*ptr++);
  }
  return len;
}
 800197a:	4620      	mov	r0, r4
 800197c:	bd70      	pop	{r4, r5, r6, pc}
    __io_putchar(*ptr++);
 800197e:	f816 0b01 	ldrb.w	r0, [r6], #1
 8001982:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001986:	e7f5      	b.n	8001974 <_write+0x8>

08001988 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8001988:	f04f 30ff 	mov.w	r0, #4294967295
 800198c:	4770      	bx	lr

0800198e <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 800198e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  return 0;
}
 8001992:	2000      	movs	r0, #0
  st->st_mode = S_IFCHR;
 8001994:	604b      	str	r3, [r1, #4]
}
 8001996:	4770      	bx	lr

08001998 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8001998:	2001      	movs	r0, #1
 800199a:	4770      	bx	lr

0800199c <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 800199c:	2000      	movs	r0, #0
 800199e:	4770      	bx	lr

080019a0 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80019a0:	4a0b      	ldr	r2, [pc, #44]	; (80019d0 <_sbrk+0x30>)
{
 80019a2:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 80019a4:	6811      	ldr	r1, [r2, #0]
{
 80019a6:	b510      	push	{r4, lr}
  if (NULL == __sbrk_heap_end)
 80019a8:	b909      	cbnz	r1, 80019ae <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 80019aa:	490a      	ldr	r1, [pc, #40]	; (80019d4 <_sbrk+0x34>)
 80019ac:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80019ae:	6810      	ldr	r0, [r2, #0]
 80019b0:	4909      	ldr	r1, [pc, #36]	; (80019d8 <_sbrk+0x38>)
 80019b2:	4c0a      	ldr	r4, [pc, #40]	; (80019dc <_sbrk+0x3c>)
 80019b4:	4403      	add	r3, r0
 80019b6:	1b09      	subs	r1, r1, r4
 80019b8:	428b      	cmp	r3, r1
 80019ba:	d906      	bls.n	80019ca <_sbrk+0x2a>
  {
    errno = ENOMEM;
 80019bc:	f002 fa1e 	bl	8003dfc <__errno>
 80019c0:	230c      	movs	r3, #12
 80019c2:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 80019c4:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 80019c8:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 80019ca:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 80019cc:	e7fc      	b.n	80019c8 <_sbrk+0x28>
 80019ce:	bf00      	nop
 80019d0:	2000039c 	.word	0x2000039c
 80019d4:	20000560 	.word	0x20000560
 80019d8:	20005000 	.word	0x20005000
 80019dc:	00000400 	.word	0x00000400

080019e0 <SystemInit>:

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019e0:	4770      	bx	lr
	...

080019e4 <MX_TIM4_Init>:
  HAL_TIM_MspPostInit(&htim3);

}
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 80019e4:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80019e6:	2400      	movs	r4, #0
{
 80019e8:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 80019ea:	2100      	movs	r1, #0
 80019ec:	2220      	movs	r2, #32
 80019ee:	a804      	add	r0, sp, #16
 80019f0:	f002 fa2e 	bl	8003e50 <memset>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80019f4:	4810      	ldr	r0, [pc, #64]	; (8001a38 <MX_TIM4_Init+0x54>)
 80019f6:	4b11      	ldr	r3, [pc, #68]	; (8001a3c <MX_TIM4_Init+0x58>)
  sConfig.IC1Filter = 0;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 0;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 80019f8:	a903      	add	r1, sp, #12
  htim4.Init.Prescaler = 0;
 80019fa:	e9c0 3400 	strd	r3, r4, [r0]
  htim4.Init.Period = 65535;
 80019fe:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a02:	e9c0 3403 	strd	r3, r4, [r0, #12]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a06:	2301      	movs	r3, #1
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a08:	e9cd 4401 	strd	r4, r4, [sp, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001a0c:	6084      	str	r4, [r0, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a0e:	6184      	str	r4, [r0, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8001a10:	9303      	str	r3, [sp, #12]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a12:	9305      	str	r3, [sp, #20]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a14:	9309      	str	r3, [sp, #36]	; 0x24
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001a16:	f001 fd23 	bl	8003460 <HAL_TIM_Encoder_Init>
 8001a1a:	b108      	cbz	r0, 8001a20 <MX_TIM4_Init+0x3c>
  {
    Error_Handler();
 8001a1c:	f7ff ff3c 	bl	8001898 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a20:	4805      	ldr	r0, [pc, #20]	; (8001a38 <MX_TIM4_Init+0x54>)
 8001a22:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a24:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001a28:	f001 fe9e 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 8001a2c:	b108      	cbz	r0, 8001a32 <MX_TIM4_Init+0x4e>
  {
    Error_Handler();
 8001a2e:	f7ff ff33 	bl	8001898 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001a32:	b00c      	add	sp, #48	; 0x30
 8001a34:	bd10      	pop	{r4, pc}
 8001a36:	bf00      	nop
 8001a38:	20000474 	.word	0x20000474
 8001a3c:	40000800 	.word	0x40000800

08001a40 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001a40:	b537      	push	{r0, r1, r2, r4, r5, lr}

  if(tim_baseHandle->Instance==TIM1)
 8001a42:	6803      	ldr	r3, [r0, #0]
 8001a44:	4a1a      	ldr	r2, [pc, #104]	; (8001ab0 <HAL_TIM_Base_MspInit+0x70>)
{
 8001a46:	4605      	mov	r5, r0
  if(tim_baseHandle->Instance==TIM1)
 8001a48:	4293      	cmp	r3, r2
 8001a4a:	d123      	bne.n	8001a94 <HAL_TIM_Base_MspInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a4c:	4b19      	ldr	r3, [pc, #100]	; (8001ab4 <HAL_TIM_Base_MspInit+0x74>)

    /* TIM1 DMA Init */
    /* TIM1_CH1 Init */
    hdma_tim1_ch1.Instance = DMA1_Channel2;
 8001a4e:	4c1a      	ldr	r4, [pc, #104]	; (8001ab8 <HAL_TIM_Base_MspInit+0x78>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a50:	699a      	ldr	r2, [r3, #24]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a52:	2180      	movs	r1, #128	; 0x80
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001a58:	619a      	str	r2, [r3, #24]
 8001a5a:	699b      	ldr	r3, [r3, #24]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a5c:	4a17      	ldr	r2, [pc, #92]	; (8001abc <HAL_TIM_Base_MspInit+0x7c>)
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001a5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001a62:	9300      	str	r3, [sp, #0]
 8001a64:	9b00      	ldr	r3, [sp, #0]
    hdma_tim1_ch1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001a66:	2300      	movs	r3, #0
 8001a68:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001a6c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001a70:	e9c4 1203 	strd	r1, r2, [r4, #12]
    hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001a74:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001a78:	4620      	mov	r0, r4
    hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 8001a7a:	e9c4 2305 	strd	r2, r3, [r4, #20]
    hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001a7e:	60a3      	str	r3, [r4, #8]
    hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 8001a80:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 8001a82:	f000 fded 	bl	8002660 <HAL_DMA_Init>
 8001a86:	b108      	cbz	r0, 8001a8c <HAL_TIM_Base_MspInit+0x4c>
    {
      Error_Handler();
 8001a88:	f7ff ff06 	bl	8001898 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 8001a8c:	626c      	str	r4, [r5, #36]	; 0x24
 8001a8e:	6265      	str	r5, [r4, #36]	; 0x24
    __HAL_RCC_TIM3_CLK_ENABLE();
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8001a90:	b003      	add	sp, #12
 8001a92:	bd30      	pop	{r4, r5, pc}
  else if(tim_baseHandle->Instance==TIM3)
 8001a94:	4a0a      	ldr	r2, [pc, #40]	; (8001ac0 <HAL_TIM_Base_MspInit+0x80>)
 8001a96:	4293      	cmp	r3, r2
 8001a98:	d1fa      	bne.n	8001a90 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001a9a:	4b06      	ldr	r3, [pc, #24]	; (8001ab4 <HAL_TIM_Base_MspInit+0x74>)
 8001a9c:	69da      	ldr	r2, [r3, #28]
 8001a9e:	f042 0202 	orr.w	r2, r2, #2
 8001aa2:	61da      	str	r2, [r3, #28]
 8001aa4:	69db      	ldr	r3, [r3, #28]
 8001aa6:	f003 0302 	and.w	r3, r3, #2
 8001aaa:	9301      	str	r3, [sp, #4]
 8001aac:	9b01      	ldr	r3, [sp, #4]
}
 8001aae:	e7ef      	b.n	8001a90 <HAL_TIM_Base_MspInit+0x50>
 8001ab0:	40012c00 	.word	0x40012c00
 8001ab4:	40021000 	.word	0x40021000
 8001ab8:	200003a0 	.word	0x200003a0
 8001abc:	4002001c 	.word	0x4002001c
 8001ac0:	40000400 	.word	0x40000400

08001ac4 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001ac4:	b510      	push	{r4, lr}
 8001ac6:	4604      	mov	r4, r0
 8001ac8:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aca:	2210      	movs	r2, #16
 8001acc:	2100      	movs	r1, #0
 8001ace:	a802      	add	r0, sp, #8
 8001ad0:	f002 f9be 	bl	8003e50 <memset>
  if(tim_encoderHandle->Instance==TIM4)
 8001ad4:	6822      	ldr	r2, [r4, #0]
 8001ad6:	4b0f      	ldr	r3, [pc, #60]	; (8001b14 <HAL_TIM_Encoder_MspInit+0x50>)
 8001ad8:	429a      	cmp	r2, r3
 8001ada:	d119      	bne.n	8001b10 <HAL_TIM_Encoder_MspInit+0x4c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001adc:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8001ae0:	69da      	ldr	r2, [r3, #28]
    PB7     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ae2:	480d      	ldr	r0, [pc, #52]	; (8001b18 <HAL_TIM_Encoder_MspInit+0x54>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001ae4:	f042 0204 	orr.w	r2, r2, #4
 8001ae8:	61da      	str	r2, [r3, #28]
 8001aea:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001aec:	a902      	add	r1, sp, #8
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001aee:	f002 0204 	and.w	r2, r2, #4
 8001af2:	9200      	str	r2, [sp, #0]
 8001af4:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001af6:	699a      	ldr	r2, [r3, #24]
 8001af8:	f042 0208 	orr.w	r2, r2, #8
 8001afc:	619a      	str	r2, [r3, #24]
 8001afe:	699b      	ldr	r3, [r3, #24]
 8001b00:	f003 0308 	and.w	r3, r3, #8
 8001b04:	9301      	str	r3, [sp, #4]
 8001b06:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = ENCODER_A_Pin|ENCODER_B_Pin;
 8001b08:	23c0      	movs	r3, #192	; 0xc0
 8001b0a:	9302      	str	r3, [sp, #8]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b0c:	f000 ff14 	bl	8002938 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8001b10:	b006      	add	sp, #24
 8001b12:	bd10      	pop	{r4, pc}
 8001b14:	40000800 	.word	0x40000800
 8001b18:	40010c00 	.word	0x40010c00

08001b1c <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001b1c:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b1e:	2510      	movs	r5, #16
{
 8001b20:	4604      	mov	r4, r0
 8001b22:	b087      	sub	sp, #28
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b24:	462a      	mov	r2, r5
 8001b26:	2100      	movs	r1, #0
 8001b28:	a802      	add	r0, sp, #8
 8001b2a:	f002 f991 	bl	8003e50 <memset>
  if(timHandle->Instance==TIM1)
 8001b2e:	6823      	ldr	r3, [r4, #0]
 8001b30:	4a1b      	ldr	r2, [pc, #108]	; (8001ba0 <HAL_TIM_MspPostInit+0x84>)
 8001b32:	4293      	cmp	r3, r2
 8001b34:	d115      	bne.n	8001b62 <HAL_TIM_MspPostInit+0x46>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b36:	4b1b      	ldr	r3, [pc, #108]	; (8001ba4 <HAL_TIM_MspPostInit+0x88>)
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = RGB_WS2812_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001b38:	481b      	ldr	r0, [pc, #108]	; (8001ba8 <HAL_TIM_MspPostInit+0x8c>)
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3a:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001b3c:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b3e:	f042 0204 	orr.w	r2, r2, #4
 8001b42:	619a      	str	r2, [r3, #24]
 8001b44:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b46:	f44f 7280 	mov.w	r2, #256	; 0x100
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b4a:	f003 0304 	and.w	r3, r3, #4
 8001b4e:	9300      	str	r3, [sp, #0]
 8001b50:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b52:	2302      	movs	r3, #2
 8001b54:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b58:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(RGB_WS2812_GPIO_Port, &GPIO_InitStruct);
 8001b5a:	f000 feed 	bl	8002938 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001b5e:	b007      	add	sp, #28
 8001b60:	bd30      	pop	{r4, r5, pc}
  else if(timHandle->Instance==TIM3)
 8001b62:	4a12      	ldr	r2, [pc, #72]	; (8001bac <HAL_TIM_MspPostInit+0x90>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d1fa      	bne.n	8001b5e <HAL_TIM_MspPostInit+0x42>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b68:	4b0e      	ldr	r3, [pc, #56]	; (8001ba4 <HAL_TIM_MspPostInit+0x88>)
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001b6a:	4811      	ldr	r0, [pc, #68]	; (8001bb0 <HAL_TIM_MspPostInit+0x94>)
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6c:	6999      	ldr	r1, [r3, #24]
 8001b6e:	f041 0108 	orr.w	r1, r1, #8
 8001b72:	6199      	str	r1, [r3, #24]
 8001b74:	699b      	ldr	r3, [r3, #24]
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001b76:	a902      	add	r1, sp, #8
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b78:	f003 0308 	and.w	r3, r3, #8
 8001b7c:	9301      	str	r3, [sp, #4]
 8001b7e:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b80:	2302      	movs	r3, #2
    GPIO_InitStruct.Pin = BRAKE_PWM_Pin;
 8001b82:	9502      	str	r5, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b84:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b86:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(BRAKE_PWM_GPIO_Port, &GPIO_InitStruct);
 8001b88:	f000 fed6 	bl	8002938 <HAL_GPIO_Init>
    __HAL_AFIO_REMAP_TIM3_PARTIAL();
 8001b8c:	4a09      	ldr	r2, [pc, #36]	; (8001bb4 <HAL_TIM_MspPostInit+0x98>)
 8001b8e:	6853      	ldr	r3, [r2, #4]
 8001b90:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8001b94:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8001b98:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b9c:	6053      	str	r3, [r2, #4]
}
 8001b9e:	e7de      	b.n	8001b5e <HAL_TIM_MspPostInit+0x42>
 8001ba0:	40012c00 	.word	0x40012c00
 8001ba4:	40021000 	.word	0x40021000
 8001ba8:	40010800 	.word	0x40010800
 8001bac:	40000400 	.word	0x40000400
 8001bb0:	40010c00 	.word	0x40010c00
 8001bb4:	40010000 	.word	0x40010000

08001bb8 <MX_TIM1_Init>:
{
 8001bb8:	b510      	push	{r4, lr}
 8001bba:	b096      	sub	sp, #88	; 0x58
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bbc:	2210      	movs	r2, #16
 8001bbe:	2100      	movs	r1, #0
 8001bc0:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc2:	2400      	movs	r4, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bc4:	f002 f944 	bl	8003e50 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bc8:	221c      	movs	r2, #28
 8001bca:	4621      	mov	r1, r4
 8001bcc:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd0:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001bd4:	f002 f93c 	bl	8003e50 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001bd8:	2220      	movs	r2, #32
 8001bda:	4621      	mov	r1, r4
 8001bdc:	a80e      	add	r0, sp, #56	; 0x38
 8001bde:	f002 f937 	bl	8003e50 <memset>
  htim1.Instance = TIM1;
 8001be2:	4828      	ldr	r0, [pc, #160]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001be4:	4b28      	ldr	r3, [pc, #160]	; (8001c88 <MX_TIM1_Init+0xd0>)
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001be6:	e9c0 4405 	strd	r4, r4, [r0, #20]
  htim1.Init.Prescaler = 0;
 8001bea:	e9c0 3400 	strd	r3, r4, [r0]
  htim1.Init.Period = 65535;
 8001bee:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bf2:	6084      	str	r4, [r0, #8]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf4:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bf8:	f001 fbda 	bl	80033b0 <HAL_TIM_Base_Init>
 8001bfc:	b108      	cbz	r0, 8001c02 <MX_TIM1_Init+0x4a>
    Error_Handler();
 8001bfe:	f7ff fe4b 	bl	8001898 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c02:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c06:	481f      	ldr	r0, [pc, #124]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c08:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c0a:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c0c:	f001 fd10 	bl	8003630 <HAL_TIM_ConfigClockSource>
 8001c10:	b108      	cbz	r0, 8001c16 <MX_TIM1_Init+0x5e>
    Error_Handler();
 8001c12:	f7ff fe41 	bl	8001898 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001c16:	481b      	ldr	r0, [pc, #108]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c18:	f001 fbf6 	bl	8003408 <HAL_TIM_PWM_Init>
 8001c1c:	b108      	cbz	r0, 8001c22 <MX_TIM1_Init+0x6a>
    Error_Handler();
 8001c1e:	f7ff fe3b 	bl	8001898 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c22:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c24:	4817      	ldr	r0, [pc, #92]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c26:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c28:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c2c:	f001 fd9c 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 8001c30:	b108      	cbz	r0, 8001c36 <MX_TIM1_Init+0x7e>
    Error_Handler();
 8001c32:	f7ff fe31 	bl	8001898 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001c36:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c38:	2200      	movs	r2, #0
 8001c3a:	4812      	ldr	r0, [pc, #72]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c3c:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8001c3e:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001c42:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001c46:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001c4a:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001c4c:	f001 fc8a 	bl	8003564 <HAL_TIM_PWM_ConfigChannel>
 8001c50:	b108      	cbz	r0, 8001c56 <MX_TIM1_Init+0x9e>
    Error_Handler();
 8001c52:	f7ff fe21 	bl	8001898 <Error_Handler>
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001c56:	2300      	movs	r3, #0
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c58:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c5c:	4809      	ldr	r0, [pc, #36]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c5e:	a90e      	add	r1, sp, #56	; 0x38
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001c60:	e9cd 330e 	strd	r3, r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.DeadTime = 0;
 8001c64:	e9cd 3310 	strd	r3, r3, [sp, #64]	; 0x40
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c68:	9312      	str	r3, [sp, #72]	; 0x48
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c6a:	9213      	str	r2, [sp, #76]	; 0x4c
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c6c:	9315      	str	r3, [sp, #84]	; 0x54
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001c6e:	f001 fda9 	bl	80037c4 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c72:	b108      	cbz	r0, 8001c78 <MX_TIM1_Init+0xc0>
    Error_Handler();
 8001c74:	f7ff fe10 	bl	8001898 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 8001c78:	4802      	ldr	r0, [pc, #8]	; (8001c84 <MX_TIM1_Init+0xcc>)
 8001c7a:	f7ff ff4f 	bl	8001b1c <HAL_TIM_MspPostInit>
}
 8001c7e:	b016      	add	sp, #88	; 0x58
 8001c80:	bd10      	pop	{r4, pc}
 8001c82:	bf00      	nop
 8001c84:	200003e4 	.word	0x200003e4
 8001c88:	40012c00 	.word	0x40012c00

08001c8c <MX_TIM3_Init>:
{
 8001c8c:	b510      	push	{r4, lr}
 8001c8e:	b08e      	sub	sp, #56	; 0x38
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c90:	2210      	movs	r2, #16
 8001c92:	2100      	movs	r1, #0
 8001c94:	a803      	add	r0, sp, #12
 8001c96:	f002 f8db 	bl	8003e50 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c9a:	2400      	movs	r4, #0
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c9c:	221c      	movs	r2, #28
 8001c9e:	4621      	mov	r1, r4
 8001ca0:	eb0d 0002 	add.w	r0, sp, r2
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ca4:	e9cd 4401 	strd	r4, r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ca8:	f002 f8d2 	bl	8003e50 <memset>
  htim3.Instance = TIM3;
 8001cac:	481d      	ldr	r0, [pc, #116]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001cae:	4b1e      	ldr	r3, [pc, #120]	; (8001d28 <MX_TIM3_Init+0x9c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cb0:	6084      	str	r4, [r0, #8]
  htim3.Init.Prescaler = 0;
 8001cb2:	e9c0 3400 	strd	r3, r4, [r0]
  htim3.Init.Period = 65535;
 8001cb6:	f64f 73ff 	movw	r3, #65535	; 0xffff
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001cba:	6184      	str	r4, [r0, #24]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cbc:	e9c0 3403 	strd	r3, r4, [r0, #12]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001cc0:	f001 fb76 	bl	80033b0 <HAL_TIM_Base_Init>
 8001cc4:	b108      	cbz	r0, 8001cca <MX_TIM3_Init+0x3e>
    Error_Handler();
 8001cc6:	f7ff fde7 	bl	8001898 <Error_Handler>
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cce:	4815      	ldr	r0, [pc, #84]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001cd0:	a903      	add	r1, sp, #12
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001cd2:	9303      	str	r3, [sp, #12]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001cd4:	f001 fcac 	bl	8003630 <HAL_TIM_ConfigClockSource>
 8001cd8:	b108      	cbz	r0, 8001cde <MX_TIM3_Init+0x52>
    Error_Handler();
 8001cda:	f7ff fddd 	bl	8001898 <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001cde:	4811      	ldr	r0, [pc, #68]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001ce0:	f001 fb92 	bl	8003408 <HAL_TIM_PWM_Init>
 8001ce4:	b108      	cbz	r0, 8001cea <MX_TIM3_Init+0x5e>
    Error_Handler();
 8001ce6:	f7ff fdd7 	bl	8001898 <Error_Handler>
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cea:	2400      	movs	r4, #0
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cec:	480d      	ldr	r0, [pc, #52]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001cee:	a901      	add	r1, sp, #4
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cf0:	e9cd 4401 	strd	r4, r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001cf4:	f001 fd38 	bl	8003768 <HAL_TIMEx_MasterConfigSynchronization>
 8001cf8:	b108      	cbz	r0, 8001cfe <MX_TIM3_Init+0x72>
    Error_Handler();
 8001cfa:	f7ff fdcd 	bl	8001898 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cfe:	2360      	movs	r3, #96	; 0x60
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d00:	2200      	movs	r2, #0
 8001d02:	4808      	ldr	r0, [pc, #32]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001d04:	a907      	add	r1, sp, #28
  sConfigOC.Pulse = 0;
 8001d06:	e9cd 3407 	strd	r3, r4, [sp, #28]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001d0a:	9409      	str	r4, [sp, #36]	; 0x24
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001d0c:	940b      	str	r4, [sp, #44]	; 0x2c
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d0e:	f001 fc29 	bl	8003564 <HAL_TIM_PWM_ConfigChannel>
 8001d12:	b108      	cbz	r0, 8001d18 <MX_TIM3_Init+0x8c>
    Error_Handler();
 8001d14:	f7ff fdc0 	bl	8001898 <Error_Handler>
  HAL_TIM_MspPostInit(&htim3);
 8001d18:	4802      	ldr	r0, [pc, #8]	; (8001d24 <MX_TIM3_Init+0x98>)
 8001d1a:	f7ff feff 	bl	8001b1c <HAL_TIM_MspPostInit>
}
 8001d1e:	b00e      	add	sp, #56	; 0x38
 8001d20:	bd10      	pop	{r4, pc}
 8001d22:	bf00      	nop
 8001d24:	2000042c 	.word	0x2000042c
 8001d28:	40000400 	.word	0x40000400

08001d2c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001d2c:	b508      	push	{r3, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001d2e:	480a      	ldr	r0, [pc, #40]	; (8001d58 <MX_USART1_UART_Init+0x2c>)
  huart1.Init.BaudRate = 2000000;
 8001d30:	4a0a      	ldr	r2, [pc, #40]	; (8001d5c <MX_USART1_UART_Init+0x30>)
 8001d32:	4b0b      	ldr	r3, [pc, #44]	; (8001d60 <MX_USART1_UART_Init+0x34>)
 8001d34:	e9c0 2300 	strd	r2, r3, [r0]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d38:	2300      	movs	r3, #0
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001d3a:	220c      	movs	r2, #12
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001d3c:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d40:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001d44:	6103      	str	r3, [r0, #16]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d46:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001d48:	f001 fe00 	bl	800394c <HAL_UART_Init>
 8001d4c:	b118      	cbz	r0, 8001d56 <MX_USART1_UART_Init+0x2a>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001d4e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001d52:	f7ff bda1 	b.w	8001898 <Error_Handler>
}
 8001d56:	bd08      	pop	{r3, pc}
 8001d58:	200004bc 	.word	0x200004bc
 8001d5c:	40013800 	.word	0x40013800
 8001d60:	001e8480 	.word	0x001e8480

08001d64 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001d64:	b508      	push	{r3, lr}

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 8001d66:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
  huart2.Instance = USART2;
 8001d6a:	480a      	ldr	r0, [pc, #40]	; (8001d94 <MX_USART2_UART_Init+0x30>)
  huart2.Init.BaudRate = 115200;
 8001d6c:	4a0a      	ldr	r2, [pc, #40]	; (8001d98 <MX_USART2_UART_Init+0x34>)
 8001d6e:	e9c0 2300 	strd	r2, r3, [r0]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001d72:	2300      	movs	r3, #0
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001d74:	220c      	movs	r2, #12
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001d76:	e9c0 3302 	strd	r3, r3, [r0, #8]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d7a:	e9c0 2305 	strd	r2, r3, [r0, #20]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001d7e:	6103      	str	r3, [r0, #16]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d80:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001d82:	f001 fde3 	bl	800394c <HAL_UART_Init>
 8001d86:	b118      	cbz	r0, 8001d90 <MX_USART2_UART_Init+0x2c>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001d88:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001d8c:	f7ff bd84 	b.w	8001898 <Error_Handler>
}
 8001d90:	bd08      	pop	{r3, pc}
 8001d92:	bf00      	nop
 8001d94:	20000504 	.word	0x20000504
 8001d98:	40004400 	.word	0x40004400

08001d9c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9c:	2210      	movs	r2, #16
{
 8001d9e:	b510      	push	{r4, lr}
 8001da0:	4604      	mov	r4, r0
 8001da2:	b088      	sub	sp, #32
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001da4:	eb0d 0002 	add.w	r0, sp, r2
 8001da8:	2100      	movs	r1, #0
 8001daa:	f002 f851 	bl	8003e50 <memset>
  if(uartHandle->Instance==USART1)
 8001dae:	6823      	ldr	r3, [r4, #0]
 8001db0:	4a32      	ldr	r2, [pc, #200]	; (8001e7c <HAL_UART_MspInit+0xe0>)
 8001db2:	4293      	cmp	r3, r2
 8001db4:	d131      	bne.n	8001e1a <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001db6:	4b32      	ldr	r3, [pc, #200]	; (8001e80 <HAL_UART_MspInit+0xe4>)
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001db8:	f44f 7100 	mov.w	r1, #512	; 0x200
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dbc:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dbe:	4831      	ldr	r0, [pc, #196]	; (8001e84 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dc0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001dc4:	619a      	str	r2, [r3, #24]
 8001dc6:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dc8:	2400      	movs	r4, #0
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dca:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001dce:	9200      	str	r2, [sp, #0]
 8001dd0:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	f042 0204 	orr.w	r2, r2, #4
 8001dd8:	619a      	str	r2, [r3, #24]
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0304 	and.w	r3, r3, #4
 8001de0:	9301      	str	r3, [sp, #4]
 8001de2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001de4:	2302      	movs	r3, #2
 8001de6:	e9cd 1304 	strd	r1, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dea:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dec:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001dee:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df0:	f000 fda2 	bl	8002938 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001df4:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001df8:	4822      	ldr	r0, [pc, #136]	; (8001e84 <HAL_UART_MspInit+0xe8>)
 8001dfa:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001dfc:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e00:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e02:	f000 fd99 	bl	8002938 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001e06:	2025      	movs	r0, #37	; 0x25
 8001e08:	4622      	mov	r2, r4
 8001e0a:	4621      	mov	r1, r4
 8001e0c:	f000 fbd4 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001e10:	2025      	movs	r0, #37	; 0x25
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e12:	f000 fc03 	bl	800261c <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001e16:	b008      	add	sp, #32
 8001e18:	bd10      	pop	{r4, pc}
  else if(uartHandle->Instance==USART2)
 8001e1a:	4a1b      	ldr	r2, [pc, #108]	; (8001e88 <HAL_UART_MspInit+0xec>)
 8001e1c:	4293      	cmp	r3, r2
 8001e1e:	d1fa      	bne.n	8001e16 <HAL_UART_MspInit+0x7a>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e20:	4b17      	ldr	r3, [pc, #92]	; (8001e80 <HAL_UART_MspInit+0xe4>)
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e22:	4818      	ldr	r0, [pc, #96]	; (8001e84 <HAL_UART_MspInit+0xe8>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e24:	69da      	ldr	r2, [r3, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e26:	a904      	add	r1, sp, #16
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e28:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8001e2c:	61da      	str	r2, [r3, #28]
 8001e2e:	69da      	ldr	r2, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e30:	2400      	movs	r4, #0
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e32:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8001e36:	9202      	str	r2, [sp, #8]
 8001e38:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e3a:	699a      	ldr	r2, [r3, #24]
 8001e3c:	f042 0204 	orr.w	r2, r2, #4
 8001e40:	619a      	str	r2, [r3, #24]
 8001e42:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e44:	2204      	movs	r2, #4
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e46:	f003 0304 	and.w	r3, r3, #4
 8001e4a:	9303      	str	r3, [sp, #12]
 8001e4c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	e9cd 2304 	strd	r2, r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e54:	2303      	movs	r3, #3
 8001e56:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e58:	f000 fd6e 	bl	8002938 <HAL_GPIO_Init>
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e5c:	2308      	movs	r3, #8
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e5e:	4809      	ldr	r0, [pc, #36]	; (8001e84 <HAL_UART_MspInit+0xe8>)
 8001e60:	a904      	add	r1, sp, #16
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e62:	e9cd 3404 	strd	r3, r4, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e66:	9406      	str	r4, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e68:	f000 fd66 	bl	8002938 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001e6c:	2026      	movs	r0, #38	; 0x26
 8001e6e:	4622      	mov	r2, r4
 8001e70:	4621      	mov	r1, r4
 8001e72:	f000 fba1 	bl	80025b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001e76:	2026      	movs	r0, #38	; 0x26
 8001e78:	e7cb      	b.n	8001e12 <HAL_UART_MspInit+0x76>
 8001e7a:	bf00      	nop
 8001e7c:	40013800 	.word	0x40013800
 8001e80:	40021000 	.word	0x40021000
 8001e84:	40010800 	.word	0x40010800
 8001e88:	40004400 	.word	0x40004400

08001e8c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001e8c:	f7ff fda8 	bl	80019e0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e90:	480b      	ldr	r0, [pc, #44]	; (8001ec0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001e92:	490c      	ldr	r1, [pc, #48]	; (8001ec4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001e94:	4a0c      	ldr	r2, [pc, #48]	; (8001ec8 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001e96:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001e98:	e002      	b.n	8001ea0 <LoopCopyDataInit>

08001e9a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001e9a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001e9c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001e9e:	3304      	adds	r3, #4

08001ea0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ea0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ea2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ea4:	d3f9      	bcc.n	8001e9a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001ea6:	4a09      	ldr	r2, [pc, #36]	; (8001ecc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001ea8:	4c09      	ldr	r4, [pc, #36]	; (8001ed0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001eaa:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eac:	e001      	b.n	8001eb2 <LoopFillZerobss>

08001eae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001eb0:	3204      	adds	r2, #4

08001eb2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001eb2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001eb4:	d3fb      	bcc.n	8001eae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001eb6:	f001 ffa7 	bl	8003e08 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eba:	f7ff fcc1 	bl	8001840 <main>
  bx lr
 8001ebe:	4770      	bx	lr
  ldr r0, =_sdata
 8001ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ec4:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001ec8:	08008d10 	.word	0x08008d10
  ldr r2, =_sbss
 8001ecc:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001ed0:	20000560 	.word	0x20000560

08001ed4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ed4:	e7fe      	b.n	8001ed4 <CAN1_RX1_IRQHandler>
	...

08001ed8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ed8:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001eda:	4b0e      	ldr	r3, [pc, #56]	; (8001f14 <HAL_InitTick+0x3c>)
{
 8001edc:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001ede:	7818      	ldrb	r0, [r3, #0]
 8001ee0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ee4:	fbb3 f3f0 	udiv	r3, r3, r0
 8001ee8:	4a0b      	ldr	r2, [pc, #44]	; (8001f18 <HAL_InitTick+0x40>)
 8001eea:	6810      	ldr	r0, [r2, #0]
 8001eec:	fbb0 f0f3 	udiv	r0, r0, r3
 8001ef0:	f000 fba2 	bl	8002638 <HAL_SYSTICK_Config>
 8001ef4:	4604      	mov	r4, r0
 8001ef6:	b958      	cbnz	r0, 8001f10 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ef8:	2d0f      	cmp	r5, #15
 8001efa:	d809      	bhi.n	8001f10 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001efc:	4602      	mov	r2, r0
 8001efe:	4629      	mov	r1, r5
 8001f00:	f04f 30ff 	mov.w	r0, #4294967295
 8001f04:	f000 fb58 	bl	80025b8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f08:	4620      	mov	r0, r4
 8001f0a:	4b04      	ldr	r3, [pc, #16]	; (8001f1c <HAL_InitTick+0x44>)
 8001f0c:	601d      	str	r5, [r3, #0]
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8001f0e:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8001f10:	2001      	movs	r0, #1
 8001f12:	e7fc      	b.n	8001f0e <HAL_InitTick+0x36>
 8001f14:	20000004 	.word	0x20000004
 8001f18:	20000000 	.word	0x20000000
 8001f1c:	20000008 	.word	0x20000008

08001f20 <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f20:	4a07      	ldr	r2, [pc, #28]	; (8001f40 <HAL_Init+0x20>)
{
 8001f22:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f24:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f26:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f28:	f043 0310 	orr.w	r3, r3, #16
 8001f2c:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001f2e:	f000 fb31 	bl	8002594 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8001f32:	200f      	movs	r0, #15
 8001f34:	f7ff ffd0 	bl	8001ed8 <HAL_InitTick>
  HAL_MspInit();
 8001f38:	f7ff fcb0 	bl	800189c <HAL_MspInit>
}
 8001f3c:	2000      	movs	r0, #0
 8001f3e:	bd08      	pop	{r3, pc}
 8001f40:	40022000 	.word	0x40022000

08001f44 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8001f44:	4a03      	ldr	r2, [pc, #12]	; (8001f54 <HAL_IncTick+0x10>)
 8001f46:	4b04      	ldr	r3, [pc, #16]	; (8001f58 <HAL_IncTick+0x14>)
 8001f48:	6811      	ldr	r1, [r2, #0]
 8001f4a:	781b      	ldrb	r3, [r3, #0]
 8001f4c:	440b      	add	r3, r1
 8001f4e:	6013      	str	r3, [r2, #0]
}
 8001f50:	4770      	bx	lr
 8001f52:	bf00      	nop
 8001f54:	2000054c 	.word	0x2000054c
 8001f58:	20000004 	.word	0x20000004

08001f5c <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8001f5c:	4b01      	ldr	r3, [pc, #4]	; (8001f64 <HAL_GetTick+0x8>)
 8001f5e:	6818      	ldr	r0, [r3, #0]
}
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	2000054c 	.word	0x2000054c

08001f68 <HAL_ADC_ConvCpltCallback>:
 8001f68:	4770      	bx	lr

08001f6a <ADC_DMAConvCplt>:
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8001f6a:	6a43      	ldr	r3, [r0, #36]	; 0x24
{
 8001f6c:	b510      	push	{r4, lr}
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8001f6e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f70:	f012 0f50 	tst.w	r2, #80	; 0x50
 8001f74:	d11b      	bne.n	8001fae <ADC_DMAConvCplt+0x44>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001f76:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f78:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001f7c:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	6892      	ldr	r2, [r2, #8]
 8001f82:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001f86:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001f8a:	d10c      	bne.n	8001fa6 <ADC_DMAConvCplt+0x3c>
 8001f8c:	7b1a      	ldrb	r2, [r3, #12]
 8001f8e:	b952      	cbnz	r2, 8001fa6 <ADC_DMAConvCplt+0x3c>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001f90:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f92:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f96:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8001f98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001f9a:	04d2      	lsls	r2, r2, #19
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001f9c:	bf5e      	ittt	pl
 8001f9e:	6a9a      	ldrpl	r2, [r3, #40]	; 0x28
 8001fa0:	f042 0201 	orrpl.w	r2, r2, #1
 8001fa4:	629a      	strpl	r2, [r3, #40]	; 0x28
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001fa6:	4618      	mov	r0, r3
 8001fa8:	f7ff ffde 	bl	8001f68 <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8001fac:	bd10      	pop	{r4, pc}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fae:	6a1b      	ldr	r3, [r3, #32]
}
 8001fb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fb6:	4718      	bx	r3

08001fb8 <HAL_ADC_ConvHalfCpltCallback>:
 8001fb8:	4770      	bx	lr

08001fba <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8001fba:	b508      	push	{r3, lr}
  
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001fbc:	6a40      	ldr	r0, [r0, #36]	; 0x24
 8001fbe:	f7ff fffb 	bl	8001fb8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001fc2:	bd08      	pop	{r3, pc}

08001fc4 <HAL_ADC_LevelOutOfWindowCallback>:
 8001fc4:	4770      	bx	lr

08001fc6 <HAL_ADC_IRQHandler>:
  uint32_t tmp_sr = hadc->Instance->SR;
 8001fc6:	6803      	ldr	r3, [r0, #0]
{
 8001fc8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmp_sr = hadc->Instance->SR;
 8001fca:	681d      	ldr	r5, [r3, #0]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 8001fcc:	685e      	ldr	r6, [r3, #4]
{
 8001fce:	4604      	mov	r4, r0
  if((tmp_cr1 & ADC_IT_EOC) == ADC_IT_EOC)
 8001fd0:	06b0      	lsls	r0, r6, #26
 8001fd2:	d526      	bpl.n	8002022 <HAL_ADC_IRQHandler+0x5c>
    if((tmp_sr & ADC_FLAG_EOC) == ADC_FLAG_EOC)
 8001fd4:	07a9      	lsls	r1, r5, #30
 8001fd6:	d524      	bpl.n	8002022 <HAL_ADC_IRQHandler+0x5c>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001fd8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001fda:	06d2      	lsls	r2, r2, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 8001fdc:	bf5e      	ittt	pl
 8001fde:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 8001fe0:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 8001fe4:	62a2      	strpl	r2, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8001fe6:	689a      	ldr	r2, [r3, #8]
 8001fe8:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 8001fec:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8001ff0:	d110      	bne.n	8002014 <HAL_ADC_IRQHandler+0x4e>
 8001ff2:	7b22      	ldrb	r2, [r4, #12]
 8001ff4:	b972      	cbnz	r2, 8002014 <HAL_ADC_IRQHandler+0x4e>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	f022 0220 	bic.w	r2, r2, #32
 8001ffc:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001ffe:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002000:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002004:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002006:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002008:	04d8      	lsls	r0, r3, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800200a:	bf5e      	ittt	pl
 800200c:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800200e:	f043 0301 	orrpl.w	r3, r3, #1
 8002012:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADC_ConvCpltCallback(hadc);
 8002014:	4620      	mov	r0, r4
 8002016:	f7ff ffa7 	bl	8001f68 <HAL_ADC_ConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800201a:	f06f 0212 	mvn.w	r2, #18
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_JEOC) == ADC_IT_JEOC)
 8002022:	0631      	lsls	r1, r6, #24
 8002024:	d530      	bpl.n	8002088 <HAL_ADC_IRQHandler+0xc2>
    if((tmp_sr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC)
 8002026:	076a      	lsls	r2, r5, #29
 8002028:	d52e      	bpl.n	8002088 <HAL_ADC_IRQHandler+0xc2>
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800202a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800202c:	06db      	lsls	r3, r3, #27
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 800202e:	bf5e      	ittt	pl
 8002030:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002032:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 8002036:	62a3      	strpl	r3, [r4, #40]	; 0x28
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002038:	6823      	ldr	r3, [r4, #0]
 800203a:	689a      	ldr	r2, [r3, #8]
 800203c:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8002040:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 8002044:	d00a      	beq.n	800205c <HAL_ADC_IRQHandler+0x96>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002046:	685a      	ldr	r2, [r3, #4]
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8002048:	0550      	lsls	r0, r2, #21
 800204a:	d416      	bmi.n	800207a <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 800204c:	689a      	ldr	r2, [r3, #8]
 800204e:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8002052:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 8002056:	d110      	bne.n	800207a <HAL_ADC_IRQHandler+0xb4>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8002058:	7b22      	ldrb	r2, [r4, #12]
 800205a:	b972      	cbnz	r2, 800207a <HAL_ADC_IRQHandler+0xb4>
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 800205c:	685a      	ldr	r2, [r3, #4]
 800205e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002062:	605a      	str	r2, [r3, #4]
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 8002064:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002066:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800206a:	62a3      	str	r3, [r4, #40]	; 0x28
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800206c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800206e:	05d9      	lsls	r1, r3, #23
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002070:	bf5e      	ittt	pl
 8002072:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8002074:	f043 0301 	orrpl.w	r3, r3, #1
 8002078:	62a3      	strpl	r3, [r4, #40]	; 0x28
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 800207a:	4620      	mov	r0, r4
 800207c:	f000 fa0e 	bl	800249c <HAL_ADCEx_InjectedConvCpltCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002080:	f06f 020c 	mvn.w	r2, #12
 8002084:	6823      	ldr	r3, [r4, #0]
 8002086:	601a      	str	r2, [r3, #0]
  if((tmp_cr1 & ADC_IT_AWD) == ADC_IT_AWD)
 8002088:	0672      	lsls	r2, r6, #25
 800208a:	d50c      	bpl.n	80020a6 <HAL_ADC_IRQHandler+0xe0>
    if((tmp_sr & ADC_FLAG_AWD) == ADC_FLAG_AWD)
 800208c:	07eb      	lsls	r3, r5, #31
 800208e:	d50a      	bpl.n	80020a6 <HAL_ADC_IRQHandler+0xe0>
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002090:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002092:	4620      	mov	r0, r4
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002094:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002098:	62a3      	str	r3, [r4, #40]	; 0x28
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800209a:	f7ff ff93 	bl	8001fc4 <HAL_ADC_LevelOutOfWindowCallback>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 800209e:	f06f 0201 	mvn.w	r2, #1
 80020a2:	6823      	ldr	r3, [r4, #0]
 80020a4:	601a      	str	r2, [r3, #0]
}
 80020a6:	bd70      	pop	{r4, r5, r6, pc}

080020a8 <HAL_ADC_ErrorCallback>:
 80020a8:	4770      	bx	lr

080020aa <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80020aa:	6a40      	ldr	r0, [r0, #36]	; 0x24
{
 80020ac:	b508      	push	{r3, lr}
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80020ae:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80020b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80020b4:	6283      	str	r3, [r0, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 80020b6:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 80020b8:	f043 0304 	orr.w	r3, r3, #4
 80020bc:	62c3      	str	r3, [r0, #44]	; 0x2c
  
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80020be:	f7ff fff3 	bl	80020a8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80020c2:	bd08      	pop	{r3, pc}

080020c4 <HAL_ADC_ConfigChannel>:
  __IO uint32_t wait_loop_index = 0U;
 80020c4:	2300      	movs	r3, #0
{ 
 80020c6:	b573      	push	{r0, r1, r4, r5, r6, lr}
  __IO uint32_t wait_loop_index = 0U;
 80020c8:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 80020ca:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
{ 
 80020ce:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80020d0:	2b01      	cmp	r3, #1
 80020d2:	d06c      	beq.n	80021ae <HAL_ADC_ConfigChannel+0xea>
 80020d4:	2301      	movs	r3, #1
 80020d6:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  if (sConfig->Rank < 7U)
 80020da:	684d      	ldr	r5, [r1, #4]
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020dc:	6802      	ldr	r2, [r0, #0]
  if (sConfig->Rank < 7U)
 80020de:	2d06      	cmp	r5, #6
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020e0:	6808      	ldr	r0, [r1, #0]
 80020e2:	eb05 0385 	add.w	r3, r5, r5, lsl #2
  if (sConfig->Rank < 7U)
 80020e6:	d822      	bhi.n	800212e <HAL_ADC_ConfigChannel+0x6a>
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80020e8:	261f      	movs	r6, #31
 80020ea:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80020ec:	3b05      	subs	r3, #5
 80020ee:	409e      	lsls	r6, r3
 80020f0:	ea25 0506 	bic.w	r5, r5, r6
 80020f4:	fa00 f303 	lsl.w	r3, r0, r3
 80020f8:	432b      	orrs	r3, r5
 80020fa:	6353      	str	r3, [r2, #52]	; 0x34
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80020fc:	2809      	cmp	r0, #9
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80020fe:	688b      	ldr	r3, [r1, #8]
 8002100:	eb00 0540 	add.w	r5, r0, r0, lsl #1
 8002104:	f04f 0107 	mov.w	r1, #7
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002108:	d929      	bls.n	800215e <HAL_ADC_ConfigChannel+0x9a>
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800210a:	68d6      	ldr	r6, [r2, #12]
 800210c:	3d1e      	subs	r5, #30
 800210e:	40a9      	lsls	r1, r5
 8002110:	ea26 0101 	bic.w	r1, r6, r1
 8002114:	40ab      	lsls	r3, r5
 8002116:	430b      	orrs	r3, r1
 8002118:	60d3      	str	r3, [r2, #12]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800211a:	f1a0 0310 	sub.w	r3, r0, #16
 800211e:	2b01      	cmp	r3, #1
 8002120:	d925      	bls.n	800216e <HAL_ADC_ConfigChannel+0xaa>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002122:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8002124:	2300      	movs	r3, #0
 8002126:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
}
 800212a:	b002      	add	sp, #8
 800212c:	bd70      	pop	{r4, r5, r6, pc}
  else if (sConfig->Rank < 13U)
 800212e:	2d0c      	cmp	r5, #12
 8002130:	f04f 051f 	mov.w	r5, #31
 8002134:	d809      	bhi.n	800214a <HAL_ADC_ConfigChannel+0x86>
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8002136:	6b16      	ldr	r6, [r2, #48]	; 0x30
 8002138:	3b23      	subs	r3, #35	; 0x23
 800213a:	409d      	lsls	r5, r3
 800213c:	ea26 0505 	bic.w	r5, r6, r5
 8002140:	fa00 f303 	lsl.w	r3, r0, r3
 8002144:	432b      	orrs	r3, r5
 8002146:	6313      	str	r3, [r2, #48]	; 0x30
 8002148:	e7d8      	b.n	80020fc <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800214a:	6ad6      	ldr	r6, [r2, #44]	; 0x2c
 800214c:	3b41      	subs	r3, #65	; 0x41
 800214e:	409d      	lsls	r5, r3
 8002150:	ea26 0505 	bic.w	r5, r6, r5
 8002154:	fa00 f303 	lsl.w	r3, r0, r3
 8002158:	432b      	orrs	r3, r5
 800215a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800215c:	e7ce      	b.n	80020fc <HAL_ADC_ConfigChannel+0x38>
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 800215e:	6910      	ldr	r0, [r2, #16]
 8002160:	40a9      	lsls	r1, r5
 8002162:	ea20 0101 	bic.w	r1, r0, r1
 8002166:	40ab      	lsls	r3, r5
 8002168:	430b      	orrs	r3, r1
 800216a:	6113      	str	r3, [r2, #16]
 800216c:	e7d9      	b.n	8002122 <HAL_ADC_ConfigChannel+0x5e>
    if (hadc->Instance == ADC1)
 800216e:	4b11      	ldr	r3, [pc, #68]	; (80021b4 <HAL_ADC_ConfigChannel+0xf0>)
 8002170:	429a      	cmp	r2, r3
 8002172:	d116      	bne.n	80021a2 <HAL_ADC_ConfigChannel+0xde>
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 8002174:	6893      	ldr	r3, [r2, #8]
 8002176:	021b      	lsls	r3, r3, #8
 8002178:	d4d3      	bmi.n	8002122 <HAL_ADC_ConfigChannel+0x5e>
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800217a:	6893      	ldr	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800217c:	2810      	cmp	r0, #16
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 800217e:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002182:	6093      	str	r3, [r2, #8]
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002184:	d1cd      	bne.n	8002122 <HAL_ADC_ConfigChannel+0x5e>
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002186:	4b0c      	ldr	r3, [pc, #48]	; (80021b8 <HAL_ADC_ConfigChannel+0xf4>)
 8002188:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <HAL_ADC_ConfigChannel+0xf8>)
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002190:	220a      	movs	r2, #10
 8002192:	4353      	muls	r3, r2
            wait_loop_index--;
 8002194:	9301      	str	r3, [sp, #4]
          while(wait_loop_index != 0U)
 8002196:	9b01      	ldr	r3, [sp, #4]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d0c2      	beq.n	8002122 <HAL_ADC_ConfigChannel+0x5e>
            wait_loop_index--;
 800219c:	9b01      	ldr	r3, [sp, #4]
 800219e:	3b01      	subs	r3, #1
 80021a0:	e7f8      	b.n	8002194 <HAL_ADC_ConfigChannel+0xd0>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80021a4:	2001      	movs	r0, #1
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80021a6:	f043 0320 	orr.w	r3, r3, #32
 80021aa:	62a3      	str	r3, [r4, #40]	; 0x28
      tmp_hal_status = HAL_ERROR;
 80021ac:	e7ba      	b.n	8002124 <HAL_ADC_ConfigChannel+0x60>
  __HAL_LOCK(hadc);
 80021ae:	2002      	movs	r0, #2
 80021b0:	e7bb      	b.n	800212a <HAL_ADC_ConfigChannel+0x66>
 80021b2:	bf00      	nop
 80021b4:	40012400 	.word	0x40012400
 80021b8:	20000000 	.word	0x20000000
 80021bc:	000f4240 	.word	0x000f4240

080021c0 <ADC_Enable>:
  __IO uint32_t wait_loop_index = 0U;
 80021c0:	2300      	movs	r3, #0
{
 80021c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
  __IO uint32_t wait_loop_index = 0U;
 80021c4:	9301      	str	r3, [sp, #4]
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021c6:	6803      	ldr	r3, [r0, #0]
{
 80021c8:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) == RESET)
 80021ca:	689a      	ldr	r2, [r3, #8]
 80021cc:	07d2      	lsls	r2, r2, #31
 80021ce:	d502      	bpl.n	80021d6 <ADC_Enable+0x16>
  return HAL_OK;
 80021d0:	2000      	movs	r0, #0
}
 80021d2:	b003      	add	sp, #12
 80021d4:	bd30      	pop	{r4, r5, pc}
    __HAL_ADC_ENABLE(hadc);
 80021d6:	689a      	ldr	r2, [r3, #8]
 80021d8:	f042 0201 	orr.w	r2, r2, #1
 80021dc:	609a      	str	r2, [r3, #8]
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80021de:	4b14      	ldr	r3, [pc, #80]	; (8002230 <ADC_Enable+0x70>)
 80021e0:	4a14      	ldr	r2, [pc, #80]	; (8002234 <ADC_Enable+0x74>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	fbb3 f3f2 	udiv	r3, r3, r2
      wait_loop_index--;
 80021e8:	9301      	str	r3, [sp, #4]
    while(wait_loop_index != 0U)
 80021ea:	9b01      	ldr	r3, [sp, #4]
 80021ec:	b9e3      	cbnz	r3, 8002228 <ADC_Enable+0x68>
    tickstart = HAL_GetTick();
 80021ee:	f7ff feb5 	bl	8001f5c <HAL_GetTick>
 80021f2:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) == RESET)
 80021f4:	6823      	ldr	r3, [r4, #0]
 80021f6:	689b      	ldr	r3, [r3, #8]
 80021f8:	07db      	lsls	r3, r3, #31
 80021fa:	d4e9      	bmi.n	80021d0 <ADC_Enable+0x10>
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80021fc:	f7ff feae 	bl	8001f5c <HAL_GetTick>
 8002200:	1b40      	subs	r0, r0, r5
 8002202:	2802      	cmp	r0, #2
 8002204:	d9f6      	bls.n	80021f4 <ADC_Enable+0x34>
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002206:	6823      	ldr	r3, [r4, #0]
 8002208:	689b      	ldr	r3, [r3, #8]
 800220a:	f013 0301 	ands.w	r3, r3, #1
 800220e:	d1f1      	bne.n	80021f4 <ADC_Enable+0x34>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002210:	6aa2      	ldr	r2, [r4, #40]	; 0x28
          return HAL_ERROR;
 8002212:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002214:	f042 0210 	orr.w	r2, r2, #16
 8002218:	62a2      	str	r2, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800221a:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
          __HAL_UNLOCK(hadc);
 800221c:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002220:	f042 0201 	orr.w	r2, r2, #1
 8002224:	62e2      	str	r2, [r4, #44]	; 0x2c
          return HAL_ERROR;
 8002226:	e7d4      	b.n	80021d2 <ADC_Enable+0x12>
      wait_loop_index--;
 8002228:	9b01      	ldr	r3, [sp, #4]
 800222a:	3b01      	subs	r3, #1
 800222c:	e7dc      	b.n	80021e8 <ADC_Enable+0x28>
 800222e:	bf00      	nop
 8002230:	20000000 	.word	0x20000000
 8002234:	000f4240 	.word	0x000f4240

08002238 <HAL_ADC_Start_DMA>:
{
 8002238:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 800223c:	4b40      	ldr	r3, [pc, #256]	; (8002340 <HAL_ADC_Start_DMA+0x108>)
{
 800223e:	4690      	mov	r8, r2
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002240:	6802      	ldr	r2, [r0, #0]
{
 8002242:	4604      	mov	r4, r0
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002244:	429a      	cmp	r2, r3
{
 8002246:	460f      	mov	r7, r1
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8002248:	d002      	beq.n	8002250 <HAL_ADC_Start_DMA+0x18>
 800224a:	493e      	ldr	r1, [pc, #248]	; (8002344 <HAL_ADC_Start_DMA+0x10c>)
 800224c:	428a      	cmp	r2, r1
 800224e:	d103      	bne.n	8002258 <HAL_ADC_Start_DMA+0x20>
 8002250:	685b      	ldr	r3, [r3, #4]
 8002252:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002256:	d16e      	bne.n	8002336 <HAL_ADC_Start_DMA+0xfe>
    __HAL_LOCK(hadc);
 8002258:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 800225c:	2b01      	cmp	r3, #1
 800225e:	d06c      	beq.n	800233a <HAL_ADC_Start_DMA+0x102>
 8002260:	2301      	movs	r3, #1
    tmp_hal_status = ADC_Enable(hadc);
 8002262:	4620      	mov	r0, r4
    __HAL_LOCK(hadc);
 8002264:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
    tmp_hal_status = ADC_Enable(hadc);
 8002268:	f7ff ffaa 	bl	80021c0 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 800226c:	4606      	mov	r6, r0
 800226e:	2800      	cmp	r0, #0
 8002270:	d15d      	bne.n	800232e <HAL_ADC_Start_DMA+0xf6>
      ADC_STATE_CLR_SET(hadc->State,
 8002272:	6aa5      	ldr	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002274:	6821      	ldr	r1, [r4, #0]
 8002276:	4b33      	ldr	r3, [pc, #204]	; (8002344 <HAL_ADC_Start_DMA+0x10c>)
      ADC_STATE_CLR_SET(hadc->State,
 8002278:	f425 6570 	bic.w	r5, r5, #3840	; 0xf00
 800227c:	f025 0501 	bic.w	r5, r5, #1
 8002280:	f445 7580 	orr.w	r5, r5, #256	; 0x100
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002284:	4299      	cmp	r1, r3
      ADC_STATE_CLR_SET(hadc->State,
 8002286:	62a5      	str	r5, [r4, #40]	; 0x28
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8002288:	d104      	bne.n	8002294 <HAL_ADC_Start_DMA+0x5c>
 800228a:	4a2d      	ldr	r2, [pc, #180]	; (8002340 <HAL_ADC_Start_DMA+0x108>)
 800228c:	6853      	ldr	r3, [r2, #4]
 800228e:	f413 2f70 	tst.w	r3, #983040	; 0xf0000
 8002292:	d13e      	bne.n	8002312 <HAL_ADC_Start_DMA+0xda>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002294:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002296:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800229a:	62a3      	str	r3, [r4, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800229c:	684b      	ldr	r3, [r1, #4]
 800229e:	055a      	lsls	r2, r3, #21
 80022a0:	d505      	bpl.n	80022ae <HAL_ADC_Start_DMA+0x76>
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80022a2:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80022a4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80022a8:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80022ac:	62a3      	str	r3, [r4, #40]	; 0x28
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022ae:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022b0:	6a20      	ldr	r0, [r4, #32]
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80022b2:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022b6:	bf18      	it	ne
 80022b8:	6ae3      	ldrne	r3, [r4, #44]	; 0x2c
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022ba:	463a      	mov	r2, r7
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80022bc:	bf18      	it	ne
 80022be:	f023 0306 	bicne.w	r3, r3, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80022c2:	62e3      	str	r3, [r4, #44]	; 0x2c
      __HAL_UNLOCK(hadc);
 80022c4:	2300      	movs	r3, #0
 80022c6:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022ca:	4b1f      	ldr	r3, [pc, #124]	; (8002348 <HAL_ADC_Start_DMA+0x110>)
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022cc:	314c      	adds	r1, #76	; 0x4c
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80022ce:	6283      	str	r3, [r0, #40]	; 0x28
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80022d0:	4b1e      	ldr	r3, [pc, #120]	; (800234c <HAL_ADC_Start_DMA+0x114>)
 80022d2:	62c3      	str	r3, [r0, #44]	; 0x2c
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80022d4:	4b1e      	ldr	r3, [pc, #120]	; (8002350 <HAL_ADC_Start_DMA+0x118>)
 80022d6:	6303      	str	r3, [r0, #48]	; 0x30
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 80022d8:	f06f 0302 	mvn.w	r3, #2
 80022dc:	f841 3c4c 	str.w	r3, [r1, #-76]
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 80022e0:	f851 3c44 	ldr.w	r3, [r1, #-68]
 80022e4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80022e8:	f841 3c44 	str.w	r3, [r1, #-68]
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80022ec:	4643      	mov	r3, r8
 80022ee:	f000 f9e9 	bl	80026c4 <HAL_DMA_Start_IT>
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80022f2:	6823      	ldr	r3, [r4, #0]
 80022f4:	689a      	ldr	r2, [r3, #8]
 80022f6:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80022fa:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80022fe:	689a      	ldr	r2, [r3, #8]
 8002300:	bf0c      	ite	eq
 8002302:	f442 02a0 	orreq.w	r2, r2, #5242880	; 0x500000
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8002306:	f442 1280 	orrne.w	r2, r2, #1048576	; 0x100000
 800230a:	609a      	str	r2, [r3, #8]
}
 800230c:	4630      	mov	r0, r6
 800230e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002312:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002314:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8002318:	62a3      	str	r3, [r4, #40]	; 0x28
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800231a:	6853      	ldr	r3, [r2, #4]
 800231c:	055b      	lsls	r3, r3, #21
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800231e:	bf41      	itttt	mi
 8002320:	6aa0      	ldrmi	r0, [r4, #40]	; 0x28
 8002322:	f420 5040 	bicmi.w	r0, r0, #12288	; 0x3000
 8002326:	f440 5080 	orrmi.w	r0, r0, #4096	; 0x1000
 800232a:	62a0      	strmi	r0, [r4, #40]	; 0x28
 800232c:	e7bf      	b.n	80022ae <HAL_ADC_Start_DMA+0x76>
      __HAL_UNLOCK(hadc);
 800232e:	2300      	movs	r3, #0
 8002330:	f884 3024 	strb.w	r3, [r4, #36]	; 0x24
 8002334:	e7ea      	b.n	800230c <HAL_ADC_Start_DMA+0xd4>
    tmp_hal_status = HAL_ERROR;
 8002336:	2601      	movs	r6, #1
 8002338:	e7e8      	b.n	800230c <HAL_ADC_Start_DMA+0xd4>
    __HAL_LOCK(hadc);
 800233a:	2602      	movs	r6, #2
 800233c:	e7e6      	b.n	800230c <HAL_ADC_Start_DMA+0xd4>
 800233e:	bf00      	nop
 8002340:	40012400 	.word	0x40012400
 8002344:	40012800 	.word	0x40012800
 8002348:	08001f6b 	.word	0x08001f6b
 800234c:	08001fbb 	.word	0x08001fbb
 8002350:	080020ab 	.word	0x080020ab

08002354 <ADC_ConversionStop_Disable>:
{
 8002354:	b538      	push	{r3, r4, r5, lr}
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002356:	6803      	ldr	r3, [r0, #0]
{
 8002358:	4604      	mov	r4, r0
  if (ADC_IS_ENABLE(hadc) != RESET)
 800235a:	689a      	ldr	r2, [r3, #8]
 800235c:	07d1      	lsls	r1, r2, #31
 800235e:	d401      	bmi.n	8002364 <ADC_ConversionStop_Disable+0x10>
  return HAL_OK;
 8002360:	2000      	movs	r0, #0
}
 8002362:	bd38      	pop	{r3, r4, r5, pc}
    __HAL_ADC_DISABLE(hadc);
 8002364:	689a      	ldr	r2, [r3, #8]
 8002366:	f022 0201 	bic.w	r2, r2, #1
 800236a:	609a      	str	r2, [r3, #8]
    tickstart = HAL_GetTick();
 800236c:	f7ff fdf6 	bl	8001f5c <HAL_GetTick>
 8002370:	4605      	mov	r5, r0
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002372:	6823      	ldr	r3, [r4, #0]
 8002374:	689b      	ldr	r3, [r3, #8]
 8002376:	07db      	lsls	r3, r3, #31
 8002378:	d5f2      	bpl.n	8002360 <ADC_ConversionStop_Disable+0xc>
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800237a:	f7ff fdef 	bl	8001f5c <HAL_GetTick>
 800237e:	1b40      	subs	r0, r0, r5
 8002380:	2802      	cmp	r0, #2
 8002382:	d9f6      	bls.n	8002372 <ADC_ConversionStop_Disable+0x1e>
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002384:	6823      	ldr	r3, [r4, #0]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	07da      	lsls	r2, r3, #31
 800238a:	d5f2      	bpl.n	8002372 <ADC_ConversionStop_Disable+0x1e>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800238c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
          return HAL_ERROR;
 800238e:	2001      	movs	r0, #1
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002390:	f043 0310 	orr.w	r3, r3, #16
 8002394:	62a3      	str	r3, [r4, #40]	; 0x28
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002396:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002398:	f043 0301 	orr.w	r3, r3, #1
 800239c:	62e3      	str	r3, [r4, #44]	; 0x2c
          return HAL_ERROR;
 800239e:	e7e0      	b.n	8002362 <ADC_ConversionStop_Disable+0xe>

080023a0 <HAL_ADC_Init>:
{
 80023a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if(hadc == NULL)
 80023a2:	4604      	mov	r4, r0
 80023a4:	2800      	cmp	r0, #0
 80023a6:	d06e      	beq.n	8002486 <HAL_ADC_Init+0xe6>
  if (hadc->State == HAL_ADC_STATE_RESET)
 80023a8:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80023aa:	b923      	cbnz	r3, 80023b6 <HAL_ADC_Init+0x16>
    ADC_CLEAR_ERRORCODE(hadc);
 80023ac:	62c3      	str	r3, [r0, #44]	; 0x2c
    hadc->Lock = HAL_UNLOCKED;
 80023ae:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    HAL_ADC_MspInit(hadc);
 80023b2:	f7ff f875 	bl	80014a0 <HAL_ADC_MspInit>
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80023b6:	4620      	mov	r0, r4
 80023b8:	f7ff ffcc 	bl	8002354 <ADC_ConversionStop_Disable>
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80023bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80023be:	f013 0310 	ands.w	r3, r3, #16
 80023c2:	d162      	bne.n	800248a <HAL_ADC_Init+0xea>
 80023c4:	2800      	cmp	r0, #0
 80023c6:	d160      	bne.n	800248a <HAL_ADC_Init+0xea>
    ADC_STATE_CLR_SET(hadc->State,
 80023c8:	6aa2      	ldr	r2, [r4, #40]	; 0x28
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023ca:	69e5      	ldr	r5, [r4, #28]
 80023cc:	6861      	ldr	r1, [r4, #4]
    ADC_STATE_CLR_SET(hadc->State,
 80023ce:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 80023d2:	f022 0202 	bic.w	r2, r2, #2
 80023d6:	f042 0202 	orr.w	r2, r2, #2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 80023da:	4329      	orrs	r1, r5
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023dc:	68a5      	ldr	r5, [r4, #8]
    ADC_STATE_CLR_SET(hadc->State,
 80023de:	62a2      	str	r2, [r4, #40]	; 0x28
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 80023e0:	7b22      	ldrb	r2, [r4, #12]
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023e2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 80023e6:	ea41 0142 	orr.w	r1, r1, r2, lsl #1
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80023ea:	d037      	beq.n	800245c <HAL_ADC_Init+0xbc>
 80023ec:	2d01      	cmp	r5, #1
 80023ee:	bf14      	ite	ne
 80023f0:	2700      	movne	r7, #0
 80023f2:	f44f 7780 	moveq.w	r7, #256	; 0x100
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023f6:	7d26      	ldrb	r6, [r4, #20]
 80023f8:	2e01      	cmp	r6, #1
 80023fa:	d106      	bne.n	800240a <HAL_ADC_Init+0x6a>
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023fc:	bb82      	cbnz	r2, 8002460 <HAL_ADC_Init+0xc0>
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023fe:	69a2      	ldr	r2, [r4, #24]
 8002400:	3a01      	subs	r2, #1
 8002402:	ea47 3642 	orr.w	r6, r7, r2, lsl #13
 8002406:	f446 6700 	orr.w	r7, r6, #2048	; 0x800
      MODIFY_REG(hadc->Instance->CR1,
 800240a:	6822      	ldr	r2, [r4, #0]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800240c:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
      MODIFY_REG(hadc->Instance->CR1,
 8002410:	6856      	ldr	r6, [r2, #4]
 8002412:	f426 4669 	bic.w	r6, r6, #59648	; 0xe900
 8002416:	ea46 0607 	orr.w	r6, r6, r7
 800241a:	6056      	str	r6, [r2, #4]
      MODIFY_REG(hadc->Instance->CR2,
 800241c:	6897      	ldr	r7, [r2, #8]
 800241e:	4e1d      	ldr	r6, [pc, #116]	; (8002494 <HAL_ADC_Init+0xf4>)
 8002420:	ea06 0607 	and.w	r6, r6, r7
 8002424:	ea46 0601 	orr.w	r6, r6, r1
 8002428:	6096      	str	r6, [r2, #8]
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 800242a:	d001      	beq.n	8002430 <HAL_ADC_Init+0x90>
 800242c:	2d01      	cmp	r5, #1
 800242e:	d102      	bne.n	8002436 <HAL_ADC_Init+0x96>
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8002430:	6923      	ldr	r3, [r4, #16]
 8002432:	3b01      	subs	r3, #1
 8002434:	051b      	lsls	r3, r3, #20
    MODIFY_REG(hadc->Instance->SQR1,
 8002436:	6ad5      	ldr	r5, [r2, #44]	; 0x2c
 8002438:	f425 0570 	bic.w	r5, r5, #15728640	; 0xf00000
 800243c:	432b      	orrs	r3, r5
 800243e:	62d3      	str	r3, [r2, #44]	; 0x2c
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002440:	6892      	ldr	r2, [r2, #8]
 8002442:	4b15      	ldr	r3, [pc, #84]	; (8002498 <HAL_ADC_Init+0xf8>)
 8002444:	4013      	ands	r3, r2
 8002446:	4299      	cmp	r1, r3
 8002448:	d113      	bne.n	8002472 <HAL_ADC_Init+0xd2>
      ADC_CLEAR_ERRORCODE(hadc);
 800244a:	2300      	movs	r3, #0
 800244c:	62e3      	str	r3, [r4, #44]	; 0x2c
      ADC_STATE_CLR_SET(hadc->State,
 800244e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002450:	f023 0303 	bic.w	r3, r3, #3
 8002454:	f043 0301 	orr.w	r3, r3, #1
 8002458:	62a3      	str	r3, [r4, #40]	; 0x28
}
 800245a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800245c:	462f      	mov	r7, r5
 800245e:	e7ca      	b.n	80023f6 <HAL_ADC_Init+0x56>
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002460:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8002462:	f042 0220 	orr.w	r2, r2, #32
 8002466:	62a2      	str	r2, [r4, #40]	; 0x28
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002468:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 800246a:	f042 0201 	orr.w	r2, r2, #1
 800246e:	62e2      	str	r2, [r4, #44]	; 0x2c
 8002470:	e7cb      	b.n	800240a <HAL_ADC_Init+0x6a>
      ADC_STATE_CLR_SET(hadc->State,
 8002472:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8002474:	f023 0312 	bic.w	r3, r3, #18
 8002478:	f043 0310 	orr.w	r3, r3, #16
 800247c:	62a3      	str	r3, [r4, #40]	; 0x28
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800247e:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8002480:	f043 0301 	orr.w	r3, r3, #1
 8002484:	62e3      	str	r3, [r4, #44]	; 0x2c
    return HAL_ERROR;
 8002486:	2001      	movs	r0, #1
 8002488:	e7e7      	b.n	800245a <HAL_ADC_Init+0xba>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800248a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800248c:	f043 0310 	orr.w	r3, r3, #16
 8002490:	62a3      	str	r3, [r4, #40]	; 0x28
    tmp_hal_status = HAL_ERROR;
 8002492:	e7f8      	b.n	8002486 <HAL_ADC_Init+0xe6>
 8002494:	ffe1f7fd 	.word	0xffe1f7fd
 8002498:	ff1f0efe 	.word	0xff1f0efe

0800249c <HAL_ADCEx_InjectedConvCpltCallback>:
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 800249c:	4770      	bx	lr

0800249e <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 800249e:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 80024a0:	4604      	mov	r4, r0
 80024a2:	2800      	cmp	r0, #0
 80024a4:	d06e      	beq.n	8002584 <HAL_CAN_Init+0xe6>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80024a6:	f890 3020 	ldrb.w	r3, [r0, #32]
 80024aa:	b90b      	cbnz	r3, 80024b0 <HAL_CAN_Init+0x12>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80024ac:	f7ff f866 	bl	800157c <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80024b0:	6822      	ldr	r2, [r4, #0]
 80024b2:	6813      	ldr	r3, [r2, #0]
 80024b4:	f043 0301 	orr.w	r3, r3, #1
 80024b8:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024ba:	f7ff fd4f 	bl	8001f5c <HAL_GetTick>
 80024be:	4605      	mov	r5, r0

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80024c0:	6823      	ldr	r3, [r4, #0]
 80024c2:	685a      	ldr	r2, [r3, #4]
 80024c4:	07d1      	lsls	r1, r2, #31
 80024c6:	d551      	bpl.n	800256c <HAL_CAN_Init+0xce>
      return HAL_ERROR;
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	f022 0202 	bic.w	r2, r2, #2
 80024ce:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80024d0:	f7ff fd44 	bl	8001f5c <HAL_GetTick>
 80024d4:	4605      	mov	r5, r0

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80024d6:	6823      	ldr	r3, [r4, #0]
 80024d8:	685a      	ldr	r2, [r3, #4]
 80024da:	0792      	lsls	r2, r2, #30
 80024dc:	d454      	bmi.n	8002588 <HAL_CAN_Init+0xea>
      return HAL_ERROR;
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80024de:	7e22      	ldrb	r2, [r4, #24]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80024e0:	2000      	movs	r0, #0
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 80024e2:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024e4:	681a      	ldr	r2, [r3, #0]
 80024e6:	bf0c      	ite	eq
 80024e8:	f042 0280 	orreq.w	r2, r2, #128	; 0x80
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80024ec:	f022 0280 	bicne.w	r2, r2, #128	; 0x80
 80024f0:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoBusOff == ENABLE)
 80024f2:	7e62      	ldrb	r2, [r4, #25]
 80024f4:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024f6:	681a      	ldr	r2, [r3, #0]
 80024f8:	bf0c      	ite	eq
 80024fa:	f042 0240 	orreq.w	r2, r2, #64	; 0x40
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80024fe:	f022 0240 	bicne.w	r2, r2, #64	; 0x40
 8002502:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoWakeUp == ENABLE)
 8002504:	7ea2      	ldrb	r2, [r4, #26]
 8002506:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	bf0c      	ite	eq
 800250c:	f042 0220 	orreq.w	r2, r2, #32
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8002510:	f022 0220 	bicne.w	r2, r2, #32
 8002514:	601a      	str	r2, [r3, #0]
  if (hcan->Init.AutoRetransmission == ENABLE)
 8002516:	7ee2      	ldrb	r2, [r4, #27]
 8002518:	2a01      	cmp	r2, #1
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800251a:	681a      	ldr	r2, [r3, #0]
 800251c:	bf0c      	ite	eq
 800251e:	f022 0210 	biceq.w	r2, r2, #16
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8002522:	f042 0210 	orrne.w	r2, r2, #16
 8002526:	601a      	str	r2, [r3, #0]
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8002528:	7f22      	ldrb	r2, [r4, #28]
 800252a:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 800252c:	681a      	ldr	r2, [r3, #0]
 800252e:	bf0c      	ite	eq
 8002530:	f042 0208 	orreq.w	r2, r2, #8
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8002534:	f022 0208 	bicne.w	r2, r2, #8
 8002538:	601a      	str	r2, [r3, #0]
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 800253a:	7f62      	ldrb	r2, [r4, #29]
 800253c:	2a01      	cmp	r2, #1
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800253e:	681a      	ldr	r2, [r3, #0]
 8002540:	bf0c      	ite	eq
 8002542:	f042 0204 	orreq.w	r2, r2, #4
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8002546:	f022 0204 	bicne.w	r2, r2, #4
 800254a:	601a      	str	r2, [r3, #0]
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800254c:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 8002550:	430a      	orrs	r2, r1
 8002552:	6921      	ldr	r1, [r4, #16]
 8002554:	430a      	orrs	r2, r1
 8002556:	6961      	ldr	r1, [r4, #20]
 8002558:	430a      	orrs	r2, r1
 800255a:	6861      	ldr	r1, [r4, #4]
 800255c:	3901      	subs	r1, #1
 800255e:	430a      	orrs	r2, r1
 8002560:	61da      	str	r2, [r3, #28]

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8002562:	2301      	movs	r3, #1
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8002564:	6260      	str	r0, [r4, #36]	; 0x24
  hcan->State = HAL_CAN_STATE_READY;
 8002566:	f884 3020 	strb.w	r3, [r4, #32]

  /* Return function status */
  return HAL_OK;
}
 800256a:	bd38      	pop	{r3, r4, r5, pc}
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800256c:	f7ff fcf6 	bl	8001f5c <HAL_GetTick>
 8002570:	1b40      	subs	r0, r0, r5
 8002572:	280a      	cmp	r0, #10
 8002574:	d9a4      	bls.n	80024c0 <HAL_CAN_Init+0x22>
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8002576:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8002578:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800257c:	6263      	str	r3, [r4, #36]	; 0x24
      hcan->State = HAL_CAN_STATE_ERROR;
 800257e:	2305      	movs	r3, #5
 8002580:	f884 3020 	strb.w	r3, [r4, #32]
    return HAL_ERROR;
 8002584:	2001      	movs	r0, #1
 8002586:	e7f0      	b.n	800256a <HAL_CAN_Init+0xcc>
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8002588:	f7ff fce8 	bl	8001f5c <HAL_GetTick>
 800258c:	1b40      	subs	r0, r0, r5
 800258e:	280a      	cmp	r0, #10
 8002590:	d9a1      	bls.n	80024d6 <HAL_CAN_Init+0x38>
 8002592:	e7f0      	b.n	8002576 <HAL_CAN_Init+0xd8>

08002594 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002594:	4907      	ldr	r1, [pc, #28]	; (80025b4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002596:	0203      	lsls	r3, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002598:	68ca      	ldr	r2, [r1, #12]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800259a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800259e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80025a2:	0412      	lsls	r2, r2, #16
 80025a4:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025a6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80025a8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80025ac:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 80025b0:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 80025b2:	4770      	bx	lr
 80025b4:	e000ed00 	.word	0xe000ed00

080025b8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80025b8:	4b16      	ldr	r3, [pc, #88]	; (8002614 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80025ba:	b530      	push	{r4, r5, lr}
 80025bc:	68dc      	ldr	r4, [r3, #12]
 80025be:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025c6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025c8:	2b04      	cmp	r3, #4
 80025ca:	bf28      	it	cs
 80025cc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025ce:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d0:	f04f 35ff 	mov.w	r5, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025d4:	bf98      	it	ls
 80025d6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025d8:	fa05 f303 	lsl.w	r3, r5, r3
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025dc:	bf88      	it	hi
 80025de:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025e0:	ea21 0303 	bic.w	r3, r1, r3
 80025e4:	40a3      	lsls	r3, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80025e6:	fa05 f404 	lsl.w	r4, r5, r4
 80025ea:	ea22 0204 	bic.w	r2, r2, r4
  if ((int32_t)(IRQn) >= 0)
 80025ee:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80025f0:	ea43 0302 	orr.w	r3, r3, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025f4:	bfac      	ite	ge
 80025f6:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fa:	4a07      	ldrlt	r2, [pc, #28]	; (8002618 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025fc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8002600:	b2db      	uxtb	r3, r3
 8002602:	bfab      	itete	ge
 8002604:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002608:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800260c:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002610:	5413      	strblt	r3, [r2, r0]
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8002612:	bd30      	pop	{r4, r5, pc}
 8002614:	e000ed00 	.word	0xe000ed00
 8002618:	e000ed14 	.word	0xe000ed14

0800261c <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 800261c:	2800      	cmp	r0, #0
 800261e:	db08      	blt.n	8002632 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002620:	2301      	movs	r3, #1
 8002622:	0942      	lsrs	r2, r0, #5
 8002624:	f000 001f 	and.w	r0, r0, #31
 8002628:	fa03 f000 	lsl.w	r0, r3, r0
 800262c:	4b01      	ldr	r3, [pc, #4]	; (8002634 <HAL_NVIC_EnableIRQ+0x18>)
 800262e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002632:	4770      	bx	lr
 8002634:	e000e100 	.word	0xe000e100

08002638 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002638:	3801      	subs	r0, #1
 800263a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800263e:	d20b      	bcs.n	8002658 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002640:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002644:	21f0      	movs	r1, #240	; 0xf0
 8002646:	4a05      	ldr	r2, [pc, #20]	; (800265c <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002648:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800264a:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800264e:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002650:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002652:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002654:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002656:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8002658:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 800265a:	4770      	bx	lr
 800265c:	e000ed00 	.word	0xe000ed00

08002660 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002660:	b510      	push	{r4, lr}
  uint32_t tmp = 0U;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8002662:	b348      	cbz	r0, 80026b8 <HAL_DMA_Init+0x58>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002664:	2214      	movs	r2, #20
 8002666:	6801      	ldr	r1, [r0, #0]
 8002668:	4b14      	ldr	r3, [pc, #80]	; (80026bc <HAL_DMA_Init+0x5c>)
 800266a:	440b      	add	r3, r1
 800266c:	fbb3 f3f2 	udiv	r3, r3, r2
 8002670:	009b      	lsls	r3, r3, #2
 8002672:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->DmaBaseAddress = DMA1;
 8002674:	4b12      	ldr	r3, [pc, #72]	; (80026c0 <HAL_DMA_Init+0x60>)
 8002676:	63c3      	str	r3, [r0, #60]	; 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002678:	2302      	movs	r3, #2
 800267a:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800267e:	e9d0 3401 	ldrd	r3, r4, [r0, #4]
 8002682:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002684:	68c4      	ldr	r4, [r0, #12]
  tmp = hdma->Instance->CCR;
 8002686:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002688:	4323      	orrs	r3, r4
 800268a:	6904      	ldr	r4, [r0, #16]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 800268c:	f422 527f 	bic.w	r2, r2, #16320	; 0x3fc0
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002690:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002692:	6944      	ldr	r4, [r0, #20]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002694:	f022 0230 	bic.w	r2, r2, #48	; 0x30
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002698:	4323      	orrs	r3, r4
 800269a:	6984      	ldr	r4, [r0, #24]
 800269c:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 800269e:	69c4      	ldr	r4, [r0, #28]
 80026a0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 80026a2:	4313      	orrs	r3, r2

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80026a4:	600b      	str	r3, [r1, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80026a6:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026a8:	2300      	movs	r3, #0
 80026aa:	6383      	str	r3, [r0, #56]	; 0x38
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80026ac:	f880 3020 	strb.w	r3, [r0, #32]
  hdma->State = HAL_DMA_STATE_READY;
 80026b0:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21

  return HAL_OK;
 80026b4:	4618      	mov	r0, r3
}
 80026b6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80026b8:	2001      	movs	r0, #1
 80026ba:	e7fc      	b.n	80026b6 <HAL_DMA_Init+0x56>
 80026bc:	bffdfff8 	.word	0xbffdfff8
 80026c0:	40020000 	.word	0x40020000

080026c4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80026c4:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80026c6:	f890 4020 	ldrb.w	r4, [r0, #32]
 80026ca:	2c01      	cmp	r4, #1
 80026cc:	d034      	beq.n	8002738 <HAL_DMA_Start_IT+0x74>
 80026ce:	2401      	movs	r4, #1
 80026d0:	f880 4020 	strb.w	r4, [r0, #32]
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80026d4:	f890 4021 	ldrb.w	r4, [r0, #33]	; 0x21
 80026d8:	2600      	movs	r6, #0
 80026da:	2c01      	cmp	r4, #1
 80026dc:	b2e5      	uxtb	r5, r4
 80026de:	f04f 0402 	mov.w	r4, #2
 80026e2:	d127      	bne.n	8002734 <HAL_DMA_Start_IT+0x70>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80026e4:	f880 4021 	strb.w	r4, [r0, #33]	; 0x21
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
    
    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80026e8:	6804      	ldr	r4, [r0, #0]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80026ea:	6386      	str	r6, [r0, #56]	; 0x38
    __HAL_DMA_DISABLE(hdma);
 80026ec:	6826      	ldr	r6, [r4, #0]
 80026ee:	f026 0601 	bic.w	r6, r6, #1
 80026f2:	6026      	str	r6, [r4, #0]
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80026f4:	e9d0 670f 	ldrd	r6, r7, [r0, #60]	; 0x3c
 80026f8:	40bd      	lsls	r5, r7
 80026fa:	6075      	str	r5, [r6, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80026fc:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80026fe:	6843      	ldr	r3, [r0, #4]
 8002700:	2b10      	cmp	r3, #16
    if(NULL != hdma->XferHalfCpltCallback)
 8002702:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002704:	bf0b      	itete	eq
 8002706:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8002708:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 800270a:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 800270c:	60e2      	strne	r2, [r4, #12]
    if(NULL != hdma->XferHalfCpltCallback)
 800270e:	b14b      	cbz	r3, 8002724 <HAL_DMA_Start_IT+0x60>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002710:	6823      	ldr	r3, [r4, #0]
 8002712:	f043 030e 	orr.w	r3, r3, #14
  HAL_StatusTypeDef status = HAL_OK;
 8002716:	2000      	movs	r0, #0
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002718:	6023      	str	r3, [r4, #0]
    __HAL_DMA_ENABLE(hdma);
 800271a:	6823      	ldr	r3, [r4, #0]
 800271c:	f043 0301 	orr.w	r3, r3, #1
 8002720:	6023      	str	r3, [r4, #0]
}
 8002722:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002724:	6823      	ldr	r3, [r4, #0]
 8002726:	f023 0304 	bic.w	r3, r3, #4
 800272a:	6023      	str	r3, [r4, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 800272c:	6823      	ldr	r3, [r4, #0]
 800272e:	f043 030a 	orr.w	r3, r3, #10
 8002732:	e7f0      	b.n	8002716 <HAL_DMA_Start_IT+0x52>
    __HAL_UNLOCK(hdma); 
 8002734:	f880 6020 	strb.w	r6, [r0, #32]
  __HAL_LOCK(hdma);
 8002738:	2002      	movs	r0, #2
 800273a:	e7f2      	b.n	8002722 <HAL_DMA_Start_IT+0x5e>

0800273c <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800273c:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002740:	2b02      	cmp	r3, #2
 8002742:	d006      	beq.n	8002752 <HAL_DMA_Abort+0x16>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002744:	2304      	movs	r3, #4
 8002746:	6383      	str	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8002748:	2300      	movs	r3, #0
 800274a:	f880 3020 	strb.w	r3, [r0, #32]
    return HAL_ERROR;
 800274e:	2001      	movs	r0, #1
 8002750:	4770      	bx	lr
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002752:	6803      	ldr	r3, [r0, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002754:	6bc1      	ldr	r1, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002756:	681a      	ldr	r2, [r3, #0]
 8002758:	f022 020e 	bic.w	r2, r2, #14
 800275c:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800275e:	681a      	ldr	r2, [r3, #0]
 8002760:	f022 0201 	bic.w	r2, r2, #1
 8002764:	601a      	str	r2, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002766:	2201      	movs	r2, #1
 8002768:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800276a:	fa02 f303 	lsl.w	r3, r2, r3
 800276e:	604b      	str	r3, [r1, #4]
  __HAL_UNLOCK(hdma);      
 8002770:	2300      	movs	r3, #0
  hdma->State = HAL_DMA_STATE_READY;
 8002772:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  __HAL_UNLOCK(hdma);      
 8002776:	f880 3020 	strb.w	r3, [r0, #32]
  return status; 
 800277a:	4618      	mov	r0, r3
}
 800277c:	4770      	bx	lr
	...

08002780 <HAL_DMA_Abort_IT>:
{  
 8002780:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002782:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 8002786:	2b02      	cmp	r3, #2
 8002788:	d003      	beq.n	8002792 <HAL_DMA_Abort_IT+0x12>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800278a:	2304      	movs	r3, #4
 800278c:	6383      	str	r3, [r0, #56]	; 0x38
    status = HAL_ERROR;
 800278e:	2001      	movs	r0, #1
}
 8002790:	bd10      	pop	{r4, pc}
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002792:	6803      	ldr	r3, [r0, #0]
 8002794:	681a      	ldr	r2, [r3, #0]
 8002796:	f022 020e 	bic.w	r2, r2, #14
 800279a:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 800279c:	681a      	ldr	r2, [r3, #0]
 800279e:	f022 0201 	bic.w	r2, r2, #1
 80027a2:	601a      	str	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027a4:	4a18      	ldr	r2, [pc, #96]	; (8002808 <HAL_DMA_Abort_IT+0x88>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d01f      	beq.n	80027ea <HAL_DMA_Abort_IT+0x6a>
 80027aa:	3214      	adds	r2, #20
 80027ac:	4293      	cmp	r3, r2
 80027ae:	d01e      	beq.n	80027ee <HAL_DMA_Abort_IT+0x6e>
 80027b0:	3214      	adds	r2, #20
 80027b2:	4293      	cmp	r3, r2
 80027b4:	d01d      	beq.n	80027f2 <HAL_DMA_Abort_IT+0x72>
 80027b6:	3214      	adds	r2, #20
 80027b8:	4293      	cmp	r3, r2
 80027ba:	d01d      	beq.n	80027f8 <HAL_DMA_Abort_IT+0x78>
 80027bc:	3214      	adds	r2, #20
 80027be:	4293      	cmp	r3, r2
 80027c0:	d01d      	beq.n	80027fe <HAL_DMA_Abort_IT+0x7e>
 80027c2:	3214      	adds	r2, #20
 80027c4:	4293      	cmp	r3, r2
 80027c6:	bf0c      	ite	eq
 80027c8:	f44f 1380 	moveq.w	r3, #1048576	; 0x100000
 80027cc:	f04f 7380 	movne.w	r3, #16777216	; 0x1000000
 80027d0:	4a0e      	ldr	r2, [pc, #56]	; (800280c <HAL_DMA_Abort_IT+0x8c>)
    __HAL_UNLOCK(hdma);
 80027d2:	2400      	movs	r4, #0
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027d4:	6053      	str	r3, [r2, #4]
    hdma->State = HAL_DMA_STATE_READY;
 80027d6:	2301      	movs	r3, #1
 80027d8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    if(hdma->XferAbortCallback != NULL)
 80027dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80027de:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80027e2:	b17b      	cbz	r3, 8002804 <HAL_DMA_Abort_IT+0x84>
      hdma->XferAbortCallback(hdma);
 80027e4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80027e6:	4620      	mov	r0, r4
 80027e8:	e7d2      	b.n	8002790 <HAL_DMA_Abort_IT+0x10>
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80027ea:	2301      	movs	r3, #1
 80027ec:	e7f0      	b.n	80027d0 <HAL_DMA_Abort_IT+0x50>
 80027ee:	2310      	movs	r3, #16
 80027f0:	e7ee      	b.n	80027d0 <HAL_DMA_Abort_IT+0x50>
 80027f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80027f6:	e7eb      	b.n	80027d0 <HAL_DMA_Abort_IT+0x50>
 80027f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80027fc:	e7e8      	b.n	80027d0 <HAL_DMA_Abort_IT+0x50>
 80027fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002802:	e7e5      	b.n	80027d0 <HAL_DMA_Abort_IT+0x50>
  HAL_StatusTypeDef status = HAL_OK;
 8002804:	4618      	mov	r0, r3
 8002806:	e7c3      	b.n	8002790 <HAL_DMA_Abort_IT+0x10>
 8002808:	40020008 	.word	0x40020008
 800280c:	40020000 	.word	0x40020000

08002810 <HAL_DMA_IRQHandler>:
{
 8002810:	b470      	push	{r4, r5, r6}
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002812:	2504      	movs	r5, #4
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002814:	6bc6      	ldr	r6, [r0, #60]	; 0x3c
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002816:	6c02      	ldr	r2, [r0, #64]	; 0x40
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002818:	6834      	ldr	r4, [r6, #0]
  uint32_t source_it = hdma->Instance->CCR;
 800281a:	6803      	ldr	r3, [r0, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 800281c:	4095      	lsls	r5, r2
 800281e:	4225      	tst	r5, r4
  uint32_t source_it = hdma->Instance->CCR;
 8002820:	6819      	ldr	r1, [r3, #0]
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8002822:	d032      	beq.n	800288a <HAL_DMA_IRQHandler+0x7a>
 8002824:	074d      	lsls	r5, r1, #29
 8002826:	d530      	bpl.n	800288a <HAL_DMA_IRQHandler+0x7a>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002828:	681a      	ldr	r2, [r3, #0]
 800282a:	0696      	lsls	r6, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800282c:	bf5e      	ittt	pl
 800282e:	681a      	ldrpl	r2, [r3, #0]
 8002830:	f022 0204 	bicpl.w	r2, r2, #4
 8002834:	601a      	strpl	r2, [r3, #0]
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002836:	4a3e      	ldr	r2, [pc, #248]	; (8002930 <HAL_DMA_IRQHandler+0x120>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d019      	beq.n	8002870 <HAL_DMA_IRQHandler+0x60>
 800283c:	3214      	adds	r2, #20
 800283e:	4293      	cmp	r3, r2
 8002840:	d018      	beq.n	8002874 <HAL_DMA_IRQHandler+0x64>
 8002842:	3214      	adds	r2, #20
 8002844:	4293      	cmp	r3, r2
 8002846:	d017      	beq.n	8002878 <HAL_DMA_IRQHandler+0x68>
 8002848:	3214      	adds	r2, #20
 800284a:	4293      	cmp	r3, r2
 800284c:	d017      	beq.n	800287e <HAL_DMA_IRQHandler+0x6e>
 800284e:	3214      	adds	r2, #20
 8002850:	4293      	cmp	r3, r2
 8002852:	d017      	beq.n	8002884 <HAL_DMA_IRQHandler+0x74>
 8002854:	3214      	adds	r2, #20
 8002856:	4293      	cmp	r3, r2
 8002858:	bf0c      	ite	eq
 800285a:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 800285e:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8002862:	4a34      	ldr	r2, [pc, #208]	; (8002934 <HAL_DMA_IRQHandler+0x124>)
 8002864:	6053      	str	r3, [r2, #4]
    if(hdma->XferHalfCpltCallback != NULL)
 8002866:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
    if (hdma->XferErrorCallback != NULL)
 8002868:	2b00      	cmp	r3, #0
 800286a:	d05e      	beq.n	800292a <HAL_DMA_IRQHandler+0x11a>
}
 800286c:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 800286e:	4718      	bx	r3
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8002870:	2304      	movs	r3, #4
 8002872:	e7f6      	b.n	8002862 <HAL_DMA_IRQHandler+0x52>
 8002874:	2340      	movs	r3, #64	; 0x40
 8002876:	e7f4      	b.n	8002862 <HAL_DMA_IRQHandler+0x52>
 8002878:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800287c:	e7f1      	b.n	8002862 <HAL_DMA_IRQHandler+0x52>
 800287e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8002882:	e7ee      	b.n	8002862 <HAL_DMA_IRQHandler+0x52>
 8002884:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8002888:	e7eb      	b.n	8002862 <HAL_DMA_IRQHandler+0x52>
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 800288a:	2502      	movs	r5, #2
 800288c:	4095      	lsls	r5, r2
 800288e:	4225      	tst	r5, r4
 8002890:	d035      	beq.n	80028fe <HAL_DMA_IRQHandler+0xee>
 8002892:	078d      	lsls	r5, r1, #30
 8002894:	d533      	bpl.n	80028fe <HAL_DMA_IRQHandler+0xee>
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002896:	681a      	ldr	r2, [r3, #0]
 8002898:	0694      	lsls	r4, r2, #26
 800289a:	d406      	bmi.n	80028aa <HAL_DMA_IRQHandler+0x9a>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	f022 020a 	bic.w	r2, r2, #10
 80028a2:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 80028a4:	2201      	movs	r2, #1
 80028a6:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028aa:	4a21      	ldr	r2, [pc, #132]	; (8002930 <HAL_DMA_IRQHandler+0x120>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d019      	beq.n	80028e4 <HAL_DMA_IRQHandler+0xd4>
 80028b0:	3214      	adds	r2, #20
 80028b2:	4293      	cmp	r3, r2
 80028b4:	d018      	beq.n	80028e8 <HAL_DMA_IRQHandler+0xd8>
 80028b6:	3214      	adds	r2, #20
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d017      	beq.n	80028ec <HAL_DMA_IRQHandler+0xdc>
 80028bc:	3214      	adds	r2, #20
 80028be:	4293      	cmp	r3, r2
 80028c0:	d017      	beq.n	80028f2 <HAL_DMA_IRQHandler+0xe2>
 80028c2:	3214      	adds	r2, #20
 80028c4:	4293      	cmp	r3, r2
 80028c6:	d017      	beq.n	80028f8 <HAL_DMA_IRQHandler+0xe8>
 80028c8:	3214      	adds	r2, #20
 80028ca:	4293      	cmp	r3, r2
 80028cc:	bf0c      	ite	eq
 80028ce:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 80028d2:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 80028d6:	4a17      	ldr	r2, [pc, #92]	; (8002934 <HAL_DMA_IRQHandler+0x124>)
 80028d8:	6053      	str	r3, [r2, #4]
    __HAL_UNLOCK(hdma);
 80028da:	2300      	movs	r3, #0
 80028dc:	f880 3020 	strb.w	r3, [r0, #32]
    if(hdma->XferCpltCallback != NULL)
 80028e0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80028e2:	e7c1      	b.n	8002868 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 80028e4:	2302      	movs	r3, #2
 80028e6:	e7f6      	b.n	80028d6 <HAL_DMA_IRQHandler+0xc6>
 80028e8:	2320      	movs	r3, #32
 80028ea:	e7f4      	b.n	80028d6 <HAL_DMA_IRQHandler+0xc6>
 80028ec:	f44f 7300 	mov.w	r3, #512	; 0x200
 80028f0:	e7f1      	b.n	80028d6 <HAL_DMA_IRQHandler+0xc6>
 80028f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80028f6:	e7ee      	b.n	80028d6 <HAL_DMA_IRQHandler+0xc6>
 80028f8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80028fc:	e7eb      	b.n	80028d6 <HAL_DMA_IRQHandler+0xc6>
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 80028fe:	2508      	movs	r5, #8
 8002900:	4095      	lsls	r5, r2
 8002902:	4225      	tst	r5, r4
 8002904:	d011      	beq.n	800292a <HAL_DMA_IRQHandler+0x11a>
 8002906:	0709      	lsls	r1, r1, #28
 8002908:	d50f      	bpl.n	800292a <HAL_DMA_IRQHandler+0x11a>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800290a:	6819      	ldr	r1, [r3, #0]
 800290c:	f021 010e 	bic.w	r1, r1, #14
 8002910:	6019      	str	r1, [r3, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002912:	2301      	movs	r3, #1
 8002914:	fa03 f202 	lsl.w	r2, r3, r2
 8002918:	6072      	str	r2, [r6, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800291a:	6383      	str	r3, [r0, #56]	; 0x38
    hdma->State = HAL_DMA_STATE_READY;
 800291c:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21
    __HAL_UNLOCK(hdma);
 8002920:	2300      	movs	r3, #0
 8002922:	f880 3020 	strb.w	r3, [r0, #32]
    if (hdma->XferErrorCallback != NULL)
 8002926:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8002928:	e79e      	b.n	8002868 <HAL_DMA_IRQHandler+0x58>
}
 800292a:	bc70      	pop	{r4, r5, r6}
 800292c:	4770      	bx	lr
 800292e:	bf00      	nop
 8002930:	40020008 	.word	0x40020008
 8002934:	40020000 	.word	0x40020000

08002938 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002938:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position = 0x00u;
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800293c:	2200      	movs	r2, #0
  uint32_t position = 0x00u;
 800293e:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002940:	4f64      	ldr	r7, [pc, #400]	; (8002ad4 <HAL_GPIO_Init+0x19c>)
 8002942:	4b65      	ldr	r3, [pc, #404]	; (8002ad8 <HAL_GPIO_Init+0x1a0>)
      switch (GPIO_Init->Mode)
 8002944:	f8df c194 	ldr.w	ip, [pc, #404]	; 8002adc <HAL_GPIO_Init+0x1a4>
 8002948:	f8df e194 	ldr.w	lr, [pc, #404]	; 8002ae0 <HAL_GPIO_Init+0x1a8>
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800294c:	680d      	ldr	r5, [r1, #0]
 800294e:	fa35 f406 	lsrs.w	r4, r5, r6
 8002952:	d102      	bne.n	800295a <HAL_GPIO_Init+0x22>
      }
    }

	position++;
  }
}
 8002954:	b003      	add	sp, #12
 8002956:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    ioposition = (0x01uL << position);
 800295a:	f04f 0801 	mov.w	r8, #1
 800295e:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002962:	ea05 0408 	and.w	r4, r5, r8
    if (iocurrent == ioposition)
 8002966:	ea38 0505 	bics.w	r5, r8, r5
 800296a:	d17b      	bne.n	8002a64 <HAL_GPIO_Init+0x12c>
      switch (GPIO_Init->Mode)
 800296c:	684d      	ldr	r5, [r1, #4]
 800296e:	2d03      	cmp	r5, #3
 8002970:	d807      	bhi.n	8002982 <HAL_GPIO_Init+0x4a>
 8002972:	3d01      	subs	r5, #1
 8002974:	2d02      	cmp	r5, #2
 8002976:	f200 8088 	bhi.w	8002a8a <HAL_GPIO_Init+0x152>
 800297a:	e8df f005 	tbb	[pc, r5]
 800297e:	9b96      	.short	0x9b96
 8002980:	a1          	.byte	0xa1
 8002981:	00          	.byte	0x00
 8002982:	2d12      	cmp	r5, #18
 8002984:	f000 8099 	beq.w	8002aba <HAL_GPIO_Init+0x182>
 8002988:	d86e      	bhi.n	8002a68 <HAL_GPIO_Init+0x130>
 800298a:	2d11      	cmp	r5, #17
 800298c:	f000 808f 	beq.w	8002aae <HAL_GPIO_Init+0x176>
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002990:	2cff      	cmp	r4, #255	; 0xff
 8002992:	bf98      	it	ls
 8002994:	4682      	movls	sl, r0
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002996:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800299a:	bf88      	it	hi
 800299c:	f100 0a04 	addhi.w	sl, r0, #4
 80029a0:	ea4f 0586 	mov.w	r5, r6, lsl #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029a4:	f8da 8000 	ldr.w	r8, [sl]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 80029a8:	bf88      	it	hi
 80029aa:	3d20      	subhi	r5, #32
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80029ac:	fa09 fb05 	lsl.w	fp, r9, r5
 80029b0:	ea28 080b 	bic.w	r8, r8, fp
 80029b4:	fa02 f505 	lsl.w	r5, r2, r5
 80029b8:	ea48 0505 	orr.w	r5, r8, r5
 80029bc:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80029c0:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80029c4:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80029c8:	d04c      	beq.n	8002a64 <HAL_GPIO_Init+0x12c>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029ca:	69bd      	ldr	r5, [r7, #24]
 80029cc:	f026 0803 	bic.w	r8, r6, #3
 80029d0:	f045 0501 	orr.w	r5, r5, #1
 80029d4:	61bd      	str	r5, [r7, #24]
 80029d6:	69bd      	ldr	r5, [r7, #24]
 80029d8:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80029dc:	f005 0501 	and.w	r5, r5, #1
 80029e0:	9501      	str	r5, [sp, #4]
 80029e2:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029e6:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 80029ea:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029ec:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2u];
 80029f0:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80029f4:	fa09 f90b 	lsl.w	r9, r9, fp
 80029f8:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80029fc:	4d39      	ldr	r5, [pc, #228]	; (8002ae4 <HAL_GPIO_Init+0x1ac>)
 80029fe:	42a8      	cmp	r0, r5
 8002a00:	d062      	beq.n	8002ac8 <HAL_GPIO_Init+0x190>
 8002a02:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a06:	42a8      	cmp	r0, r5
 8002a08:	d060      	beq.n	8002acc <HAL_GPIO_Init+0x194>
 8002a0a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a0e:	42a8      	cmp	r0, r5
 8002a10:	d05e      	beq.n	8002ad0 <HAL_GPIO_Init+0x198>
 8002a12:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8002a16:	42a8      	cmp	r0, r5
 8002a18:	bf0c      	ite	eq
 8002a1a:	2503      	moveq	r5, #3
 8002a1c:	2504      	movne	r5, #4
 8002a1e:	fa05 f50b 	lsl.w	r5, r5, fp
 8002a22:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2u] = temp;
 8002a26:	f8c8 5008 	str.w	r5, [r8, #8]
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a2a:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002a2c:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 8002a30:	bf14      	ite	ne
 8002a32:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002a34:	43a5      	biceq	r5, r4
 8002a36:	609d      	str	r5, [r3, #8]
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a38:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002a3a:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8002a3e:	bf14      	ite	ne
 8002a40:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002a42:	43a5      	biceq	r5, r4
 8002a44:	60dd      	str	r5, [r3, #12]
          SET_BIT(EXTI->EMR, iocurrent);
 8002a46:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002a48:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 8002a4c:	bf14      	ite	ne
 8002a4e:	4325      	orrne	r5, r4
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002a50:	43a5      	biceq	r5, r4
 8002a52:	605d      	str	r5, [r3, #4]
          SET_BIT(EXTI->IMR, iocurrent);
 8002a54:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002a56:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 8002a5a:	bf14      	ite	ne
 8002a5c:	432c      	orrne	r4, r5
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002a5e:	ea25 0404 	biceq.w	r4, r5, r4
 8002a62:	601c      	str	r4, [r3, #0]
	position++;
 8002a64:	3601      	adds	r6, #1
 8002a66:	e771      	b.n	800294c <HAL_GPIO_Init+0x14>
      switch (GPIO_Init->Mode)
 8002a68:	f8df 907c 	ldr.w	r9, [pc, #124]	; 8002ae8 <HAL_GPIO_Init+0x1b0>
 8002a6c:	454d      	cmp	r5, r9
 8002a6e:	d00c      	beq.n	8002a8a <HAL_GPIO_Init+0x152>
 8002a70:	d817      	bhi.n	8002aa2 <HAL_GPIO_Init+0x16a>
 8002a72:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8002a76:	454d      	cmp	r5, r9
 8002a78:	d007      	beq.n	8002a8a <HAL_GPIO_Init+0x152>
 8002a7a:	f509 2970 	add.w	r9, r9, #983040	; 0xf0000
 8002a7e:	454d      	cmp	r5, r9
 8002a80:	d003      	beq.n	8002a8a <HAL_GPIO_Init+0x152>
 8002a82:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 8002a86:	454d      	cmp	r5, r9
 8002a88:	d182      	bne.n	8002990 <HAL_GPIO_Init+0x58>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002a8a:	688a      	ldr	r2, [r1, #8]
 8002a8c:	b1d2      	cbz	r2, 8002ac4 <HAL_GPIO_Init+0x18c>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002a8e:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 8002a90:	bf08      	it	eq
 8002a92:	f8c0 8010 	streq.w	r8, [r0, #16]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002a96:	f04f 0208 	mov.w	r2, #8
            GPIOx->BRR = ioposition;
 8002a9a:	bf18      	it	ne
 8002a9c:	f8c0 8014 	strne.w	r8, [r0, #20]
 8002aa0:	e776      	b.n	8002990 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002aa2:	4565      	cmp	r5, ip
 8002aa4:	d0f1      	beq.n	8002a8a <HAL_GPIO_Init+0x152>
 8002aa6:	4575      	cmp	r5, lr
 8002aa8:	e7ee      	b.n	8002a88 <HAL_GPIO_Init+0x150>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002aaa:	68ca      	ldr	r2, [r1, #12]
          break;
 8002aac:	e770      	b.n	8002990 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002aae:	68ca      	ldr	r2, [r1, #12]
 8002ab0:	3204      	adds	r2, #4
          break;
 8002ab2:	e76d      	b.n	8002990 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ab4:	68ca      	ldr	r2, [r1, #12]
 8002ab6:	3208      	adds	r2, #8
          break;
 8002ab8:	e76a      	b.n	8002990 <HAL_GPIO_Init+0x58>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002aba:	68ca      	ldr	r2, [r1, #12]
 8002abc:	320c      	adds	r2, #12
          break;
 8002abe:	e767      	b.n	8002990 <HAL_GPIO_Init+0x58>
      switch (GPIO_Init->Mode)
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	e765      	b.n	8002990 <HAL_GPIO_Init+0x58>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ac4:	2204      	movs	r2, #4
 8002ac6:	e763      	b.n	8002990 <HAL_GPIO_Init+0x58>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ac8:	2500      	movs	r5, #0
 8002aca:	e7a8      	b.n	8002a1e <HAL_GPIO_Init+0xe6>
 8002acc:	2501      	movs	r5, #1
 8002ace:	e7a6      	b.n	8002a1e <HAL_GPIO_Init+0xe6>
 8002ad0:	2502      	movs	r5, #2
 8002ad2:	e7a4      	b.n	8002a1e <HAL_GPIO_Init+0xe6>
 8002ad4:	40021000 	.word	0x40021000
 8002ad8:	40010400 	.word	0x40010400
 8002adc:	10310000 	.word	0x10310000
 8002ae0:	10320000 	.word	0x10320000
 8002ae4:	40010800 	.word	0x40010800
 8002ae8:	10220000 	.word	0x10220000

08002aec <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002aec:	6883      	ldr	r3, [r0, #8]
 8002aee:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 8002af0:	bf14      	ite	ne
 8002af2:	2001      	movne	r0, #1
 8002af4:	2000      	moveq	r0, #0
 8002af6:	4770      	bx	lr

08002af8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002af8:	b10a      	cbz	r2, 8002afe <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002afa:	6101      	str	r1, [r0, #16]
  }
}
 8002afc:	4770      	bx	lr
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002afe:	0409      	lsls	r1, r1, #16
 8002b00:	e7fb      	b.n	8002afa <HAL_GPIO_WritePin+0x2>

08002b02 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002b02:	68c3      	ldr	r3, [r0, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002b04:	ea01 0203 	and.w	r2, r1, r3
 8002b08:	ea21 0103 	bic.w	r1, r1, r3
 8002b0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8002b10:	6101      	str	r1, [r0, #16]
}
 8002b12:	4770      	bx	lr

08002b14 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002b14:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002b16:	4604      	mov	r4, r0
 8002b18:	b908      	cbnz	r0, 8002b1e <HAL_I2C_Init+0xa>
  {
    return HAL_ERROR;
 8002b1a:	2001      	movs	r0, #1
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->PreviousState = I2C_STATE_NONE;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 8002b1c:	bd70      	pop	{r4, r5, r6, pc}
  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002b1e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8002b22:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002b26:	b91b      	cbnz	r3, 8002b30 <HAL_I2C_Init+0x1c>
    hi2c->Lock = HAL_UNLOCKED;
 8002b28:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_I2C_MspInit(hi2c);
 8002b2c:	f7fe fe16 	bl	800175c <HAL_I2C_MspInit>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002b30:	2324      	movs	r3, #36	; 0x24
 8002b32:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_I2C_DISABLE(hi2c);
 8002b36:	6823      	ldr	r3, [r4, #0]
 8002b38:	681a      	ldr	r2, [r3, #0]
 8002b3a:	f022 0201 	bic.w	r2, r2, #1
 8002b3e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002b46:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002b4e:	601a      	str	r2, [r3, #0]
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002b50:	f000 fae6 	bl	8003120 <HAL_RCC_GetPCLK1Freq>
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002b54:	4a3f      	ldr	r2, [pc, #252]	; (8002c54 <HAL_I2C_Init+0x140>)
 8002b56:	6863      	ldr	r3, [r4, #4]
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	bf94      	ite	ls
 8002b5c:	4a3e      	ldrls	r2, [pc, #248]	; (8002c58 <HAL_I2C_Init+0x144>)
 8002b5e:	4a3f      	ldrhi	r2, [pc, #252]	; (8002c5c <HAL_I2C_Init+0x148>)
 8002b60:	4290      	cmp	r0, r2
 8002b62:	bf8c      	ite	hi
 8002b64:	2200      	movhi	r2, #0
 8002b66:	2201      	movls	r2, #1
 8002b68:	2a00      	cmp	r2, #0
 8002b6a:	d1d6      	bne.n	8002b1a <HAL_I2C_Init+0x6>
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b6c:	4e39      	ldr	r6, [pc, #228]	; (8002c54 <HAL_I2C_Init+0x140>)
  freqrange = I2C_FREQRANGE(pclk1);
 8002b6e:	493c      	ldr	r1, [pc, #240]	; (8002c60 <HAL_I2C_Init+0x14c>)
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b70:	42b3      	cmp	r3, r6
  freqrange = I2C_FREQRANGE(pclk1);
 8002b72:	fbb0 f1f1 	udiv	r1, r0, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b76:	bf88      	it	hi
 8002b78:	f44f 7696 	movhi.w	r6, #300	; 0x12c
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b7c:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b7e:	f100 30ff 	add.w	r0, r0, #4294967295
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b82:	6855      	ldr	r5, [r2, #4]
 8002b84:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002b88:	ea45 0501 	orr.w	r5, r5, r1
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b8c:	bf82      	ittt	hi
 8002b8e:	4371      	mulhi	r1, r6
 8002b90:	f44f 767a 	movhi.w	r6, #1000	; 0x3e8
 8002b94:	fbb1 f1f6 	udivhi	r1, r1, r6
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b98:	6055      	str	r5, [r2, #4]
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b9a:	6a15      	ldr	r5, [r2, #32]
 8002b9c:	3101      	adds	r1, #1
 8002b9e:	f025 053f 	bic.w	r5, r5, #63	; 0x3f
 8002ba2:	4329      	orrs	r1, r5
 8002ba4:	6211      	str	r1, [r2, #32]
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002ba6:	69d1      	ldr	r1, [r2, #28]
 8002ba8:	4d2a      	ldr	r5, [pc, #168]	; (8002c54 <HAL_I2C_Init+0x140>)
 8002baa:	f421 414f 	bic.w	r1, r1, #52992	; 0xcf00
 8002bae:	42ab      	cmp	r3, r5
 8002bb0:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002bb4:	d832      	bhi.n	8002c1c <HAL_I2C_Init+0x108>
 8002bb6:	005b      	lsls	r3, r3, #1
 8002bb8:	fbb0 f0f3 	udiv	r0, r0, r3
 8002bbc:	1c43      	adds	r3, r0, #1
 8002bbe:	f640 70fc 	movw	r0, #4092	; 0xffc
 8002bc2:	4203      	tst	r3, r0
 8002bc4:	d042      	beq.n	8002c4c <HAL_I2C_Init+0x138>
 8002bc6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bca:	430b      	orrs	r3, r1
 8002bcc:	61d3      	str	r3, [r2, #28]
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002bce:	6811      	ldr	r1, [r2, #0]
 8002bd0:	e9d4 3007 	ldrd	r3, r0, [r4, #28]
 8002bd4:	f021 01c0 	bic.w	r1, r1, #192	; 0xc0
 8002bd8:	4303      	orrs	r3, r0
 8002bda:	430b      	orrs	r3, r1
 8002bdc:	6013      	str	r3, [r2, #0]
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002bde:	6891      	ldr	r1, [r2, #8]
 8002be0:	e9d4 0303 	ldrd	r0, r3, [r4, #12]
 8002be4:	f421 4103 	bic.w	r1, r1, #33536	; 0x8300
 8002be8:	4303      	orrs	r3, r0
 8002bea:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002bee:	430b      	orrs	r3, r1
 8002bf0:	6093      	str	r3, [r2, #8]
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002bf2:	68d1      	ldr	r1, [r2, #12]
 8002bf4:	e9d4 3005 	ldrd	r3, r0, [r4, #20]
 8002bf8:	f021 01ff 	bic.w	r1, r1, #255	; 0xff
 8002bfc:	4303      	orrs	r3, r0
 8002bfe:	430b      	orrs	r3, r1
 8002c00:	60d3      	str	r3, [r2, #12]
  __HAL_I2C_ENABLE(hi2c);
 8002c02:	6813      	ldr	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c04:	2000      	movs	r0, #0
  __HAL_I2C_ENABLE(hi2c);
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	6013      	str	r3, [r2, #0]
  hi2c->State = HAL_I2C_STATE_READY;
 8002c0c:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002c0e:	6420      	str	r0, [r4, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002c10:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002c14:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c16:	f884 003e 	strb.w	r0, [r4, #62]	; 0x3e
  return HAL_OK;
 8002c1a:	e77f      	b.n	8002b1c <HAL_I2C_Init+0x8>
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002c1c:	68a5      	ldr	r5, [r4, #8]
 8002c1e:	b955      	cbnz	r5, 8002c36 <HAL_I2C_Init+0x122>
 8002c20:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8002c24:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c28:	3301      	adds	r3, #1
 8002c2a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c2e:	b17b      	cbz	r3, 8002c50 <HAL_I2C_Init+0x13c>
 8002c30:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002c34:	e7c9      	b.n	8002bca <HAL_I2C_Init+0xb6>
 8002c36:	2519      	movs	r5, #25
 8002c38:	436b      	muls	r3, r5
 8002c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c44:	b123      	cbz	r3, 8002c50 <HAL_I2C_Init+0x13c>
 8002c46:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002c4a:	e7be      	b.n	8002bca <HAL_I2C_Init+0xb6>
 8002c4c:	2304      	movs	r3, #4
 8002c4e:	e7bc      	b.n	8002bca <HAL_I2C_Init+0xb6>
 8002c50:	2301      	movs	r3, #1
 8002c52:	e7ba      	b.n	8002bca <HAL_I2C_Init+0xb6>
 8002c54:	000186a0 	.word	0x000186a0
 8002c58:	001e847f 	.word	0x001e847f
 8002c5c:	003d08ff 	.word	0x003d08ff
 8002c60:	000f4240 	.word	0x000f4240

08002c64 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c64:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c68:	4605      	mov	r5, r0
 8002c6a:	b338      	cbz	r0, 8002cbc <HAL_RCC_OscConfig+0x58>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c6c:	6803      	ldr	r3, [r0, #0]
 8002c6e:	07db      	lsls	r3, r3, #31
 8002c70:	d410      	bmi.n	8002c94 <HAL_RCC_OscConfig+0x30>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c72:	682b      	ldr	r3, [r5, #0]
 8002c74:	079f      	lsls	r7, r3, #30
 8002c76:	d45e      	bmi.n	8002d36 <HAL_RCC_OscConfig+0xd2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c78:	682b      	ldr	r3, [r5, #0]
 8002c7a:	0719      	lsls	r1, r3, #28
 8002c7c:	f100 8095 	bmi.w	8002daa <HAL_RCC_OscConfig+0x146>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c80:	682b      	ldr	r3, [r5, #0]
 8002c82:	075a      	lsls	r2, r3, #29
 8002c84:	f100 80c1 	bmi.w	8002e0a <HAL_RCC_OscConfig+0x1a6>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002c88:	69e8      	ldr	r0, [r5, #28]
 8002c8a:	2800      	cmp	r0, #0
 8002c8c:	f040 812c 	bne.w	8002ee8 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }

  return HAL_OK;
 8002c90:	2000      	movs	r0, #0
 8002c92:	e029      	b.n	8002ce8 <HAL_RCC_OscConfig+0x84>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002c94:	4c90      	ldr	r4, [pc, #576]	; (8002ed8 <HAL_RCC_OscConfig+0x274>)
 8002c96:	6863      	ldr	r3, [r4, #4]
 8002c98:	f003 030c 	and.w	r3, r3, #12
 8002c9c:	2b04      	cmp	r3, #4
 8002c9e:	d007      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x4c>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002ca0:	6863      	ldr	r3, [r4, #4]
 8002ca2:	f003 030c 	and.w	r3, r3, #12
 8002ca6:	2b08      	cmp	r3, #8
 8002ca8:	d10a      	bne.n	8002cc0 <HAL_RCC_OscConfig+0x5c>
 8002caa:	6863      	ldr	r3, [r4, #4]
 8002cac:	03de      	lsls	r6, r3, #15
 8002cae:	d507      	bpl.n	8002cc0 <HAL_RCC_OscConfig+0x5c>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb0:	6823      	ldr	r3, [r4, #0]
 8002cb2:	039c      	lsls	r4, r3, #14
 8002cb4:	d5dd      	bpl.n	8002c72 <HAL_RCC_OscConfig+0xe>
 8002cb6:	686b      	ldr	r3, [r5, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d1da      	bne.n	8002c72 <HAL_RCC_OscConfig+0xe>
          return HAL_ERROR;
 8002cbc:	2001      	movs	r0, #1
 8002cbe:	e013      	b.n	8002ce8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cc0:	686b      	ldr	r3, [r5, #4]
 8002cc2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002cc6:	d112      	bne.n	8002cee <HAL_RCC_OscConfig+0x8a>
 8002cc8:	6823      	ldr	r3, [r4, #0]
 8002cca:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002cce:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002cd0:	f7ff f944 	bl	8001f5c <HAL_GetTick>
 8002cd4:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002cd6:	6823      	ldr	r3, [r4, #0]
 8002cd8:	0398      	lsls	r0, r3, #14
 8002cda:	d4ca      	bmi.n	8002c72 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002cdc:	f7ff f93e 	bl	8001f5c <HAL_GetTick>
 8002ce0:	1b80      	subs	r0, r0, r6
 8002ce2:	2864      	cmp	r0, #100	; 0x64
 8002ce4:	d9f7      	bls.n	8002cd6 <HAL_RCC_OscConfig+0x72>
            return HAL_TIMEOUT;
 8002ce6:	2003      	movs	r0, #3
}
 8002ce8:	b002      	add	sp, #8
 8002cea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002cee:	b99b      	cbnz	r3, 8002d18 <HAL_RCC_OscConfig+0xb4>
 8002cf0:	6823      	ldr	r3, [r4, #0]
 8002cf2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002cf6:	6023      	str	r3, [r4, #0]
 8002cf8:	6823      	ldr	r3, [r4, #0]
 8002cfa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002cfe:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 8002d00:	f7ff f92c 	bl	8001f5c <HAL_GetTick>
 8002d04:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002d06:	6823      	ldr	r3, [r4, #0]
 8002d08:	0399      	lsls	r1, r3, #14
 8002d0a:	d5b2      	bpl.n	8002c72 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d0c:	f7ff f926 	bl	8001f5c <HAL_GetTick>
 8002d10:	1b80      	subs	r0, r0, r6
 8002d12:	2864      	cmp	r0, #100	; 0x64
 8002d14:	d9f7      	bls.n	8002d06 <HAL_RCC_OscConfig+0xa2>
 8002d16:	e7e6      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d18:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d1c:	6823      	ldr	r3, [r4, #0]
 8002d1e:	d103      	bne.n	8002d28 <HAL_RCC_OscConfig+0xc4>
 8002d20:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d24:	6023      	str	r3, [r4, #0]
 8002d26:	e7cf      	b.n	8002cc8 <HAL_RCC_OscConfig+0x64>
 8002d28:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d2c:	6023      	str	r3, [r4, #0]
 8002d2e:	6823      	ldr	r3, [r4, #0]
 8002d30:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d34:	e7cb      	b.n	8002cce <HAL_RCC_OscConfig+0x6a>
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002d36:	4c68      	ldr	r4, [pc, #416]	; (8002ed8 <HAL_RCC_OscConfig+0x274>)
 8002d38:	6863      	ldr	r3, [r4, #4]
 8002d3a:	f013 0f0c 	tst.w	r3, #12
 8002d3e:	d007      	beq.n	8002d50 <HAL_RCC_OscConfig+0xec>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002d40:	6863      	ldr	r3, [r4, #4]
 8002d42:	f003 030c 	and.w	r3, r3, #12
 8002d46:	2b08      	cmp	r3, #8
 8002d48:	d110      	bne.n	8002d6c <HAL_RCC_OscConfig+0x108>
 8002d4a:	6863      	ldr	r3, [r4, #4]
 8002d4c:	03da      	lsls	r2, r3, #15
 8002d4e:	d40d      	bmi.n	8002d6c <HAL_RCC_OscConfig+0x108>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002d50:	6823      	ldr	r3, [r4, #0]
 8002d52:	079b      	lsls	r3, r3, #30
 8002d54:	d502      	bpl.n	8002d5c <HAL_RCC_OscConfig+0xf8>
 8002d56:	692b      	ldr	r3, [r5, #16]
 8002d58:	2b01      	cmp	r3, #1
 8002d5a:	d1af      	bne.n	8002cbc <HAL_RCC_OscConfig+0x58>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5c:	6823      	ldr	r3, [r4, #0]
 8002d5e:	696a      	ldr	r2, [r5, #20]
 8002d60:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002d64:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002d68:	6023      	str	r3, [r4, #0]
 8002d6a:	e785      	b.n	8002c78 <HAL_RCC_OscConfig+0x14>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002d6c:	692a      	ldr	r2, [r5, #16]
 8002d6e:	4b5b      	ldr	r3, [pc, #364]	; (8002edc <HAL_RCC_OscConfig+0x278>)
 8002d70:	b16a      	cbz	r2, 8002d8e <HAL_RCC_OscConfig+0x12a>
        __HAL_RCC_HSI_ENABLE();
 8002d72:	2201      	movs	r2, #1
 8002d74:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d76:	f7ff f8f1 	bl	8001f5c <HAL_GetTick>
 8002d7a:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002d7c:	6823      	ldr	r3, [r4, #0]
 8002d7e:	079f      	lsls	r7, r3, #30
 8002d80:	d4ec      	bmi.n	8002d5c <HAL_RCC_OscConfig+0xf8>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d82:	f7ff f8eb 	bl	8001f5c <HAL_GetTick>
 8002d86:	1b80      	subs	r0, r0, r6
 8002d88:	2802      	cmp	r0, #2
 8002d8a:	d9f7      	bls.n	8002d7c <HAL_RCC_OscConfig+0x118>
 8002d8c:	e7ab      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
        __HAL_RCC_HSI_DISABLE();
 8002d8e:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8002d90:	f7ff f8e4 	bl	8001f5c <HAL_GetTick>
 8002d94:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002d96:	6823      	ldr	r3, [r4, #0]
 8002d98:	0798      	lsls	r0, r3, #30
 8002d9a:	f57f af6d 	bpl.w	8002c78 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d9e:	f7ff f8dd 	bl	8001f5c <HAL_GetTick>
 8002da2:	1b80      	subs	r0, r0, r6
 8002da4:	2802      	cmp	r0, #2
 8002da6:	d9f6      	bls.n	8002d96 <HAL_RCC_OscConfig+0x132>
 8002da8:	e79d      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002daa:	69aa      	ldr	r2, [r5, #24]
 8002dac:	4e4a      	ldr	r6, [pc, #296]	; (8002ed8 <HAL_RCC_OscConfig+0x274>)
 8002dae:	4b4b      	ldr	r3, [pc, #300]	; (8002edc <HAL_RCC_OscConfig+0x278>)
 8002db0:	b1e2      	cbz	r2, 8002dec <HAL_RCC_OscConfig+0x188>
      __HAL_RCC_LSI_ENABLE();
 8002db2:	2201      	movs	r2, #1
 8002db4:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002db8:	f7ff f8d0 	bl	8001f5c <HAL_GetTick>
 8002dbc:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002dbe:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002dc0:	079b      	lsls	r3, r3, #30
 8002dc2:	d50d      	bpl.n	8002de0 <HAL_RCC_OscConfig+0x17c>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002dc4:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8002dc8:	4b45      	ldr	r3, [pc, #276]	; (8002ee0 <HAL_RCC_OscConfig+0x27c>)
 8002dca:	681b      	ldr	r3, [r3, #0]
 8002dcc:	fbb3 f3f2 	udiv	r3, r3, r2
 8002dd0:	9301      	str	r3, [sp, #4]
  do
  {
    __NOP();
 8002dd2:	bf00      	nop
  }
  while (Delay --);
 8002dd4:	9b01      	ldr	r3, [sp, #4]
 8002dd6:	1e5a      	subs	r2, r3, #1
 8002dd8:	9201      	str	r2, [sp, #4]
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d1f9      	bne.n	8002dd2 <HAL_RCC_OscConfig+0x16e>
 8002dde:	e74f      	b.n	8002c80 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002de0:	f7ff f8bc 	bl	8001f5c <HAL_GetTick>
 8002de4:	1b00      	subs	r0, r0, r4
 8002de6:	2802      	cmp	r0, #2
 8002de8:	d9e9      	bls.n	8002dbe <HAL_RCC_OscConfig+0x15a>
 8002dea:	e77c      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
      __HAL_RCC_LSI_DISABLE();
 8002dec:	f8c3 2480 	str.w	r2, [r3, #1152]	; 0x480
      tickstart = HAL_GetTick();
 8002df0:	f7ff f8b4 	bl	8001f5c <HAL_GetTick>
 8002df4:	4604      	mov	r4, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002df6:	6a73      	ldr	r3, [r6, #36]	; 0x24
 8002df8:	079f      	lsls	r7, r3, #30
 8002dfa:	f57f af41 	bpl.w	8002c80 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002dfe:	f7ff f8ad 	bl	8001f5c <HAL_GetTick>
 8002e02:	1b00      	subs	r0, r0, r4
 8002e04:	2802      	cmp	r0, #2
 8002e06:	d9f6      	bls.n	8002df6 <HAL_RCC_OscConfig+0x192>
 8002e08:	e76d      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002e0a:	4c33      	ldr	r4, [pc, #204]	; (8002ed8 <HAL_RCC_OscConfig+0x274>)
 8002e0c:	69e3      	ldr	r3, [r4, #28]
 8002e0e:	00d8      	lsls	r0, r3, #3
 8002e10:	d424      	bmi.n	8002e5c <HAL_RCC_OscConfig+0x1f8>
      pwrclkchanged = SET;
 8002e12:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8002e14:	69e3      	ldr	r3, [r4, #28]
 8002e16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e1a:	61e3      	str	r3, [r4, #28]
 8002e1c:	69e3      	ldr	r3, [r4, #28]
 8002e1e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e22:	9300      	str	r3, [sp, #0]
 8002e24:	9b00      	ldr	r3, [sp, #0]
    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e26:	4e2f      	ldr	r6, [pc, #188]	; (8002ee4 <HAL_RCC_OscConfig+0x280>)
 8002e28:	6833      	ldr	r3, [r6, #0]
 8002e2a:	05d9      	lsls	r1, r3, #23
 8002e2c:	d518      	bpl.n	8002e60 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e2e:	68eb      	ldr	r3, [r5, #12]
 8002e30:	2b01      	cmp	r3, #1
 8002e32:	d126      	bne.n	8002e82 <HAL_RCC_OscConfig+0x21e>
 8002e34:	6a23      	ldr	r3, [r4, #32]
 8002e36:	f043 0301 	orr.w	r3, r3, #1
 8002e3a:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002e3c:	f7ff f88e 	bl	8001f5c <HAL_GetTick>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e40:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8002e44:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002e46:	6a23      	ldr	r3, [r4, #32]
 8002e48:	079b      	lsls	r3, r3, #30
 8002e4a:	d53f      	bpl.n	8002ecc <HAL_RCC_OscConfig+0x268>
    if (pwrclkchanged == SET)
 8002e4c:	2f00      	cmp	r7, #0
 8002e4e:	f43f af1b 	beq.w	8002c88 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e52:	69e3      	ldr	r3, [r4, #28]
 8002e54:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8002e58:	61e3      	str	r3, [r4, #28]
 8002e5a:	e715      	b.n	8002c88 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 8002e5c:	2700      	movs	r7, #0
 8002e5e:	e7e2      	b.n	8002e26 <HAL_RCC_OscConfig+0x1c2>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002e60:	6833      	ldr	r3, [r6, #0]
 8002e62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e66:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8002e68:	f7ff f878 	bl	8001f5c <HAL_GetTick>
 8002e6c:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002e6e:	6833      	ldr	r3, [r6, #0]
 8002e70:	05da      	lsls	r2, r3, #23
 8002e72:	d4dc      	bmi.n	8002e2e <HAL_RCC_OscConfig+0x1ca>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002e74:	f7ff f872 	bl	8001f5c <HAL_GetTick>
 8002e78:	eba0 0008 	sub.w	r0, r0, r8
 8002e7c:	2864      	cmp	r0, #100	; 0x64
 8002e7e:	d9f6      	bls.n	8002e6e <HAL_RCC_OscConfig+0x20a>
 8002e80:	e731      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e82:	b9ab      	cbnz	r3, 8002eb0 <HAL_RCC_OscConfig+0x24c>
 8002e84:	6a23      	ldr	r3, [r4, #32]
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e86:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002e8a:	f023 0301 	bic.w	r3, r3, #1
 8002e8e:	6223      	str	r3, [r4, #32]
 8002e90:	6a23      	ldr	r3, [r4, #32]
 8002e92:	f023 0304 	bic.w	r3, r3, #4
 8002e96:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8002e98:	f7ff f860 	bl	8001f5c <HAL_GetTick>
 8002e9c:	4606      	mov	r6, r0
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002e9e:	6a23      	ldr	r3, [r4, #32]
 8002ea0:	0798      	lsls	r0, r3, #30
 8002ea2:	d5d3      	bpl.n	8002e4c <HAL_RCC_OscConfig+0x1e8>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ea4:	f7ff f85a 	bl	8001f5c <HAL_GetTick>
 8002ea8:	1b80      	subs	r0, r0, r6
 8002eaa:	4540      	cmp	r0, r8
 8002eac:	d9f7      	bls.n	8002e9e <HAL_RCC_OscConfig+0x23a>
 8002eae:	e71a      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002eb0:	2b05      	cmp	r3, #5
 8002eb2:	6a23      	ldr	r3, [r4, #32]
 8002eb4:	d103      	bne.n	8002ebe <HAL_RCC_OscConfig+0x25a>
 8002eb6:	f043 0304 	orr.w	r3, r3, #4
 8002eba:	6223      	str	r3, [r4, #32]
 8002ebc:	e7ba      	b.n	8002e34 <HAL_RCC_OscConfig+0x1d0>
 8002ebe:	f023 0301 	bic.w	r3, r3, #1
 8002ec2:	6223      	str	r3, [r4, #32]
 8002ec4:	6a23      	ldr	r3, [r4, #32]
 8002ec6:	f023 0304 	bic.w	r3, r3, #4
 8002eca:	e7b6      	b.n	8002e3a <HAL_RCC_OscConfig+0x1d6>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002ecc:	f7ff f846 	bl	8001f5c <HAL_GetTick>
 8002ed0:	1b80      	subs	r0, r0, r6
 8002ed2:	4540      	cmp	r0, r8
 8002ed4:	d9b7      	bls.n	8002e46 <HAL_RCC_OscConfig+0x1e2>
 8002ed6:	e706      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
 8002ed8:	40021000 	.word	0x40021000
 8002edc:	42420000 	.word	0x42420000
 8002ee0:	20000000 	.word	0x20000000
 8002ee4:	40007000 	.word	0x40007000
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002ee8:	4c2a      	ldr	r4, [pc, #168]	; (8002f94 <HAL_RCC_OscConfig+0x330>)
 8002eea:	6863      	ldr	r3, [r4, #4]
 8002eec:	f003 030c 	and.w	r3, r3, #12
 8002ef0:	2b08      	cmp	r3, #8
 8002ef2:	d03e      	beq.n	8002f72 <HAL_RCC_OscConfig+0x30e>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002ef4:	2200      	movs	r2, #0
 8002ef6:	4b28      	ldr	r3, [pc, #160]	; (8002f98 <HAL_RCC_OscConfig+0x334>)
 8002ef8:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 8002efa:	661a      	str	r2, [r3, #96]	; 0x60
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002efc:	d12c      	bne.n	8002f58 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 8002efe:	f7ff f82d 	bl	8001f5c <HAL_GetTick>
 8002f02:	4606      	mov	r6, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f04:	6823      	ldr	r3, [r4, #0]
 8002f06:	0199      	lsls	r1, r3, #6
 8002f08:	d420      	bmi.n	8002f4c <HAL_RCC_OscConfig+0x2e8>
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002f0a:	6a2b      	ldr	r3, [r5, #32]
 8002f0c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f10:	d105      	bne.n	8002f1e <HAL_RCC_OscConfig+0x2ba>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002f12:	6862      	ldr	r2, [r4, #4]
 8002f14:	68a9      	ldr	r1, [r5, #8]
 8002f16:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8002f1a:	430a      	orrs	r2, r1
 8002f1c:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f1e:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8002f20:	6862      	ldr	r2, [r4, #4]
 8002f22:	430b      	orrs	r3, r1
 8002f24:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 8002f28:	4313      	orrs	r3, r2
        __HAL_RCC_PLL_ENABLE();
 8002f2a:	2201      	movs	r2, #1
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f2c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 8002f2e:	4b1a      	ldr	r3, [pc, #104]	; (8002f98 <HAL_RCC_OscConfig+0x334>)
 8002f30:	661a      	str	r2, [r3, #96]	; 0x60
        tickstart = HAL_GetTick();
 8002f32:	f7ff f813 	bl	8001f5c <HAL_GetTick>
 8002f36:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	019a      	lsls	r2, r3, #6
 8002f3c:	f53f aea8 	bmi.w	8002c90 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f40:	f7ff f80c 	bl	8001f5c <HAL_GetTick>
 8002f44:	1b40      	subs	r0, r0, r5
 8002f46:	2802      	cmp	r0, #2
 8002f48:	d9f6      	bls.n	8002f38 <HAL_RCC_OscConfig+0x2d4>
 8002f4a:	e6cc      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f4c:	f7ff f806 	bl	8001f5c <HAL_GetTick>
 8002f50:	1b80      	subs	r0, r0, r6
 8002f52:	2802      	cmp	r0, #2
 8002f54:	d9d6      	bls.n	8002f04 <HAL_RCC_OscConfig+0x2a0>
 8002f56:	e6c6      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
        tickstart = HAL_GetTick();
 8002f58:	f7ff f800 	bl	8001f5c <HAL_GetTick>
 8002f5c:	4605      	mov	r5, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002f5e:	6823      	ldr	r3, [r4, #0]
 8002f60:	019b      	lsls	r3, r3, #6
 8002f62:	f57f ae95 	bpl.w	8002c90 <HAL_RCC_OscConfig+0x2c>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f66:	f7fe fff9 	bl	8001f5c <HAL_GetTick>
 8002f6a:	1b40      	subs	r0, r0, r5
 8002f6c:	2802      	cmp	r0, #2
 8002f6e:	d9f6      	bls.n	8002f5e <HAL_RCC_OscConfig+0x2fa>
 8002f70:	e6b9      	b.n	8002ce6 <HAL_RCC_OscConfig+0x82>
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002f72:	2801      	cmp	r0, #1
 8002f74:	f43f aeb8 	beq.w	8002ce8 <HAL_RCC_OscConfig+0x84>
        pll_config = RCC->CFGR;
 8002f78:	6863      	ldr	r3, [r4, #4]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f7a:	6a2a      	ldr	r2, [r5, #32]
 8002f7c:	f403 3180 	and.w	r1, r3, #65536	; 0x10000
 8002f80:	4291      	cmp	r1, r2
 8002f82:	f47f ae9b 	bne.w	8002cbc <HAL_RCC_OscConfig+0x58>
 8002f86:	6a6a      	ldr	r2, [r5, #36]	; 0x24
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002f88:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002f8c:	4293      	cmp	r3, r2
 8002f8e:	f43f ae7f 	beq.w	8002c90 <HAL_RCC_OscConfig+0x2c>
 8002f92:	e693      	b.n	8002cbc <HAL_RCC_OscConfig+0x58>
 8002f94:	40021000 	.word	0x40021000
 8002f98:	42420000 	.word	0x42420000

08002f9c <HAL_RCC_GetSysClockFreq>:
  tmpreg = RCC->CFGR;
 8002f9c:	4a0d      	ldr	r2, [pc, #52]	; (8002fd4 <HAL_RCC_GetSysClockFreq+0x38>)
 8002f9e:	6853      	ldr	r3, [r2, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8002fa0:	f003 010c 	and.w	r1, r3, #12
 8002fa4:	2908      	cmp	r1, #8
 8002fa6:	d112      	bne.n	8002fce <HAL_RCC_GetSysClockFreq+0x32>
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fa8:	480b      	ldr	r0, [pc, #44]	; (8002fd8 <HAL_RCC_GetSysClockFreq+0x3c>)
 8002faa:	f3c3 4183 	ubfx	r1, r3, #18, #4
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fae:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002fb0:	5c40      	ldrb	r0, [r0, r1]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002fb2:	d509      	bpl.n	8002fc8 <HAL_RCC_GetSysClockFreq+0x2c>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fb4:	6853      	ldr	r3, [r2, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fb6:	4a09      	ldr	r2, [pc, #36]	; (8002fdc <HAL_RCC_GetSysClockFreq+0x40>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fb8:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fbc:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002fbe:	4a08      	ldr	r2, [pc, #32]	; (8002fe0 <HAL_RCC_GetSysClockFreq+0x44>)
 8002fc0:	5cd3      	ldrb	r3, [r2, r3]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002fc2:	fbb0 f0f3 	udiv	r0, r0, r3
 8002fc6:	4770      	bx	lr
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002fc8:	4b06      	ldr	r3, [pc, #24]	; (8002fe4 <HAL_RCC_GetSysClockFreq+0x48>)
 8002fca:	4358      	muls	r0, r3
 8002fcc:	4770      	bx	lr
      sysclockfreq = HSE_VALUE;
 8002fce:	4803      	ldr	r0, [pc, #12]	; (8002fdc <HAL_RCC_GetSysClockFreq+0x40>)
}
 8002fd0:	4770      	bx	lr
 8002fd2:	bf00      	nop
 8002fd4:	40021000 	.word	0x40021000
 8002fd8:	080087f0 	.word	0x080087f0
 8002fdc:	007a1200 	.word	0x007a1200
 8002fe0:	08008800 	.word	0x08008800
 8002fe4:	003d0900 	.word	0x003d0900

08002fe8 <HAL_RCC_ClockConfig>:
{
 8002fe8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fec:	460d      	mov	r5, r1
  if (RCC_ClkInitStruct == NULL)
 8002fee:	4604      	mov	r4, r0
 8002ff0:	b910      	cbnz	r0, 8002ff8 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8002ff2:	2001      	movs	r0, #1
}
 8002ff4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002ff8:	4a44      	ldr	r2, [pc, #272]	; (800310c <HAL_RCC_ClockConfig+0x124>)
 8002ffa:	6813      	ldr	r3, [r2, #0]
 8002ffc:	f003 0307 	and.w	r3, r3, #7
 8003000:	428b      	cmp	r3, r1
 8003002:	d328      	bcc.n	8003056 <HAL_RCC_ClockConfig+0x6e>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003004:	6821      	ldr	r1, [r4, #0]
 8003006:	078e      	lsls	r6, r1, #30
 8003008:	d430      	bmi.n	800306c <HAL_RCC_ClockConfig+0x84>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800300a:	07ca      	lsls	r2, r1, #31
 800300c:	d443      	bmi.n	8003096 <HAL_RCC_ClockConfig+0xae>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800300e:	4a3f      	ldr	r2, [pc, #252]	; (800310c <HAL_RCC_ClockConfig+0x124>)
 8003010:	6813      	ldr	r3, [r2, #0]
 8003012:	f003 0307 	and.w	r3, r3, #7
 8003016:	42ab      	cmp	r3, r5
 8003018:	d865      	bhi.n	80030e6 <HAL_RCC_ClockConfig+0xfe>
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800301a:	6822      	ldr	r2, [r4, #0]
 800301c:	4d3c      	ldr	r5, [pc, #240]	; (8003110 <HAL_RCC_ClockConfig+0x128>)
 800301e:	f012 0f04 	tst.w	r2, #4
 8003022:	d16c      	bne.n	80030fe <HAL_RCC_ClockConfig+0x116>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003024:	0713      	lsls	r3, r2, #28
 8003026:	d506      	bpl.n	8003036 <HAL_RCC_ClockConfig+0x4e>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003028:	686b      	ldr	r3, [r5, #4]
 800302a:	6922      	ldr	r2, [r4, #16]
 800302c:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8003030:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8003034:	606b      	str	r3, [r5, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003036:	f7ff ffb1 	bl	8002f9c <HAL_RCC_GetSysClockFreq>
 800303a:	686b      	ldr	r3, [r5, #4]
 800303c:	4a35      	ldr	r2, [pc, #212]	; (8003114 <HAL_RCC_ClockConfig+0x12c>)
 800303e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8003042:	5cd3      	ldrb	r3, [r2, r3]
 8003044:	40d8      	lsrs	r0, r3
 8003046:	4b34      	ldr	r3, [pc, #208]	; (8003118 <HAL_RCC_ClockConfig+0x130>)
 8003048:	6018      	str	r0, [r3, #0]
  HAL_InitTick(uwTickPrio);
 800304a:	4b34      	ldr	r3, [pc, #208]	; (800311c <HAL_RCC_ClockConfig+0x134>)
 800304c:	6818      	ldr	r0, [r3, #0]
 800304e:	f7fe ff43 	bl	8001ed8 <HAL_InitTick>
  return HAL_OK;
 8003052:	2000      	movs	r0, #0
 8003054:	e7ce      	b.n	8002ff4 <HAL_RCC_ClockConfig+0xc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003056:	6813      	ldr	r3, [r2, #0]
 8003058:	f023 0307 	bic.w	r3, r3, #7
 800305c:	430b      	orrs	r3, r1
 800305e:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003060:	6813      	ldr	r3, [r2, #0]
 8003062:	f003 0307 	and.w	r3, r3, #7
 8003066:	428b      	cmp	r3, r1
 8003068:	d1c3      	bne.n	8002ff2 <HAL_RCC_ClockConfig+0xa>
 800306a:	e7cb      	b.n	8003004 <HAL_RCC_ClockConfig+0x1c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800306c:	4b28      	ldr	r3, [pc, #160]	; (8003110 <HAL_RCC_ClockConfig+0x128>)
 800306e:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003072:	bf1e      	ittt	ne
 8003074:	685a      	ldrne	r2, [r3, #4]
 8003076:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 800307a:	605a      	strne	r2, [r3, #4]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800307c:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800307e:	bf42      	ittt	mi
 8003080:	685a      	ldrmi	r2, [r3, #4]
 8003082:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8003086:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003088:	685a      	ldr	r2, [r3, #4]
 800308a:	68a0      	ldr	r0, [r4, #8]
 800308c:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8003090:	4302      	orrs	r2, r0
 8003092:	605a      	str	r2, [r3, #4]
 8003094:	e7b9      	b.n	800300a <HAL_RCC_ClockConfig+0x22>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003096:	6862      	ldr	r2, [r4, #4]
 8003098:	4e1d      	ldr	r6, [pc, #116]	; (8003110 <HAL_RCC_ClockConfig+0x128>)
 800309a:	2a01      	cmp	r2, #1
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800309c:	6833      	ldr	r3, [r6, #0]
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800309e:	d11a      	bne.n	80030d6 <HAL_RCC_ClockConfig+0xee>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80030a0:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a4:	d0a5      	beq.n	8002ff2 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030a6:	6873      	ldr	r3, [r6, #4]
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030a8:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80030ac:	f023 0303 	bic.w	r3, r3, #3
 80030b0:	4313      	orrs	r3, r2
 80030b2:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 80030b4:	f7fe ff52 	bl	8001f5c <HAL_GetTick>
 80030b8:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ba:	6873      	ldr	r3, [r6, #4]
 80030bc:	6862      	ldr	r2, [r4, #4]
 80030be:	f003 030c 	and.w	r3, r3, #12
 80030c2:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 80030c6:	d0a2      	beq.n	800300e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030c8:	f7fe ff48 	bl	8001f5c <HAL_GetTick>
 80030cc:	1bc0      	subs	r0, r0, r7
 80030ce:	4540      	cmp	r0, r8
 80030d0:	d9f3      	bls.n	80030ba <HAL_RCC_ClockConfig+0xd2>
        return HAL_TIMEOUT;
 80030d2:	2003      	movs	r0, #3
 80030d4:	e78e      	b.n	8002ff4 <HAL_RCC_ClockConfig+0xc>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030d6:	2a02      	cmp	r2, #2
 80030d8:	d102      	bne.n	80030e0 <HAL_RCC_ClockConfig+0xf8>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030da:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 80030de:	e7e1      	b.n	80030a4 <HAL_RCC_ClockConfig+0xbc>
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030e0:	f013 0f02 	tst.w	r3, #2
 80030e4:	e7de      	b.n	80030a4 <HAL_RCC_ClockConfig+0xbc>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030e6:	6813      	ldr	r3, [r2, #0]
 80030e8:	f023 0307 	bic.w	r3, r3, #7
 80030ec:	432b      	orrs	r3, r5
 80030ee:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f0:	6813      	ldr	r3, [r2, #0]
 80030f2:	f003 0307 	and.w	r3, r3, #7
 80030f6:	42ab      	cmp	r3, r5
 80030f8:	f47f af7b 	bne.w	8002ff2 <HAL_RCC_ClockConfig+0xa>
 80030fc:	e78d      	b.n	800301a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80030fe:	686b      	ldr	r3, [r5, #4]
 8003100:	68e1      	ldr	r1, [r4, #12]
 8003102:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8003106:	430b      	orrs	r3, r1
 8003108:	606b      	str	r3, [r5, #4]
 800310a:	e78b      	b.n	8003024 <HAL_RCC_ClockConfig+0x3c>
 800310c:	40022000 	.word	0x40022000
 8003110:	40021000 	.word	0x40021000
 8003114:	080087d8 	.word	0x080087d8
 8003118:	20000000 	.word	0x20000000
 800311c:	20000008 	.word	0x20000008

08003120 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003120:	4b04      	ldr	r3, [pc, #16]	; (8003134 <HAL_RCC_GetPCLK1Freq+0x14>)
 8003122:	4a05      	ldr	r2, [pc, #20]	; (8003138 <HAL_RCC_GetPCLK1Freq+0x18>)
 8003124:	685b      	ldr	r3, [r3, #4]
 8003126:	f3c3 2302 	ubfx	r3, r3, #8, #3
 800312a:	5cd3      	ldrb	r3, [r2, r3]
 800312c:	4a03      	ldr	r2, [pc, #12]	; (800313c <HAL_RCC_GetPCLK1Freq+0x1c>)
 800312e:	6810      	ldr	r0, [r2, #0]
}
 8003130:	40d8      	lsrs	r0, r3
 8003132:	4770      	bx	lr
 8003134:	40021000 	.word	0x40021000
 8003138:	080087e8 	.word	0x080087e8
 800313c:	20000000 	.word	0x20000000

08003140 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003140:	4b04      	ldr	r3, [pc, #16]	; (8003154 <HAL_RCC_GetPCLK2Freq+0x14>)
 8003142:	4a05      	ldr	r2, [pc, #20]	; (8003158 <HAL_RCC_GetPCLK2Freq+0x18>)
 8003144:	685b      	ldr	r3, [r3, #4]
 8003146:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 800314a:	5cd3      	ldrb	r3, [r2, r3]
 800314c:	4a03      	ldr	r2, [pc, #12]	; (800315c <HAL_RCC_GetPCLK2Freq+0x1c>)
 800314e:	6810      	ldr	r0, [r2, #0]
}
 8003150:	40d8      	lsrs	r0, r3
 8003152:	4770      	bx	lr
 8003154:	40021000 	.word	0x40021000
 8003158:	080087e8 	.word	0x080087e8
 800315c:	20000000 	.word	0x20000000

08003160 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003160:	6803      	ldr	r3, [r0, #0]
{
 8003162:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003166:	07d9      	lsls	r1, r3, #31
{
 8003168:	4605      	mov	r5, r0
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 800316a:	d520      	bpl.n	80031ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800316c:	4c36      	ldr	r4, [pc, #216]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 800316e:	69e3      	ldr	r3, [r4, #28]
 8003170:	00da      	lsls	r2, r3, #3
 8003172:	d432      	bmi.n	80031da <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
      pwrclkchanged = SET;
 8003174:	2601      	movs	r6, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 8003176:	69e3      	ldr	r3, [r4, #28]
 8003178:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800317c:	61e3      	str	r3, [r4, #28]
 800317e:	69e3      	ldr	r3, [r4, #28]
 8003180:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003184:	9301      	str	r3, [sp, #4]
 8003186:	9b01      	ldr	r3, [sp, #4]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003188:	4f30      	ldr	r7, [pc, #192]	; (800324c <HAL_RCCEx_PeriphCLKConfig+0xec>)
 800318a:	683b      	ldr	r3, [r7, #0]
 800318c:	05db      	lsls	r3, r3, #23
 800318e:	d526      	bpl.n	80031de <HAL_RCCEx_PeriphCLKConfig+0x7e>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003190:	6a23      	ldr	r3, [r4, #32]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003192:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8003196:	d136      	bne.n	8003206 <HAL_RCCEx_PeriphCLKConfig+0xa6>
            return HAL_TIMEOUT;
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003198:	6a23      	ldr	r3, [r4, #32]
 800319a:	686a      	ldr	r2, [r5, #4]
 800319c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80031a0:	4313      	orrs	r3, r2
 80031a2:	6223      	str	r3, [r4, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80031a4:	b11e      	cbz	r6, 80031ae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80031a6:	69e3      	ldr	r3, [r4, #28]
 80031a8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80031ac:	61e3      	str	r3, [r4, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80031ae:	6828      	ldr	r0, [r5, #0]
 80031b0:	0783      	lsls	r3, r0, #30
 80031b2:	d506      	bpl.n	80031c2 <HAL_RCCEx_PeriphCLKConfig+0x62>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80031b4:	4924      	ldr	r1, [pc, #144]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80031b6:	68ab      	ldr	r3, [r5, #8]
 80031b8:	684a      	ldr	r2, [r1, #4]
 80031ba:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 80031be:	431a      	orrs	r2, r3
 80031c0:	604a      	str	r2, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80031c2:	f010 0010 	ands.w	r0, r0, #16
 80031c6:	d01b      	beq.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031c8:	4a1f      	ldr	r2, [pc, #124]	; (8003248 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 80031ca:	68e9      	ldr	r1, [r5, #12]
 80031cc:	6853      	ldr	r3, [r2, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80031ce:	2000      	movs	r0, #0
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80031d0:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80031d4:	430b      	orrs	r3, r1
 80031d6:	6053      	str	r3, [r2, #4]
 80031d8:	e012      	b.n	8003200 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    FlagStatus pwrclkchanged = RESET;
 80031da:	2600      	movs	r6, #0
 80031dc:	e7d4      	b.n	8003188 <HAL_RCCEx_PeriphCLKConfig+0x28>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031de:	683b      	ldr	r3, [r7, #0]
 80031e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031e4:	603b      	str	r3, [r7, #0]
      tickstart = HAL_GetTick();
 80031e6:	f7fe feb9 	bl	8001f5c <HAL_GetTick>
 80031ea:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031ec:	683b      	ldr	r3, [r7, #0]
 80031ee:	05d8      	lsls	r0, r3, #23
 80031f0:	d4ce      	bmi.n	8003190 <HAL_RCCEx_PeriphCLKConfig+0x30>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031f2:	f7fe feb3 	bl	8001f5c <HAL_GetTick>
 80031f6:	eba0 0008 	sub.w	r0, r0, r8
 80031fa:	2864      	cmp	r0, #100	; 0x64
 80031fc:	d9f6      	bls.n	80031ec <HAL_RCCEx_PeriphCLKConfig+0x8c>
          return HAL_TIMEOUT;
 80031fe:	2003      	movs	r0, #3
}
 8003200:	b002      	add	sp, #8
 8003202:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003206:	686a      	ldr	r2, [r5, #4]
 8003208:	f402 7240 	and.w	r2, r2, #768	; 0x300
 800320c:	429a      	cmp	r2, r3
 800320e:	d0c3      	beq.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x38>
      __HAL_RCC_BACKUPRESET_FORCE();
 8003210:	2001      	movs	r0, #1
 8003212:	4a0f      	ldr	r2, [pc, #60]	; (8003250 <HAL_RCCEx_PeriphCLKConfig+0xf0>)
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003214:	6a23      	ldr	r3, [r4, #32]
      __HAL_RCC_BACKUPRESET_FORCE();
 8003216:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      __HAL_RCC_BACKUPRESET_RELEASE();
 800321a:	2000      	movs	r0, #0
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800321c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003220:	f8c2 0440 	str.w	r0, [r2, #1088]	; 0x440
      RCC->BDCR = temp_reg;
 8003224:	6221      	str	r1, [r4, #32]
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003226:	07d9      	lsls	r1, r3, #31
 8003228:	d5b6      	bpl.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x38>
        tickstart = HAL_GetTick();
 800322a:	f7fe fe97 	bl	8001f5c <HAL_GetTick>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800322e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8003232:	4607      	mov	r7, r0
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003234:	6a23      	ldr	r3, [r4, #32]
 8003236:	079a      	lsls	r2, r3, #30
 8003238:	d4ae      	bmi.n	8003198 <HAL_RCCEx_PeriphCLKConfig+0x38>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800323a:	f7fe fe8f 	bl	8001f5c <HAL_GetTick>
 800323e:	1bc0      	subs	r0, r0, r7
 8003240:	4540      	cmp	r0, r8
 8003242:	d9f7      	bls.n	8003234 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003244:	e7db      	b.n	80031fe <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8003246:	bf00      	nop
 8003248:	40021000 	.word	0x40021000
 800324c:	40007000 	.word	0x40007000
 8003250:	42420000 	.word	0x42420000

08003254 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003254:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003256:	6a02      	ldr	r2, [r0, #32]
{
 8003258:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800325a:	f022 0201 	bic.w	r2, r2, #1
 800325e:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003260:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003262:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003264:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003266:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800326a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800326c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 800326e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8003272:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003274:	4d0a      	ldr	r5, [pc, #40]	; (80032a0 <TIM_OC1_SetConfig+0x4c>)
 8003276:	42a8      	cmp	r0, r5
 8003278:	d10b      	bne.n	8003292 <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800327a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 800327c:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8003280:	432b      	orrs	r3, r5
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003282:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003286:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 800328a:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC1NE;
 800328c:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 |= OC_Config->OCNIdleState;
 8003290:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003292:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003294:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003296:	684a      	ldr	r2, [r1, #4]
 8003298:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800329a:	6203      	str	r3, [r0, #32]
}
 800329c:	bd70      	pop	{r4, r5, r6, pc}
 800329e:	bf00      	nop
 80032a0:	40012c00 	.word	0x40012c00

080032a4 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032a4:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032a6:	6a02      	ldr	r2, [r0, #32]
{
 80032a8:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80032aa:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80032ae:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80032b0:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80032b2:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80032b4:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80032b6:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 80032ba:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032bc:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 80032be:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80032c2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80032c6:	4d0b      	ldr	r5, [pc, #44]	; (80032f4 <TIM_OC3_SetConfig+0x50>)
 80032c8:	42a8      	cmp	r0, r5
 80032ca:	d10d      	bne.n	80032e8 <TIM_OC3_SetConfig+0x44>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032cc:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 80032ce:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80032d2:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80032d6:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032da:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 80032de:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC3NE;
 80032e0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80032e4:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80032e8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80032ea:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80032ec:	684a      	ldr	r2, [r1, #4]
 80032ee:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80032f0:	6203      	str	r3, [r0, #32]
}
 80032f2:	bd70      	pop	{r4, r5, r6, pc}
 80032f4:	40012c00 	.word	0x40012c00

080032f8 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80032f8:	6a03      	ldr	r3, [r0, #32]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032fa:	6a02      	ldr	r2, [r0, #32]
{
 80032fc:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80032fe:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8003302:	6202      	str	r2, [r0, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003304:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003306:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003308:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800330a:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800330e:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003312:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8003314:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003318:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800331c:	4d06      	ldr	r5, [pc, #24]	; (8003338 <TIM_OC4_SetConfig+0x40>)
 800331e:	42a8      	cmp	r0, r5

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003320:	bf02      	ittt	eq
 8003322:	694d      	ldreq	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003324:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003328:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800332c:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800332e:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003330:	684a      	ldr	r2, [r1, #4]
 8003332:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003334:	6203      	str	r3, [r0, #32]
}
 8003336:	bd30      	pop	{r4, r5, pc}
 8003338:	40012c00 	.word	0x40012c00

0800333c <HAL_TIM_PWM_MspInit>:
 800333c:	4770      	bx	lr
	...

08003340 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003340:	4a1a      	ldr	r2, [pc, #104]	; (80033ac <TIM_Base_SetConfig+0x6c>)
  tmpcr1 = TIMx->CR1;
 8003342:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003344:	4290      	cmp	r0, r2
 8003346:	d00a      	beq.n	800335e <TIM_Base_SetConfig+0x1e>
 8003348:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 800334c:	d007      	beq.n	800335e <TIM_Base_SetConfig+0x1e>
 800334e:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003352:	4290      	cmp	r0, r2
 8003354:	d003      	beq.n	800335e <TIM_Base_SetConfig+0x1e>
 8003356:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800335a:	4290      	cmp	r0, r2
 800335c:	d115      	bne.n	800338a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= Structure->CounterMode;
 800335e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003360:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8003364:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003366:	4a11      	ldr	r2, [pc, #68]	; (80033ac <TIM_Base_SetConfig+0x6c>)
 8003368:	4290      	cmp	r0, r2
 800336a:	d00a      	beq.n	8003382 <TIM_Base_SetConfig+0x42>
 800336c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8003370:	d007      	beq.n	8003382 <TIM_Base_SetConfig+0x42>
 8003372:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8003376:	4290      	cmp	r0, r2
 8003378:	d003      	beq.n	8003382 <TIM_Base_SetConfig+0x42>
 800337a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800337e:	4290      	cmp	r0, r2
 8003380:	d103      	bne.n	800338a <TIM_Base_SetConfig+0x4a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003382:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8003384:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003388:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800338a:	694a      	ldr	r2, [r1, #20]
 800338c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003390:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8003392:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003394:	688b      	ldr	r3, [r1, #8]
 8003396:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 8003398:	680b      	ldr	r3, [r1, #0]
 800339a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800339c:	4b03      	ldr	r3, [pc, #12]	; (80033ac <TIM_Base_SetConfig+0x6c>)
 800339e:	4298      	cmp	r0, r3
    TIMx->RCR = Structure->RepetitionCounter;
 80033a0:	bf04      	itt	eq
 80033a2:	690b      	ldreq	r3, [r1, #16]
 80033a4:	6303      	streq	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80033a6:	2301      	movs	r3, #1
 80033a8:	6143      	str	r3, [r0, #20]
}
 80033aa:	4770      	bx	lr
 80033ac:	40012c00 	.word	0x40012c00

080033b0 <HAL_TIM_Base_Init>:
{
 80033b0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80033b2:	4604      	mov	r4, r0
 80033b4:	b330      	cbz	r0, 8003404 <HAL_TIM_Base_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 80033b6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80033ba:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80033be:	b91b      	cbnz	r3, 80033c8 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 80033c0:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 80033c4:	f7fe fb3c 	bl	8001a40 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80033c8:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033ca:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80033cc:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80033d0:	1d21      	adds	r1, r4, #4
 80033d2:	f7ff ffb5 	bl	8003340 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033d6:	2301      	movs	r3, #1
  return HAL_OK;
 80033d8:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80033da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033de:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80033e2:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80033e6:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80033ea:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80033ee:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80033f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80033f6:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80033fa:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 80033fe:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003402:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8003404:	2001      	movs	r0, #1
 8003406:	e7fc      	b.n	8003402 <HAL_TIM_Base_Init+0x52>

08003408 <HAL_TIM_PWM_Init>:
{
 8003408:	b510      	push	{r4, lr}
  if (htim == NULL)
 800340a:	4604      	mov	r4, r0
 800340c:	b330      	cbz	r0, 800345c <HAL_TIM_PWM_Init+0x54>
  if (htim->State == HAL_TIM_STATE_RESET)
 800340e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8003412:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003416:	b91b      	cbnz	r3, 8003420 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8003418:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 800341c:	f7ff ff8e 	bl	800333c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8003420:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003422:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8003424:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003428:	1d21      	adds	r1, r4, #4
 800342a:	f7ff ff89 	bl	8003340 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800342e:	2301      	movs	r3, #1
  return HAL_OK;
 8003430:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003432:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003436:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800343a:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 800343e:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8003442:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003446:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800344a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800344e:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8003452:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
  htim->State = HAL_TIM_STATE_READY;
 8003456:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 800345a:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 800345c:	2001      	movs	r0, #1
 800345e:	e7fc      	b.n	800345a <HAL_TIM_PWM_Init+0x52>

08003460 <HAL_TIM_Encoder_Init>:
{
 8003460:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003462:	460d      	mov	r5, r1
  if (htim == NULL)
 8003464:	4604      	mov	r4, r0
 8003466:	2800      	cmp	r0, #0
 8003468:	d04d      	beq.n	8003506 <HAL_TIM_Encoder_Init+0xa6>
  if (htim->State == HAL_TIM_STATE_RESET)
 800346a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800346e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8003472:	b91b      	cbnz	r3, 800347c <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 8003474:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8003478:	f7fe fb24 	bl	8001ac4 <HAL_TIM_Encoder_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800347c:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800347e:	4621      	mov	r1, r4
  htim->State = HAL_TIM_STATE_BUSY;
 8003480:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003484:	f851 0b04 	ldr.w	r0, [r1], #4
 8003488:	6883      	ldr	r3, [r0, #8]
 800348a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800348e:	f023 0307 	bic.w	r3, r3, #7
 8003492:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003494:	f7ff ff54 	bl	8003340 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8003498:	6820      	ldr	r0, [r4, #0]
  tmpsmcr |= sConfig->EncoderMode;
 800349a:	682a      	ldr	r2, [r5, #0]
  tmpsmcr = htim->Instance->SMCR;
 800349c:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 800349e:	6983      	ldr	r3, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80034a0:	68a9      	ldr	r1, [r5, #8]
  tmpsmcr |= sConfig->EncoderMode;
 80034a2:	4316      	orrs	r6, r2
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80034a4:	69aa      	ldr	r2, [r5, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80034a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80034aa:	ea41 2102 	orr.w	r1, r1, r2, lsl #8
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80034ae:	f023 0303 	bic.w	r3, r3, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80034b2:	430b      	orrs	r3, r1
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80034b4:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034b8:	692b      	ldr	r3, [r5, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80034ba:	69e9      	ldr	r1, [r5, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034bc:	011b      	lsls	r3, r3, #4
 80034be:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80034c2:	68e9      	ldr	r1, [r5, #12]
  tmpccer = htim->Instance->CCER;
 80034c4:	6a07      	ldr	r7, [r0, #32]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034c6:	430b      	orrs	r3, r1
 80034c8:	6a29      	ldr	r1, [r5, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80034ca:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80034ce:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80034d2:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80034d4:	6969      	ldr	r1, [r5, #20]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 80034d6:	f027 0222 	bic.w	r2, r7, #34	; 0x22
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80034da:	686f      	ldr	r7, [r5, #4]
  htim->Instance->SMCR = tmpsmcr;
 80034dc:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80034de:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 80034e2:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80034e4:	4317      	orrs	r7, r2
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034e6:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80034e8:	6207      	str	r7, [r0, #32]
  return HAL_OK;
 80034ea:	2000      	movs	r0, #0
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80034ec:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80034f0:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80034f4:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80034f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80034fc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  htim->State = HAL_TIM_STATE_READY;
 8003500:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8003504:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 8003506:	2001      	movs	r0, #1
 8003508:	e7fc      	b.n	8003504 <HAL_TIM_Encoder_Init+0xa4>
	...

0800350c <TIM_OC2_SetConfig>:
  tmpccer = TIMx->CCER;
 800350c:	6a03      	ldr	r3, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800350e:	6a02      	ldr	r2, [r0, #32]
{
 8003510:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003512:	f022 0210 	bic.w	r2, r2, #16
 8003516:	6202      	str	r2, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8003518:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 800351a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800351c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800351e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003522:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003526:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8003528:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800352c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003530:	4d0b      	ldr	r5, [pc, #44]	; (8003560 <TIM_OC2_SetConfig+0x54>)
 8003532:	42a8      	cmp	r0, r5
 8003534:	d10d      	bne.n	8003552 <TIM_OC2_SetConfig+0x46>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003536:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8003538:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800353c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003540:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003544:	e9d1 5605 	ldrd	r5, r6, [r1, #20]
 8003548:	4335      	orrs	r5, r6
    tmpccer &= ~TIM_CCER_CC2NE;
 800354a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800354e:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8003552:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8003554:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8003556:	684a      	ldr	r2, [r1, #4]
 8003558:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800355a:	6203      	str	r3, [r0, #32]
}
 800355c:	bd70      	pop	{r4, r5, r6, pc}
 800355e:	bf00      	nop
 8003560:	40012c00 	.word	0x40012c00

08003564 <HAL_TIM_PWM_ConfigChannel>:
{
 8003564:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003566:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800356a:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 800356c:	2b01      	cmp	r3, #1
 800356e:	d053      	beq.n	8003618 <HAL_TIM_PWM_ConfigChannel+0xb4>
 8003570:	2001      	movs	r0, #1
  switch (Channel)
 8003572:	2a08      	cmp	r2, #8
  __HAL_LOCK(htim);
 8003574:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 8003578:	d03d      	beq.n	80035f6 <HAL_TIM_PWM_ConfigChannel+0x92>
 800357a:	d806      	bhi.n	800358a <HAL_TIM_PWM_ConfigChannel+0x26>
 800357c:	b1c2      	cbz	r2, 80035b0 <HAL_TIM_PWM_ConfigChannel+0x4c>
 800357e:	2a04      	cmp	r2, #4
 8003580:	d028      	beq.n	80035d4 <HAL_TIM_PWM_ConfigChannel+0x70>
  __HAL_UNLOCK(htim);
 8003582:	2300      	movs	r3, #0
 8003584:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 8003588:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 800358a:	2a0c      	cmp	r2, #12
 800358c:	d1f9      	bne.n	8003582 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800358e:	6828      	ldr	r0, [r5, #0]
 8003590:	f7ff feb2 	bl	80032f8 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003594:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003596:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003598:	69da      	ldr	r2, [r3, #28]
 800359a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800359e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80035a0:	69da      	ldr	r2, [r3, #28]
 80035a2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035a6:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80035a8:	69da      	ldr	r2, [r3, #28]
 80035aa:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80035ae:	e031      	b.n	8003614 <HAL_TIM_PWM_ConfigChannel+0xb0>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035b0:	6828      	ldr	r0, [r5, #0]
 80035b2:	f7ff fe4f 	bl	8003254 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035b6:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035b8:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035ba:	699a      	ldr	r2, [r3, #24]
 80035bc:	f042 0208 	orr.w	r2, r2, #8
 80035c0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035c2:	699a      	ldr	r2, [r3, #24]
 80035c4:	f022 0204 	bic.w	r2, r2, #4
 80035c8:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80035ca:	699a      	ldr	r2, [r3, #24]
 80035cc:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035ce:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80035d0:	2000      	movs	r0, #0
      break;
 80035d2:	e7d6      	b.n	8003582 <HAL_TIM_PWM_ConfigChannel+0x1e>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80035d4:	6828      	ldr	r0, [r5, #0]
 80035d6:	f7ff ff99 	bl	800350c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035da:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035dc:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80035de:	699a      	ldr	r2, [r3, #24]
 80035e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80035e4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80035e6:	699a      	ldr	r2, [r3, #24]
 80035e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80035ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80035ee:	699a      	ldr	r2, [r3, #24]
 80035f0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80035f4:	e7eb      	b.n	80035ce <HAL_TIM_PWM_ConfigChannel+0x6a>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80035f6:	6828      	ldr	r0, [r5, #0]
 80035f8:	f7ff fe54 	bl	80032a4 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80035fc:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80035fe:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003600:	69da      	ldr	r2, [r3, #28]
 8003602:	f042 0208 	orr.w	r2, r2, #8
 8003606:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003608:	69da      	ldr	r2, [r3, #28]
 800360a:	f022 0204 	bic.w	r2, r2, #4
 800360e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003610:	69da      	ldr	r2, [r3, #28]
 8003612:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003614:	61da      	str	r2, [r3, #28]
 8003616:	e7db      	b.n	80035d0 <HAL_TIM_PWM_ConfigChannel+0x6c>
  __HAL_LOCK(htim);
 8003618:	2002      	movs	r0, #2
 800361a:	e7b5      	b.n	8003588 <HAL_TIM_PWM_ConfigChannel+0x24>

0800361c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800361c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800361e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003620:	430a      	orrs	r2, r1
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003622:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003626:	ea42 2203 	orr.w	r2, r2, r3, lsl #8
 800362a:	4322      	orrs	r2, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800362c:	6082      	str	r2, [r0, #8]
}
 800362e:	bd10      	pop	{r4, pc}

08003630 <HAL_TIM_ConfigClockSource>:
{
 8003630:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 8003632:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8003636:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8003638:	2b01      	cmp	r3, #1
 800363a:	f04f 0302 	mov.w	r3, #2
 800363e:	f000 8091 	beq.w	8003764 <HAL_TIM_ConfigClockSource+0x134>
 8003642:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8003644:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 8003648:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 800364c:	6800      	ldr	r0, [r0, #0]
 800364e:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003650:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003654:	f023 0377 	bic.w	r3, r3, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8003658:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 800365a:	680b      	ldr	r3, [r1, #0]
 800365c:	2b60      	cmp	r3, #96	; 0x60
 800365e:	d052      	beq.n	8003706 <HAL_TIM_ConfigClockSource+0xd6>
 8003660:	d833      	bhi.n	80036ca <HAL_TIM_ConfigClockSource+0x9a>
 8003662:	2b40      	cmp	r3, #64	; 0x40
 8003664:	d067      	beq.n	8003736 <HAL_TIM_ConfigClockSource+0x106>
 8003666:	d816      	bhi.n	8003696 <HAL_TIM_ConfigClockSource+0x66>
 8003668:	2b20      	cmp	r3, #32
 800366a:	d00d      	beq.n	8003688 <HAL_TIM_ConfigClockSource+0x58>
 800366c:	d80a      	bhi.n	8003684 <HAL_TIM_ConfigClockSource+0x54>
 800366e:	f033 0110 	bics.w	r1, r3, #16
 8003672:	d009      	beq.n	8003688 <HAL_TIM_ConfigClockSource+0x58>
  htim->State = HAL_TIM_STATE_READY;
 8003674:	2301      	movs	r3, #1
 8003676:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800367a:	2300      	movs	r3, #0
 800367c:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8003680:	4610      	mov	r0, r2
 8003682:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8003684:	2b30      	cmp	r3, #48	; 0x30
 8003686:	d1f5      	bne.n	8003674 <HAL_TIM_ConfigClockSource+0x44>
  tmpsmcr = TIMx->SMCR;
 8003688:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800368a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800368e:	4313      	orrs	r3, r2
 8003690:	f043 0307 	orr.w	r3, r3, #7
 8003694:	e017      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  switch (sClockSourceConfig->ClockSource)
 8003696:	2b50      	cmp	r3, #80	; 0x50
 8003698:	d1ec      	bne.n	8003674 <HAL_TIM_ConfigClockSource+0x44>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800369a:	684a      	ldr	r2, [r1, #4]
 800369c:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800369e:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036a0:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80036a2:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80036a6:	f025 0501 	bic.w	r5, r5, #1
 80036aa:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80036ac:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 80036ae:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80036b0:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80036b4:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 80036b8:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80036ba:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80036bc:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80036be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80036c2:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80036c6:	6083      	str	r3, [r0, #8]
 80036c8:	e011      	b.n	80036ee <HAL_TIM_ConfigClockSource+0xbe>
  switch (sClockSourceConfig->ClockSource)
 80036ca:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80036ce:	d00e      	beq.n	80036ee <HAL_TIM_ConfigClockSource+0xbe>
 80036d0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80036d4:	d00d      	beq.n	80036f2 <HAL_TIM_ConfigClockSource+0xc2>
 80036d6:	2b70      	cmp	r3, #112	; 0x70
 80036d8:	d1cc      	bne.n	8003674 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80036da:	68cb      	ldr	r3, [r1, #12]
 80036dc:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80036e0:	f7ff ff9c 	bl	800361c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80036e4:	6822      	ldr	r2, [r4, #0]
 80036e6:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80036e8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036ec:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80036ee:	2200      	movs	r2, #0
 80036f0:	e7c0      	b.n	8003674 <HAL_TIM_ConfigClockSource+0x44>
      TIM_ETR_SetConfig(htim->Instance,
 80036f2:	68cb      	ldr	r3, [r1, #12]
 80036f4:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 80036f8:	f7ff ff90 	bl	800361c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80036fc:	6822      	ldr	r2, [r4, #0]
 80036fe:	6893      	ldr	r3, [r2, #8]
 8003700:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003704:	e7f2      	b.n	80036ec <HAL_TIM_ConfigClockSource+0xbc>
  tmpccer = TIMx->CCER;
 8003706:	6a03      	ldr	r3, [r0, #32]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003708:	684d      	ldr	r5, [r1, #4]
 800370a:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800370c:	6a01      	ldr	r1, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800370e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003712:	f021 0110 	bic.w	r1, r1, #16
 8003716:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003718:	6982      	ldr	r2, [r0, #24]
  tmpccer |= (TIM_ICPolarity << 4U);
 800371a:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800371e:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003722:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 8003726:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 8003728:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 800372a:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800372c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003730:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 8003734:	e7c7      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003736:	684a      	ldr	r2, [r1, #4]
 8003738:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800373a:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800373c:	6a05      	ldr	r5, [r0, #32]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800373e:	f021 010a 	bic.w	r1, r1, #10
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003742:	f025 0501 	bic.w	r5, r5, #1
 8003746:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003748:	6983      	ldr	r3, [r0, #24]
  tmpccer |= TIM_ICPolarity;
 800374a:	430a      	orrs	r2, r1
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800374c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003750:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  TIMx->CCMR1 = tmpccmr1;
 8003754:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8003756:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8003758:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 800375a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800375e:	f043 0347 	orr.w	r3, r3, #71	; 0x47
  TIMx->SMCR = tmpsmcr;
 8003762:	e7b0      	b.n	80036c6 <HAL_TIM_ConfigClockSource+0x96>
  __HAL_LOCK(htim);
 8003764:	461a      	mov	r2, r3
 8003766:	e78b      	b.n	8003680 <HAL_TIM_ConfigClockSource+0x50>

08003768 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003768:	b530      	push	{r4, r5, lr}
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800376a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 800376e:	4602      	mov	r2, r0
  __HAL_LOCK(htim);
 8003770:	2b01      	cmp	r3, #1
 8003772:	f04f 0002 	mov.w	r0, #2
 8003776:	d022      	beq.n	80037be <HAL_TIMEx_MasterConfigSynchronization+0x56>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003778:	6813      	ldr	r3, [r2, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800377a:	f882 003d 	strb.w	r0, [r2, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 800377e:	685c      	ldr	r4, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003780:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 8003782:	f024 0470 	bic.w	r4, r4, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003786:	432c      	orrs	r4, r5
  tmpsmcr = htim->Instance->SMCR;
 8003788:	6898      	ldr	r0, [r3, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800378a:	605c      	str	r4, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800378c:	4c0c      	ldr	r4, [pc, #48]	; (80037c0 <HAL_TIMEx_MasterConfigSynchronization+0x58>)
 800378e:	42a3      	cmp	r3, r4
 8003790:	d00a      	beq.n	80037a8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003792:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003796:	d007      	beq.n	80037a8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 8003798:	f5a4 3494 	sub.w	r4, r4, #75776	; 0x12800
 800379c:	42a3      	cmp	r3, r4
 800379e:	d003      	beq.n	80037a8 <HAL_TIMEx_MasterConfigSynchronization+0x40>
 80037a0:	f504 6480 	add.w	r4, r4, #1024	; 0x400
 80037a4:	42a3      	cmp	r3, r4
 80037a6:	d104      	bne.n	80037b2 <HAL_TIMEx_MasterConfigSynchronization+0x4a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037a8:	6849      	ldr	r1, [r1, #4]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80037aa:	f020 0080 	bic.w	r0, r0, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80037ae:	4301      	orrs	r1, r0

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80037b0:	6099      	str	r1, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80037b2:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 80037b4:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80037b6:	f882 303d 	strb.w	r3, [r2, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80037ba:	f882 003c 	strb.w	r0, [r2, #60]	; 0x3c

  return HAL_OK;
}
 80037be:	bd30      	pop	{r4, r5, pc}
 80037c0:	40012c00 	.word	0x40012c00

080037c4 <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80037c4:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d01f      	beq.n	800380c <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80037cc:	68cb      	ldr	r3, [r1, #12]
 80037ce:	688a      	ldr	r2, [r1, #8]
 80037d0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80037d4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80037d6:	684a      	ldr	r2, [r1, #4]
 80037d8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80037dc:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 80037de:	680a      	ldr	r2, [r1, #0]
 80037e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80037e4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 80037e6:	690a      	ldr	r2, [r1, #16]
 80037e8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80037ec:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 80037ee:	694a      	ldr	r2, [r1, #20]
 80037f0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80037f4:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80037f6:	69ca      	ldr	r2, [r1, #28]
 80037f8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80037fc:	4313      	orrs	r3, r2


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80037fe:	6802      	ldr	r2, [r0, #0]
 8003800:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8003802:	2300      	movs	r3, #0
 8003804:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8003808:	4618      	mov	r0, r3
 800380a:	4770      	bx	lr
  __HAL_LOCK(htim);
 800380c:	2002      	movs	r0, #2
}
 800380e:	4770      	bx	lr

08003810 <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003810:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003812:	f102 030c 	add.w	r3, r2, #12
 8003816:	e853 3f00 	ldrex	r3, [r3]
 800381a:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800381e:	320c      	adds	r2, #12
 8003820:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8003824:	6802      	ldr	r2, [r0, #0]
 8003826:	2900      	cmp	r1, #0
 8003828:	d1f2      	bne.n	8003810 <UART_EndRxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800382a:	f102 0314 	add.w	r3, r2, #20
 800382e:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003832:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003836:	f102 0c14 	add.w	ip, r2, #20
 800383a:	e84c 3100 	strex	r1, r3, [ip]
 800383e:	2900      	cmp	r1, #0
 8003840:	d1f3      	bne.n	800382a <UART_EndRxTransfer+0x1a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003842:	6b03      	ldr	r3, [r0, #48]	; 0x30
 8003844:	2b01      	cmp	r3, #1
 8003846:	d10b      	bne.n	8003860 <UART_EndRxTransfer+0x50>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003848:	f102 030c 	add.w	r3, r2, #12
 800384c:	e853 3f00 	ldrex	r3, [r3]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003850:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003854:	f102 0c0c 	add.w	ip, r2, #12
 8003858:	e84c 3100 	strex	r1, r3, [ip]
 800385c:	2900      	cmp	r1, #0
 800385e:	d1f3      	bne.n	8003848 <UART_EndRxTransfer+0x38>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003860:	2320      	movs	r3, #32
 8003862:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003866:	2300      	movs	r3, #0
 8003868:	6303      	str	r3, [r0, #48]	; 0x30
}
 800386a:	4770      	bx	lr

0800386c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800386c:	b510      	push	{r4, lr}
 800386e:	4604      	mov	r4, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003870:	6803      	ldr	r3, [r0, #0]
 8003872:	68c1      	ldr	r1, [r0, #12]
 8003874:	691a      	ldr	r2, [r3, #16]
 8003876:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 800387a:	430a      	orrs	r2, r1
 800387c:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800387e:	6882      	ldr	r2, [r0, #8]
 8003880:	6900      	ldr	r0, [r0, #16]
  MODIFY_REG(huart->Instance->CR1,
 8003882:	68d9      	ldr	r1, [r3, #12]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003884:	4302      	orrs	r2, r0
 8003886:	6960      	ldr	r0, [r4, #20]
  MODIFY_REG(huart->Instance->CR1,
 8003888:	f421 51b0 	bic.w	r1, r1, #5632	; 0x1600
 800388c:	f021 010c 	bic.w	r1, r1, #12
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8003890:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1,
 8003892:	430a      	orrs	r2, r1
 8003894:	60da      	str	r2, [r3, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8003896:	695a      	ldr	r2, [r3, #20]
 8003898:	69a1      	ldr	r1, [r4, #24]
 800389a:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 800389e:	430a      	orrs	r2, r1
 80038a0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80038a2:	4a0e      	ldr	r2, [pc, #56]	; (80038dc <UART_SetConfig+0x70>)
 80038a4:	4293      	cmp	r3, r2
 80038a6:	d115      	bne.n	80038d4 <UART_SetConfig+0x68>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80038a8:	f7ff fc4a 	bl	8003140 <HAL_RCC_GetPCLK2Freq>
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80038ac:	2319      	movs	r3, #25
 80038ae:	4343      	muls	r3, r0
 80038b0:	6862      	ldr	r2, [r4, #4]
 80038b2:	6820      	ldr	r0, [r4, #0]
 80038b4:	0092      	lsls	r2, r2, #2
 80038b6:	fbb3 f3f2 	udiv	r3, r3, r2
 80038ba:	2264      	movs	r2, #100	; 0x64
 80038bc:	fbb3 f1f2 	udiv	r1, r3, r2
 80038c0:	fb02 3311 	mls	r3, r2, r1, r3
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	3332      	adds	r3, #50	; 0x32
 80038c8:	fbb3 f3f2 	udiv	r3, r3, r2
 80038cc:	eb03 1301 	add.w	r3, r3, r1, lsl #4
 80038d0:	6083      	str	r3, [r0, #8]
#endif /* USART_CR1_OVER8 */
}
 80038d2:	bd10      	pop	{r4, pc}
    pclk = HAL_RCC_GetPCLK1Freq();
 80038d4:	f7ff fc24 	bl	8003120 <HAL_RCC_GetPCLK1Freq>
 80038d8:	e7e8      	b.n	80038ac <UART_SetConfig+0x40>
 80038da:	bf00      	nop
 80038dc:	40013800 	.word	0x40013800

080038e0 <UART_WaitOnFlagUntilTimeout.constprop.0>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
 80038e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80038e2:	4604      	mov	r4, r0
 80038e4:	460e      	mov	r6, r1
 80038e6:	4617      	mov	r7, r2
 80038e8:	461d      	mov	r5, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80038ea:	6822      	ldr	r2, [r4, #0]
 80038ec:	6813      	ldr	r3, [r2, #0]
 80038ee:	ea36 0303 	bics.w	r3, r6, r3
 80038f2:	d101      	bne.n	80038f8 <UART_WaitOnFlagUntilTimeout.constprop.0+0x18>
  return HAL_OK;
 80038f4:	2000      	movs	r0, #0
 80038f6:	e028      	b.n	800394a <UART_WaitOnFlagUntilTimeout.constprop.0+0x6a>
    if (Timeout != HAL_MAX_DELAY)
 80038f8:	1c6b      	adds	r3, r5, #1
 80038fa:	d0f7      	beq.n	80038ec <UART_WaitOnFlagUntilTimeout.constprop.0+0xc>
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80038fc:	b125      	cbz	r5, 8003908 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
 80038fe:	f7fe fb2d 	bl	8001f5c <HAL_GetTick>
 8003902:	1bc0      	subs	r0, r0, r7
 8003904:	4285      	cmp	r5, r0
 8003906:	d2f0      	bcs.n	80038ea <UART_WaitOnFlagUntilTimeout.constprop.0+0xa>
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003908:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800390a:	f102 030c 	add.w	r3, r2, #12
 800390e:	e853 3f00 	ldrex	r3, [r3]
 8003912:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003916:	320c      	adds	r2, #12
 8003918:	e842 3000 	strex	r0, r3, [r2]
   return(result);
 800391c:	6821      	ldr	r1, [r4, #0]
 800391e:	2800      	cmp	r0, #0
 8003920:	d1f2      	bne.n	8003908 <UART_WaitOnFlagUntilTimeout.constprop.0+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003922:	f101 0314 	add.w	r3, r1, #20
 8003926:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800392a:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800392e:	f101 0014 	add.w	r0, r1, #20
 8003932:	e840 3200 	strex	r2, r3, [r0]
 8003936:	2a00      	cmp	r2, #0
 8003938:	d1f3      	bne.n	8003922 <UART_WaitOnFlagUntilTimeout.constprop.0+0x42>
        huart->gState  = HAL_UART_STATE_READY;
 800393a:	2320      	movs	r3, #32
        __HAL_UNLOCK(huart);
 800393c:	2003      	movs	r0, #3
        huart->gState  = HAL_UART_STATE_READY;
 800393e:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
        __HAL_UNLOCK(huart);
 8003942:	f884 2040 	strb.w	r2, [r4, #64]	; 0x40
        huart->RxState = HAL_UART_STATE_READY;
 8003946:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
}
 800394a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800394c <HAL_UART_Init>:
{
 800394c:	b510      	push	{r4, lr}
  if (huart == NULL)
 800394e:	4604      	mov	r4, r0
 8003950:	b348      	cbz	r0, 80039a6 <HAL_UART_Init+0x5a>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003952:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8003956:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800395a:	b91b      	cbnz	r3, 8003964 <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 800395c:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
    HAL_UART_MspInit(huart);
 8003960:	f7fe fa1c 	bl	8001d9c <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 8003964:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 8003966:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8003968:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  __HAL_UART_DISABLE(huart);
 800396c:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 800396e:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 8003970:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8003974:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 8003976:	f7ff ff79 	bl	800386c <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800397a:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800397c:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800397e:	691a      	ldr	r2, [r3, #16]
 8003980:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8003984:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003986:	695a      	ldr	r2, [r3, #20]
 8003988:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800398c:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 800398e:	68da      	ldr	r2, [r3, #12]
 8003990:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003994:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003996:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003998:	6460      	str	r0, [r4, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800399a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800399e:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80039a2:	6360      	str	r0, [r4, #52]	; 0x34
}
 80039a4:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80039a6:	2001      	movs	r0, #1
 80039a8:	e7fc      	b.n	80039a4 <HAL_UART_Init+0x58>

080039aa <HAL_UART_Transmit>:
{
 80039aa:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80039ae:	4699      	mov	r9, r3
  if (huart->gState == HAL_UART_STATE_READY)
 80039b0:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
{
 80039b4:	4604      	mov	r4, r0
  if (huart->gState == HAL_UART_STATE_READY)
 80039b6:	2b20      	cmp	r3, #32
{
 80039b8:	460e      	mov	r6, r1
 80039ba:	4617      	mov	r7, r2
  if (huart->gState == HAL_UART_STATE_READY)
 80039bc:	d13c      	bne.n	8003a38 <HAL_UART_Transmit+0x8e>
    if ((pData == NULL) || (Size == 0U))
 80039be:	2900      	cmp	r1, #0
 80039c0:	d03c      	beq.n	8003a3c <HAL_UART_Transmit+0x92>
 80039c2:	2a00      	cmp	r2, #0
 80039c4:	d03a      	beq.n	8003a3c <HAL_UART_Transmit+0x92>
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039c6:	2321      	movs	r3, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80039c8:	2500      	movs	r5, #0
 80039ca:	6445      	str	r5, [r0, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80039cc:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41
    tickstart = HAL_GetTick();
 80039d0:	f7fe fac4 	bl	8001f5c <HAL_GetTick>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039d4:	68a3      	ldr	r3, [r4, #8]
    tickstart = HAL_GetTick();
 80039d6:	4680      	mov	r8, r0
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039d8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
    huart->TxXferSize = Size;
 80039dc:	84a7      	strh	r7, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 80039de:	84e7      	strh	r7, [r4, #38]	; 0x26
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80039e0:	d103      	bne.n	80039ea <HAL_UART_Transmit+0x40>
 80039e2:	6923      	ldr	r3, [r4, #16]
 80039e4:	b90b      	cbnz	r3, 80039ea <HAL_UART_Transmit+0x40>
 80039e6:	4635      	mov	r5, r6
      pdata8bits  = NULL;
 80039e8:	461e      	mov	r6, r3
    while (huart->TxXferCount > 0U)
 80039ea:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80039ec:	b29b      	uxth	r3, r3
 80039ee:	b953      	cbnz	r3, 8003a06 <HAL_UART_Transmit+0x5c>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80039f0:	464b      	mov	r3, r9
 80039f2:	4642      	mov	r2, r8
 80039f4:	2140      	movs	r1, #64	; 0x40
 80039f6:	4620      	mov	r0, r4
 80039f8:	f7ff ff72 	bl	80038e0 <UART_WaitOnFlagUntilTimeout.constprop.0>
 80039fc:	b950      	cbnz	r0, 8003a14 <HAL_UART_Transmit+0x6a>
    huart->gState = HAL_UART_STATE_READY;
 80039fe:	2320      	movs	r3, #32
 8003a00:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
    return HAL_OK;
 8003a04:	e007      	b.n	8003a16 <HAL_UART_Transmit+0x6c>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a06:	464b      	mov	r3, r9
 8003a08:	4642      	mov	r2, r8
 8003a0a:	2180      	movs	r1, #128	; 0x80
 8003a0c:	4620      	mov	r0, r4
 8003a0e:	f7ff ff67 	bl	80038e0 <UART_WaitOnFlagUntilTimeout.constprop.0>
 8003a12:	b110      	cbz	r0, 8003a1a <HAL_UART_Transmit+0x70>
        return HAL_TIMEOUT;
 8003a14:	2003      	movs	r0, #3
}
 8003a16:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a1a:	6822      	ldr	r2, [r4, #0]
      if (pdata8bits == NULL)
 8003a1c:	b94e      	cbnz	r6, 8003a32 <HAL_UART_Transmit+0x88>
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003a1e:	f835 3b02 	ldrh.w	r3, [r5], #2
 8003a22:	f3c3 0308 	ubfx	r3, r3, #0, #9
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a26:	6053      	str	r3, [r2, #4]
      huart->TxXferCount--;
 8003a28:	8ce1      	ldrh	r1, [r4, #38]	; 0x26
 8003a2a:	3901      	subs	r1, #1
 8003a2c:	b289      	uxth	r1, r1
 8003a2e:	84e1      	strh	r1, [r4, #38]	; 0x26
 8003a30:	e7db      	b.n	80039ea <HAL_UART_Transmit+0x40>
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8003a32:	f816 3b01 	ldrb.w	r3, [r6], #1
 8003a36:	e7f6      	b.n	8003a26 <HAL_UART_Transmit+0x7c>
    return HAL_BUSY;
 8003a38:	2002      	movs	r0, #2
 8003a3a:	e7ec      	b.n	8003a16 <HAL_UART_Transmit+0x6c>
      return  HAL_ERROR;
 8003a3c:	2001      	movs	r0, #1
 8003a3e:	e7ea      	b.n	8003a16 <HAL_UART_Transmit+0x6c>

08003a40 <HAL_UART_TxCpltCallback>:
 8003a40:	4770      	bx	lr

08003a42 <HAL_UART_ErrorCallback>:
 8003a42:	4770      	bx	lr

08003a44 <UART_DMAAbortOnError>:
{
 8003a44:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 8003a46:	2300      	movs	r3, #0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a48:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 8003a4a:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8003a4c:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 8003a4e:	f7ff fff8 	bl	8003a42 <HAL_UART_ErrorCallback>
}
 8003a52:	bd08      	pop	{r3, pc}

08003a54 <HAL_UARTEx_RxEventCallback>:
}
 8003a54:	4770      	bx	lr

08003a56 <UART_Receive_IT.part.0.isra.0>:
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
 8003a56:	b507      	push	{r0, r1, r2, lr}
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a58:	6881      	ldr	r1, [r0, #8]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8003a5a:	6a83      	ldr	r3, [r0, #40]	; 0x28
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a5c:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a60:	6802      	ldr	r2, [r0, #0]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a62:	d13f      	bne.n	8003ae4 <UART_Receive_IT.part.0.isra.0+0x8e>
 8003a64:	6901      	ldr	r1, [r0, #16]
 8003a66:	2900      	cmp	r1, #0
 8003a68:	d13f      	bne.n	8003aea <UART_Receive_IT.part.0.isra.0+0x94>
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003a6a:	6852      	ldr	r2, [r2, #4]
 8003a6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003a70:	f823 2b02 	strh.w	r2, [r3], #2
      huart->pRxBuffPtr += 1U;
 8003a74:	6283      	str	r3, [r0, #40]	; 0x28
    if (--huart->RxXferCount == 0U)
 8003a76:	8dc3      	ldrh	r3, [r0, #46]	; 0x2e
 8003a78:	3b01      	subs	r3, #1
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	85c3      	strh	r3, [r0, #46]	; 0x2e
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d12d      	bne.n	8003ade <UART_Receive_IT.part.0.isra.0+0x88>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8003a82:	6802      	ldr	r2, [r0, #0]
 8003a84:	68d1      	ldr	r1, [r2, #12]
 8003a86:	f021 0120 	bic.w	r1, r1, #32
 8003a8a:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003a8c:	68d1      	ldr	r1, [r2, #12]
 8003a8e:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8003a92:	60d1      	str	r1, [r2, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8003a94:	6951      	ldr	r1, [r2, #20]
 8003a96:	f021 0101 	bic.w	r1, r1, #1
 8003a9a:	6151      	str	r1, [r2, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8003a9c:	2220      	movs	r2, #32
 8003a9e:	f880 2042 	strb.w	r2, [r0, #66]	; 0x42
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003aa2:	6343      	str	r3, [r0, #52]	; 0x34
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003aa4:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8003aa6:	2a01      	cmp	r2, #1
 8003aa8:	6802      	ldr	r2, [r0, #0]
 8003aaa:	d128      	bne.n	8003afe <UART_Receive_IT.part.0.isra.0+0xa8>
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aac:	6303      	str	r3, [r0, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003aae:	f102 030c 	add.w	r3, r2, #12
 8003ab2:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ab6:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003aba:	f102 0c0c 	add.w	ip, r2, #12
 8003abe:	e84c 3100 	strex	r1, r3, [ip]
 8003ac2:	2900      	cmp	r1, #0
 8003ac4:	d1f3      	bne.n	8003aae <UART_Receive_IT.part.0.isra.0+0x58>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8003ac6:	6813      	ldr	r3, [r2, #0]
 8003ac8:	06db      	lsls	r3, r3, #27
 8003aca:	d505      	bpl.n	8003ad8 <UART_Receive_IT.part.0.isra.0+0x82>
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003acc:	9101      	str	r1, [sp, #4]
 8003ace:	6813      	ldr	r3, [r2, #0]
 8003ad0:	9301      	str	r3, [sp, #4]
 8003ad2:	6853      	ldr	r3, [r2, #4]
 8003ad4:	9301      	str	r3, [sp, #4]
 8003ad6:	9b01      	ldr	r3, [sp, #4]
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003ad8:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
 8003ada:	f7ff ffbb 	bl	8003a54 <HAL_UARTEx_RxEventCallback>
}
 8003ade:	b003      	add	sp, #12
 8003ae0:	f85d fb04 	ldr.w	pc, [sp], #4
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8003ae4:	b939      	cbnz	r1, 8003af6 <UART_Receive_IT.part.0.isra.0+0xa0>
 8003ae6:	6901      	ldr	r1, [r0, #16]
 8003ae8:	b929      	cbnz	r1, 8003af6 <UART_Receive_IT.part.0.isra.0+0xa0>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003aea:	6852      	ldr	r2, [r2, #4]
 8003aec:	b2d2      	uxtb	r2, r2
 8003aee:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr += 1U;
 8003af0:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8003af2:	3301      	adds	r3, #1
 8003af4:	e7be      	b.n	8003a74 <UART_Receive_IT.part.0.isra.0+0x1e>
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8003af6:	6852      	ldr	r2, [r2, #4]
 8003af8:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003afc:	e7f7      	b.n	8003aee <UART_Receive_IT.part.0.isra.0+0x98>
        HAL_UART_RxCpltCallback(huart);
 8003afe:	f7fd fec9 	bl	8001894 <HAL_UART_RxCpltCallback>
 8003b02:	e7ec      	b.n	8003ade <UART_Receive_IT.part.0.isra.0+0x88>

08003b04 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b04:	6803      	ldr	r3, [r0, #0]
{
 8003b06:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8003b08:	681a      	ldr	r2, [r3, #0]
{
 8003b0a:	4604      	mov	r4, r0
  if (errorflags == RESET)
 8003b0c:	f012 0f0f 	tst.w	r2, #15
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003b10:	68d9      	ldr	r1, [r3, #12]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003b12:	695d      	ldr	r5, [r3, #20]
  if (errorflags == RESET)
 8003b14:	d10c      	bne.n	8003b30 <HAL_UART_IRQHandler+0x2c>
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b16:	0695      	lsls	r5, r2, #26
 8003b18:	d570      	bpl.n	8003bfc <HAL_UART_IRQHandler+0xf8>
 8003b1a:	068d      	lsls	r5, r1, #26
 8003b1c:	d56e      	bpl.n	8003bfc <HAL_UART_IRQHandler+0xf8>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b1e:	f890 3042 	ldrb.w	r3, [r0, #66]	; 0x42
 8003b22:	2b22      	cmp	r3, #34	; 0x22
 8003b24:	d164      	bne.n	8003bf0 <HAL_UART_IRQHandler+0xec>
}
 8003b26:	b003      	add	sp, #12
 8003b28:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8003b2c:	f7ff bf93 	b.w	8003a56 <UART_Receive_IT.part.0.isra.0>
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8003b30:	f005 0001 	and.w	r0, r5, #1
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8003b34:	f401 7590 	and.w	r5, r1, #288	; 0x120
 8003b38:	4305      	orrs	r5, r0
 8003b3a:	d05f      	beq.n	8003bfc <HAL_UART_IRQHandler+0xf8>
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8003b3c:	07d5      	lsls	r5, r2, #31
 8003b3e:	d505      	bpl.n	8003b4c <HAL_UART_IRQHandler+0x48>
 8003b40:	05cb      	lsls	r3, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003b42:	bf42      	ittt	mi
 8003b44:	6c63      	ldrmi	r3, [r4, #68]	; 0x44
 8003b46:	f043 0301 	orrmi.w	r3, r3, #1
 8003b4a:	6463      	strmi	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b4c:	0755      	lsls	r5, r2, #29
 8003b4e:	d504      	bpl.n	8003b5a <HAL_UART_IRQHandler+0x56>
 8003b50:	b118      	cbz	r0, 8003b5a <HAL_UART_IRQHandler+0x56>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003b52:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b54:	f043 0302 	orr.w	r3, r3, #2
 8003b58:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003b5a:	0793      	lsls	r3, r2, #30
 8003b5c:	d504      	bpl.n	8003b68 <HAL_UART_IRQHandler+0x64>
 8003b5e:	b118      	cbz	r0, 8003b68 <HAL_UART_IRQHandler+0x64>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003b60:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b62:	f043 0304 	orr.w	r3, r3, #4
 8003b66:	6463      	str	r3, [r4, #68]	; 0x44
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8003b68:	0715      	lsls	r5, r2, #28
 8003b6a:	d507      	bpl.n	8003b7c <HAL_UART_IRQHandler+0x78>
 8003b6c:	f001 0320 	and.w	r3, r1, #32
 8003b70:	4303      	orrs	r3, r0
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003b72:	bf1e      	ittt	ne
 8003b74:	6c63      	ldrne	r3, [r4, #68]	; 0x44
 8003b76:	f043 0308 	orrne.w	r3, r3, #8
 8003b7a:	6463      	strne	r3, [r4, #68]	; 0x44
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8003b7c:	6c63      	ldr	r3, [r4, #68]	; 0x44
 8003b7e:	2b00      	cmp	r3, #0
 8003b80:	d036      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xec>
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003b82:	0690      	lsls	r0, r2, #26
 8003b84:	d508      	bpl.n	8003b98 <HAL_UART_IRQHandler+0x94>
 8003b86:	068a      	lsls	r2, r1, #26
 8003b88:	d506      	bpl.n	8003b98 <HAL_UART_IRQHandler+0x94>
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8003b8a:	f894 3042 	ldrb.w	r3, [r4, #66]	; 0x42
 8003b8e:	2b22      	cmp	r3, #34	; 0x22
 8003b90:	d102      	bne.n	8003b98 <HAL_UART_IRQHandler+0x94>
 8003b92:	4620      	mov	r0, r4
 8003b94:	f7ff ff5f 	bl	8003a56 <UART_Receive_IT.part.0.isra.0>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b98:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 8003b9a:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003b9c:	695b      	ldr	r3, [r3, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003b9e:	6c65      	ldr	r5, [r4, #68]	; 0x44
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003ba0:	f003 0340 	and.w	r3, r3, #64	; 0x40
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8003ba4:	f005 0508 	and.w	r5, r5, #8
 8003ba8:	431d      	orrs	r5, r3
 8003baa:	d023      	beq.n	8003bf4 <HAL_UART_IRQHandler+0xf0>
        UART_EndRxTransfer(huart);
 8003bac:	f7ff fe30 	bl	8003810 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003bb0:	6822      	ldr	r2, [r4, #0]
 8003bb2:	6953      	ldr	r3, [r2, #20]
 8003bb4:	065b      	lsls	r3, r3, #25
 8003bb6:	d518      	bpl.n	8003bea <HAL_UART_IRQHandler+0xe6>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bb8:	f102 0314 	add.w	r3, r2, #20
 8003bbc:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003bc0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bc4:	f102 0014 	add.w	r0, r2, #20
 8003bc8:	e840 3100 	strex	r1, r3, [r0]
 8003bcc:	2900      	cmp	r1, #0
 8003bce:	d1f3      	bne.n	8003bb8 <HAL_UART_IRQHandler+0xb4>
          if (huart->hdmarx != NULL)
 8003bd0:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003bd2:	b150      	cbz	r0, 8003bea <HAL_UART_IRQHandler+0xe6>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003bd4:	4b73      	ldr	r3, [pc, #460]	; (8003da4 <HAL_UART_IRQHandler+0x2a0>)
 8003bd6:	6343      	str	r3, [r0, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8003bd8:	f7fe fdd2 	bl	8002780 <HAL_DMA_Abort_IT>
 8003bdc:	b140      	cbz	r0, 8003bf0 <HAL_UART_IRQHandler+0xec>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003bde:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003be0:	6b43      	ldr	r3, [r0, #52]	; 0x34
}
 8003be2:	b003      	add	sp, #12
 8003be4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8003be8:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8003bea:	4620      	mov	r0, r4
 8003bec:	f7ff ff29 	bl	8003a42 <HAL_UART_ErrorCallback>
}
 8003bf0:	b003      	add	sp, #12
 8003bf2:	bd30      	pop	{r4, r5, pc}
        HAL_UART_ErrorCallback(huart);
 8003bf4:	f7ff ff25 	bl	8003a42 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf8:	6465      	str	r5, [r4, #68]	; 0x44
 8003bfa:	e7f9      	b.n	8003bf0 <HAL_UART_IRQHandler+0xec>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003bfc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003bfe:	2801      	cmp	r0, #1
 8003c00:	f040 8094 	bne.w	8003d2c <HAL_UART_IRQHandler+0x228>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8003c04:	06d5      	lsls	r5, r2, #27
 8003c06:	f140 8091 	bpl.w	8003d2c <HAL_UART_IRQHandler+0x228>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8003c0a:	06c8      	lsls	r0, r1, #27
 8003c0c:	f140 808e 	bpl.w	8003d2c <HAL_UART_IRQHandler+0x228>
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003c10:	2200      	movs	r2, #0
 8003c12:	9201      	str	r2, [sp, #4]
 8003c14:	681a      	ldr	r2, [r3, #0]
 8003c16:	9201      	str	r2, [sp, #4]
 8003c18:	685a      	ldr	r2, [r3, #4]
 8003c1a:	9201      	str	r2, [sp, #4]
 8003c1c:	9a01      	ldr	r2, [sp, #4]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003c1e:	695a      	ldr	r2, [r3, #20]
 8003c20:	0655      	lsls	r5, r2, #25
 8003c22:	d54d      	bpl.n	8003cc0 <HAL_UART_IRQHandler+0x1bc>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8003c24:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003c26:	680a      	ldr	r2, [r1, #0]
 8003c28:	6852      	ldr	r2, [r2, #4]
 8003c2a:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8003c2c:	2a00      	cmp	r2, #0
 8003c2e:	d0df      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xec>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8003c30:	8da0      	ldrh	r0, [r4, #44]	; 0x2c
 8003c32:	4290      	cmp	r0, r2
 8003c34:	d9dc      	bls.n	8003bf0 <HAL_UART_IRQHandler+0xec>
        huart->RxXferCount = nb_remaining_rx_data;
 8003c36:	85e2      	strh	r2, [r4, #46]	; 0x2e
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8003c38:	698a      	ldr	r2, [r1, #24]
 8003c3a:	2a20      	cmp	r2, #32
 8003c3c:	d036      	beq.n	8003cac <HAL_UART_IRQHandler+0x1a8>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c3e:	f103 020c 	add.w	r2, r3, #12
 8003c42:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003c46:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c4a:	f103 000c 	add.w	r0, r3, #12
 8003c4e:	e840 2100 	strex	r1, r2, [r0]
 8003c52:	2900      	cmp	r1, #0
 8003c54:	d1f3      	bne.n	8003c3e <HAL_UART_IRQHandler+0x13a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c56:	f103 0214 	add.w	r2, r3, #20
 8003c5a:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c5e:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c62:	f103 0014 	add.w	r0, r3, #20
 8003c66:	e840 2100 	strex	r1, r2, [r0]
 8003c6a:	2900      	cmp	r1, #0
 8003c6c:	d1f3      	bne.n	8003c56 <HAL_UART_IRQHandler+0x152>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c6e:	f103 0214 	add.w	r2, r3, #20
 8003c72:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003c76:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c7a:	f103 0014 	add.w	r0, r3, #20
 8003c7e:	e840 2100 	strex	r1, r2, [r0]
 8003c82:	2900      	cmp	r1, #0
 8003c84:	d1f3      	bne.n	8003c6e <HAL_UART_IRQHandler+0x16a>
          huart->RxState = HAL_UART_STATE_READY;
 8003c86:	2220      	movs	r2, #32
 8003c88:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003c8c:	6321      	str	r1, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c8e:	f103 020c 	add.w	r2, r3, #12
 8003c92:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003c96:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c9a:	f103 000c 	add.w	r0, r3, #12
 8003c9e:	e840 2100 	strex	r1, r2, [r0]
 8003ca2:	2900      	cmp	r1, #0
 8003ca4:	d1f3      	bne.n	8003c8e <HAL_UART_IRQHandler+0x18a>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003ca6:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003ca8:	f7fe fd48 	bl	800273c <HAL_DMA_Abort>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003cac:	2302      	movs	r3, #2
 8003cae:	6363      	str	r3, [r4, #52]	; 0x34
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003cb0:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 8003cb2:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003cb4:	1ac9      	subs	r1, r1, r3
 8003cb6:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003cb8:	4620      	mov	r0, r4
 8003cba:	f7ff fecb 	bl	8003a54 <HAL_UARTEx_RxEventCallback>
 8003cbe:	e797      	b.n	8003bf0 <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003cc0:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8003cc2:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8003cc4:	8de1      	ldrh	r1, [r4, #46]	; 0x2e
 8003cc6:	b289      	uxth	r1, r1
 8003cc8:	2900      	cmp	r1, #0
 8003cca:	d091      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xec>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003ccc:	8da1      	ldrh	r1, [r4, #44]	; 0x2c
 8003cce:	1a89      	subs	r1, r1, r2
 8003cd0:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8003cd2:	2900      	cmp	r1, #0
 8003cd4:	d08c      	beq.n	8003bf0 <HAL_UART_IRQHandler+0xec>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd6:	f103 020c 	add.w	r2, r3, #12
 8003cda:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003cde:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003ce2:	f103 050c 	add.w	r5, r3, #12
 8003ce6:	e845 2000 	strex	r0, r2, [r5]
 8003cea:	2800      	cmp	r0, #0
 8003cec:	d1f3      	bne.n	8003cd6 <HAL_UART_IRQHandler+0x1d2>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cee:	f103 0214 	add.w	r2, r3, #20
 8003cf2:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cf6:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cfa:	f103 0514 	add.w	r5, r3, #20
 8003cfe:	e845 2000 	strex	r0, r2, [r5]
 8003d02:	2800      	cmp	r0, #0
 8003d04:	d1f3      	bne.n	8003cee <HAL_UART_IRQHandler+0x1ea>
        huart->RxState = HAL_UART_STATE_READY;
 8003d06:	2220      	movs	r2, #32
 8003d08:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d0c:	6320      	str	r0, [r4, #48]	; 0x30
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d0e:	f103 020c 	add.w	r2, r3, #12
 8003d12:	e852 2f00 	ldrex	r2, [r2]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003d16:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d1a:	f103 050c 	add.w	r5, r3, #12
 8003d1e:	e845 2000 	strex	r0, r2, [r5]
 8003d22:	2800      	cmp	r0, #0
 8003d24:	d1f3      	bne.n	8003d0e <HAL_UART_IRQHandler+0x20a>
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003d26:	2302      	movs	r3, #2
 8003d28:	6363      	str	r3, [r4, #52]	; 0x34
 8003d2a:	e7c5      	b.n	8003cb8 <HAL_UART_IRQHandler+0x1b4>
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003d2c:	0610      	lsls	r0, r2, #24
 8003d2e:	d528      	bpl.n	8003d82 <HAL_UART_IRQHandler+0x27e>
 8003d30:	060d      	lsls	r5, r1, #24
 8003d32:	d526      	bpl.n	8003d82 <HAL_UART_IRQHandler+0x27e>
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8003d34:	f894 2041 	ldrb.w	r2, [r4, #65]	; 0x41
 8003d38:	2a21      	cmp	r2, #33	; 0x21
 8003d3a:	f47f af59 	bne.w	8003bf0 <HAL_UART_IRQHandler+0xec>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d3e:	68a1      	ldr	r1, [r4, #8]
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8003d40:	6a22      	ldr	r2, [r4, #32]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003d42:	f5b1 5f80 	cmp.w	r1, #4096	; 0x1000
 8003d46:	d117      	bne.n	8003d78 <HAL_UART_IRQHandler+0x274>
 8003d48:	6921      	ldr	r1, [r4, #16]
 8003d4a:	b9a9      	cbnz	r1, 8003d78 <HAL_UART_IRQHandler+0x274>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8003d4c:	f832 1b02 	ldrh.w	r1, [r2], #2
 8003d50:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003d54:	6059      	str	r1, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8003d56:	6222      	str	r2, [r4, #32]
    if (--huart->TxXferCount == 0U)
 8003d58:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 8003d5a:	3a01      	subs	r2, #1
 8003d5c:	b292      	uxth	r2, r2
 8003d5e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003d60:	2a00      	cmp	r2, #0
 8003d62:	f47f af45 	bne.w	8003bf0 <HAL_UART_IRQHandler+0xec>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003d66:	68da      	ldr	r2, [r3, #12]
 8003d68:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003d6c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8003d6e:	68da      	ldr	r2, [r3, #12]
 8003d70:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003d74:	60da      	str	r2, [r3, #12]
 8003d76:	e73b      	b.n	8003bf0 <HAL_UART_IRQHandler+0xec>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003d78:	1c51      	adds	r1, r2, #1
 8003d7a:	6221      	str	r1, [r4, #32]
 8003d7c:	7812      	ldrb	r2, [r2, #0]
 8003d7e:	605a      	str	r2, [r3, #4]
 8003d80:	e7ea      	b.n	8003d58 <HAL_UART_IRQHandler+0x254>
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003d82:	0650      	lsls	r0, r2, #25
 8003d84:	f57f af34 	bpl.w	8003bf0 <HAL_UART_IRQHandler+0xec>
 8003d88:	064a      	lsls	r2, r1, #25
 8003d8a:	f57f af31 	bpl.w	8003bf0 <HAL_UART_IRQHandler+0xec>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d8e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8003d90:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003d92:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d96:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8003d98:	2320      	movs	r3, #32
 8003d9a:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  HAL_UART_TxCpltCallback(huart);
 8003d9e:	f7ff fe4f 	bl	8003a40 <HAL_UART_TxCpltCallback>
  return HAL_OK;
 8003da2:	e725      	b.n	8003bf0 <HAL_UART_IRQHandler+0xec>
 8003da4:	08003a45 	.word	0x08003a45

08003da8 <UART_Start_Receive_IT>:
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003da8:	2300      	movs	r3, #0
  huart->RxXferCount = Size;
 8003daa:	85c2      	strh	r2, [r0, #46]	; 0x2e
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003dac:	6443      	str	r3, [r0, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003dae:	2322      	movs	r3, #34	; 0x22
  huart->RxXferSize = Size;
 8003db0:	8582      	strh	r2, [r0, #44]	; 0x2c
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003db2:	6902      	ldr	r2, [r0, #16]
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003db4:	f880 3042 	strb.w	r3, [r0, #66]	; 0x42
  huart->pRxBuffPtr = pData;
 8003db8:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003dba:	6803      	ldr	r3, [r0, #0]
  if (huart->Init.Parity != UART_PARITY_NONE)
 8003dbc:	b11a      	cbz	r2, 8003dc6 <UART_Start_Receive_IT+0x1e>
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8003dbe:	68da      	ldr	r2, [r3, #12]
 8003dc0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003dc4:	60da      	str	r2, [r3, #12]
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003dc6:	695a      	ldr	r2, [r3, #20]
}
 8003dc8:	2000      	movs	r0, #0
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8003dca:	f042 0201 	orr.w	r2, r2, #1
 8003dce:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8003dd0:	68da      	ldr	r2, [r3, #12]
 8003dd2:	f042 0220 	orr.w	r2, r2, #32
 8003dd6:	60da      	str	r2, [r3, #12]
}
 8003dd8:	4770      	bx	lr

08003dda <HAL_UART_Receive_IT>:
{
 8003dda:	b470      	push	{r4, r5, r6}
  if (huart->RxState == HAL_UART_STATE_READY)
 8003ddc:	f890 6042 	ldrb.w	r6, [r0, #66]	; 0x42
 8003de0:	2e20      	cmp	r6, #32
 8003de2:	d106      	bne.n	8003df2 <HAL_UART_Receive_IT+0x18>
    if ((pData == NULL) || (Size == 0U))
 8003de4:	b141      	cbz	r1, 8003df8 <HAL_UART_Receive_IT+0x1e>
 8003de6:	b13a      	cbz	r2, 8003df8 <HAL_UART_Receive_IT+0x1e>
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003de8:	2400      	movs	r4, #0
 8003dea:	6304      	str	r4, [r0, #48]	; 0x30
}
 8003dec:	bc70      	pop	{r4, r5, r6}
    return (UART_Start_Receive_IT(huart, pData, Size));
 8003dee:	f7ff bfdb 	b.w	8003da8 <UART_Start_Receive_IT>
    return HAL_BUSY;
 8003df2:	2002      	movs	r0, #2
}
 8003df4:	bc70      	pop	{r4, r5, r6}
 8003df6:	4770      	bx	lr
      return HAL_ERROR;
 8003df8:	2001      	movs	r0, #1
 8003dfa:	e7fb      	b.n	8003df4 <HAL_UART_Receive_IT+0x1a>

08003dfc <__errno>:
 8003dfc:	4b01      	ldr	r3, [pc, #4]	; (8003e04 <__errno+0x8>)
 8003dfe:	6818      	ldr	r0, [r3, #0]
 8003e00:	4770      	bx	lr
 8003e02:	bf00      	nop
 8003e04:	2000000c 	.word	0x2000000c

08003e08 <__libc_init_array>:
 8003e08:	b570      	push	{r4, r5, r6, lr}
 8003e0a:	2600      	movs	r6, #0
 8003e0c:	4d0c      	ldr	r5, [pc, #48]	; (8003e40 <__libc_init_array+0x38>)
 8003e0e:	4c0d      	ldr	r4, [pc, #52]	; (8003e44 <__libc_init_array+0x3c>)
 8003e10:	1b64      	subs	r4, r4, r5
 8003e12:	10a4      	asrs	r4, r4, #2
 8003e14:	42a6      	cmp	r6, r4
 8003e16:	d109      	bne.n	8003e2c <__libc_init_array+0x24>
 8003e18:	f004 fcc4 	bl	80087a4 <_init>
 8003e1c:	2600      	movs	r6, #0
 8003e1e:	4d0a      	ldr	r5, [pc, #40]	; (8003e48 <__libc_init_array+0x40>)
 8003e20:	4c0a      	ldr	r4, [pc, #40]	; (8003e4c <__libc_init_array+0x44>)
 8003e22:	1b64      	subs	r4, r4, r5
 8003e24:	10a4      	asrs	r4, r4, #2
 8003e26:	42a6      	cmp	r6, r4
 8003e28:	d105      	bne.n	8003e36 <__libc_init_array+0x2e>
 8003e2a:	bd70      	pop	{r4, r5, r6, pc}
 8003e2c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e30:	4798      	blx	r3
 8003e32:	3601      	adds	r6, #1
 8003e34:	e7ee      	b.n	8003e14 <__libc_init_array+0xc>
 8003e36:	f855 3b04 	ldr.w	r3, [r5], #4
 8003e3a:	4798      	blx	r3
 8003e3c:	3601      	adds	r6, #1
 8003e3e:	e7f2      	b.n	8003e26 <__libc_init_array+0x1e>
 8003e40:	08008d08 	.word	0x08008d08
 8003e44:	08008d08 	.word	0x08008d08
 8003e48:	08008d08 	.word	0x08008d08
 8003e4c:	08008d0c 	.word	0x08008d0c

08003e50 <memset>:
 8003e50:	4603      	mov	r3, r0
 8003e52:	4402      	add	r2, r0
 8003e54:	4293      	cmp	r3, r2
 8003e56:	d100      	bne.n	8003e5a <memset+0xa>
 8003e58:	4770      	bx	lr
 8003e5a:	f803 1b01 	strb.w	r1, [r3], #1
 8003e5e:	e7f9      	b.n	8003e54 <memset+0x4>

08003e60 <__cvt>:
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003e66:	461f      	mov	r7, r3
 8003e68:	bfbb      	ittet	lt
 8003e6a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8003e6e:	461f      	movlt	r7, r3
 8003e70:	2300      	movge	r3, #0
 8003e72:	232d      	movlt	r3, #45	; 0x2d
 8003e74:	b088      	sub	sp, #32
 8003e76:	4614      	mov	r4, r2
 8003e78:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8003e7a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8003e7c:	7013      	strb	r3, [r2, #0]
 8003e7e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8003e80:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8003e84:	f023 0820 	bic.w	r8, r3, #32
 8003e88:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003e8c:	d005      	beq.n	8003e9a <__cvt+0x3a>
 8003e8e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8003e92:	d100      	bne.n	8003e96 <__cvt+0x36>
 8003e94:	3501      	adds	r5, #1
 8003e96:	2302      	movs	r3, #2
 8003e98:	e000      	b.n	8003e9c <__cvt+0x3c>
 8003e9a:	2303      	movs	r3, #3
 8003e9c:	aa07      	add	r2, sp, #28
 8003e9e:	9204      	str	r2, [sp, #16]
 8003ea0:	aa06      	add	r2, sp, #24
 8003ea2:	e9cd a202 	strd	sl, r2, [sp, #8]
 8003ea6:	e9cd 3500 	strd	r3, r5, [sp]
 8003eaa:	4622      	mov	r2, r4
 8003eac:	463b      	mov	r3, r7
 8003eae:	f001 fe13 	bl	8005ad8 <_dtoa_r>
 8003eb2:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8003eb6:	4606      	mov	r6, r0
 8003eb8:	d102      	bne.n	8003ec0 <__cvt+0x60>
 8003eba:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8003ebc:	07db      	lsls	r3, r3, #31
 8003ebe:	d522      	bpl.n	8003f06 <__cvt+0xa6>
 8003ec0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8003ec4:	eb06 0905 	add.w	r9, r6, r5
 8003ec8:	d110      	bne.n	8003eec <__cvt+0x8c>
 8003eca:	7833      	ldrb	r3, [r6, #0]
 8003ecc:	2b30      	cmp	r3, #48	; 0x30
 8003ece:	d10a      	bne.n	8003ee6 <__cvt+0x86>
 8003ed0:	2200      	movs	r2, #0
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	4620      	mov	r0, r4
 8003ed6:	4639      	mov	r1, r7
 8003ed8:	f7fc fd70 	bl	80009bc <__aeabi_dcmpeq>
 8003edc:	b918      	cbnz	r0, 8003ee6 <__cvt+0x86>
 8003ede:	f1c5 0501 	rsb	r5, r5, #1
 8003ee2:	f8ca 5000 	str.w	r5, [sl]
 8003ee6:	f8da 3000 	ldr.w	r3, [sl]
 8003eea:	4499      	add	r9, r3
 8003eec:	2200      	movs	r2, #0
 8003eee:	2300      	movs	r3, #0
 8003ef0:	4620      	mov	r0, r4
 8003ef2:	4639      	mov	r1, r7
 8003ef4:	f7fc fd62 	bl	80009bc <__aeabi_dcmpeq>
 8003ef8:	b108      	cbz	r0, 8003efe <__cvt+0x9e>
 8003efa:	f8cd 901c 	str.w	r9, [sp, #28]
 8003efe:	2230      	movs	r2, #48	; 0x30
 8003f00:	9b07      	ldr	r3, [sp, #28]
 8003f02:	454b      	cmp	r3, r9
 8003f04:	d307      	bcc.n	8003f16 <__cvt+0xb6>
 8003f06:	4630      	mov	r0, r6
 8003f08:	9b07      	ldr	r3, [sp, #28]
 8003f0a:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8003f0c:	1b9b      	subs	r3, r3, r6
 8003f0e:	6013      	str	r3, [r2, #0]
 8003f10:	b008      	add	sp, #32
 8003f12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003f16:	1c59      	adds	r1, r3, #1
 8003f18:	9107      	str	r1, [sp, #28]
 8003f1a:	701a      	strb	r2, [r3, #0]
 8003f1c:	e7f0      	b.n	8003f00 <__cvt+0xa0>

08003f1e <__exponent>:
 8003f1e:	4603      	mov	r3, r0
 8003f20:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f22:	2900      	cmp	r1, #0
 8003f24:	f803 2b02 	strb.w	r2, [r3], #2
 8003f28:	bfb6      	itet	lt
 8003f2a:	222d      	movlt	r2, #45	; 0x2d
 8003f2c:	222b      	movge	r2, #43	; 0x2b
 8003f2e:	4249      	neglt	r1, r1
 8003f30:	2909      	cmp	r1, #9
 8003f32:	7042      	strb	r2, [r0, #1]
 8003f34:	dd2b      	ble.n	8003f8e <__exponent+0x70>
 8003f36:	f10d 0407 	add.w	r4, sp, #7
 8003f3a:	46a4      	mov	ip, r4
 8003f3c:	270a      	movs	r7, #10
 8003f3e:	fb91 f6f7 	sdiv	r6, r1, r7
 8003f42:	460a      	mov	r2, r1
 8003f44:	46a6      	mov	lr, r4
 8003f46:	fb07 1516 	mls	r5, r7, r6, r1
 8003f4a:	2a63      	cmp	r2, #99	; 0x63
 8003f4c:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8003f50:	4631      	mov	r1, r6
 8003f52:	f104 34ff 	add.w	r4, r4, #4294967295
 8003f56:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8003f5a:	dcf0      	bgt.n	8003f3e <__exponent+0x20>
 8003f5c:	3130      	adds	r1, #48	; 0x30
 8003f5e:	f1ae 0502 	sub.w	r5, lr, #2
 8003f62:	f804 1c01 	strb.w	r1, [r4, #-1]
 8003f66:	4629      	mov	r1, r5
 8003f68:	1c44      	adds	r4, r0, #1
 8003f6a:	4561      	cmp	r1, ip
 8003f6c:	d30a      	bcc.n	8003f84 <__exponent+0x66>
 8003f6e:	f10d 0209 	add.w	r2, sp, #9
 8003f72:	eba2 020e 	sub.w	r2, r2, lr
 8003f76:	4565      	cmp	r5, ip
 8003f78:	bf88      	it	hi
 8003f7a:	2200      	movhi	r2, #0
 8003f7c:	4413      	add	r3, r2
 8003f7e:	1a18      	subs	r0, r3, r0
 8003f80:	b003      	add	sp, #12
 8003f82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003f84:	f811 2b01 	ldrb.w	r2, [r1], #1
 8003f88:	f804 2f01 	strb.w	r2, [r4, #1]!
 8003f8c:	e7ed      	b.n	8003f6a <__exponent+0x4c>
 8003f8e:	2330      	movs	r3, #48	; 0x30
 8003f90:	3130      	adds	r1, #48	; 0x30
 8003f92:	7083      	strb	r3, [r0, #2]
 8003f94:	70c1      	strb	r1, [r0, #3]
 8003f96:	1d03      	adds	r3, r0, #4
 8003f98:	e7f1      	b.n	8003f7e <__exponent+0x60>
	...

08003f9c <_printf_float>:
 8003f9c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003fa0:	b091      	sub	sp, #68	; 0x44
 8003fa2:	460c      	mov	r4, r1
 8003fa4:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8003fa8:	4616      	mov	r6, r2
 8003faa:	461f      	mov	r7, r3
 8003fac:	4605      	mov	r5, r0
 8003fae:	f002 fef9 	bl	8006da4 <_localeconv_r>
 8003fb2:	6803      	ldr	r3, [r0, #0]
 8003fb4:	4618      	mov	r0, r3
 8003fb6:	9309      	str	r3, [sp, #36]	; 0x24
 8003fb8:	f7fc f8d4 	bl	8000164 <strlen>
 8003fbc:	2300      	movs	r3, #0
 8003fbe:	930e      	str	r3, [sp, #56]	; 0x38
 8003fc0:	f8d8 3000 	ldr.w	r3, [r8]
 8003fc4:	900a      	str	r0, [sp, #40]	; 0x28
 8003fc6:	3307      	adds	r3, #7
 8003fc8:	f023 0307 	bic.w	r3, r3, #7
 8003fcc:	f103 0208 	add.w	r2, r3, #8
 8003fd0:	f894 9018 	ldrb.w	r9, [r4, #24]
 8003fd4:	f8d4 b000 	ldr.w	fp, [r4]
 8003fd8:	f8c8 2000 	str.w	r2, [r8]
 8003fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8003fe4:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 8003fe8:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 8003fec:	930b      	str	r3, [sp, #44]	; 0x2c
 8003fee:	f04f 32ff 	mov.w	r2, #4294967295
 8003ff2:	4640      	mov	r0, r8
 8003ff4:	4b9c      	ldr	r3, [pc, #624]	; (8004268 <_printf_float+0x2cc>)
 8003ff6:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8003ff8:	f7fc fd12 	bl	8000a20 <__aeabi_dcmpun>
 8003ffc:	bb70      	cbnz	r0, 800405c <_printf_float+0xc0>
 8003ffe:	f04f 32ff 	mov.w	r2, #4294967295
 8004002:	4640      	mov	r0, r8
 8004004:	4b98      	ldr	r3, [pc, #608]	; (8004268 <_printf_float+0x2cc>)
 8004006:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004008:	f7fc fcec 	bl	80009e4 <__aeabi_dcmple>
 800400c:	bb30      	cbnz	r0, 800405c <_printf_float+0xc0>
 800400e:	2200      	movs	r2, #0
 8004010:	2300      	movs	r3, #0
 8004012:	4640      	mov	r0, r8
 8004014:	4651      	mov	r1, sl
 8004016:	f7fc fcdb 	bl	80009d0 <__aeabi_dcmplt>
 800401a:	b110      	cbz	r0, 8004022 <_printf_float+0x86>
 800401c:	232d      	movs	r3, #45	; 0x2d
 800401e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004022:	4b92      	ldr	r3, [pc, #584]	; (800426c <_printf_float+0x2d0>)
 8004024:	4892      	ldr	r0, [pc, #584]	; (8004270 <_printf_float+0x2d4>)
 8004026:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 800402a:	bf94      	ite	ls
 800402c:	4698      	movls	r8, r3
 800402e:	4680      	movhi	r8, r0
 8004030:	2303      	movs	r3, #3
 8004032:	f04f 0a00 	mov.w	sl, #0
 8004036:	6123      	str	r3, [r4, #16]
 8004038:	f02b 0304 	bic.w	r3, fp, #4
 800403c:	6023      	str	r3, [r4, #0]
 800403e:	4633      	mov	r3, r6
 8004040:	4621      	mov	r1, r4
 8004042:	4628      	mov	r0, r5
 8004044:	9700      	str	r7, [sp, #0]
 8004046:	aa0f      	add	r2, sp, #60	; 0x3c
 8004048:	f000 f9d4 	bl	80043f4 <_printf_common>
 800404c:	3001      	adds	r0, #1
 800404e:	f040 8090 	bne.w	8004172 <_printf_float+0x1d6>
 8004052:	f04f 30ff 	mov.w	r0, #4294967295
 8004056:	b011      	add	sp, #68	; 0x44
 8004058:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800405c:	4642      	mov	r2, r8
 800405e:	4653      	mov	r3, sl
 8004060:	4640      	mov	r0, r8
 8004062:	4651      	mov	r1, sl
 8004064:	f7fc fcdc 	bl	8000a20 <__aeabi_dcmpun>
 8004068:	b148      	cbz	r0, 800407e <_printf_float+0xe2>
 800406a:	f1ba 0f00 	cmp.w	sl, #0
 800406e:	bfb8      	it	lt
 8004070:	232d      	movlt	r3, #45	; 0x2d
 8004072:	4880      	ldr	r0, [pc, #512]	; (8004274 <_printf_float+0x2d8>)
 8004074:	bfb8      	it	lt
 8004076:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800407a:	4b7f      	ldr	r3, [pc, #508]	; (8004278 <_printf_float+0x2dc>)
 800407c:	e7d3      	b.n	8004026 <_printf_float+0x8a>
 800407e:	6863      	ldr	r3, [r4, #4]
 8004080:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8004084:	1c5a      	adds	r2, r3, #1
 8004086:	d142      	bne.n	800410e <_printf_float+0x172>
 8004088:	2306      	movs	r3, #6
 800408a:	6063      	str	r3, [r4, #4]
 800408c:	2200      	movs	r2, #0
 800408e:	9206      	str	r2, [sp, #24]
 8004090:	aa0e      	add	r2, sp, #56	; 0x38
 8004092:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8004096:	aa0d      	add	r2, sp, #52	; 0x34
 8004098:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 800409c:	9203      	str	r2, [sp, #12]
 800409e:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 80040a2:	e9cd 3201 	strd	r3, r2, [sp, #4]
 80040a6:	6023      	str	r3, [r4, #0]
 80040a8:	6863      	ldr	r3, [r4, #4]
 80040aa:	4642      	mov	r2, r8
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	4628      	mov	r0, r5
 80040b0:	4653      	mov	r3, sl
 80040b2:	910b      	str	r1, [sp, #44]	; 0x2c
 80040b4:	f7ff fed4 	bl	8003e60 <__cvt>
 80040b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80040ba:	4680      	mov	r8, r0
 80040bc:	2947      	cmp	r1, #71	; 0x47
 80040be:	990d      	ldr	r1, [sp, #52]	; 0x34
 80040c0:	d108      	bne.n	80040d4 <_printf_float+0x138>
 80040c2:	1cc8      	adds	r0, r1, #3
 80040c4:	db02      	blt.n	80040cc <_printf_float+0x130>
 80040c6:	6863      	ldr	r3, [r4, #4]
 80040c8:	4299      	cmp	r1, r3
 80040ca:	dd40      	ble.n	800414e <_printf_float+0x1b2>
 80040cc:	f1a9 0902 	sub.w	r9, r9, #2
 80040d0:	fa5f f989 	uxtb.w	r9, r9
 80040d4:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80040d8:	d81f      	bhi.n	800411a <_printf_float+0x17e>
 80040da:	464a      	mov	r2, r9
 80040dc:	3901      	subs	r1, #1
 80040de:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80040e2:	910d      	str	r1, [sp, #52]	; 0x34
 80040e4:	f7ff ff1b 	bl	8003f1e <__exponent>
 80040e8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80040ea:	4682      	mov	sl, r0
 80040ec:	1813      	adds	r3, r2, r0
 80040ee:	2a01      	cmp	r2, #1
 80040f0:	6123      	str	r3, [r4, #16]
 80040f2:	dc02      	bgt.n	80040fa <_printf_float+0x15e>
 80040f4:	6822      	ldr	r2, [r4, #0]
 80040f6:	07d2      	lsls	r2, r2, #31
 80040f8:	d501      	bpl.n	80040fe <_printf_float+0x162>
 80040fa:	3301      	adds	r3, #1
 80040fc:	6123      	str	r3, [r4, #16]
 80040fe:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8004102:	2b00      	cmp	r3, #0
 8004104:	d09b      	beq.n	800403e <_printf_float+0xa2>
 8004106:	232d      	movs	r3, #45	; 0x2d
 8004108:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800410c:	e797      	b.n	800403e <_printf_float+0xa2>
 800410e:	2947      	cmp	r1, #71	; 0x47
 8004110:	d1bc      	bne.n	800408c <_printf_float+0xf0>
 8004112:	2b00      	cmp	r3, #0
 8004114:	d1ba      	bne.n	800408c <_printf_float+0xf0>
 8004116:	2301      	movs	r3, #1
 8004118:	e7b7      	b.n	800408a <_printf_float+0xee>
 800411a:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 800411e:	d118      	bne.n	8004152 <_printf_float+0x1b6>
 8004120:	2900      	cmp	r1, #0
 8004122:	6863      	ldr	r3, [r4, #4]
 8004124:	dd0b      	ble.n	800413e <_printf_float+0x1a2>
 8004126:	6121      	str	r1, [r4, #16]
 8004128:	b913      	cbnz	r3, 8004130 <_printf_float+0x194>
 800412a:	6822      	ldr	r2, [r4, #0]
 800412c:	07d0      	lsls	r0, r2, #31
 800412e:	d502      	bpl.n	8004136 <_printf_float+0x19a>
 8004130:	3301      	adds	r3, #1
 8004132:	440b      	add	r3, r1
 8004134:	6123      	str	r3, [r4, #16]
 8004136:	f04f 0a00 	mov.w	sl, #0
 800413a:	65a1      	str	r1, [r4, #88]	; 0x58
 800413c:	e7df      	b.n	80040fe <_printf_float+0x162>
 800413e:	b913      	cbnz	r3, 8004146 <_printf_float+0x1aa>
 8004140:	6822      	ldr	r2, [r4, #0]
 8004142:	07d2      	lsls	r2, r2, #31
 8004144:	d501      	bpl.n	800414a <_printf_float+0x1ae>
 8004146:	3302      	adds	r3, #2
 8004148:	e7f4      	b.n	8004134 <_printf_float+0x198>
 800414a:	2301      	movs	r3, #1
 800414c:	e7f2      	b.n	8004134 <_printf_float+0x198>
 800414e:	f04f 0967 	mov.w	r9, #103	; 0x67
 8004152:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004154:	4299      	cmp	r1, r3
 8004156:	db05      	blt.n	8004164 <_printf_float+0x1c8>
 8004158:	6823      	ldr	r3, [r4, #0]
 800415a:	6121      	str	r1, [r4, #16]
 800415c:	07d8      	lsls	r0, r3, #31
 800415e:	d5ea      	bpl.n	8004136 <_printf_float+0x19a>
 8004160:	1c4b      	adds	r3, r1, #1
 8004162:	e7e7      	b.n	8004134 <_printf_float+0x198>
 8004164:	2900      	cmp	r1, #0
 8004166:	bfcc      	ite	gt
 8004168:	2201      	movgt	r2, #1
 800416a:	f1c1 0202 	rsble	r2, r1, #2
 800416e:	4413      	add	r3, r2
 8004170:	e7e0      	b.n	8004134 <_printf_float+0x198>
 8004172:	6823      	ldr	r3, [r4, #0]
 8004174:	055a      	lsls	r2, r3, #21
 8004176:	d407      	bmi.n	8004188 <_printf_float+0x1ec>
 8004178:	6923      	ldr	r3, [r4, #16]
 800417a:	4642      	mov	r2, r8
 800417c:	4631      	mov	r1, r6
 800417e:	4628      	mov	r0, r5
 8004180:	47b8      	blx	r7
 8004182:	3001      	adds	r0, #1
 8004184:	d12b      	bne.n	80041de <_printf_float+0x242>
 8004186:	e764      	b.n	8004052 <_printf_float+0xb6>
 8004188:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800418c:	f240 80dd 	bls.w	800434a <_printf_float+0x3ae>
 8004190:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004194:	2200      	movs	r2, #0
 8004196:	2300      	movs	r3, #0
 8004198:	f7fc fc10 	bl	80009bc <__aeabi_dcmpeq>
 800419c:	2800      	cmp	r0, #0
 800419e:	d033      	beq.n	8004208 <_printf_float+0x26c>
 80041a0:	2301      	movs	r3, #1
 80041a2:	4631      	mov	r1, r6
 80041a4:	4628      	mov	r0, r5
 80041a6:	4a35      	ldr	r2, [pc, #212]	; (800427c <_printf_float+0x2e0>)
 80041a8:	47b8      	blx	r7
 80041aa:	3001      	adds	r0, #1
 80041ac:	f43f af51 	beq.w	8004052 <_printf_float+0xb6>
 80041b0:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80041b4:	429a      	cmp	r2, r3
 80041b6:	db02      	blt.n	80041be <_printf_float+0x222>
 80041b8:	6823      	ldr	r3, [r4, #0]
 80041ba:	07d8      	lsls	r0, r3, #31
 80041bc:	d50f      	bpl.n	80041de <_printf_float+0x242>
 80041be:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80041c2:	4631      	mov	r1, r6
 80041c4:	4628      	mov	r0, r5
 80041c6:	47b8      	blx	r7
 80041c8:	3001      	adds	r0, #1
 80041ca:	f43f af42 	beq.w	8004052 <_printf_float+0xb6>
 80041ce:	f04f 0800 	mov.w	r8, #0
 80041d2:	f104 091a 	add.w	r9, r4, #26
 80041d6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80041d8:	3b01      	subs	r3, #1
 80041da:	4543      	cmp	r3, r8
 80041dc:	dc09      	bgt.n	80041f2 <_printf_float+0x256>
 80041de:	6823      	ldr	r3, [r4, #0]
 80041e0:	079b      	lsls	r3, r3, #30
 80041e2:	f100 8102 	bmi.w	80043ea <_printf_float+0x44e>
 80041e6:	68e0      	ldr	r0, [r4, #12]
 80041e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80041ea:	4298      	cmp	r0, r3
 80041ec:	bfb8      	it	lt
 80041ee:	4618      	movlt	r0, r3
 80041f0:	e731      	b.n	8004056 <_printf_float+0xba>
 80041f2:	2301      	movs	r3, #1
 80041f4:	464a      	mov	r2, r9
 80041f6:	4631      	mov	r1, r6
 80041f8:	4628      	mov	r0, r5
 80041fa:	47b8      	blx	r7
 80041fc:	3001      	adds	r0, #1
 80041fe:	f43f af28 	beq.w	8004052 <_printf_float+0xb6>
 8004202:	f108 0801 	add.w	r8, r8, #1
 8004206:	e7e6      	b.n	80041d6 <_printf_float+0x23a>
 8004208:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800420a:	2b00      	cmp	r3, #0
 800420c:	dc38      	bgt.n	8004280 <_printf_float+0x2e4>
 800420e:	2301      	movs	r3, #1
 8004210:	4631      	mov	r1, r6
 8004212:	4628      	mov	r0, r5
 8004214:	4a19      	ldr	r2, [pc, #100]	; (800427c <_printf_float+0x2e0>)
 8004216:	47b8      	blx	r7
 8004218:	3001      	adds	r0, #1
 800421a:	f43f af1a 	beq.w	8004052 <_printf_float+0xb6>
 800421e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8004222:	4313      	orrs	r3, r2
 8004224:	d102      	bne.n	800422c <_printf_float+0x290>
 8004226:	6823      	ldr	r3, [r4, #0]
 8004228:	07d9      	lsls	r1, r3, #31
 800422a:	d5d8      	bpl.n	80041de <_printf_float+0x242>
 800422c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004230:	4631      	mov	r1, r6
 8004232:	4628      	mov	r0, r5
 8004234:	47b8      	blx	r7
 8004236:	3001      	adds	r0, #1
 8004238:	f43f af0b 	beq.w	8004052 <_printf_float+0xb6>
 800423c:	f04f 0900 	mov.w	r9, #0
 8004240:	f104 0a1a 	add.w	sl, r4, #26
 8004244:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004246:	425b      	negs	r3, r3
 8004248:	454b      	cmp	r3, r9
 800424a:	dc01      	bgt.n	8004250 <_printf_float+0x2b4>
 800424c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800424e:	e794      	b.n	800417a <_printf_float+0x1de>
 8004250:	2301      	movs	r3, #1
 8004252:	4652      	mov	r2, sl
 8004254:	4631      	mov	r1, r6
 8004256:	4628      	mov	r0, r5
 8004258:	47b8      	blx	r7
 800425a:	3001      	adds	r0, #1
 800425c:	f43f aef9 	beq.w	8004052 <_printf_float+0xb6>
 8004260:	f109 0901 	add.w	r9, r9, #1
 8004264:	e7ee      	b.n	8004244 <_printf_float+0x2a8>
 8004266:	bf00      	nop
 8004268:	7fefffff 	.word	0x7fefffff
 800426c:	08008808 	.word	0x08008808
 8004270:	0800880c 	.word	0x0800880c
 8004274:	08008814 	.word	0x08008814
 8004278:	08008810 	.word	0x08008810
 800427c:	08008818 	.word	0x08008818
 8004280:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004282:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004284:	429a      	cmp	r2, r3
 8004286:	bfa8      	it	ge
 8004288:	461a      	movge	r2, r3
 800428a:	2a00      	cmp	r2, #0
 800428c:	4691      	mov	r9, r2
 800428e:	dc37      	bgt.n	8004300 <_printf_float+0x364>
 8004290:	f04f 0b00 	mov.w	fp, #0
 8004294:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004298:	f104 021a 	add.w	r2, r4, #26
 800429c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 80042a0:	ebaa 0309 	sub.w	r3, sl, r9
 80042a4:	455b      	cmp	r3, fp
 80042a6:	dc33      	bgt.n	8004310 <_printf_float+0x374>
 80042a8:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042ac:	429a      	cmp	r2, r3
 80042ae:	db3b      	blt.n	8004328 <_printf_float+0x38c>
 80042b0:	6823      	ldr	r3, [r4, #0]
 80042b2:	07da      	lsls	r2, r3, #31
 80042b4:	d438      	bmi.n	8004328 <_printf_float+0x38c>
 80042b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80042b8:	990d      	ldr	r1, [sp, #52]	; 0x34
 80042ba:	eba3 020a 	sub.w	r2, r3, sl
 80042be:	eba3 0901 	sub.w	r9, r3, r1
 80042c2:	4591      	cmp	r9, r2
 80042c4:	bfa8      	it	ge
 80042c6:	4691      	movge	r9, r2
 80042c8:	f1b9 0f00 	cmp.w	r9, #0
 80042cc:	dc34      	bgt.n	8004338 <_printf_float+0x39c>
 80042ce:	f04f 0800 	mov.w	r8, #0
 80042d2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80042d6:	f104 0a1a 	add.w	sl, r4, #26
 80042da:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80042de:	1a9b      	subs	r3, r3, r2
 80042e0:	eba3 0309 	sub.w	r3, r3, r9
 80042e4:	4543      	cmp	r3, r8
 80042e6:	f77f af7a 	ble.w	80041de <_printf_float+0x242>
 80042ea:	2301      	movs	r3, #1
 80042ec:	4652      	mov	r2, sl
 80042ee:	4631      	mov	r1, r6
 80042f0:	4628      	mov	r0, r5
 80042f2:	47b8      	blx	r7
 80042f4:	3001      	adds	r0, #1
 80042f6:	f43f aeac 	beq.w	8004052 <_printf_float+0xb6>
 80042fa:	f108 0801 	add.w	r8, r8, #1
 80042fe:	e7ec      	b.n	80042da <_printf_float+0x33e>
 8004300:	4613      	mov	r3, r2
 8004302:	4631      	mov	r1, r6
 8004304:	4642      	mov	r2, r8
 8004306:	4628      	mov	r0, r5
 8004308:	47b8      	blx	r7
 800430a:	3001      	adds	r0, #1
 800430c:	d1c0      	bne.n	8004290 <_printf_float+0x2f4>
 800430e:	e6a0      	b.n	8004052 <_printf_float+0xb6>
 8004310:	2301      	movs	r3, #1
 8004312:	4631      	mov	r1, r6
 8004314:	4628      	mov	r0, r5
 8004316:	920b      	str	r2, [sp, #44]	; 0x2c
 8004318:	47b8      	blx	r7
 800431a:	3001      	adds	r0, #1
 800431c:	f43f ae99 	beq.w	8004052 <_printf_float+0xb6>
 8004320:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8004322:	f10b 0b01 	add.w	fp, fp, #1
 8004326:	e7b9      	b.n	800429c <_printf_float+0x300>
 8004328:	4631      	mov	r1, r6
 800432a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800432e:	4628      	mov	r0, r5
 8004330:	47b8      	blx	r7
 8004332:	3001      	adds	r0, #1
 8004334:	d1bf      	bne.n	80042b6 <_printf_float+0x31a>
 8004336:	e68c      	b.n	8004052 <_printf_float+0xb6>
 8004338:	464b      	mov	r3, r9
 800433a:	4631      	mov	r1, r6
 800433c:	4628      	mov	r0, r5
 800433e:	eb08 020a 	add.w	r2, r8, sl
 8004342:	47b8      	blx	r7
 8004344:	3001      	adds	r0, #1
 8004346:	d1c2      	bne.n	80042ce <_printf_float+0x332>
 8004348:	e683      	b.n	8004052 <_printf_float+0xb6>
 800434a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800434c:	2a01      	cmp	r2, #1
 800434e:	dc01      	bgt.n	8004354 <_printf_float+0x3b8>
 8004350:	07db      	lsls	r3, r3, #31
 8004352:	d537      	bpl.n	80043c4 <_printf_float+0x428>
 8004354:	2301      	movs	r3, #1
 8004356:	4642      	mov	r2, r8
 8004358:	4631      	mov	r1, r6
 800435a:	4628      	mov	r0, r5
 800435c:	47b8      	blx	r7
 800435e:	3001      	adds	r0, #1
 8004360:	f43f ae77 	beq.w	8004052 <_printf_float+0xb6>
 8004364:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004368:	4631      	mov	r1, r6
 800436a:	4628      	mov	r0, r5
 800436c:	47b8      	blx	r7
 800436e:	3001      	adds	r0, #1
 8004370:	f43f ae6f 	beq.w	8004052 <_printf_float+0xb6>
 8004374:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004378:	2200      	movs	r2, #0
 800437a:	2300      	movs	r3, #0
 800437c:	f7fc fb1e 	bl	80009bc <__aeabi_dcmpeq>
 8004380:	b9d8      	cbnz	r0, 80043ba <_printf_float+0x41e>
 8004382:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8004384:	f108 0201 	add.w	r2, r8, #1
 8004388:	3b01      	subs	r3, #1
 800438a:	4631      	mov	r1, r6
 800438c:	4628      	mov	r0, r5
 800438e:	47b8      	blx	r7
 8004390:	3001      	adds	r0, #1
 8004392:	d10e      	bne.n	80043b2 <_printf_float+0x416>
 8004394:	e65d      	b.n	8004052 <_printf_float+0xb6>
 8004396:	2301      	movs	r3, #1
 8004398:	464a      	mov	r2, r9
 800439a:	4631      	mov	r1, r6
 800439c:	4628      	mov	r0, r5
 800439e:	47b8      	blx	r7
 80043a0:	3001      	adds	r0, #1
 80043a2:	f43f ae56 	beq.w	8004052 <_printf_float+0xb6>
 80043a6:	f108 0801 	add.w	r8, r8, #1
 80043aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80043ac:	3b01      	subs	r3, #1
 80043ae:	4543      	cmp	r3, r8
 80043b0:	dcf1      	bgt.n	8004396 <_printf_float+0x3fa>
 80043b2:	4653      	mov	r3, sl
 80043b4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80043b8:	e6e0      	b.n	800417c <_printf_float+0x1e0>
 80043ba:	f04f 0800 	mov.w	r8, #0
 80043be:	f104 091a 	add.w	r9, r4, #26
 80043c2:	e7f2      	b.n	80043aa <_printf_float+0x40e>
 80043c4:	2301      	movs	r3, #1
 80043c6:	4642      	mov	r2, r8
 80043c8:	e7df      	b.n	800438a <_printf_float+0x3ee>
 80043ca:	2301      	movs	r3, #1
 80043cc:	464a      	mov	r2, r9
 80043ce:	4631      	mov	r1, r6
 80043d0:	4628      	mov	r0, r5
 80043d2:	47b8      	blx	r7
 80043d4:	3001      	adds	r0, #1
 80043d6:	f43f ae3c 	beq.w	8004052 <_printf_float+0xb6>
 80043da:	f108 0801 	add.w	r8, r8, #1
 80043de:	68e3      	ldr	r3, [r4, #12]
 80043e0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80043e2:	1a5b      	subs	r3, r3, r1
 80043e4:	4543      	cmp	r3, r8
 80043e6:	dcf0      	bgt.n	80043ca <_printf_float+0x42e>
 80043e8:	e6fd      	b.n	80041e6 <_printf_float+0x24a>
 80043ea:	f04f 0800 	mov.w	r8, #0
 80043ee:	f104 0919 	add.w	r9, r4, #25
 80043f2:	e7f4      	b.n	80043de <_printf_float+0x442>

080043f4 <_printf_common>:
 80043f4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80043f8:	4616      	mov	r6, r2
 80043fa:	4699      	mov	r9, r3
 80043fc:	688a      	ldr	r2, [r1, #8]
 80043fe:	690b      	ldr	r3, [r1, #16]
 8004400:	4607      	mov	r7, r0
 8004402:	4293      	cmp	r3, r2
 8004404:	bfb8      	it	lt
 8004406:	4613      	movlt	r3, r2
 8004408:	6033      	str	r3, [r6, #0]
 800440a:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800440e:	460c      	mov	r4, r1
 8004410:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004414:	b10a      	cbz	r2, 800441a <_printf_common+0x26>
 8004416:	3301      	adds	r3, #1
 8004418:	6033      	str	r3, [r6, #0]
 800441a:	6823      	ldr	r3, [r4, #0]
 800441c:	0699      	lsls	r1, r3, #26
 800441e:	bf42      	ittt	mi
 8004420:	6833      	ldrmi	r3, [r6, #0]
 8004422:	3302      	addmi	r3, #2
 8004424:	6033      	strmi	r3, [r6, #0]
 8004426:	6825      	ldr	r5, [r4, #0]
 8004428:	f015 0506 	ands.w	r5, r5, #6
 800442c:	d106      	bne.n	800443c <_printf_common+0x48>
 800442e:	f104 0a19 	add.w	sl, r4, #25
 8004432:	68e3      	ldr	r3, [r4, #12]
 8004434:	6832      	ldr	r2, [r6, #0]
 8004436:	1a9b      	subs	r3, r3, r2
 8004438:	42ab      	cmp	r3, r5
 800443a:	dc28      	bgt.n	800448e <_printf_common+0x9a>
 800443c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004440:	1e13      	subs	r3, r2, #0
 8004442:	6822      	ldr	r2, [r4, #0]
 8004444:	bf18      	it	ne
 8004446:	2301      	movne	r3, #1
 8004448:	0692      	lsls	r2, r2, #26
 800444a:	d42d      	bmi.n	80044a8 <_printf_common+0xb4>
 800444c:	4649      	mov	r1, r9
 800444e:	4638      	mov	r0, r7
 8004450:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004454:	47c0      	blx	r8
 8004456:	3001      	adds	r0, #1
 8004458:	d020      	beq.n	800449c <_printf_common+0xa8>
 800445a:	6823      	ldr	r3, [r4, #0]
 800445c:	68e5      	ldr	r5, [r4, #12]
 800445e:	f003 0306 	and.w	r3, r3, #6
 8004462:	2b04      	cmp	r3, #4
 8004464:	bf18      	it	ne
 8004466:	2500      	movne	r5, #0
 8004468:	6832      	ldr	r2, [r6, #0]
 800446a:	f04f 0600 	mov.w	r6, #0
 800446e:	68a3      	ldr	r3, [r4, #8]
 8004470:	bf08      	it	eq
 8004472:	1aad      	subeq	r5, r5, r2
 8004474:	6922      	ldr	r2, [r4, #16]
 8004476:	bf08      	it	eq
 8004478:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800447c:	4293      	cmp	r3, r2
 800447e:	bfc4      	itt	gt
 8004480:	1a9b      	subgt	r3, r3, r2
 8004482:	18ed      	addgt	r5, r5, r3
 8004484:	341a      	adds	r4, #26
 8004486:	42b5      	cmp	r5, r6
 8004488:	d11a      	bne.n	80044c0 <_printf_common+0xcc>
 800448a:	2000      	movs	r0, #0
 800448c:	e008      	b.n	80044a0 <_printf_common+0xac>
 800448e:	2301      	movs	r3, #1
 8004490:	4652      	mov	r2, sl
 8004492:	4649      	mov	r1, r9
 8004494:	4638      	mov	r0, r7
 8004496:	47c0      	blx	r8
 8004498:	3001      	adds	r0, #1
 800449a:	d103      	bne.n	80044a4 <_printf_common+0xb0>
 800449c:	f04f 30ff 	mov.w	r0, #4294967295
 80044a0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80044a4:	3501      	adds	r5, #1
 80044a6:	e7c4      	b.n	8004432 <_printf_common+0x3e>
 80044a8:	2030      	movs	r0, #48	; 0x30
 80044aa:	18e1      	adds	r1, r4, r3
 80044ac:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80044b0:	1c5a      	adds	r2, r3, #1
 80044b2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80044b6:	4422      	add	r2, r4
 80044b8:	3302      	adds	r3, #2
 80044ba:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80044be:	e7c5      	b.n	800444c <_printf_common+0x58>
 80044c0:	2301      	movs	r3, #1
 80044c2:	4622      	mov	r2, r4
 80044c4:	4649      	mov	r1, r9
 80044c6:	4638      	mov	r0, r7
 80044c8:	47c0      	blx	r8
 80044ca:	3001      	adds	r0, #1
 80044cc:	d0e6      	beq.n	800449c <_printf_common+0xa8>
 80044ce:	3601      	adds	r6, #1
 80044d0:	e7d9      	b.n	8004486 <_printf_common+0x92>
	...

080044d4 <_printf_i>:
 80044d4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80044d8:	7e0f      	ldrb	r7, [r1, #24]
 80044da:	4691      	mov	r9, r2
 80044dc:	2f78      	cmp	r7, #120	; 0x78
 80044de:	4680      	mov	r8, r0
 80044e0:	460c      	mov	r4, r1
 80044e2:	469a      	mov	sl, r3
 80044e4:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80044e6:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80044ea:	d807      	bhi.n	80044fc <_printf_i+0x28>
 80044ec:	2f62      	cmp	r7, #98	; 0x62
 80044ee:	d80a      	bhi.n	8004506 <_printf_i+0x32>
 80044f0:	2f00      	cmp	r7, #0
 80044f2:	f000 80d9 	beq.w	80046a8 <_printf_i+0x1d4>
 80044f6:	2f58      	cmp	r7, #88	; 0x58
 80044f8:	f000 80a4 	beq.w	8004644 <_printf_i+0x170>
 80044fc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004500:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004504:	e03a      	b.n	800457c <_printf_i+0xa8>
 8004506:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800450a:	2b15      	cmp	r3, #21
 800450c:	d8f6      	bhi.n	80044fc <_printf_i+0x28>
 800450e:	a101      	add	r1, pc, #4	; (adr r1, 8004514 <_printf_i+0x40>)
 8004510:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004514:	0800456d 	.word	0x0800456d
 8004518:	08004581 	.word	0x08004581
 800451c:	080044fd 	.word	0x080044fd
 8004520:	080044fd 	.word	0x080044fd
 8004524:	080044fd 	.word	0x080044fd
 8004528:	080044fd 	.word	0x080044fd
 800452c:	08004581 	.word	0x08004581
 8004530:	080044fd 	.word	0x080044fd
 8004534:	080044fd 	.word	0x080044fd
 8004538:	080044fd 	.word	0x080044fd
 800453c:	080044fd 	.word	0x080044fd
 8004540:	0800468f 	.word	0x0800468f
 8004544:	080045b1 	.word	0x080045b1
 8004548:	08004671 	.word	0x08004671
 800454c:	080044fd 	.word	0x080044fd
 8004550:	080044fd 	.word	0x080044fd
 8004554:	080046b1 	.word	0x080046b1
 8004558:	080044fd 	.word	0x080044fd
 800455c:	080045b1 	.word	0x080045b1
 8004560:	080044fd 	.word	0x080044fd
 8004564:	080044fd 	.word	0x080044fd
 8004568:	08004679 	.word	0x08004679
 800456c:	682b      	ldr	r3, [r5, #0]
 800456e:	1d1a      	adds	r2, r3, #4
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	602a      	str	r2, [r5, #0]
 8004574:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004578:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800457c:	2301      	movs	r3, #1
 800457e:	e0a4      	b.n	80046ca <_printf_i+0x1f6>
 8004580:	6820      	ldr	r0, [r4, #0]
 8004582:	6829      	ldr	r1, [r5, #0]
 8004584:	0606      	lsls	r6, r0, #24
 8004586:	f101 0304 	add.w	r3, r1, #4
 800458a:	d50a      	bpl.n	80045a2 <_printf_i+0xce>
 800458c:	680e      	ldr	r6, [r1, #0]
 800458e:	602b      	str	r3, [r5, #0]
 8004590:	2e00      	cmp	r6, #0
 8004592:	da03      	bge.n	800459c <_printf_i+0xc8>
 8004594:	232d      	movs	r3, #45	; 0x2d
 8004596:	4276      	negs	r6, r6
 8004598:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800459c:	230a      	movs	r3, #10
 800459e:	485e      	ldr	r0, [pc, #376]	; (8004718 <_printf_i+0x244>)
 80045a0:	e019      	b.n	80045d6 <_printf_i+0x102>
 80045a2:	680e      	ldr	r6, [r1, #0]
 80045a4:	f010 0f40 	tst.w	r0, #64	; 0x40
 80045a8:	602b      	str	r3, [r5, #0]
 80045aa:	bf18      	it	ne
 80045ac:	b236      	sxthne	r6, r6
 80045ae:	e7ef      	b.n	8004590 <_printf_i+0xbc>
 80045b0:	682b      	ldr	r3, [r5, #0]
 80045b2:	6820      	ldr	r0, [r4, #0]
 80045b4:	1d19      	adds	r1, r3, #4
 80045b6:	6029      	str	r1, [r5, #0]
 80045b8:	0601      	lsls	r1, r0, #24
 80045ba:	d501      	bpl.n	80045c0 <_printf_i+0xec>
 80045bc:	681e      	ldr	r6, [r3, #0]
 80045be:	e002      	b.n	80045c6 <_printf_i+0xf2>
 80045c0:	0646      	lsls	r6, r0, #25
 80045c2:	d5fb      	bpl.n	80045bc <_printf_i+0xe8>
 80045c4:	881e      	ldrh	r6, [r3, #0]
 80045c6:	2f6f      	cmp	r7, #111	; 0x6f
 80045c8:	bf0c      	ite	eq
 80045ca:	2308      	moveq	r3, #8
 80045cc:	230a      	movne	r3, #10
 80045ce:	4852      	ldr	r0, [pc, #328]	; (8004718 <_printf_i+0x244>)
 80045d0:	2100      	movs	r1, #0
 80045d2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80045d6:	6865      	ldr	r5, [r4, #4]
 80045d8:	2d00      	cmp	r5, #0
 80045da:	bfa8      	it	ge
 80045dc:	6821      	ldrge	r1, [r4, #0]
 80045de:	60a5      	str	r5, [r4, #8]
 80045e0:	bfa4      	itt	ge
 80045e2:	f021 0104 	bicge.w	r1, r1, #4
 80045e6:	6021      	strge	r1, [r4, #0]
 80045e8:	b90e      	cbnz	r6, 80045ee <_printf_i+0x11a>
 80045ea:	2d00      	cmp	r5, #0
 80045ec:	d04d      	beq.n	800468a <_printf_i+0x1b6>
 80045ee:	4615      	mov	r5, r2
 80045f0:	fbb6 f1f3 	udiv	r1, r6, r3
 80045f4:	fb03 6711 	mls	r7, r3, r1, r6
 80045f8:	5dc7      	ldrb	r7, [r0, r7]
 80045fa:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80045fe:	4637      	mov	r7, r6
 8004600:	42bb      	cmp	r3, r7
 8004602:	460e      	mov	r6, r1
 8004604:	d9f4      	bls.n	80045f0 <_printf_i+0x11c>
 8004606:	2b08      	cmp	r3, #8
 8004608:	d10b      	bne.n	8004622 <_printf_i+0x14e>
 800460a:	6823      	ldr	r3, [r4, #0]
 800460c:	07de      	lsls	r6, r3, #31
 800460e:	d508      	bpl.n	8004622 <_printf_i+0x14e>
 8004610:	6923      	ldr	r3, [r4, #16]
 8004612:	6861      	ldr	r1, [r4, #4]
 8004614:	4299      	cmp	r1, r3
 8004616:	bfde      	ittt	le
 8004618:	2330      	movle	r3, #48	; 0x30
 800461a:	f805 3c01 	strble.w	r3, [r5, #-1]
 800461e:	f105 35ff 	addle.w	r5, r5, #4294967295
 8004622:	1b52      	subs	r2, r2, r5
 8004624:	6122      	str	r2, [r4, #16]
 8004626:	464b      	mov	r3, r9
 8004628:	4621      	mov	r1, r4
 800462a:	4640      	mov	r0, r8
 800462c:	f8cd a000 	str.w	sl, [sp]
 8004630:	aa03      	add	r2, sp, #12
 8004632:	f7ff fedf 	bl	80043f4 <_printf_common>
 8004636:	3001      	adds	r0, #1
 8004638:	d14c      	bne.n	80046d4 <_printf_i+0x200>
 800463a:	f04f 30ff 	mov.w	r0, #4294967295
 800463e:	b004      	add	sp, #16
 8004640:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004644:	4834      	ldr	r0, [pc, #208]	; (8004718 <_printf_i+0x244>)
 8004646:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800464a:	6829      	ldr	r1, [r5, #0]
 800464c:	6823      	ldr	r3, [r4, #0]
 800464e:	f851 6b04 	ldr.w	r6, [r1], #4
 8004652:	6029      	str	r1, [r5, #0]
 8004654:	061d      	lsls	r5, r3, #24
 8004656:	d514      	bpl.n	8004682 <_printf_i+0x1ae>
 8004658:	07df      	lsls	r7, r3, #31
 800465a:	bf44      	itt	mi
 800465c:	f043 0320 	orrmi.w	r3, r3, #32
 8004660:	6023      	strmi	r3, [r4, #0]
 8004662:	b91e      	cbnz	r6, 800466c <_printf_i+0x198>
 8004664:	6823      	ldr	r3, [r4, #0]
 8004666:	f023 0320 	bic.w	r3, r3, #32
 800466a:	6023      	str	r3, [r4, #0]
 800466c:	2310      	movs	r3, #16
 800466e:	e7af      	b.n	80045d0 <_printf_i+0xfc>
 8004670:	6823      	ldr	r3, [r4, #0]
 8004672:	f043 0320 	orr.w	r3, r3, #32
 8004676:	6023      	str	r3, [r4, #0]
 8004678:	2378      	movs	r3, #120	; 0x78
 800467a:	4828      	ldr	r0, [pc, #160]	; (800471c <_printf_i+0x248>)
 800467c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004680:	e7e3      	b.n	800464a <_printf_i+0x176>
 8004682:	0659      	lsls	r1, r3, #25
 8004684:	bf48      	it	mi
 8004686:	b2b6      	uxthmi	r6, r6
 8004688:	e7e6      	b.n	8004658 <_printf_i+0x184>
 800468a:	4615      	mov	r5, r2
 800468c:	e7bb      	b.n	8004606 <_printf_i+0x132>
 800468e:	682b      	ldr	r3, [r5, #0]
 8004690:	6826      	ldr	r6, [r4, #0]
 8004692:	1d18      	adds	r0, r3, #4
 8004694:	6961      	ldr	r1, [r4, #20]
 8004696:	6028      	str	r0, [r5, #0]
 8004698:	0635      	lsls	r5, r6, #24
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	d501      	bpl.n	80046a2 <_printf_i+0x1ce>
 800469e:	6019      	str	r1, [r3, #0]
 80046a0:	e002      	b.n	80046a8 <_printf_i+0x1d4>
 80046a2:	0670      	lsls	r0, r6, #25
 80046a4:	d5fb      	bpl.n	800469e <_printf_i+0x1ca>
 80046a6:	8019      	strh	r1, [r3, #0]
 80046a8:	2300      	movs	r3, #0
 80046aa:	4615      	mov	r5, r2
 80046ac:	6123      	str	r3, [r4, #16]
 80046ae:	e7ba      	b.n	8004626 <_printf_i+0x152>
 80046b0:	682b      	ldr	r3, [r5, #0]
 80046b2:	2100      	movs	r1, #0
 80046b4:	1d1a      	adds	r2, r3, #4
 80046b6:	602a      	str	r2, [r5, #0]
 80046b8:	681d      	ldr	r5, [r3, #0]
 80046ba:	6862      	ldr	r2, [r4, #4]
 80046bc:	4628      	mov	r0, r5
 80046be:	f002 fb8f 	bl	8006de0 <memchr>
 80046c2:	b108      	cbz	r0, 80046c8 <_printf_i+0x1f4>
 80046c4:	1b40      	subs	r0, r0, r5
 80046c6:	6060      	str	r0, [r4, #4]
 80046c8:	6863      	ldr	r3, [r4, #4]
 80046ca:	6123      	str	r3, [r4, #16]
 80046cc:	2300      	movs	r3, #0
 80046ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80046d2:	e7a8      	b.n	8004626 <_printf_i+0x152>
 80046d4:	462a      	mov	r2, r5
 80046d6:	4649      	mov	r1, r9
 80046d8:	4640      	mov	r0, r8
 80046da:	6923      	ldr	r3, [r4, #16]
 80046dc:	47d0      	blx	sl
 80046de:	3001      	adds	r0, #1
 80046e0:	d0ab      	beq.n	800463a <_printf_i+0x166>
 80046e2:	6823      	ldr	r3, [r4, #0]
 80046e4:	079b      	lsls	r3, r3, #30
 80046e6:	d413      	bmi.n	8004710 <_printf_i+0x23c>
 80046e8:	68e0      	ldr	r0, [r4, #12]
 80046ea:	9b03      	ldr	r3, [sp, #12]
 80046ec:	4298      	cmp	r0, r3
 80046ee:	bfb8      	it	lt
 80046f0:	4618      	movlt	r0, r3
 80046f2:	e7a4      	b.n	800463e <_printf_i+0x16a>
 80046f4:	2301      	movs	r3, #1
 80046f6:	4632      	mov	r2, r6
 80046f8:	4649      	mov	r1, r9
 80046fa:	4640      	mov	r0, r8
 80046fc:	47d0      	blx	sl
 80046fe:	3001      	adds	r0, #1
 8004700:	d09b      	beq.n	800463a <_printf_i+0x166>
 8004702:	3501      	adds	r5, #1
 8004704:	68e3      	ldr	r3, [r4, #12]
 8004706:	9903      	ldr	r1, [sp, #12]
 8004708:	1a5b      	subs	r3, r3, r1
 800470a:	42ab      	cmp	r3, r5
 800470c:	dcf2      	bgt.n	80046f4 <_printf_i+0x220>
 800470e:	e7eb      	b.n	80046e8 <_printf_i+0x214>
 8004710:	2500      	movs	r5, #0
 8004712:	f104 0619 	add.w	r6, r4, #25
 8004716:	e7f5      	b.n	8004704 <_printf_i+0x230>
 8004718:	0800881a 	.word	0x0800881a
 800471c:	0800882b 	.word	0x0800882b

08004720 <_scanf_float>:
 8004720:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004724:	b087      	sub	sp, #28
 8004726:	9303      	str	r3, [sp, #12]
 8004728:	688b      	ldr	r3, [r1, #8]
 800472a:	4617      	mov	r7, r2
 800472c:	1e5a      	subs	r2, r3, #1
 800472e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 8004732:	bf85      	ittet	hi
 8004734:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8004738:	195b      	addhi	r3, r3, r5
 800473a:	2300      	movls	r3, #0
 800473c:	9302      	strhi	r3, [sp, #8]
 800473e:	bf88      	it	hi
 8004740:	f240 135d 	movwhi	r3, #349	; 0x15d
 8004744:	468b      	mov	fp, r1
 8004746:	f04f 0500 	mov.w	r5, #0
 800474a:	bf8c      	ite	hi
 800474c:	608b      	strhi	r3, [r1, #8]
 800474e:	9302      	strls	r3, [sp, #8]
 8004750:	680b      	ldr	r3, [r1, #0]
 8004752:	4680      	mov	r8, r0
 8004754:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 8004758:	f84b 3b1c 	str.w	r3, [fp], #28
 800475c:	460c      	mov	r4, r1
 800475e:	465e      	mov	r6, fp
 8004760:	46aa      	mov	sl, r5
 8004762:	46a9      	mov	r9, r5
 8004764:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8004768:	9501      	str	r5, [sp, #4]
 800476a:	68a2      	ldr	r2, [r4, #8]
 800476c:	b152      	cbz	r2, 8004784 <_scanf_float+0x64>
 800476e:	683b      	ldr	r3, [r7, #0]
 8004770:	781b      	ldrb	r3, [r3, #0]
 8004772:	2b4e      	cmp	r3, #78	; 0x4e
 8004774:	d864      	bhi.n	8004840 <_scanf_float+0x120>
 8004776:	2b40      	cmp	r3, #64	; 0x40
 8004778:	d83c      	bhi.n	80047f4 <_scanf_float+0xd4>
 800477a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800477e:	b2c8      	uxtb	r0, r1
 8004780:	280e      	cmp	r0, #14
 8004782:	d93a      	bls.n	80047fa <_scanf_float+0xda>
 8004784:	f1b9 0f00 	cmp.w	r9, #0
 8004788:	d003      	beq.n	8004792 <_scanf_float+0x72>
 800478a:	6823      	ldr	r3, [r4, #0]
 800478c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004790:	6023      	str	r3, [r4, #0]
 8004792:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004796:	f1ba 0f01 	cmp.w	sl, #1
 800479a:	f200 8113 	bhi.w	80049c4 <_scanf_float+0x2a4>
 800479e:	455e      	cmp	r6, fp
 80047a0:	f200 8105 	bhi.w	80049ae <_scanf_float+0x28e>
 80047a4:	2501      	movs	r5, #1
 80047a6:	4628      	mov	r0, r5
 80047a8:	b007      	add	sp, #28
 80047aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80047ae:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80047b2:	2a0d      	cmp	r2, #13
 80047b4:	d8e6      	bhi.n	8004784 <_scanf_float+0x64>
 80047b6:	a101      	add	r1, pc, #4	; (adr r1, 80047bc <_scanf_float+0x9c>)
 80047b8:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80047bc:	080048fb 	.word	0x080048fb
 80047c0:	08004785 	.word	0x08004785
 80047c4:	08004785 	.word	0x08004785
 80047c8:	08004785 	.word	0x08004785
 80047cc:	0800495b 	.word	0x0800495b
 80047d0:	08004933 	.word	0x08004933
 80047d4:	08004785 	.word	0x08004785
 80047d8:	08004785 	.word	0x08004785
 80047dc:	08004909 	.word	0x08004909
 80047e0:	08004785 	.word	0x08004785
 80047e4:	08004785 	.word	0x08004785
 80047e8:	08004785 	.word	0x08004785
 80047ec:	08004785 	.word	0x08004785
 80047f0:	080048c1 	.word	0x080048c1
 80047f4:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80047f8:	e7db      	b.n	80047b2 <_scanf_float+0x92>
 80047fa:	290e      	cmp	r1, #14
 80047fc:	d8c2      	bhi.n	8004784 <_scanf_float+0x64>
 80047fe:	a001      	add	r0, pc, #4	; (adr r0, 8004804 <_scanf_float+0xe4>)
 8004800:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8004804:	080048b3 	.word	0x080048b3
 8004808:	08004785 	.word	0x08004785
 800480c:	080048b3 	.word	0x080048b3
 8004810:	08004947 	.word	0x08004947
 8004814:	08004785 	.word	0x08004785
 8004818:	08004861 	.word	0x08004861
 800481c:	0800489d 	.word	0x0800489d
 8004820:	0800489d 	.word	0x0800489d
 8004824:	0800489d 	.word	0x0800489d
 8004828:	0800489d 	.word	0x0800489d
 800482c:	0800489d 	.word	0x0800489d
 8004830:	0800489d 	.word	0x0800489d
 8004834:	0800489d 	.word	0x0800489d
 8004838:	0800489d 	.word	0x0800489d
 800483c:	0800489d 	.word	0x0800489d
 8004840:	2b6e      	cmp	r3, #110	; 0x6e
 8004842:	d809      	bhi.n	8004858 <_scanf_float+0x138>
 8004844:	2b60      	cmp	r3, #96	; 0x60
 8004846:	d8b2      	bhi.n	80047ae <_scanf_float+0x8e>
 8004848:	2b54      	cmp	r3, #84	; 0x54
 800484a:	d077      	beq.n	800493c <_scanf_float+0x21c>
 800484c:	2b59      	cmp	r3, #89	; 0x59
 800484e:	d199      	bne.n	8004784 <_scanf_float+0x64>
 8004850:	2d07      	cmp	r5, #7
 8004852:	d197      	bne.n	8004784 <_scanf_float+0x64>
 8004854:	2508      	movs	r5, #8
 8004856:	e029      	b.n	80048ac <_scanf_float+0x18c>
 8004858:	2b74      	cmp	r3, #116	; 0x74
 800485a:	d06f      	beq.n	800493c <_scanf_float+0x21c>
 800485c:	2b79      	cmp	r3, #121	; 0x79
 800485e:	e7f6      	b.n	800484e <_scanf_float+0x12e>
 8004860:	6821      	ldr	r1, [r4, #0]
 8004862:	05c8      	lsls	r0, r1, #23
 8004864:	d51a      	bpl.n	800489c <_scanf_float+0x17c>
 8004866:	9b02      	ldr	r3, [sp, #8]
 8004868:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800486c:	6021      	str	r1, [r4, #0]
 800486e:	f109 0901 	add.w	r9, r9, #1
 8004872:	b11b      	cbz	r3, 800487c <_scanf_float+0x15c>
 8004874:	3b01      	subs	r3, #1
 8004876:	3201      	adds	r2, #1
 8004878:	9302      	str	r3, [sp, #8]
 800487a:	60a2      	str	r2, [r4, #8]
 800487c:	68a3      	ldr	r3, [r4, #8]
 800487e:	3b01      	subs	r3, #1
 8004880:	60a3      	str	r3, [r4, #8]
 8004882:	6923      	ldr	r3, [r4, #16]
 8004884:	3301      	adds	r3, #1
 8004886:	6123      	str	r3, [r4, #16]
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	3b01      	subs	r3, #1
 800488c:	2b00      	cmp	r3, #0
 800488e:	607b      	str	r3, [r7, #4]
 8004890:	f340 8084 	ble.w	800499c <_scanf_float+0x27c>
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	3301      	adds	r3, #1
 8004898:	603b      	str	r3, [r7, #0]
 800489a:	e766      	b.n	800476a <_scanf_float+0x4a>
 800489c:	eb1a 0f05 	cmn.w	sl, r5
 80048a0:	f47f af70 	bne.w	8004784 <_scanf_float+0x64>
 80048a4:	6822      	ldr	r2, [r4, #0]
 80048a6:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80048aa:	6022      	str	r2, [r4, #0]
 80048ac:	f806 3b01 	strb.w	r3, [r6], #1
 80048b0:	e7e4      	b.n	800487c <_scanf_float+0x15c>
 80048b2:	6822      	ldr	r2, [r4, #0]
 80048b4:	0610      	lsls	r0, r2, #24
 80048b6:	f57f af65 	bpl.w	8004784 <_scanf_float+0x64>
 80048ba:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80048be:	e7f4      	b.n	80048aa <_scanf_float+0x18a>
 80048c0:	f1ba 0f00 	cmp.w	sl, #0
 80048c4:	d10e      	bne.n	80048e4 <_scanf_float+0x1c4>
 80048c6:	f1b9 0f00 	cmp.w	r9, #0
 80048ca:	d10e      	bne.n	80048ea <_scanf_float+0x1ca>
 80048cc:	6822      	ldr	r2, [r4, #0]
 80048ce:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80048d2:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80048d6:	d108      	bne.n	80048ea <_scanf_float+0x1ca>
 80048d8:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80048dc:	f04f 0a01 	mov.w	sl, #1
 80048e0:	6022      	str	r2, [r4, #0]
 80048e2:	e7e3      	b.n	80048ac <_scanf_float+0x18c>
 80048e4:	f1ba 0f02 	cmp.w	sl, #2
 80048e8:	d055      	beq.n	8004996 <_scanf_float+0x276>
 80048ea:	2d01      	cmp	r5, #1
 80048ec:	d002      	beq.n	80048f4 <_scanf_float+0x1d4>
 80048ee:	2d04      	cmp	r5, #4
 80048f0:	f47f af48 	bne.w	8004784 <_scanf_float+0x64>
 80048f4:	3501      	adds	r5, #1
 80048f6:	b2ed      	uxtb	r5, r5
 80048f8:	e7d8      	b.n	80048ac <_scanf_float+0x18c>
 80048fa:	f1ba 0f01 	cmp.w	sl, #1
 80048fe:	f47f af41 	bne.w	8004784 <_scanf_float+0x64>
 8004902:	f04f 0a02 	mov.w	sl, #2
 8004906:	e7d1      	b.n	80048ac <_scanf_float+0x18c>
 8004908:	b97d      	cbnz	r5, 800492a <_scanf_float+0x20a>
 800490a:	f1b9 0f00 	cmp.w	r9, #0
 800490e:	f47f af3c 	bne.w	800478a <_scanf_float+0x6a>
 8004912:	6822      	ldr	r2, [r4, #0]
 8004914:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8004918:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800491c:	f47f af39 	bne.w	8004792 <_scanf_float+0x72>
 8004920:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8004924:	2501      	movs	r5, #1
 8004926:	6022      	str	r2, [r4, #0]
 8004928:	e7c0      	b.n	80048ac <_scanf_float+0x18c>
 800492a:	2d03      	cmp	r5, #3
 800492c:	d0e2      	beq.n	80048f4 <_scanf_float+0x1d4>
 800492e:	2d05      	cmp	r5, #5
 8004930:	e7de      	b.n	80048f0 <_scanf_float+0x1d0>
 8004932:	2d02      	cmp	r5, #2
 8004934:	f47f af26 	bne.w	8004784 <_scanf_float+0x64>
 8004938:	2503      	movs	r5, #3
 800493a:	e7b7      	b.n	80048ac <_scanf_float+0x18c>
 800493c:	2d06      	cmp	r5, #6
 800493e:	f47f af21 	bne.w	8004784 <_scanf_float+0x64>
 8004942:	2507      	movs	r5, #7
 8004944:	e7b2      	b.n	80048ac <_scanf_float+0x18c>
 8004946:	6822      	ldr	r2, [r4, #0]
 8004948:	0591      	lsls	r1, r2, #22
 800494a:	f57f af1b 	bpl.w	8004784 <_scanf_float+0x64>
 800494e:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8004952:	6022      	str	r2, [r4, #0]
 8004954:	f8cd 9004 	str.w	r9, [sp, #4]
 8004958:	e7a8      	b.n	80048ac <_scanf_float+0x18c>
 800495a:	6822      	ldr	r2, [r4, #0]
 800495c:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8004960:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8004964:	d006      	beq.n	8004974 <_scanf_float+0x254>
 8004966:	0550      	lsls	r0, r2, #21
 8004968:	f57f af0c 	bpl.w	8004784 <_scanf_float+0x64>
 800496c:	f1b9 0f00 	cmp.w	r9, #0
 8004970:	f43f af0f 	beq.w	8004792 <_scanf_float+0x72>
 8004974:	0591      	lsls	r1, r2, #22
 8004976:	bf58      	it	pl
 8004978:	9901      	ldrpl	r1, [sp, #4]
 800497a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800497e:	bf58      	it	pl
 8004980:	eba9 0101 	subpl.w	r1, r9, r1
 8004984:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8004988:	f04f 0900 	mov.w	r9, #0
 800498c:	bf58      	it	pl
 800498e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8004992:	6022      	str	r2, [r4, #0]
 8004994:	e78a      	b.n	80048ac <_scanf_float+0x18c>
 8004996:	f04f 0a03 	mov.w	sl, #3
 800499a:	e787      	b.n	80048ac <_scanf_float+0x18c>
 800499c:	4639      	mov	r1, r7
 800499e:	4640      	mov	r0, r8
 80049a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80049a4:	4798      	blx	r3
 80049a6:	2800      	cmp	r0, #0
 80049a8:	f43f aedf 	beq.w	800476a <_scanf_float+0x4a>
 80049ac:	e6ea      	b.n	8004784 <_scanf_float+0x64>
 80049ae:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049b2:	463a      	mov	r2, r7
 80049b4:	4640      	mov	r0, r8
 80049b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049ba:	4798      	blx	r3
 80049bc:	6923      	ldr	r3, [r4, #16]
 80049be:	3b01      	subs	r3, #1
 80049c0:	6123      	str	r3, [r4, #16]
 80049c2:	e6ec      	b.n	800479e <_scanf_float+0x7e>
 80049c4:	1e6b      	subs	r3, r5, #1
 80049c6:	2b06      	cmp	r3, #6
 80049c8:	d825      	bhi.n	8004a16 <_scanf_float+0x2f6>
 80049ca:	2d02      	cmp	r5, #2
 80049cc:	d836      	bhi.n	8004a3c <_scanf_float+0x31c>
 80049ce:	455e      	cmp	r6, fp
 80049d0:	f67f aee8 	bls.w	80047a4 <_scanf_float+0x84>
 80049d4:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049d8:	463a      	mov	r2, r7
 80049da:	4640      	mov	r0, r8
 80049dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80049e0:	4798      	blx	r3
 80049e2:	6923      	ldr	r3, [r4, #16]
 80049e4:	3b01      	subs	r3, #1
 80049e6:	6123      	str	r3, [r4, #16]
 80049e8:	e7f1      	b.n	80049ce <_scanf_float+0x2ae>
 80049ea:	9802      	ldr	r0, [sp, #8]
 80049ec:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80049f0:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80049f4:	463a      	mov	r2, r7
 80049f6:	9002      	str	r0, [sp, #8]
 80049f8:	4640      	mov	r0, r8
 80049fa:	4798      	blx	r3
 80049fc:	6923      	ldr	r3, [r4, #16]
 80049fe:	3b01      	subs	r3, #1
 8004a00:	6123      	str	r3, [r4, #16]
 8004a02:	f10a 3aff 	add.w	sl, sl, #4294967295
 8004a06:	fa5f fa8a 	uxtb.w	sl, sl
 8004a0a:	f1ba 0f02 	cmp.w	sl, #2
 8004a0e:	d1ec      	bne.n	80049ea <_scanf_float+0x2ca>
 8004a10:	3d03      	subs	r5, #3
 8004a12:	b2ed      	uxtb	r5, r5
 8004a14:	1b76      	subs	r6, r6, r5
 8004a16:	6823      	ldr	r3, [r4, #0]
 8004a18:	05da      	lsls	r2, r3, #23
 8004a1a:	d52f      	bpl.n	8004a7c <_scanf_float+0x35c>
 8004a1c:	055b      	lsls	r3, r3, #21
 8004a1e:	d510      	bpl.n	8004a42 <_scanf_float+0x322>
 8004a20:	455e      	cmp	r6, fp
 8004a22:	f67f aebf 	bls.w	80047a4 <_scanf_float+0x84>
 8004a26:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a2a:	463a      	mov	r2, r7
 8004a2c:	4640      	mov	r0, r8
 8004a2e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8004a32:	4798      	blx	r3
 8004a34:	6923      	ldr	r3, [r4, #16]
 8004a36:	3b01      	subs	r3, #1
 8004a38:	6123      	str	r3, [r4, #16]
 8004a3a:	e7f1      	b.n	8004a20 <_scanf_float+0x300>
 8004a3c:	46aa      	mov	sl, r5
 8004a3e:	9602      	str	r6, [sp, #8]
 8004a40:	e7df      	b.n	8004a02 <_scanf_float+0x2e2>
 8004a42:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8004a46:	6923      	ldr	r3, [r4, #16]
 8004a48:	2965      	cmp	r1, #101	; 0x65
 8004a4a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004a4e:	f106 35ff 	add.w	r5, r6, #4294967295
 8004a52:	6123      	str	r3, [r4, #16]
 8004a54:	d00c      	beq.n	8004a70 <_scanf_float+0x350>
 8004a56:	2945      	cmp	r1, #69	; 0x45
 8004a58:	d00a      	beq.n	8004a70 <_scanf_float+0x350>
 8004a5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a5e:	463a      	mov	r2, r7
 8004a60:	4640      	mov	r0, r8
 8004a62:	4798      	blx	r3
 8004a64:	6923      	ldr	r3, [r4, #16]
 8004a66:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8004a6a:	3b01      	subs	r3, #1
 8004a6c:	1eb5      	subs	r5, r6, #2
 8004a6e:	6123      	str	r3, [r4, #16]
 8004a70:	463a      	mov	r2, r7
 8004a72:	4640      	mov	r0, r8
 8004a74:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8004a78:	4798      	blx	r3
 8004a7a:	462e      	mov	r6, r5
 8004a7c:	6825      	ldr	r5, [r4, #0]
 8004a7e:	f015 0510 	ands.w	r5, r5, #16
 8004a82:	d155      	bne.n	8004b30 <_scanf_float+0x410>
 8004a84:	7035      	strb	r5, [r6, #0]
 8004a86:	6823      	ldr	r3, [r4, #0]
 8004a88:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a90:	d11b      	bne.n	8004aca <_scanf_float+0x3aa>
 8004a92:	9b01      	ldr	r3, [sp, #4]
 8004a94:	454b      	cmp	r3, r9
 8004a96:	eba3 0209 	sub.w	r2, r3, r9
 8004a9a:	d123      	bne.n	8004ae4 <_scanf_float+0x3c4>
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	4659      	mov	r1, fp
 8004aa0:	4640      	mov	r0, r8
 8004aa2:	f000 fe8d 	bl	80057c0 <_strtod_r>
 8004aa6:	6822      	ldr	r2, [r4, #0]
 8004aa8:	9b03      	ldr	r3, [sp, #12]
 8004aaa:	f012 0f02 	tst.w	r2, #2
 8004aae:	4606      	mov	r6, r0
 8004ab0:	460f      	mov	r7, r1
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	d021      	beq.n	8004afa <_scanf_float+0x3da>
 8004ab6:	1d1a      	adds	r2, r3, #4
 8004ab8:	9903      	ldr	r1, [sp, #12]
 8004aba:	600a      	str	r2, [r1, #0]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	e9c3 6700 	strd	r6, r7, [r3]
 8004ac2:	68e3      	ldr	r3, [r4, #12]
 8004ac4:	3301      	adds	r3, #1
 8004ac6:	60e3      	str	r3, [r4, #12]
 8004ac8:	e66d      	b.n	80047a6 <_scanf_float+0x86>
 8004aca:	9b04      	ldr	r3, [sp, #16]
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d0e5      	beq.n	8004a9c <_scanf_float+0x37c>
 8004ad0:	9905      	ldr	r1, [sp, #20]
 8004ad2:	230a      	movs	r3, #10
 8004ad4:	462a      	mov	r2, r5
 8004ad6:	4640      	mov	r0, r8
 8004ad8:	3101      	adds	r1, #1
 8004ada:	f000 ff4f 	bl	800597c <_strtol_r>
 8004ade:	9b04      	ldr	r3, [sp, #16]
 8004ae0:	9e05      	ldr	r6, [sp, #20]
 8004ae2:	1ac2      	subs	r2, r0, r3
 8004ae4:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8004ae8:	429e      	cmp	r6, r3
 8004aea:	bf28      	it	cs
 8004aec:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8004af0:	4630      	mov	r0, r6
 8004af2:	4910      	ldr	r1, [pc, #64]	; (8004b34 <_scanf_float+0x414>)
 8004af4:	f000 f826 	bl	8004b44 <siprintf>
 8004af8:	e7d0      	b.n	8004a9c <_scanf_float+0x37c>
 8004afa:	f012 0f04 	tst.w	r2, #4
 8004afe:	f103 0204 	add.w	r2, r3, #4
 8004b02:	d1d9      	bne.n	8004ab8 <_scanf_float+0x398>
 8004b04:	f8dd c00c 	ldr.w	ip, [sp, #12]
 8004b08:	f8cc 2000 	str.w	r2, [ip]
 8004b0c:	f8d3 8000 	ldr.w	r8, [r3]
 8004b10:	4602      	mov	r2, r0
 8004b12:	460b      	mov	r3, r1
 8004b14:	f7fb ff84 	bl	8000a20 <__aeabi_dcmpun>
 8004b18:	b128      	cbz	r0, 8004b26 <_scanf_float+0x406>
 8004b1a:	4807      	ldr	r0, [pc, #28]	; (8004b38 <_scanf_float+0x418>)
 8004b1c:	f000 f80e 	bl	8004b3c <nanf>
 8004b20:	f8c8 0000 	str.w	r0, [r8]
 8004b24:	e7cd      	b.n	8004ac2 <_scanf_float+0x3a2>
 8004b26:	4630      	mov	r0, r6
 8004b28:	4639      	mov	r1, r7
 8004b2a:	f7fb ffd7 	bl	8000adc <__aeabi_d2f>
 8004b2e:	e7f7      	b.n	8004b20 <_scanf_float+0x400>
 8004b30:	2500      	movs	r5, #0
 8004b32:	e638      	b.n	80047a6 <_scanf_float+0x86>
 8004b34:	0800883c 	.word	0x0800883c
 8004b38:	080087cf 	.word	0x080087cf

08004b3c <nanf>:
 8004b3c:	4800      	ldr	r0, [pc, #0]	; (8004b40 <nanf+0x4>)
 8004b3e:	4770      	bx	lr
 8004b40:	7fc00000 	.word	0x7fc00000

08004b44 <siprintf>:
 8004b44:	b40e      	push	{r1, r2, r3}
 8004b46:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004b4a:	b500      	push	{lr}
 8004b4c:	b09c      	sub	sp, #112	; 0x70
 8004b4e:	ab1d      	add	r3, sp, #116	; 0x74
 8004b50:	9002      	str	r0, [sp, #8]
 8004b52:	9006      	str	r0, [sp, #24]
 8004b54:	9107      	str	r1, [sp, #28]
 8004b56:	9104      	str	r1, [sp, #16]
 8004b58:	4808      	ldr	r0, [pc, #32]	; (8004b7c <siprintf+0x38>)
 8004b5a:	4909      	ldr	r1, [pc, #36]	; (8004b80 <siprintf+0x3c>)
 8004b5c:	f853 2b04 	ldr.w	r2, [r3], #4
 8004b60:	9105      	str	r1, [sp, #20]
 8004b62:	6800      	ldr	r0, [r0, #0]
 8004b64:	a902      	add	r1, sp, #8
 8004b66:	9301      	str	r3, [sp, #4]
 8004b68:	f002 ff5a 	bl	8007a20 <_svfiprintf_r>
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	9b02      	ldr	r3, [sp, #8]
 8004b70:	701a      	strb	r2, [r3, #0]
 8004b72:	b01c      	add	sp, #112	; 0x70
 8004b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8004b78:	b003      	add	sp, #12
 8004b7a:	4770      	bx	lr
 8004b7c:	2000000c 	.word	0x2000000c
 8004b80:	ffff0208 	.word	0xffff0208

08004b84 <strncpy>:
 8004b84:	4603      	mov	r3, r0
 8004b86:	b510      	push	{r4, lr}
 8004b88:	3901      	subs	r1, #1
 8004b8a:	b132      	cbz	r2, 8004b9a <strncpy+0x16>
 8004b8c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 8004b90:	3a01      	subs	r2, #1
 8004b92:	f803 4b01 	strb.w	r4, [r3], #1
 8004b96:	2c00      	cmp	r4, #0
 8004b98:	d1f7      	bne.n	8004b8a <strncpy+0x6>
 8004b9a:	2100      	movs	r1, #0
 8004b9c:	441a      	add	r2, r3
 8004b9e:	4293      	cmp	r3, r2
 8004ba0:	d100      	bne.n	8004ba4 <strncpy+0x20>
 8004ba2:	bd10      	pop	{r4, pc}
 8004ba4:	f803 1b01 	strb.w	r1, [r3], #1
 8004ba8:	e7f9      	b.n	8004b9e <strncpy+0x1a>

08004baa <sulp>:
 8004baa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004bae:	460f      	mov	r7, r1
 8004bb0:	4690      	mov	r8, r2
 8004bb2:	f002 fca1 	bl	80074f8 <__ulp>
 8004bb6:	4604      	mov	r4, r0
 8004bb8:	460d      	mov	r5, r1
 8004bba:	f1b8 0f00 	cmp.w	r8, #0
 8004bbe:	d011      	beq.n	8004be4 <sulp+0x3a>
 8004bc0:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8004bc4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8004bc8:	2b00      	cmp	r3, #0
 8004bca:	dd0b      	ble.n	8004be4 <sulp+0x3a>
 8004bcc:	2400      	movs	r4, #0
 8004bce:	051b      	lsls	r3, r3, #20
 8004bd0:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8004bd4:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8004bd8:	4622      	mov	r2, r4
 8004bda:	462b      	mov	r3, r5
 8004bdc:	f7fb fc86 	bl	80004ec <__aeabi_dmul>
 8004be0:	4604      	mov	r4, r0
 8004be2:	460d      	mov	r5, r1
 8004be4:	4620      	mov	r0, r4
 8004be6:	4629      	mov	r1, r5
 8004be8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bec:	0000      	movs	r0, r0
	...

08004bf0 <_strtod_l>:
 8004bf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004bf4:	469b      	mov	fp, r3
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	b09f      	sub	sp, #124	; 0x7c
 8004bfa:	931a      	str	r3, [sp, #104]	; 0x68
 8004bfc:	4b9e      	ldr	r3, [pc, #632]	; (8004e78 <_strtod_l+0x288>)
 8004bfe:	4682      	mov	sl, r0
 8004c00:	681f      	ldr	r7, [r3, #0]
 8004c02:	460e      	mov	r6, r1
 8004c04:	4638      	mov	r0, r7
 8004c06:	9215      	str	r2, [sp, #84]	; 0x54
 8004c08:	f7fb faac 	bl	8000164 <strlen>
 8004c0c:	f04f 0800 	mov.w	r8, #0
 8004c10:	4604      	mov	r4, r0
 8004c12:	f04f 0900 	mov.w	r9, #0
 8004c16:	9619      	str	r6, [sp, #100]	; 0x64
 8004c18:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004c1a:	781a      	ldrb	r2, [r3, #0]
 8004c1c:	2a2b      	cmp	r2, #43	; 0x2b
 8004c1e:	d04c      	beq.n	8004cba <_strtod_l+0xca>
 8004c20:	d83a      	bhi.n	8004c98 <_strtod_l+0xa8>
 8004c22:	2a0d      	cmp	r2, #13
 8004c24:	d833      	bhi.n	8004c8e <_strtod_l+0x9e>
 8004c26:	2a08      	cmp	r2, #8
 8004c28:	d833      	bhi.n	8004c92 <_strtod_l+0xa2>
 8004c2a:	2a00      	cmp	r2, #0
 8004c2c:	d03d      	beq.n	8004caa <_strtod_l+0xba>
 8004c2e:	2300      	movs	r3, #0
 8004c30:	930a      	str	r3, [sp, #40]	; 0x28
 8004c32:	9d19      	ldr	r5, [sp, #100]	; 0x64
 8004c34:	782b      	ldrb	r3, [r5, #0]
 8004c36:	2b30      	cmp	r3, #48	; 0x30
 8004c38:	f040 80aa 	bne.w	8004d90 <_strtod_l+0x1a0>
 8004c3c:	786b      	ldrb	r3, [r5, #1]
 8004c3e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8004c42:	2b58      	cmp	r3, #88	; 0x58
 8004c44:	d166      	bne.n	8004d14 <_strtod_l+0x124>
 8004c46:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c48:	4650      	mov	r0, sl
 8004c4a:	9301      	str	r3, [sp, #4]
 8004c4c:	ab1a      	add	r3, sp, #104	; 0x68
 8004c4e:	9300      	str	r3, [sp, #0]
 8004c50:	4a8a      	ldr	r2, [pc, #552]	; (8004e7c <_strtod_l+0x28c>)
 8004c52:	f8cd b008 	str.w	fp, [sp, #8]
 8004c56:	ab1b      	add	r3, sp, #108	; 0x6c
 8004c58:	a919      	add	r1, sp, #100	; 0x64
 8004c5a:	f001 fda5 	bl	80067a8 <__gethex>
 8004c5e:	f010 0607 	ands.w	r6, r0, #7
 8004c62:	4604      	mov	r4, r0
 8004c64:	d005      	beq.n	8004c72 <_strtod_l+0x82>
 8004c66:	2e06      	cmp	r6, #6
 8004c68:	d129      	bne.n	8004cbe <_strtod_l+0xce>
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	3501      	adds	r5, #1
 8004c6e:	9519      	str	r5, [sp, #100]	; 0x64
 8004c70:	930a      	str	r3, [sp, #40]	; 0x28
 8004c72:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004c74:	2b00      	cmp	r3, #0
 8004c76:	f040 858a 	bne.w	800578e <_strtod_l+0xb9e>
 8004c7a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c7c:	b1d3      	cbz	r3, 8004cb4 <_strtod_l+0xc4>
 8004c7e:	4642      	mov	r2, r8
 8004c80:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8004c84:	4610      	mov	r0, r2
 8004c86:	4619      	mov	r1, r3
 8004c88:	b01f      	add	sp, #124	; 0x7c
 8004c8a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c8e:	2a20      	cmp	r2, #32
 8004c90:	d1cd      	bne.n	8004c2e <_strtod_l+0x3e>
 8004c92:	3301      	adds	r3, #1
 8004c94:	9319      	str	r3, [sp, #100]	; 0x64
 8004c96:	e7bf      	b.n	8004c18 <_strtod_l+0x28>
 8004c98:	2a2d      	cmp	r2, #45	; 0x2d
 8004c9a:	d1c8      	bne.n	8004c2e <_strtod_l+0x3e>
 8004c9c:	2201      	movs	r2, #1
 8004c9e:	920a      	str	r2, [sp, #40]	; 0x28
 8004ca0:	1c5a      	adds	r2, r3, #1
 8004ca2:	9219      	str	r2, [sp, #100]	; 0x64
 8004ca4:	785b      	ldrb	r3, [r3, #1]
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d1c3      	bne.n	8004c32 <_strtod_l+0x42>
 8004caa:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004cac:	9619      	str	r6, [sp, #100]	; 0x64
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	f040 856b 	bne.w	800578a <_strtod_l+0xb9a>
 8004cb4:	4642      	mov	r2, r8
 8004cb6:	464b      	mov	r3, r9
 8004cb8:	e7e4      	b.n	8004c84 <_strtod_l+0x94>
 8004cba:	2200      	movs	r2, #0
 8004cbc:	e7ef      	b.n	8004c9e <_strtod_l+0xae>
 8004cbe:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8004cc0:	b13a      	cbz	r2, 8004cd2 <_strtod_l+0xe2>
 8004cc2:	2135      	movs	r1, #53	; 0x35
 8004cc4:	a81c      	add	r0, sp, #112	; 0x70
 8004cc6:	f002 fd1b 	bl	8007700 <__copybits>
 8004cca:	4650      	mov	r0, sl
 8004ccc:	991a      	ldr	r1, [sp, #104]	; 0x68
 8004cce:	f002 f8e3 	bl	8006e98 <_Bfree>
 8004cd2:	3e01      	subs	r6, #1
 8004cd4:	2e04      	cmp	r6, #4
 8004cd6:	d806      	bhi.n	8004ce6 <_strtod_l+0xf6>
 8004cd8:	e8df f006 	tbb	[pc, r6]
 8004cdc:	1714030a 	.word	0x1714030a
 8004ce0:	0a          	.byte	0x0a
 8004ce1:	00          	.byte	0x00
 8004ce2:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8004ce6:	0721      	lsls	r1, r4, #28
 8004ce8:	d5c3      	bpl.n	8004c72 <_strtod_l+0x82>
 8004cea:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 8004cee:	e7c0      	b.n	8004c72 <_strtod_l+0x82>
 8004cf0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8004cf2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 8004cf6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8004cfa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8004cfe:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8004d02:	e7f0      	b.n	8004ce6 <_strtod_l+0xf6>
 8004d04:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8004e80 <_strtod_l+0x290>
 8004d08:	e7ed      	b.n	8004ce6 <_strtod_l+0xf6>
 8004d0a:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8004d0e:	f04f 38ff 	mov.w	r8, #4294967295
 8004d12:	e7e8      	b.n	8004ce6 <_strtod_l+0xf6>
 8004d14:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d16:	1c5a      	adds	r2, r3, #1
 8004d18:	9219      	str	r2, [sp, #100]	; 0x64
 8004d1a:	785b      	ldrb	r3, [r3, #1]
 8004d1c:	2b30      	cmp	r3, #48	; 0x30
 8004d1e:	d0f9      	beq.n	8004d14 <_strtod_l+0x124>
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d0a6      	beq.n	8004c72 <_strtod_l+0x82>
 8004d24:	2301      	movs	r3, #1
 8004d26:	9307      	str	r3, [sp, #28]
 8004d28:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004d2a:	220a      	movs	r2, #10
 8004d2c:	9308      	str	r3, [sp, #32]
 8004d2e:	2300      	movs	r3, #0
 8004d30:	469b      	mov	fp, r3
 8004d32:	e9cd 3305 	strd	r3, r3, [sp, #20]
 8004d36:	9819      	ldr	r0, [sp, #100]	; 0x64
 8004d38:	7805      	ldrb	r5, [r0, #0]
 8004d3a:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 8004d3e:	b2d9      	uxtb	r1, r3
 8004d40:	2909      	cmp	r1, #9
 8004d42:	d927      	bls.n	8004d94 <_strtod_l+0x1a4>
 8004d44:	4622      	mov	r2, r4
 8004d46:	4639      	mov	r1, r7
 8004d48:	f003 f8d8 	bl	8007efc <strncmp>
 8004d4c:	2800      	cmp	r0, #0
 8004d4e:	d033      	beq.n	8004db8 <_strtod_l+0x1c8>
 8004d50:	2000      	movs	r0, #0
 8004d52:	462a      	mov	r2, r5
 8004d54:	465c      	mov	r4, fp
 8004d56:	4603      	mov	r3, r0
 8004d58:	9004      	str	r0, [sp, #16]
 8004d5a:	2a65      	cmp	r2, #101	; 0x65
 8004d5c:	d001      	beq.n	8004d62 <_strtod_l+0x172>
 8004d5e:	2a45      	cmp	r2, #69	; 0x45
 8004d60:	d114      	bne.n	8004d8c <_strtod_l+0x19c>
 8004d62:	b91c      	cbnz	r4, 8004d6c <_strtod_l+0x17c>
 8004d64:	9a07      	ldr	r2, [sp, #28]
 8004d66:	4302      	orrs	r2, r0
 8004d68:	d09f      	beq.n	8004caa <_strtod_l+0xba>
 8004d6a:	2400      	movs	r4, #0
 8004d6c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8004d6e:	1c72      	adds	r2, r6, #1
 8004d70:	9219      	str	r2, [sp, #100]	; 0x64
 8004d72:	7872      	ldrb	r2, [r6, #1]
 8004d74:	2a2b      	cmp	r2, #43	; 0x2b
 8004d76:	d079      	beq.n	8004e6c <_strtod_l+0x27c>
 8004d78:	2a2d      	cmp	r2, #45	; 0x2d
 8004d7a:	f000 8083 	beq.w	8004e84 <_strtod_l+0x294>
 8004d7e:	2700      	movs	r7, #0
 8004d80:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8004d84:	2909      	cmp	r1, #9
 8004d86:	f240 8083 	bls.w	8004e90 <_strtod_l+0x2a0>
 8004d8a:	9619      	str	r6, [sp, #100]	; 0x64
 8004d8c:	2500      	movs	r5, #0
 8004d8e:	e09f      	b.n	8004ed0 <_strtod_l+0x2e0>
 8004d90:	2300      	movs	r3, #0
 8004d92:	e7c8      	b.n	8004d26 <_strtod_l+0x136>
 8004d94:	f1bb 0f08 	cmp.w	fp, #8
 8004d98:	bfd5      	itete	le
 8004d9a:	9906      	ldrle	r1, [sp, #24]
 8004d9c:	9905      	ldrgt	r1, [sp, #20]
 8004d9e:	fb02 3301 	mlale	r3, r2, r1, r3
 8004da2:	fb02 3301 	mlagt	r3, r2, r1, r3
 8004da6:	f100 0001 	add.w	r0, r0, #1
 8004daa:	bfd4      	ite	le
 8004dac:	9306      	strle	r3, [sp, #24]
 8004dae:	9305      	strgt	r3, [sp, #20]
 8004db0:	f10b 0b01 	add.w	fp, fp, #1
 8004db4:	9019      	str	r0, [sp, #100]	; 0x64
 8004db6:	e7be      	b.n	8004d36 <_strtod_l+0x146>
 8004db8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dba:	191a      	adds	r2, r3, r4
 8004dbc:	9219      	str	r2, [sp, #100]	; 0x64
 8004dbe:	5d1a      	ldrb	r2, [r3, r4]
 8004dc0:	f1bb 0f00 	cmp.w	fp, #0
 8004dc4:	d036      	beq.n	8004e34 <_strtod_l+0x244>
 8004dc6:	465c      	mov	r4, fp
 8004dc8:	9004      	str	r0, [sp, #16]
 8004dca:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8004dce:	2b09      	cmp	r3, #9
 8004dd0:	d912      	bls.n	8004df8 <_strtod_l+0x208>
 8004dd2:	2301      	movs	r3, #1
 8004dd4:	e7c1      	b.n	8004d5a <_strtod_l+0x16a>
 8004dd6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004dd8:	3001      	adds	r0, #1
 8004dda:	1c5a      	adds	r2, r3, #1
 8004ddc:	9219      	str	r2, [sp, #100]	; 0x64
 8004dde:	785a      	ldrb	r2, [r3, #1]
 8004de0:	2a30      	cmp	r2, #48	; 0x30
 8004de2:	d0f8      	beq.n	8004dd6 <_strtod_l+0x1e6>
 8004de4:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8004de8:	2b08      	cmp	r3, #8
 8004dea:	f200 84d5 	bhi.w	8005798 <_strtod_l+0xba8>
 8004dee:	9004      	str	r0, [sp, #16]
 8004df0:	2000      	movs	r0, #0
 8004df2:	4604      	mov	r4, r0
 8004df4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004df6:	9308      	str	r3, [sp, #32]
 8004df8:	3a30      	subs	r2, #48	; 0x30
 8004dfa:	f100 0301 	add.w	r3, r0, #1
 8004dfe:	d013      	beq.n	8004e28 <_strtod_l+0x238>
 8004e00:	9904      	ldr	r1, [sp, #16]
 8004e02:	1905      	adds	r5, r0, r4
 8004e04:	4419      	add	r1, r3
 8004e06:	9104      	str	r1, [sp, #16]
 8004e08:	4623      	mov	r3, r4
 8004e0a:	210a      	movs	r1, #10
 8004e0c:	42ab      	cmp	r3, r5
 8004e0e:	d113      	bne.n	8004e38 <_strtod_l+0x248>
 8004e10:	1823      	adds	r3, r4, r0
 8004e12:	2b08      	cmp	r3, #8
 8004e14:	f104 0401 	add.w	r4, r4, #1
 8004e18:	4404      	add	r4, r0
 8004e1a:	dc1b      	bgt.n	8004e54 <_strtod_l+0x264>
 8004e1c:	230a      	movs	r3, #10
 8004e1e:	9906      	ldr	r1, [sp, #24]
 8004e20:	fb03 2301 	mla	r3, r3, r1, r2
 8004e24:	9306      	str	r3, [sp, #24]
 8004e26:	2300      	movs	r3, #0
 8004e28:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e2a:	4618      	mov	r0, r3
 8004e2c:	1c51      	adds	r1, r2, #1
 8004e2e:	9119      	str	r1, [sp, #100]	; 0x64
 8004e30:	7852      	ldrb	r2, [r2, #1]
 8004e32:	e7ca      	b.n	8004dca <_strtod_l+0x1da>
 8004e34:	4658      	mov	r0, fp
 8004e36:	e7d3      	b.n	8004de0 <_strtod_l+0x1f0>
 8004e38:	2b08      	cmp	r3, #8
 8004e3a:	dc04      	bgt.n	8004e46 <_strtod_l+0x256>
 8004e3c:	9f06      	ldr	r7, [sp, #24]
 8004e3e:	434f      	muls	r7, r1
 8004e40:	9706      	str	r7, [sp, #24]
 8004e42:	3301      	adds	r3, #1
 8004e44:	e7e2      	b.n	8004e0c <_strtod_l+0x21c>
 8004e46:	1c5f      	adds	r7, r3, #1
 8004e48:	2f10      	cmp	r7, #16
 8004e4a:	bfde      	ittt	le
 8004e4c:	9f05      	ldrle	r7, [sp, #20]
 8004e4e:	434f      	mulle	r7, r1
 8004e50:	9705      	strle	r7, [sp, #20]
 8004e52:	e7f6      	b.n	8004e42 <_strtod_l+0x252>
 8004e54:	2c10      	cmp	r4, #16
 8004e56:	bfdf      	itttt	le
 8004e58:	230a      	movle	r3, #10
 8004e5a:	9905      	ldrle	r1, [sp, #20]
 8004e5c:	fb03 2301 	mlale	r3, r3, r1, r2
 8004e60:	9305      	strle	r3, [sp, #20]
 8004e62:	e7e0      	b.n	8004e26 <_strtod_l+0x236>
 8004e64:	2300      	movs	r3, #0
 8004e66:	9304      	str	r3, [sp, #16]
 8004e68:	2301      	movs	r3, #1
 8004e6a:	e77b      	b.n	8004d64 <_strtod_l+0x174>
 8004e6c:	2700      	movs	r7, #0
 8004e6e:	1cb2      	adds	r2, r6, #2
 8004e70:	9219      	str	r2, [sp, #100]	; 0x64
 8004e72:	78b2      	ldrb	r2, [r6, #2]
 8004e74:	e784      	b.n	8004d80 <_strtod_l+0x190>
 8004e76:	bf00      	nop
 8004e78:	08008b28 	.word	0x08008b28
 8004e7c:	08008844 	.word	0x08008844
 8004e80:	7ff00000 	.word	0x7ff00000
 8004e84:	2701      	movs	r7, #1
 8004e86:	e7f2      	b.n	8004e6e <_strtod_l+0x27e>
 8004e88:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004e8a:	1c51      	adds	r1, r2, #1
 8004e8c:	9119      	str	r1, [sp, #100]	; 0x64
 8004e8e:	7852      	ldrb	r2, [r2, #1]
 8004e90:	2a30      	cmp	r2, #48	; 0x30
 8004e92:	d0f9      	beq.n	8004e88 <_strtod_l+0x298>
 8004e94:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8004e98:	2908      	cmp	r1, #8
 8004e9a:	f63f af77 	bhi.w	8004d8c <_strtod_l+0x19c>
 8004e9e:	f04f 0e0a 	mov.w	lr, #10
 8004ea2:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8004ea6:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004ea8:	9209      	str	r2, [sp, #36]	; 0x24
 8004eaa:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8004eac:	1c51      	adds	r1, r2, #1
 8004eae:	9119      	str	r1, [sp, #100]	; 0x64
 8004eb0:	7852      	ldrb	r2, [r2, #1]
 8004eb2:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8004eb6:	2d09      	cmp	r5, #9
 8004eb8:	d935      	bls.n	8004f26 <_strtod_l+0x336>
 8004eba:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004ebc:	1b49      	subs	r1, r1, r5
 8004ebe:	2908      	cmp	r1, #8
 8004ec0:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8004ec4:	dc02      	bgt.n	8004ecc <_strtod_l+0x2dc>
 8004ec6:	4565      	cmp	r5, ip
 8004ec8:	bfa8      	it	ge
 8004eca:	4665      	movge	r5, ip
 8004ecc:	b107      	cbz	r7, 8004ed0 <_strtod_l+0x2e0>
 8004ece:	426d      	negs	r5, r5
 8004ed0:	2c00      	cmp	r4, #0
 8004ed2:	d14c      	bne.n	8004f6e <_strtod_l+0x37e>
 8004ed4:	9907      	ldr	r1, [sp, #28]
 8004ed6:	4301      	orrs	r1, r0
 8004ed8:	f47f aecb 	bne.w	8004c72 <_strtod_l+0x82>
 8004edc:	2b00      	cmp	r3, #0
 8004ede:	f47f aee4 	bne.w	8004caa <_strtod_l+0xba>
 8004ee2:	2a69      	cmp	r2, #105	; 0x69
 8004ee4:	d026      	beq.n	8004f34 <_strtod_l+0x344>
 8004ee6:	dc23      	bgt.n	8004f30 <_strtod_l+0x340>
 8004ee8:	2a49      	cmp	r2, #73	; 0x49
 8004eea:	d023      	beq.n	8004f34 <_strtod_l+0x344>
 8004eec:	2a4e      	cmp	r2, #78	; 0x4e
 8004eee:	f47f aedc 	bne.w	8004caa <_strtod_l+0xba>
 8004ef2:	499d      	ldr	r1, [pc, #628]	; (8005168 <_strtod_l+0x578>)
 8004ef4:	a819      	add	r0, sp, #100	; 0x64
 8004ef6:	f001 fea5 	bl	8006c44 <__match>
 8004efa:	2800      	cmp	r0, #0
 8004efc:	f43f aed5 	beq.w	8004caa <_strtod_l+0xba>
 8004f00:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f02:	781b      	ldrb	r3, [r3, #0]
 8004f04:	2b28      	cmp	r3, #40	; 0x28
 8004f06:	d12c      	bne.n	8004f62 <_strtod_l+0x372>
 8004f08:	4998      	ldr	r1, [pc, #608]	; (800516c <_strtod_l+0x57c>)
 8004f0a:	aa1c      	add	r2, sp, #112	; 0x70
 8004f0c:	a819      	add	r0, sp, #100	; 0x64
 8004f0e:	f001 fead 	bl	8006c6c <__hexnan>
 8004f12:	2805      	cmp	r0, #5
 8004f14:	d125      	bne.n	8004f62 <_strtod_l+0x372>
 8004f16:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8004f18:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 8004f1c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8004f20:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8004f24:	e6a5      	b.n	8004c72 <_strtod_l+0x82>
 8004f26:	fb0e 2c0c 	mla	ip, lr, ip, r2
 8004f2a:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 8004f2e:	e7bc      	b.n	8004eaa <_strtod_l+0x2ba>
 8004f30:	2a6e      	cmp	r2, #110	; 0x6e
 8004f32:	e7dc      	b.n	8004eee <_strtod_l+0x2fe>
 8004f34:	498e      	ldr	r1, [pc, #568]	; (8005170 <_strtod_l+0x580>)
 8004f36:	a819      	add	r0, sp, #100	; 0x64
 8004f38:	f001 fe84 	bl	8006c44 <__match>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	f43f aeb4 	beq.w	8004caa <_strtod_l+0xba>
 8004f42:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f44:	498b      	ldr	r1, [pc, #556]	; (8005174 <_strtod_l+0x584>)
 8004f46:	3b01      	subs	r3, #1
 8004f48:	a819      	add	r0, sp, #100	; 0x64
 8004f4a:	9319      	str	r3, [sp, #100]	; 0x64
 8004f4c:	f001 fe7a 	bl	8006c44 <__match>
 8004f50:	b910      	cbnz	r0, 8004f58 <_strtod_l+0x368>
 8004f52:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8004f54:	3301      	adds	r3, #1
 8004f56:	9319      	str	r3, [sp, #100]	; 0x64
 8004f58:	f04f 0800 	mov.w	r8, #0
 8004f5c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8005178 <_strtod_l+0x588>
 8004f60:	e687      	b.n	8004c72 <_strtod_l+0x82>
 8004f62:	4886      	ldr	r0, [pc, #536]	; (800517c <_strtod_l+0x58c>)
 8004f64:	f002 ffb4 	bl	8007ed0 <nan>
 8004f68:	4680      	mov	r8, r0
 8004f6a:	4689      	mov	r9, r1
 8004f6c:	e681      	b.n	8004c72 <_strtod_l+0x82>
 8004f6e:	9b04      	ldr	r3, [sp, #16]
 8004f70:	f1bb 0f00 	cmp.w	fp, #0
 8004f74:	bf08      	it	eq
 8004f76:	46a3      	moveq	fp, r4
 8004f78:	1aeb      	subs	r3, r5, r3
 8004f7a:	2c10      	cmp	r4, #16
 8004f7c:	9806      	ldr	r0, [sp, #24]
 8004f7e:	4626      	mov	r6, r4
 8004f80:	9307      	str	r3, [sp, #28]
 8004f82:	bfa8      	it	ge
 8004f84:	2610      	movge	r6, #16
 8004f86:	f7fb fa37 	bl	80003f8 <__aeabi_ui2d>
 8004f8a:	2c09      	cmp	r4, #9
 8004f8c:	4680      	mov	r8, r0
 8004f8e:	4689      	mov	r9, r1
 8004f90:	dd13      	ble.n	8004fba <_strtod_l+0x3ca>
 8004f92:	4b7b      	ldr	r3, [pc, #492]	; (8005180 <_strtod_l+0x590>)
 8004f94:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8004f98:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8004f9c:	f7fb faa6 	bl	80004ec <__aeabi_dmul>
 8004fa0:	4680      	mov	r8, r0
 8004fa2:	9805      	ldr	r0, [sp, #20]
 8004fa4:	4689      	mov	r9, r1
 8004fa6:	f7fb fa27 	bl	80003f8 <__aeabi_ui2d>
 8004faa:	4602      	mov	r2, r0
 8004fac:	460b      	mov	r3, r1
 8004fae:	4640      	mov	r0, r8
 8004fb0:	4649      	mov	r1, r9
 8004fb2:	f7fb f8e5 	bl	8000180 <__adddf3>
 8004fb6:	4680      	mov	r8, r0
 8004fb8:	4689      	mov	r9, r1
 8004fba:	2c0f      	cmp	r4, #15
 8004fbc:	dc36      	bgt.n	800502c <_strtod_l+0x43c>
 8004fbe:	9b07      	ldr	r3, [sp, #28]
 8004fc0:	2b00      	cmp	r3, #0
 8004fc2:	f43f ae56 	beq.w	8004c72 <_strtod_l+0x82>
 8004fc6:	dd22      	ble.n	800500e <_strtod_l+0x41e>
 8004fc8:	2b16      	cmp	r3, #22
 8004fca:	dc09      	bgt.n	8004fe0 <_strtod_l+0x3f0>
 8004fcc:	496c      	ldr	r1, [pc, #432]	; (8005180 <_strtod_l+0x590>)
 8004fce:	4642      	mov	r2, r8
 8004fd0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8004fd4:	464b      	mov	r3, r9
 8004fd6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004fda:	f7fb fa87 	bl	80004ec <__aeabi_dmul>
 8004fde:	e7c3      	b.n	8004f68 <_strtod_l+0x378>
 8004fe0:	9a07      	ldr	r2, [sp, #28]
 8004fe2:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8004fe6:	4293      	cmp	r3, r2
 8004fe8:	db20      	blt.n	800502c <_strtod_l+0x43c>
 8004fea:	4d65      	ldr	r5, [pc, #404]	; (8005180 <_strtod_l+0x590>)
 8004fec:	f1c4 040f 	rsb	r4, r4, #15
 8004ff0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 8004ff4:	4642      	mov	r2, r8
 8004ff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8004ffa:	464b      	mov	r3, r9
 8004ffc:	f7fb fa76 	bl	80004ec <__aeabi_dmul>
 8005000:	9b07      	ldr	r3, [sp, #28]
 8005002:	1b1c      	subs	r4, r3, r4
 8005004:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 8005008:	e9d5 2300 	ldrd	r2, r3, [r5]
 800500c:	e7e5      	b.n	8004fda <_strtod_l+0x3ea>
 800500e:	9b07      	ldr	r3, [sp, #28]
 8005010:	3316      	adds	r3, #22
 8005012:	db0b      	blt.n	800502c <_strtod_l+0x43c>
 8005014:	9b04      	ldr	r3, [sp, #16]
 8005016:	4640      	mov	r0, r8
 8005018:	1b5d      	subs	r5, r3, r5
 800501a:	4b59      	ldr	r3, [pc, #356]	; (8005180 <_strtod_l+0x590>)
 800501c:	4649      	mov	r1, r9
 800501e:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 8005022:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005026:	f7fb fb8b 	bl	8000740 <__aeabi_ddiv>
 800502a:	e79d      	b.n	8004f68 <_strtod_l+0x378>
 800502c:	9b07      	ldr	r3, [sp, #28]
 800502e:	1ba6      	subs	r6, r4, r6
 8005030:	441e      	add	r6, r3
 8005032:	2e00      	cmp	r6, #0
 8005034:	dd74      	ble.n	8005120 <_strtod_l+0x530>
 8005036:	f016 030f 	ands.w	r3, r6, #15
 800503a:	d00a      	beq.n	8005052 <_strtod_l+0x462>
 800503c:	4950      	ldr	r1, [pc, #320]	; (8005180 <_strtod_l+0x590>)
 800503e:	4642      	mov	r2, r8
 8005040:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005044:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005048:	464b      	mov	r3, r9
 800504a:	f7fb fa4f 	bl	80004ec <__aeabi_dmul>
 800504e:	4680      	mov	r8, r0
 8005050:	4689      	mov	r9, r1
 8005052:	f036 060f 	bics.w	r6, r6, #15
 8005056:	d052      	beq.n	80050fe <_strtod_l+0x50e>
 8005058:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800505c:	dd27      	ble.n	80050ae <_strtod_l+0x4be>
 800505e:	f04f 0b00 	mov.w	fp, #0
 8005062:	f8cd b010 	str.w	fp, [sp, #16]
 8005066:	f8cd b020 	str.w	fp, [sp, #32]
 800506a:	f8cd b018 	str.w	fp, [sp, #24]
 800506e:	2322      	movs	r3, #34	; 0x22
 8005070:	f04f 0800 	mov.w	r8, #0
 8005074:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8005178 <_strtod_l+0x588>
 8005078:	f8ca 3000 	str.w	r3, [sl]
 800507c:	9b08      	ldr	r3, [sp, #32]
 800507e:	2b00      	cmp	r3, #0
 8005080:	f43f adf7 	beq.w	8004c72 <_strtod_l+0x82>
 8005084:	4650      	mov	r0, sl
 8005086:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005088:	f001 ff06 	bl	8006e98 <_Bfree>
 800508c:	4650      	mov	r0, sl
 800508e:	9906      	ldr	r1, [sp, #24]
 8005090:	f001 ff02 	bl	8006e98 <_Bfree>
 8005094:	4650      	mov	r0, sl
 8005096:	9904      	ldr	r1, [sp, #16]
 8005098:	f001 fefe 	bl	8006e98 <_Bfree>
 800509c:	4650      	mov	r0, sl
 800509e:	9908      	ldr	r1, [sp, #32]
 80050a0:	f001 fefa 	bl	8006e98 <_Bfree>
 80050a4:	4659      	mov	r1, fp
 80050a6:	4650      	mov	r0, sl
 80050a8:	f001 fef6 	bl	8006e98 <_Bfree>
 80050ac:	e5e1      	b.n	8004c72 <_strtod_l+0x82>
 80050ae:	4b35      	ldr	r3, [pc, #212]	; (8005184 <_strtod_l+0x594>)
 80050b0:	4640      	mov	r0, r8
 80050b2:	9305      	str	r3, [sp, #20]
 80050b4:	2300      	movs	r3, #0
 80050b6:	4649      	mov	r1, r9
 80050b8:	461f      	mov	r7, r3
 80050ba:	1136      	asrs	r6, r6, #4
 80050bc:	2e01      	cmp	r6, #1
 80050be:	dc21      	bgt.n	8005104 <_strtod_l+0x514>
 80050c0:	b10b      	cbz	r3, 80050c6 <_strtod_l+0x4d6>
 80050c2:	4680      	mov	r8, r0
 80050c4:	4689      	mov	r9, r1
 80050c6:	4b2f      	ldr	r3, [pc, #188]	; (8005184 <_strtod_l+0x594>)
 80050c8:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 80050cc:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 80050d0:	4642      	mov	r2, r8
 80050d2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80050d6:	464b      	mov	r3, r9
 80050d8:	f7fb fa08 	bl	80004ec <__aeabi_dmul>
 80050dc:	4b26      	ldr	r3, [pc, #152]	; (8005178 <_strtod_l+0x588>)
 80050de:	460a      	mov	r2, r1
 80050e0:	400b      	ands	r3, r1
 80050e2:	4929      	ldr	r1, [pc, #164]	; (8005188 <_strtod_l+0x598>)
 80050e4:	4680      	mov	r8, r0
 80050e6:	428b      	cmp	r3, r1
 80050e8:	d8b9      	bhi.n	800505e <_strtod_l+0x46e>
 80050ea:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80050ee:	428b      	cmp	r3, r1
 80050f0:	bf86      	itte	hi
 80050f2:	f04f 38ff 	movhi.w	r8, #4294967295
 80050f6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800518c <_strtod_l+0x59c>
 80050fa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80050fe:	2300      	movs	r3, #0
 8005100:	9305      	str	r3, [sp, #20]
 8005102:	e07f      	b.n	8005204 <_strtod_l+0x614>
 8005104:	07f2      	lsls	r2, r6, #31
 8005106:	d505      	bpl.n	8005114 <_strtod_l+0x524>
 8005108:	9b05      	ldr	r3, [sp, #20]
 800510a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800510e:	f7fb f9ed 	bl	80004ec <__aeabi_dmul>
 8005112:	2301      	movs	r3, #1
 8005114:	9a05      	ldr	r2, [sp, #20]
 8005116:	3701      	adds	r7, #1
 8005118:	3208      	adds	r2, #8
 800511a:	1076      	asrs	r6, r6, #1
 800511c:	9205      	str	r2, [sp, #20]
 800511e:	e7cd      	b.n	80050bc <_strtod_l+0x4cc>
 8005120:	d0ed      	beq.n	80050fe <_strtod_l+0x50e>
 8005122:	4276      	negs	r6, r6
 8005124:	f016 020f 	ands.w	r2, r6, #15
 8005128:	d00a      	beq.n	8005140 <_strtod_l+0x550>
 800512a:	4b15      	ldr	r3, [pc, #84]	; (8005180 <_strtod_l+0x590>)
 800512c:	4640      	mov	r0, r8
 800512e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005132:	4649      	mov	r1, r9
 8005134:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005138:	f7fb fb02 	bl	8000740 <__aeabi_ddiv>
 800513c:	4680      	mov	r8, r0
 800513e:	4689      	mov	r9, r1
 8005140:	1136      	asrs	r6, r6, #4
 8005142:	d0dc      	beq.n	80050fe <_strtod_l+0x50e>
 8005144:	2e1f      	cmp	r6, #31
 8005146:	dd23      	ble.n	8005190 <_strtod_l+0x5a0>
 8005148:	f04f 0b00 	mov.w	fp, #0
 800514c:	f8cd b010 	str.w	fp, [sp, #16]
 8005150:	f8cd b020 	str.w	fp, [sp, #32]
 8005154:	f8cd b018 	str.w	fp, [sp, #24]
 8005158:	2322      	movs	r3, #34	; 0x22
 800515a:	f04f 0800 	mov.w	r8, #0
 800515e:	f04f 0900 	mov.w	r9, #0
 8005162:	f8ca 3000 	str.w	r3, [sl]
 8005166:	e789      	b.n	800507c <_strtod_l+0x48c>
 8005168:	08008815 	.word	0x08008815
 800516c:	08008858 	.word	0x08008858
 8005170:	0800880d 	.word	0x0800880d
 8005174:	08008a4c 	.word	0x08008a4c
 8005178:	7ff00000 	.word	0x7ff00000
 800517c:	080087cf 	.word	0x080087cf
 8005180:	08008bc0 	.word	0x08008bc0
 8005184:	08008b98 	.word	0x08008b98
 8005188:	7ca00000 	.word	0x7ca00000
 800518c:	7fefffff 	.word	0x7fefffff
 8005190:	f016 0310 	ands.w	r3, r6, #16
 8005194:	bf18      	it	ne
 8005196:	236a      	movne	r3, #106	; 0x6a
 8005198:	4640      	mov	r0, r8
 800519a:	9305      	str	r3, [sp, #20]
 800519c:	4649      	mov	r1, r9
 800519e:	2300      	movs	r3, #0
 80051a0:	4fb0      	ldr	r7, [pc, #704]	; (8005464 <_strtod_l+0x874>)
 80051a2:	07f2      	lsls	r2, r6, #31
 80051a4:	d504      	bpl.n	80051b0 <_strtod_l+0x5c0>
 80051a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051aa:	f7fb f99f 	bl	80004ec <__aeabi_dmul>
 80051ae:	2301      	movs	r3, #1
 80051b0:	1076      	asrs	r6, r6, #1
 80051b2:	f107 0708 	add.w	r7, r7, #8
 80051b6:	d1f4      	bne.n	80051a2 <_strtod_l+0x5b2>
 80051b8:	b10b      	cbz	r3, 80051be <_strtod_l+0x5ce>
 80051ba:	4680      	mov	r8, r0
 80051bc:	4689      	mov	r9, r1
 80051be:	9b05      	ldr	r3, [sp, #20]
 80051c0:	b1c3      	cbz	r3, 80051f4 <_strtod_l+0x604>
 80051c2:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80051c6:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	4649      	mov	r1, r9
 80051ce:	dd11      	ble.n	80051f4 <_strtod_l+0x604>
 80051d0:	2b1f      	cmp	r3, #31
 80051d2:	f340 8127 	ble.w	8005424 <_strtod_l+0x834>
 80051d6:	2b34      	cmp	r3, #52	; 0x34
 80051d8:	bfd8      	it	le
 80051da:	f04f 33ff 	movle.w	r3, #4294967295
 80051de:	f04f 0800 	mov.w	r8, #0
 80051e2:	bfcf      	iteee	gt
 80051e4:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 80051e8:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 80051ec:	fa03 f202 	lslle.w	r2, r3, r2
 80051f0:	ea02 0901 	andle.w	r9, r2, r1
 80051f4:	2200      	movs	r2, #0
 80051f6:	2300      	movs	r3, #0
 80051f8:	4640      	mov	r0, r8
 80051fa:	4649      	mov	r1, r9
 80051fc:	f7fb fbde 	bl	80009bc <__aeabi_dcmpeq>
 8005200:	2800      	cmp	r0, #0
 8005202:	d1a1      	bne.n	8005148 <_strtod_l+0x558>
 8005204:	9b06      	ldr	r3, [sp, #24]
 8005206:	465a      	mov	r2, fp
 8005208:	9300      	str	r3, [sp, #0]
 800520a:	4650      	mov	r0, sl
 800520c:	4623      	mov	r3, r4
 800520e:	9908      	ldr	r1, [sp, #32]
 8005210:	f001 feaa 	bl	8006f68 <__s2b>
 8005214:	9008      	str	r0, [sp, #32]
 8005216:	2800      	cmp	r0, #0
 8005218:	f43f af21 	beq.w	800505e <_strtod_l+0x46e>
 800521c:	9b04      	ldr	r3, [sp, #16]
 800521e:	f04f 0b00 	mov.w	fp, #0
 8005222:	1b5d      	subs	r5, r3, r5
 8005224:	9b07      	ldr	r3, [sp, #28]
 8005226:	f8cd b010 	str.w	fp, [sp, #16]
 800522a:	2b00      	cmp	r3, #0
 800522c:	bfb4      	ite	lt
 800522e:	462b      	movlt	r3, r5
 8005230:	2300      	movge	r3, #0
 8005232:	930e      	str	r3, [sp, #56]	; 0x38
 8005234:	9b07      	ldr	r3, [sp, #28]
 8005236:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800523a:	9314      	str	r3, [sp, #80]	; 0x50
 800523c:	9b08      	ldr	r3, [sp, #32]
 800523e:	4650      	mov	r0, sl
 8005240:	6859      	ldr	r1, [r3, #4]
 8005242:	f001 fde9 	bl	8006e18 <_Balloc>
 8005246:	9006      	str	r0, [sp, #24]
 8005248:	2800      	cmp	r0, #0
 800524a:	f43f af10 	beq.w	800506e <_strtod_l+0x47e>
 800524e:	9b08      	ldr	r3, [sp, #32]
 8005250:	300c      	adds	r0, #12
 8005252:	691a      	ldr	r2, [r3, #16]
 8005254:	f103 010c 	add.w	r1, r3, #12
 8005258:	3202      	adds	r2, #2
 800525a:	0092      	lsls	r2, r2, #2
 800525c:	f001 fdce 	bl	8006dfc <memcpy>
 8005260:	ab1c      	add	r3, sp, #112	; 0x70
 8005262:	9301      	str	r3, [sp, #4]
 8005264:	ab1b      	add	r3, sp, #108	; 0x6c
 8005266:	9300      	str	r3, [sp, #0]
 8005268:	4642      	mov	r2, r8
 800526a:	464b      	mov	r3, r9
 800526c:	4650      	mov	r0, sl
 800526e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8005272:	f002 f9bb 	bl	80075ec <__d2b>
 8005276:	901a      	str	r0, [sp, #104]	; 0x68
 8005278:	2800      	cmp	r0, #0
 800527a:	f43f aef8 	beq.w	800506e <_strtod_l+0x47e>
 800527e:	2101      	movs	r1, #1
 8005280:	4650      	mov	r0, sl
 8005282:	f001 ff09 	bl	8007098 <__i2b>
 8005286:	4603      	mov	r3, r0
 8005288:	9004      	str	r0, [sp, #16]
 800528a:	2800      	cmp	r0, #0
 800528c:	f43f aeef 	beq.w	800506e <_strtod_l+0x47e>
 8005290:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8005292:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8005294:	2d00      	cmp	r5, #0
 8005296:	bfab      	itete	ge
 8005298:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800529a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800529c:	18ee      	addge	r6, r5, r3
 800529e:	1b5c      	sublt	r4, r3, r5
 80052a0:	9b05      	ldr	r3, [sp, #20]
 80052a2:	bfa8      	it	ge
 80052a4:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 80052a6:	eba5 0503 	sub.w	r5, r5, r3
 80052aa:	4415      	add	r5, r2
 80052ac:	4b6e      	ldr	r3, [pc, #440]	; (8005468 <_strtod_l+0x878>)
 80052ae:	f105 35ff 	add.w	r5, r5, #4294967295
 80052b2:	bfb8      	it	lt
 80052b4:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 80052b6:	429d      	cmp	r5, r3
 80052b8:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80052bc:	f280 80c4 	bge.w	8005448 <_strtod_l+0x858>
 80052c0:	1b5b      	subs	r3, r3, r5
 80052c2:	2b1f      	cmp	r3, #31
 80052c4:	f04f 0701 	mov.w	r7, #1
 80052c8:	eba2 0203 	sub.w	r2, r2, r3
 80052cc:	f300 80b1 	bgt.w	8005432 <_strtod_l+0x842>
 80052d0:	2500      	movs	r5, #0
 80052d2:	fa07 f303 	lsl.w	r3, r7, r3
 80052d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80052d8:	18b7      	adds	r7, r6, r2
 80052da:	9b05      	ldr	r3, [sp, #20]
 80052dc:	42be      	cmp	r6, r7
 80052de:	4414      	add	r4, r2
 80052e0:	441c      	add	r4, r3
 80052e2:	4633      	mov	r3, r6
 80052e4:	bfa8      	it	ge
 80052e6:	463b      	movge	r3, r7
 80052e8:	42a3      	cmp	r3, r4
 80052ea:	bfa8      	it	ge
 80052ec:	4623      	movge	r3, r4
 80052ee:	2b00      	cmp	r3, #0
 80052f0:	bfc2      	ittt	gt
 80052f2:	1aff      	subgt	r7, r7, r3
 80052f4:	1ae4      	subgt	r4, r4, r3
 80052f6:	1af6      	subgt	r6, r6, r3
 80052f8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	dd17      	ble.n	800532e <_strtod_l+0x73e>
 80052fe:	461a      	mov	r2, r3
 8005300:	4650      	mov	r0, sl
 8005302:	9904      	ldr	r1, [sp, #16]
 8005304:	f001 ff86 	bl	8007214 <__pow5mult>
 8005308:	9004      	str	r0, [sp, #16]
 800530a:	2800      	cmp	r0, #0
 800530c:	f43f aeaf 	beq.w	800506e <_strtod_l+0x47e>
 8005310:	4601      	mov	r1, r0
 8005312:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005314:	4650      	mov	r0, sl
 8005316:	f001 fed5 	bl	80070c4 <__multiply>
 800531a:	9009      	str	r0, [sp, #36]	; 0x24
 800531c:	2800      	cmp	r0, #0
 800531e:	f43f aea6 	beq.w	800506e <_strtod_l+0x47e>
 8005322:	4650      	mov	r0, sl
 8005324:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005326:	f001 fdb7 	bl	8006e98 <_Bfree>
 800532a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800532c:	931a      	str	r3, [sp, #104]	; 0x68
 800532e:	2f00      	cmp	r7, #0
 8005330:	f300 808e 	bgt.w	8005450 <_strtod_l+0x860>
 8005334:	9b07      	ldr	r3, [sp, #28]
 8005336:	2b00      	cmp	r3, #0
 8005338:	dd08      	ble.n	800534c <_strtod_l+0x75c>
 800533a:	4650      	mov	r0, sl
 800533c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800533e:	9906      	ldr	r1, [sp, #24]
 8005340:	f001 ff68 	bl	8007214 <__pow5mult>
 8005344:	9006      	str	r0, [sp, #24]
 8005346:	2800      	cmp	r0, #0
 8005348:	f43f ae91 	beq.w	800506e <_strtod_l+0x47e>
 800534c:	2c00      	cmp	r4, #0
 800534e:	dd08      	ble.n	8005362 <_strtod_l+0x772>
 8005350:	4622      	mov	r2, r4
 8005352:	4650      	mov	r0, sl
 8005354:	9906      	ldr	r1, [sp, #24]
 8005356:	f001 ffb7 	bl	80072c8 <__lshift>
 800535a:	9006      	str	r0, [sp, #24]
 800535c:	2800      	cmp	r0, #0
 800535e:	f43f ae86 	beq.w	800506e <_strtod_l+0x47e>
 8005362:	2e00      	cmp	r6, #0
 8005364:	dd08      	ble.n	8005378 <_strtod_l+0x788>
 8005366:	4632      	mov	r2, r6
 8005368:	4650      	mov	r0, sl
 800536a:	9904      	ldr	r1, [sp, #16]
 800536c:	f001 ffac 	bl	80072c8 <__lshift>
 8005370:	9004      	str	r0, [sp, #16]
 8005372:	2800      	cmp	r0, #0
 8005374:	f43f ae7b 	beq.w	800506e <_strtod_l+0x47e>
 8005378:	4650      	mov	r0, sl
 800537a:	9a06      	ldr	r2, [sp, #24]
 800537c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800537e:	f002 f82f 	bl	80073e0 <__mdiff>
 8005382:	4683      	mov	fp, r0
 8005384:	2800      	cmp	r0, #0
 8005386:	f43f ae72 	beq.w	800506e <_strtod_l+0x47e>
 800538a:	2400      	movs	r4, #0
 800538c:	68c3      	ldr	r3, [r0, #12]
 800538e:	9904      	ldr	r1, [sp, #16]
 8005390:	60c4      	str	r4, [r0, #12]
 8005392:	930b      	str	r3, [sp, #44]	; 0x2c
 8005394:	f002 f808 	bl	80073a8 <__mcmp>
 8005398:	42a0      	cmp	r0, r4
 800539a:	da6b      	bge.n	8005474 <_strtod_l+0x884>
 800539c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800539e:	ea53 0308 	orrs.w	r3, r3, r8
 80053a2:	f040 8091 	bne.w	80054c8 <_strtod_l+0x8d8>
 80053a6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	f040 808c 	bne.w	80054c8 <_strtod_l+0x8d8>
 80053b0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80053b4:	0d1b      	lsrs	r3, r3, #20
 80053b6:	051b      	lsls	r3, r3, #20
 80053b8:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 80053bc:	f240 8084 	bls.w	80054c8 <_strtod_l+0x8d8>
 80053c0:	f8db 3014 	ldr.w	r3, [fp, #20]
 80053c4:	b91b      	cbnz	r3, 80053ce <_strtod_l+0x7de>
 80053c6:	f8db 3010 	ldr.w	r3, [fp, #16]
 80053ca:	2b01      	cmp	r3, #1
 80053cc:	dd7c      	ble.n	80054c8 <_strtod_l+0x8d8>
 80053ce:	4659      	mov	r1, fp
 80053d0:	2201      	movs	r2, #1
 80053d2:	4650      	mov	r0, sl
 80053d4:	f001 ff78 	bl	80072c8 <__lshift>
 80053d8:	9904      	ldr	r1, [sp, #16]
 80053da:	4683      	mov	fp, r0
 80053dc:	f001 ffe4 	bl	80073a8 <__mcmp>
 80053e0:	2800      	cmp	r0, #0
 80053e2:	dd71      	ble.n	80054c8 <_strtod_l+0x8d8>
 80053e4:	9905      	ldr	r1, [sp, #20]
 80053e6:	464b      	mov	r3, r9
 80053e8:	4a20      	ldr	r2, [pc, #128]	; (800546c <_strtod_l+0x87c>)
 80053ea:	2900      	cmp	r1, #0
 80053ec:	f000 808c 	beq.w	8005508 <_strtod_l+0x918>
 80053f0:	ea02 0109 	and.w	r1, r2, r9
 80053f4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80053f8:	f300 8086 	bgt.w	8005508 <_strtod_l+0x918>
 80053fc:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005400:	f77f aeaa 	ble.w	8005158 <_strtod_l+0x568>
 8005404:	4640      	mov	r0, r8
 8005406:	4649      	mov	r1, r9
 8005408:	4b19      	ldr	r3, [pc, #100]	; (8005470 <_strtod_l+0x880>)
 800540a:	2200      	movs	r2, #0
 800540c:	f7fb f86e 	bl	80004ec <__aeabi_dmul>
 8005410:	460b      	mov	r3, r1
 8005412:	4303      	orrs	r3, r0
 8005414:	bf08      	it	eq
 8005416:	2322      	moveq	r3, #34	; 0x22
 8005418:	4680      	mov	r8, r0
 800541a:	4689      	mov	r9, r1
 800541c:	bf08      	it	eq
 800541e:	f8ca 3000 	streq.w	r3, [sl]
 8005422:	e62f      	b.n	8005084 <_strtod_l+0x494>
 8005424:	f04f 32ff 	mov.w	r2, #4294967295
 8005428:	fa02 f303 	lsl.w	r3, r2, r3
 800542c:	ea03 0808 	and.w	r8, r3, r8
 8005430:	e6e0      	b.n	80051f4 <_strtod_l+0x604>
 8005432:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 8005436:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 800543a:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 800543e:	35e2      	adds	r5, #226	; 0xe2
 8005440:	fa07 f505 	lsl.w	r5, r7, r5
 8005444:	970f      	str	r7, [sp, #60]	; 0x3c
 8005446:	e747      	b.n	80052d8 <_strtod_l+0x6e8>
 8005448:	2301      	movs	r3, #1
 800544a:	2500      	movs	r5, #0
 800544c:	930f      	str	r3, [sp, #60]	; 0x3c
 800544e:	e743      	b.n	80052d8 <_strtod_l+0x6e8>
 8005450:	463a      	mov	r2, r7
 8005452:	4650      	mov	r0, sl
 8005454:	991a      	ldr	r1, [sp, #104]	; 0x68
 8005456:	f001 ff37 	bl	80072c8 <__lshift>
 800545a:	901a      	str	r0, [sp, #104]	; 0x68
 800545c:	2800      	cmp	r0, #0
 800545e:	f47f af69 	bne.w	8005334 <_strtod_l+0x744>
 8005462:	e604      	b.n	800506e <_strtod_l+0x47e>
 8005464:	08008870 	.word	0x08008870
 8005468:	fffffc02 	.word	0xfffffc02
 800546c:	7ff00000 	.word	0x7ff00000
 8005470:	39500000 	.word	0x39500000
 8005474:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8005478:	d165      	bne.n	8005546 <_strtod_l+0x956>
 800547a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800547c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005480:	b35a      	cbz	r2, 80054da <_strtod_l+0x8ea>
 8005482:	4a99      	ldr	r2, [pc, #612]	; (80056e8 <_strtod_l+0xaf8>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d12b      	bne.n	80054e0 <_strtod_l+0x8f0>
 8005488:	9b05      	ldr	r3, [sp, #20]
 800548a:	4641      	mov	r1, r8
 800548c:	b303      	cbz	r3, 80054d0 <_strtod_l+0x8e0>
 800548e:	464a      	mov	r2, r9
 8005490:	4b96      	ldr	r3, [pc, #600]	; (80056ec <_strtod_l+0xafc>)
 8005492:	4013      	ands	r3, r2
 8005494:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005498:	f04f 32ff 	mov.w	r2, #4294967295
 800549c:	d81b      	bhi.n	80054d6 <_strtod_l+0x8e6>
 800549e:	0d1b      	lsrs	r3, r3, #20
 80054a0:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80054a4:	fa02 f303 	lsl.w	r3, r2, r3
 80054a8:	4299      	cmp	r1, r3
 80054aa:	d119      	bne.n	80054e0 <_strtod_l+0x8f0>
 80054ac:	4b90      	ldr	r3, [pc, #576]	; (80056f0 <_strtod_l+0xb00>)
 80054ae:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d102      	bne.n	80054ba <_strtod_l+0x8ca>
 80054b4:	3101      	adds	r1, #1
 80054b6:	f43f adda 	beq.w	800506e <_strtod_l+0x47e>
 80054ba:	f04f 0800 	mov.w	r8, #0
 80054be:	4b8b      	ldr	r3, [pc, #556]	; (80056ec <_strtod_l+0xafc>)
 80054c0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80054c2:	401a      	ands	r2, r3
 80054c4:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 80054c8:	9b05      	ldr	r3, [sp, #20]
 80054ca:	2b00      	cmp	r3, #0
 80054cc:	d19a      	bne.n	8005404 <_strtod_l+0x814>
 80054ce:	e5d9      	b.n	8005084 <_strtod_l+0x494>
 80054d0:	f04f 33ff 	mov.w	r3, #4294967295
 80054d4:	e7e8      	b.n	80054a8 <_strtod_l+0x8b8>
 80054d6:	4613      	mov	r3, r2
 80054d8:	e7e6      	b.n	80054a8 <_strtod_l+0x8b8>
 80054da:	ea53 0308 	orrs.w	r3, r3, r8
 80054de:	d081      	beq.n	80053e4 <_strtod_l+0x7f4>
 80054e0:	b1e5      	cbz	r5, 800551c <_strtod_l+0x92c>
 80054e2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054e4:	421d      	tst	r5, r3
 80054e6:	d0ef      	beq.n	80054c8 <_strtod_l+0x8d8>
 80054e8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80054ea:	4640      	mov	r0, r8
 80054ec:	4649      	mov	r1, r9
 80054ee:	9a05      	ldr	r2, [sp, #20]
 80054f0:	b1c3      	cbz	r3, 8005524 <_strtod_l+0x934>
 80054f2:	f7ff fb5a 	bl	8004baa <sulp>
 80054f6:	4602      	mov	r2, r0
 80054f8:	460b      	mov	r3, r1
 80054fa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80054fe:	f7fa fe3f 	bl	8000180 <__adddf3>
 8005502:	4680      	mov	r8, r0
 8005504:	4689      	mov	r9, r1
 8005506:	e7df      	b.n	80054c8 <_strtod_l+0x8d8>
 8005508:	4013      	ands	r3, r2
 800550a:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800550e:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8005512:	f04f 38ff 	mov.w	r8, #4294967295
 8005516:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 800551a:	e7d5      	b.n	80054c8 <_strtod_l+0x8d8>
 800551c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800551e:	ea13 0f08 	tst.w	r3, r8
 8005522:	e7e0      	b.n	80054e6 <_strtod_l+0x8f6>
 8005524:	f7ff fb41 	bl	8004baa <sulp>
 8005528:	4602      	mov	r2, r0
 800552a:	460b      	mov	r3, r1
 800552c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005530:	f7fa fe24 	bl	800017c <__aeabi_dsub>
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	4680      	mov	r8, r0
 800553a:	4689      	mov	r9, r1
 800553c:	f7fb fa3e 	bl	80009bc <__aeabi_dcmpeq>
 8005540:	2800      	cmp	r0, #0
 8005542:	d0c1      	beq.n	80054c8 <_strtod_l+0x8d8>
 8005544:	e608      	b.n	8005158 <_strtod_l+0x568>
 8005546:	4658      	mov	r0, fp
 8005548:	9904      	ldr	r1, [sp, #16]
 800554a:	f002 f8ab 	bl	80076a4 <__ratio>
 800554e:	2200      	movs	r2, #0
 8005550:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8005554:	4606      	mov	r6, r0
 8005556:	460f      	mov	r7, r1
 8005558:	f7fb fa44 	bl	80009e4 <__aeabi_dcmple>
 800555c:	2800      	cmp	r0, #0
 800555e:	d070      	beq.n	8005642 <_strtod_l+0xa52>
 8005560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005562:	2b00      	cmp	r3, #0
 8005564:	d042      	beq.n	80055ec <_strtod_l+0x9fc>
 8005566:	2600      	movs	r6, #0
 8005568:	4f62      	ldr	r7, [pc, #392]	; (80056f4 <_strtod_l+0xb04>)
 800556a:	4d62      	ldr	r5, [pc, #392]	; (80056f4 <_strtod_l+0xb04>)
 800556c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800556e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005572:	0d1b      	lsrs	r3, r3, #20
 8005574:	051b      	lsls	r3, r3, #20
 8005576:	930f      	str	r3, [sp, #60]	; 0x3c
 8005578:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800557a:	4b5f      	ldr	r3, [pc, #380]	; (80056f8 <_strtod_l+0xb08>)
 800557c:	429a      	cmp	r2, r3
 800557e:	f040 80c3 	bne.w	8005708 <_strtod_l+0xb18>
 8005582:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005584:	4640      	mov	r0, r8
 8005586:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 800558a:	4649      	mov	r1, r9
 800558c:	f001 ffb4 	bl	80074f8 <__ulp>
 8005590:	4602      	mov	r2, r0
 8005592:	460b      	mov	r3, r1
 8005594:	4630      	mov	r0, r6
 8005596:	4639      	mov	r1, r7
 8005598:	f7fa ffa8 	bl	80004ec <__aeabi_dmul>
 800559c:	4642      	mov	r2, r8
 800559e:	464b      	mov	r3, r9
 80055a0:	f7fa fdee 	bl	8000180 <__adddf3>
 80055a4:	460b      	mov	r3, r1
 80055a6:	4951      	ldr	r1, [pc, #324]	; (80056ec <_strtod_l+0xafc>)
 80055a8:	4a54      	ldr	r2, [pc, #336]	; (80056fc <_strtod_l+0xb0c>)
 80055aa:	4019      	ands	r1, r3
 80055ac:	4291      	cmp	r1, r2
 80055ae:	4680      	mov	r8, r0
 80055b0:	d95d      	bls.n	800566e <_strtod_l+0xa7e>
 80055b2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80055b4:	4b4e      	ldr	r3, [pc, #312]	; (80056f0 <_strtod_l+0xb00>)
 80055b6:	429a      	cmp	r2, r3
 80055b8:	d103      	bne.n	80055c2 <_strtod_l+0x9d2>
 80055ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80055bc:	3301      	adds	r3, #1
 80055be:	f43f ad56 	beq.w	800506e <_strtod_l+0x47e>
 80055c2:	f04f 38ff 	mov.w	r8, #4294967295
 80055c6:	f8df 9128 	ldr.w	r9, [pc, #296]	; 80056f0 <_strtod_l+0xb00>
 80055ca:	4650      	mov	r0, sl
 80055cc:	991a      	ldr	r1, [sp, #104]	; 0x68
 80055ce:	f001 fc63 	bl	8006e98 <_Bfree>
 80055d2:	4650      	mov	r0, sl
 80055d4:	9906      	ldr	r1, [sp, #24]
 80055d6:	f001 fc5f 	bl	8006e98 <_Bfree>
 80055da:	4650      	mov	r0, sl
 80055dc:	9904      	ldr	r1, [sp, #16]
 80055de:	f001 fc5b 	bl	8006e98 <_Bfree>
 80055e2:	4659      	mov	r1, fp
 80055e4:	4650      	mov	r0, sl
 80055e6:	f001 fc57 	bl	8006e98 <_Bfree>
 80055ea:	e627      	b.n	800523c <_strtod_l+0x64c>
 80055ec:	f1b8 0f00 	cmp.w	r8, #0
 80055f0:	d119      	bne.n	8005626 <_strtod_l+0xa36>
 80055f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055f4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80055f8:	b9e3      	cbnz	r3, 8005634 <_strtod_l+0xa44>
 80055fa:	2200      	movs	r2, #0
 80055fc:	4630      	mov	r0, r6
 80055fe:	4639      	mov	r1, r7
 8005600:	4b3c      	ldr	r3, [pc, #240]	; (80056f4 <_strtod_l+0xb04>)
 8005602:	f7fb f9e5 	bl	80009d0 <__aeabi_dcmplt>
 8005606:	b9c8      	cbnz	r0, 800563c <_strtod_l+0xa4c>
 8005608:	2200      	movs	r2, #0
 800560a:	4630      	mov	r0, r6
 800560c:	4639      	mov	r1, r7
 800560e:	4b3c      	ldr	r3, [pc, #240]	; (8005700 <_strtod_l+0xb10>)
 8005610:	f7fa ff6c 	bl	80004ec <__aeabi_dmul>
 8005614:	4604      	mov	r4, r0
 8005616:	460d      	mov	r5, r1
 8005618:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800561c:	9416      	str	r4, [sp, #88]	; 0x58
 800561e:	9317      	str	r3, [sp, #92]	; 0x5c
 8005620:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8005624:	e7a2      	b.n	800556c <_strtod_l+0x97c>
 8005626:	f1b8 0f01 	cmp.w	r8, #1
 800562a:	d103      	bne.n	8005634 <_strtod_l+0xa44>
 800562c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800562e:	2b00      	cmp	r3, #0
 8005630:	f43f ad92 	beq.w	8005158 <_strtod_l+0x568>
 8005634:	2600      	movs	r6, #0
 8005636:	2400      	movs	r4, #0
 8005638:	4f32      	ldr	r7, [pc, #200]	; (8005704 <_strtod_l+0xb14>)
 800563a:	e796      	b.n	800556a <_strtod_l+0x97a>
 800563c:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 800563e:	4d30      	ldr	r5, [pc, #192]	; (8005700 <_strtod_l+0xb10>)
 8005640:	e7ea      	b.n	8005618 <_strtod_l+0xa28>
 8005642:	4b2f      	ldr	r3, [pc, #188]	; (8005700 <_strtod_l+0xb10>)
 8005644:	2200      	movs	r2, #0
 8005646:	4630      	mov	r0, r6
 8005648:	4639      	mov	r1, r7
 800564a:	f7fa ff4f 	bl	80004ec <__aeabi_dmul>
 800564e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005650:	4604      	mov	r4, r0
 8005652:	460d      	mov	r5, r1
 8005654:	b933      	cbnz	r3, 8005664 <_strtod_l+0xa74>
 8005656:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800565a:	9010      	str	r0, [sp, #64]	; 0x40
 800565c:	9311      	str	r3, [sp, #68]	; 0x44
 800565e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005662:	e783      	b.n	800556c <_strtod_l+0x97c>
 8005664:	4602      	mov	r2, r0
 8005666:	460b      	mov	r3, r1
 8005668:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800566c:	e7f7      	b.n	800565e <_strtod_l+0xa6e>
 800566e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8005672:	9b05      	ldr	r3, [sp, #20]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1a8      	bne.n	80055ca <_strtod_l+0x9da>
 8005678:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800567c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800567e:	0d1b      	lsrs	r3, r3, #20
 8005680:	051b      	lsls	r3, r3, #20
 8005682:	429a      	cmp	r2, r3
 8005684:	d1a1      	bne.n	80055ca <_strtod_l+0x9da>
 8005686:	4620      	mov	r0, r4
 8005688:	4629      	mov	r1, r5
 800568a:	f7fb fd4b 	bl	8001124 <__aeabi_d2lz>
 800568e:	f7fa feff 	bl	8000490 <__aeabi_l2d>
 8005692:	4602      	mov	r2, r0
 8005694:	460b      	mov	r3, r1
 8005696:	4620      	mov	r0, r4
 8005698:	4629      	mov	r1, r5
 800569a:	f7fa fd6f 	bl	800017c <__aeabi_dsub>
 800569e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80056a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80056a4:	ea43 0308 	orr.w	r3, r3, r8
 80056a8:	4313      	orrs	r3, r2
 80056aa:	4604      	mov	r4, r0
 80056ac:	460d      	mov	r5, r1
 80056ae:	d066      	beq.n	800577e <_strtod_l+0xb8e>
 80056b0:	a309      	add	r3, pc, #36	; (adr r3, 80056d8 <_strtod_l+0xae8>)
 80056b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056b6:	f7fb f98b 	bl	80009d0 <__aeabi_dcmplt>
 80056ba:	2800      	cmp	r0, #0
 80056bc:	f47f ace2 	bne.w	8005084 <_strtod_l+0x494>
 80056c0:	a307      	add	r3, pc, #28	; (adr r3, 80056e0 <_strtod_l+0xaf0>)
 80056c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056c6:	4620      	mov	r0, r4
 80056c8:	4629      	mov	r1, r5
 80056ca:	f7fb f99f 	bl	8000a0c <__aeabi_dcmpgt>
 80056ce:	2800      	cmp	r0, #0
 80056d0:	f43f af7b 	beq.w	80055ca <_strtod_l+0x9da>
 80056d4:	e4d6      	b.n	8005084 <_strtod_l+0x494>
 80056d6:	bf00      	nop
 80056d8:	94a03595 	.word	0x94a03595
 80056dc:	3fdfffff 	.word	0x3fdfffff
 80056e0:	35afe535 	.word	0x35afe535
 80056e4:	3fe00000 	.word	0x3fe00000
 80056e8:	000fffff 	.word	0x000fffff
 80056ec:	7ff00000 	.word	0x7ff00000
 80056f0:	7fefffff 	.word	0x7fefffff
 80056f4:	3ff00000 	.word	0x3ff00000
 80056f8:	7fe00000 	.word	0x7fe00000
 80056fc:	7c9fffff 	.word	0x7c9fffff
 8005700:	3fe00000 	.word	0x3fe00000
 8005704:	bff00000 	.word	0xbff00000
 8005708:	9b05      	ldr	r3, [sp, #20]
 800570a:	b313      	cbz	r3, 8005752 <_strtod_l+0xb62>
 800570c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800570e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005712:	d81e      	bhi.n	8005752 <_strtod_l+0xb62>
 8005714:	a326      	add	r3, pc, #152	; (adr r3, 80057b0 <_strtod_l+0xbc0>)
 8005716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800571a:	4620      	mov	r0, r4
 800571c:	4629      	mov	r1, r5
 800571e:	f7fb f961 	bl	80009e4 <__aeabi_dcmple>
 8005722:	b190      	cbz	r0, 800574a <_strtod_l+0xb5a>
 8005724:	4629      	mov	r1, r5
 8005726:	4620      	mov	r0, r4
 8005728:	f7fb f9b8 	bl	8000a9c <__aeabi_d2uiz>
 800572c:	2801      	cmp	r0, #1
 800572e:	bf38      	it	cc
 8005730:	2001      	movcc	r0, #1
 8005732:	f7fa fe61 	bl	80003f8 <__aeabi_ui2d>
 8005736:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005738:	4604      	mov	r4, r0
 800573a:	460d      	mov	r5, r1
 800573c:	b9d3      	cbnz	r3, 8005774 <_strtod_l+0xb84>
 800573e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005742:	9012      	str	r0, [sp, #72]	; 0x48
 8005744:	9313      	str	r3, [sp, #76]	; 0x4c
 8005746:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 800574a:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800574c:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8005750:	1a9f      	subs	r7, r3, r2
 8005752:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005756:	f001 fecf 	bl	80074f8 <__ulp>
 800575a:	4602      	mov	r2, r0
 800575c:	460b      	mov	r3, r1
 800575e:	4630      	mov	r0, r6
 8005760:	4639      	mov	r1, r7
 8005762:	f7fa fec3 	bl	80004ec <__aeabi_dmul>
 8005766:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800576a:	f7fa fd09 	bl	8000180 <__adddf3>
 800576e:	4680      	mov	r8, r0
 8005770:	4689      	mov	r9, r1
 8005772:	e77e      	b.n	8005672 <_strtod_l+0xa82>
 8005774:	4602      	mov	r2, r0
 8005776:	460b      	mov	r3, r1
 8005778:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 800577c:	e7e3      	b.n	8005746 <_strtod_l+0xb56>
 800577e:	a30e      	add	r3, pc, #56	; (adr r3, 80057b8 <_strtod_l+0xbc8>)
 8005780:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005784:	f7fb f924 	bl	80009d0 <__aeabi_dcmplt>
 8005788:	e7a1      	b.n	80056ce <_strtod_l+0xade>
 800578a:	2300      	movs	r3, #0
 800578c:	930a      	str	r3, [sp, #40]	; 0x28
 800578e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005790:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8005792:	6013      	str	r3, [r2, #0]
 8005794:	f7ff ba71 	b.w	8004c7a <_strtod_l+0x8a>
 8005798:	2a65      	cmp	r2, #101	; 0x65
 800579a:	f43f ab63 	beq.w	8004e64 <_strtod_l+0x274>
 800579e:	2a45      	cmp	r2, #69	; 0x45
 80057a0:	f43f ab60 	beq.w	8004e64 <_strtod_l+0x274>
 80057a4:	2301      	movs	r3, #1
 80057a6:	f7ff bb95 	b.w	8004ed4 <_strtod_l+0x2e4>
 80057aa:	bf00      	nop
 80057ac:	f3af 8000 	nop.w
 80057b0:	ffc00000 	.word	0xffc00000
 80057b4:	41dfffff 	.word	0x41dfffff
 80057b8:	94a03595 	.word	0x94a03595
 80057bc:	3fcfffff 	.word	0x3fcfffff

080057c0 <_strtod_r>:
 80057c0:	4b01      	ldr	r3, [pc, #4]	; (80057c8 <_strtod_r+0x8>)
 80057c2:	f7ff ba15 	b.w	8004bf0 <_strtod_l>
 80057c6:	bf00      	nop
 80057c8:	20000074 	.word	0x20000074

080057cc <strtok>:
 80057cc:	4b16      	ldr	r3, [pc, #88]	; (8005828 <strtok+0x5c>)
 80057ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057d2:	681f      	ldr	r7, [r3, #0]
 80057d4:	4605      	mov	r5, r0
 80057d6:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 80057d8:	460e      	mov	r6, r1
 80057da:	b9ec      	cbnz	r4, 8005818 <strtok+0x4c>
 80057dc:	2050      	movs	r0, #80	; 0x50
 80057de:	f001 fae5 	bl	8006dac <malloc>
 80057e2:	4602      	mov	r2, r0
 80057e4:	65b8      	str	r0, [r7, #88]	; 0x58
 80057e6:	b920      	cbnz	r0, 80057f2 <strtok+0x26>
 80057e8:	2157      	movs	r1, #87	; 0x57
 80057ea:	4b10      	ldr	r3, [pc, #64]	; (800582c <strtok+0x60>)
 80057ec:	4810      	ldr	r0, [pc, #64]	; (8005830 <strtok+0x64>)
 80057ee:	f000 f8c7 	bl	8005980 <__assert_func>
 80057f2:	e9c0 4400 	strd	r4, r4, [r0]
 80057f6:	e9c0 4402 	strd	r4, r4, [r0, #8]
 80057fa:	e9c0 4404 	strd	r4, r4, [r0, #16]
 80057fe:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 8005802:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 8005806:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 800580a:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 800580e:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 8005812:	6184      	str	r4, [r0, #24]
 8005814:	7704      	strb	r4, [r0, #28]
 8005816:	6244      	str	r4, [r0, #36]	; 0x24
 8005818:	4631      	mov	r1, r6
 800581a:	4628      	mov	r0, r5
 800581c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800581e:	2301      	movs	r3, #1
 8005820:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005824:	f000 b806 	b.w	8005834 <__strtok_r>
 8005828:	2000000c 	.word	0x2000000c
 800582c:	08008898 	.word	0x08008898
 8005830:	080088af 	.word	0x080088af

08005834 <__strtok_r>:
 8005834:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005836:	b908      	cbnz	r0, 800583c <__strtok_r+0x8>
 8005838:	6810      	ldr	r0, [r2, #0]
 800583a:	b188      	cbz	r0, 8005860 <__strtok_r+0x2c>
 800583c:	4604      	mov	r4, r0
 800583e:	460f      	mov	r7, r1
 8005840:	4620      	mov	r0, r4
 8005842:	f814 5b01 	ldrb.w	r5, [r4], #1
 8005846:	f817 6b01 	ldrb.w	r6, [r7], #1
 800584a:	b91e      	cbnz	r6, 8005854 <__strtok_r+0x20>
 800584c:	b965      	cbnz	r5, 8005868 <__strtok_r+0x34>
 800584e:	4628      	mov	r0, r5
 8005850:	6015      	str	r5, [r2, #0]
 8005852:	e005      	b.n	8005860 <__strtok_r+0x2c>
 8005854:	42b5      	cmp	r5, r6
 8005856:	d1f6      	bne.n	8005846 <__strtok_r+0x12>
 8005858:	2b00      	cmp	r3, #0
 800585a:	d1f0      	bne.n	800583e <__strtok_r+0xa>
 800585c:	6014      	str	r4, [r2, #0]
 800585e:	7003      	strb	r3, [r0, #0]
 8005860:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005862:	461c      	mov	r4, r3
 8005864:	e00c      	b.n	8005880 <__strtok_r+0x4c>
 8005866:	b915      	cbnz	r5, 800586e <__strtok_r+0x3a>
 8005868:	460e      	mov	r6, r1
 800586a:	f814 3b01 	ldrb.w	r3, [r4], #1
 800586e:	f816 5b01 	ldrb.w	r5, [r6], #1
 8005872:	42ab      	cmp	r3, r5
 8005874:	d1f7      	bne.n	8005866 <__strtok_r+0x32>
 8005876:	2b00      	cmp	r3, #0
 8005878:	d0f3      	beq.n	8005862 <__strtok_r+0x2e>
 800587a:	2300      	movs	r3, #0
 800587c:	f804 3c01 	strb.w	r3, [r4, #-1]
 8005880:	6014      	str	r4, [r2, #0]
 8005882:	e7ed      	b.n	8005860 <__strtok_r+0x2c>

08005884 <_strtol_l.constprop.0>:
 8005884:	2b01      	cmp	r3, #1
 8005886:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800588a:	4680      	mov	r8, r0
 800588c:	d001      	beq.n	8005892 <_strtol_l.constprop.0+0xe>
 800588e:	2b24      	cmp	r3, #36	; 0x24
 8005890:	d906      	bls.n	80058a0 <_strtol_l.constprop.0+0x1c>
 8005892:	f7fe fab3 	bl	8003dfc <__errno>
 8005896:	2316      	movs	r3, #22
 8005898:	6003      	str	r3, [r0, #0]
 800589a:	2000      	movs	r0, #0
 800589c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058a0:	460d      	mov	r5, r1
 80058a2:	4f35      	ldr	r7, [pc, #212]	; (8005978 <_strtol_l.constprop.0+0xf4>)
 80058a4:	4628      	mov	r0, r5
 80058a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 80058aa:	5de6      	ldrb	r6, [r4, r7]
 80058ac:	f016 0608 	ands.w	r6, r6, #8
 80058b0:	d1f8      	bne.n	80058a4 <_strtol_l.constprop.0+0x20>
 80058b2:	2c2d      	cmp	r4, #45	; 0x2d
 80058b4:	d12f      	bne.n	8005916 <_strtol_l.constprop.0+0x92>
 80058b6:	2601      	movs	r6, #1
 80058b8:	782c      	ldrb	r4, [r5, #0]
 80058ba:	1c85      	adds	r5, r0, #2
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d057      	beq.n	8005970 <_strtol_l.constprop.0+0xec>
 80058c0:	2b10      	cmp	r3, #16
 80058c2:	d109      	bne.n	80058d8 <_strtol_l.constprop.0+0x54>
 80058c4:	2c30      	cmp	r4, #48	; 0x30
 80058c6:	d107      	bne.n	80058d8 <_strtol_l.constprop.0+0x54>
 80058c8:	7828      	ldrb	r0, [r5, #0]
 80058ca:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 80058ce:	2858      	cmp	r0, #88	; 0x58
 80058d0:	d149      	bne.n	8005966 <_strtol_l.constprop.0+0xe2>
 80058d2:	2310      	movs	r3, #16
 80058d4:	786c      	ldrb	r4, [r5, #1]
 80058d6:	3502      	adds	r5, #2
 80058d8:	2700      	movs	r7, #0
 80058da:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 80058de:	f10e 3eff 	add.w	lr, lr, #4294967295
 80058e2:	fbbe f9f3 	udiv	r9, lr, r3
 80058e6:	4638      	mov	r0, r7
 80058e8:	fb03 ea19 	mls	sl, r3, r9, lr
 80058ec:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 80058f0:	f1bc 0f09 	cmp.w	ip, #9
 80058f4:	d814      	bhi.n	8005920 <_strtol_l.constprop.0+0x9c>
 80058f6:	4664      	mov	r4, ip
 80058f8:	42a3      	cmp	r3, r4
 80058fa:	dd22      	ble.n	8005942 <_strtol_l.constprop.0+0xbe>
 80058fc:	2f00      	cmp	r7, #0
 80058fe:	db1d      	blt.n	800593c <_strtol_l.constprop.0+0xb8>
 8005900:	4581      	cmp	r9, r0
 8005902:	d31b      	bcc.n	800593c <_strtol_l.constprop.0+0xb8>
 8005904:	d101      	bne.n	800590a <_strtol_l.constprop.0+0x86>
 8005906:	45a2      	cmp	sl, r4
 8005908:	db18      	blt.n	800593c <_strtol_l.constprop.0+0xb8>
 800590a:	2701      	movs	r7, #1
 800590c:	fb00 4003 	mla	r0, r0, r3, r4
 8005910:	f815 4b01 	ldrb.w	r4, [r5], #1
 8005914:	e7ea      	b.n	80058ec <_strtol_l.constprop.0+0x68>
 8005916:	2c2b      	cmp	r4, #43	; 0x2b
 8005918:	bf04      	itt	eq
 800591a:	782c      	ldrbeq	r4, [r5, #0]
 800591c:	1c85      	addeq	r5, r0, #2
 800591e:	e7cd      	b.n	80058bc <_strtol_l.constprop.0+0x38>
 8005920:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8005924:	f1bc 0f19 	cmp.w	ip, #25
 8005928:	d801      	bhi.n	800592e <_strtol_l.constprop.0+0xaa>
 800592a:	3c37      	subs	r4, #55	; 0x37
 800592c:	e7e4      	b.n	80058f8 <_strtol_l.constprop.0+0x74>
 800592e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8005932:	f1bc 0f19 	cmp.w	ip, #25
 8005936:	d804      	bhi.n	8005942 <_strtol_l.constprop.0+0xbe>
 8005938:	3c57      	subs	r4, #87	; 0x57
 800593a:	e7dd      	b.n	80058f8 <_strtol_l.constprop.0+0x74>
 800593c:	f04f 37ff 	mov.w	r7, #4294967295
 8005940:	e7e6      	b.n	8005910 <_strtol_l.constprop.0+0x8c>
 8005942:	2f00      	cmp	r7, #0
 8005944:	da07      	bge.n	8005956 <_strtol_l.constprop.0+0xd2>
 8005946:	2322      	movs	r3, #34	; 0x22
 8005948:	4670      	mov	r0, lr
 800594a:	f8c8 3000 	str.w	r3, [r8]
 800594e:	2a00      	cmp	r2, #0
 8005950:	d0a4      	beq.n	800589c <_strtol_l.constprop.0+0x18>
 8005952:	1e69      	subs	r1, r5, #1
 8005954:	e005      	b.n	8005962 <_strtol_l.constprop.0+0xde>
 8005956:	b106      	cbz	r6, 800595a <_strtol_l.constprop.0+0xd6>
 8005958:	4240      	negs	r0, r0
 800595a:	2a00      	cmp	r2, #0
 800595c:	d09e      	beq.n	800589c <_strtol_l.constprop.0+0x18>
 800595e:	2f00      	cmp	r7, #0
 8005960:	d1f7      	bne.n	8005952 <_strtol_l.constprop.0+0xce>
 8005962:	6011      	str	r1, [r2, #0]
 8005964:	e79a      	b.n	800589c <_strtol_l.constprop.0+0x18>
 8005966:	2430      	movs	r4, #48	; 0x30
 8005968:	2b00      	cmp	r3, #0
 800596a:	d1b5      	bne.n	80058d8 <_strtol_l.constprop.0+0x54>
 800596c:	2308      	movs	r3, #8
 800596e:	e7b3      	b.n	80058d8 <_strtol_l.constprop.0+0x54>
 8005970:	2c30      	cmp	r4, #48	; 0x30
 8005972:	d0a9      	beq.n	80058c8 <_strtol_l.constprop.0+0x44>
 8005974:	230a      	movs	r3, #10
 8005976:	e7af      	b.n	80058d8 <_strtol_l.constprop.0+0x54>
 8005978:	08008949 	.word	0x08008949

0800597c <_strtol_r>:
 800597c:	f7ff bf82 	b.w	8005884 <_strtol_l.constprop.0>

08005980 <__assert_func>:
 8005980:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8005982:	4614      	mov	r4, r2
 8005984:	461a      	mov	r2, r3
 8005986:	4b09      	ldr	r3, [pc, #36]	; (80059ac <__assert_func+0x2c>)
 8005988:	4605      	mov	r5, r0
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68d8      	ldr	r0, [r3, #12]
 800598e:	b14c      	cbz	r4, 80059a4 <__assert_func+0x24>
 8005990:	4b07      	ldr	r3, [pc, #28]	; (80059b0 <__assert_func+0x30>)
 8005992:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8005996:	9100      	str	r1, [sp, #0]
 8005998:	462b      	mov	r3, r5
 800599a:	4906      	ldr	r1, [pc, #24]	; (80059b4 <__assert_func+0x34>)
 800599c:	f000 fe8a 	bl	80066b4 <fiprintf>
 80059a0:	f002 fb8e 	bl	80080c0 <abort>
 80059a4:	4b04      	ldr	r3, [pc, #16]	; (80059b8 <__assert_func+0x38>)
 80059a6:	461c      	mov	r4, r3
 80059a8:	e7f3      	b.n	8005992 <__assert_func+0x12>
 80059aa:	bf00      	nop
 80059ac:	2000000c 	.word	0x2000000c
 80059b0:	0800890c 	.word	0x0800890c
 80059b4:	08008919 	.word	0x08008919
 80059b8:	080087cf 	.word	0x080087cf

080059bc <quorem>:
 80059bc:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80059c0:	6903      	ldr	r3, [r0, #16]
 80059c2:	690c      	ldr	r4, [r1, #16]
 80059c4:	4607      	mov	r7, r0
 80059c6:	42a3      	cmp	r3, r4
 80059c8:	f2c0 8082 	blt.w	8005ad0 <quorem+0x114>
 80059cc:	3c01      	subs	r4, #1
 80059ce:	f100 0514 	add.w	r5, r0, #20
 80059d2:	f101 0814 	add.w	r8, r1, #20
 80059d6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059da:	9301      	str	r3, [sp, #4]
 80059dc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80059e0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059e4:	3301      	adds	r3, #1
 80059e6:	429a      	cmp	r2, r3
 80059e8:	fbb2 f6f3 	udiv	r6, r2, r3
 80059ec:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80059f0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80059f4:	d331      	bcc.n	8005a5a <quorem+0x9e>
 80059f6:	f04f 0e00 	mov.w	lr, #0
 80059fa:	4640      	mov	r0, r8
 80059fc:	46ac      	mov	ip, r5
 80059fe:	46f2      	mov	sl, lr
 8005a00:	f850 2b04 	ldr.w	r2, [r0], #4
 8005a04:	b293      	uxth	r3, r2
 8005a06:	fb06 e303 	mla	r3, r6, r3, lr
 8005a0a:	0c12      	lsrs	r2, r2, #16
 8005a0c:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005a10:	b29b      	uxth	r3, r3
 8005a12:	fb06 e202 	mla	r2, r6, r2, lr
 8005a16:	ebaa 0303 	sub.w	r3, sl, r3
 8005a1a:	f8dc a000 	ldr.w	sl, [ip]
 8005a1e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005a22:	fa1f fa8a 	uxth.w	sl, sl
 8005a26:	4453      	add	r3, sl
 8005a28:	f8dc a000 	ldr.w	sl, [ip]
 8005a2c:	b292      	uxth	r2, r2
 8005a2e:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005a32:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a36:	b29b      	uxth	r3, r3
 8005a38:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a3c:	4581      	cmp	r9, r0
 8005a3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005a42:	f84c 3b04 	str.w	r3, [ip], #4
 8005a46:	d2db      	bcs.n	8005a00 <quorem+0x44>
 8005a48:	f855 300b 	ldr.w	r3, [r5, fp]
 8005a4c:	b92b      	cbnz	r3, 8005a5a <quorem+0x9e>
 8005a4e:	9b01      	ldr	r3, [sp, #4]
 8005a50:	3b04      	subs	r3, #4
 8005a52:	429d      	cmp	r5, r3
 8005a54:	461a      	mov	r2, r3
 8005a56:	d32f      	bcc.n	8005ab8 <quorem+0xfc>
 8005a58:	613c      	str	r4, [r7, #16]
 8005a5a:	4638      	mov	r0, r7
 8005a5c:	f001 fca4 	bl	80073a8 <__mcmp>
 8005a60:	2800      	cmp	r0, #0
 8005a62:	db25      	blt.n	8005ab0 <quorem+0xf4>
 8005a64:	4628      	mov	r0, r5
 8005a66:	f04f 0c00 	mov.w	ip, #0
 8005a6a:	3601      	adds	r6, #1
 8005a6c:	f858 1b04 	ldr.w	r1, [r8], #4
 8005a70:	f8d0 e000 	ldr.w	lr, [r0]
 8005a74:	b28b      	uxth	r3, r1
 8005a76:	ebac 0303 	sub.w	r3, ip, r3
 8005a7a:	fa1f f28e 	uxth.w	r2, lr
 8005a7e:	4413      	add	r3, r2
 8005a80:	0c0a      	lsrs	r2, r1, #16
 8005a82:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005a86:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005a8a:	b29b      	uxth	r3, r3
 8005a8c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005a90:	45c1      	cmp	r9, r8
 8005a92:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005a96:	f840 3b04 	str.w	r3, [r0], #4
 8005a9a:	d2e7      	bcs.n	8005a6c <quorem+0xb0>
 8005a9c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005aa0:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005aa4:	b922      	cbnz	r2, 8005ab0 <quorem+0xf4>
 8005aa6:	3b04      	subs	r3, #4
 8005aa8:	429d      	cmp	r5, r3
 8005aaa:	461a      	mov	r2, r3
 8005aac:	d30a      	bcc.n	8005ac4 <quorem+0x108>
 8005aae:	613c      	str	r4, [r7, #16]
 8005ab0:	4630      	mov	r0, r6
 8005ab2:	b003      	add	sp, #12
 8005ab4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ab8:	6812      	ldr	r2, [r2, #0]
 8005aba:	3b04      	subs	r3, #4
 8005abc:	2a00      	cmp	r2, #0
 8005abe:	d1cb      	bne.n	8005a58 <quorem+0x9c>
 8005ac0:	3c01      	subs	r4, #1
 8005ac2:	e7c6      	b.n	8005a52 <quorem+0x96>
 8005ac4:	6812      	ldr	r2, [r2, #0]
 8005ac6:	3b04      	subs	r3, #4
 8005ac8:	2a00      	cmp	r2, #0
 8005aca:	d1f0      	bne.n	8005aae <quorem+0xf2>
 8005acc:	3c01      	subs	r4, #1
 8005ace:	e7eb      	b.n	8005aa8 <quorem+0xec>
 8005ad0:	2000      	movs	r0, #0
 8005ad2:	e7ee      	b.n	8005ab2 <quorem+0xf6>
 8005ad4:	0000      	movs	r0, r0
	...

08005ad8 <_dtoa_r>:
 8005ad8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005adc:	4616      	mov	r6, r2
 8005ade:	461f      	mov	r7, r3
 8005ae0:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8005ae2:	b099      	sub	sp, #100	; 0x64
 8005ae4:	4605      	mov	r5, r0
 8005ae6:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8005aea:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8005aee:	b974      	cbnz	r4, 8005b0e <_dtoa_r+0x36>
 8005af0:	2010      	movs	r0, #16
 8005af2:	f001 f95b 	bl	8006dac <malloc>
 8005af6:	4602      	mov	r2, r0
 8005af8:	6268      	str	r0, [r5, #36]	; 0x24
 8005afa:	b920      	cbnz	r0, 8005b06 <_dtoa_r+0x2e>
 8005afc:	21ea      	movs	r1, #234	; 0xea
 8005afe:	4ba8      	ldr	r3, [pc, #672]	; (8005da0 <_dtoa_r+0x2c8>)
 8005b00:	48a8      	ldr	r0, [pc, #672]	; (8005da4 <_dtoa_r+0x2cc>)
 8005b02:	f7ff ff3d 	bl	8005980 <__assert_func>
 8005b06:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005b0a:	6004      	str	r4, [r0, #0]
 8005b0c:	60c4      	str	r4, [r0, #12]
 8005b0e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b10:	6819      	ldr	r1, [r3, #0]
 8005b12:	b151      	cbz	r1, 8005b2a <_dtoa_r+0x52>
 8005b14:	685a      	ldr	r2, [r3, #4]
 8005b16:	2301      	movs	r3, #1
 8005b18:	4093      	lsls	r3, r2
 8005b1a:	604a      	str	r2, [r1, #4]
 8005b1c:	608b      	str	r3, [r1, #8]
 8005b1e:	4628      	mov	r0, r5
 8005b20:	f001 f9ba 	bl	8006e98 <_Bfree>
 8005b24:	2200      	movs	r2, #0
 8005b26:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005b28:	601a      	str	r2, [r3, #0]
 8005b2a:	1e3b      	subs	r3, r7, #0
 8005b2c:	bfaf      	iteee	ge
 8005b2e:	2300      	movge	r3, #0
 8005b30:	2201      	movlt	r2, #1
 8005b32:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8005b36:	9305      	strlt	r3, [sp, #20]
 8005b38:	bfa8      	it	ge
 8005b3a:	f8c8 3000 	strge.w	r3, [r8]
 8005b3e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8005b42:	4b99      	ldr	r3, [pc, #612]	; (8005da8 <_dtoa_r+0x2d0>)
 8005b44:	bfb8      	it	lt
 8005b46:	f8c8 2000 	strlt.w	r2, [r8]
 8005b4a:	ea33 0309 	bics.w	r3, r3, r9
 8005b4e:	d119      	bne.n	8005b84 <_dtoa_r+0xac>
 8005b50:	f242 730f 	movw	r3, #9999	; 0x270f
 8005b54:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005b56:	6013      	str	r3, [r2, #0]
 8005b58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8005b5c:	4333      	orrs	r3, r6
 8005b5e:	f000 857f 	beq.w	8006660 <_dtoa_r+0xb88>
 8005b62:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005b64:	b953      	cbnz	r3, 8005b7c <_dtoa_r+0xa4>
 8005b66:	4b91      	ldr	r3, [pc, #580]	; (8005dac <_dtoa_r+0x2d4>)
 8005b68:	e022      	b.n	8005bb0 <_dtoa_r+0xd8>
 8005b6a:	4b91      	ldr	r3, [pc, #580]	; (8005db0 <_dtoa_r+0x2d8>)
 8005b6c:	9303      	str	r3, [sp, #12]
 8005b6e:	3308      	adds	r3, #8
 8005b70:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8005b72:	6013      	str	r3, [r2, #0]
 8005b74:	9803      	ldr	r0, [sp, #12]
 8005b76:	b019      	add	sp, #100	; 0x64
 8005b78:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b7c:	4b8b      	ldr	r3, [pc, #556]	; (8005dac <_dtoa_r+0x2d4>)
 8005b7e:	9303      	str	r3, [sp, #12]
 8005b80:	3303      	adds	r3, #3
 8005b82:	e7f5      	b.n	8005b70 <_dtoa_r+0x98>
 8005b84:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005b88:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8005b8c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005b90:	2200      	movs	r2, #0
 8005b92:	2300      	movs	r3, #0
 8005b94:	f7fa ff12 	bl	80009bc <__aeabi_dcmpeq>
 8005b98:	4680      	mov	r8, r0
 8005b9a:	b158      	cbz	r0, 8005bb4 <_dtoa_r+0xdc>
 8005b9c:	2301      	movs	r3, #1
 8005b9e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8005ba0:	6013      	str	r3, [r2, #0]
 8005ba2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8005ba4:	2b00      	cmp	r3, #0
 8005ba6:	f000 8558 	beq.w	800665a <_dtoa_r+0xb82>
 8005baa:	4882      	ldr	r0, [pc, #520]	; (8005db4 <_dtoa_r+0x2dc>)
 8005bac:	6018      	str	r0, [r3, #0]
 8005bae:	1e43      	subs	r3, r0, #1
 8005bb0:	9303      	str	r3, [sp, #12]
 8005bb2:	e7df      	b.n	8005b74 <_dtoa_r+0x9c>
 8005bb4:	ab16      	add	r3, sp, #88	; 0x58
 8005bb6:	9301      	str	r3, [sp, #4]
 8005bb8:	ab17      	add	r3, sp, #92	; 0x5c
 8005bba:	9300      	str	r3, [sp, #0]
 8005bbc:	4628      	mov	r0, r5
 8005bbe:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005bc2:	f001 fd13 	bl	80075ec <__d2b>
 8005bc6:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8005bca:	4683      	mov	fp, r0
 8005bcc:	2c00      	cmp	r4, #0
 8005bce:	d07f      	beq.n	8005cd0 <_dtoa_r+0x1f8>
 8005bd0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005bd4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bd6:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8005bda:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005bde:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005be2:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005be6:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8005bea:	2200      	movs	r2, #0
 8005bec:	4b72      	ldr	r3, [pc, #456]	; (8005db8 <_dtoa_r+0x2e0>)
 8005bee:	f7fa fac5 	bl	800017c <__aeabi_dsub>
 8005bf2:	a365      	add	r3, pc, #404	; (adr r3, 8005d88 <_dtoa_r+0x2b0>)
 8005bf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bf8:	f7fa fc78 	bl	80004ec <__aeabi_dmul>
 8005bfc:	a364      	add	r3, pc, #400	; (adr r3, 8005d90 <_dtoa_r+0x2b8>)
 8005bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c02:	f7fa fabd 	bl	8000180 <__adddf3>
 8005c06:	4606      	mov	r6, r0
 8005c08:	4620      	mov	r0, r4
 8005c0a:	460f      	mov	r7, r1
 8005c0c:	f7fa fc04 	bl	8000418 <__aeabi_i2d>
 8005c10:	a361      	add	r3, pc, #388	; (adr r3, 8005d98 <_dtoa_r+0x2c0>)
 8005c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c16:	f7fa fc69 	bl	80004ec <__aeabi_dmul>
 8005c1a:	4602      	mov	r2, r0
 8005c1c:	460b      	mov	r3, r1
 8005c1e:	4630      	mov	r0, r6
 8005c20:	4639      	mov	r1, r7
 8005c22:	f7fa faad 	bl	8000180 <__adddf3>
 8005c26:	4606      	mov	r6, r0
 8005c28:	460f      	mov	r7, r1
 8005c2a:	f7fa ff0f 	bl	8000a4c <__aeabi_d2iz>
 8005c2e:	2200      	movs	r2, #0
 8005c30:	4682      	mov	sl, r0
 8005c32:	2300      	movs	r3, #0
 8005c34:	4630      	mov	r0, r6
 8005c36:	4639      	mov	r1, r7
 8005c38:	f7fa feca 	bl	80009d0 <__aeabi_dcmplt>
 8005c3c:	b148      	cbz	r0, 8005c52 <_dtoa_r+0x17a>
 8005c3e:	4650      	mov	r0, sl
 8005c40:	f7fa fbea 	bl	8000418 <__aeabi_i2d>
 8005c44:	4632      	mov	r2, r6
 8005c46:	463b      	mov	r3, r7
 8005c48:	f7fa feb8 	bl	80009bc <__aeabi_dcmpeq>
 8005c4c:	b908      	cbnz	r0, 8005c52 <_dtoa_r+0x17a>
 8005c4e:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c52:	f1ba 0f16 	cmp.w	sl, #22
 8005c56:	d858      	bhi.n	8005d0a <_dtoa_r+0x232>
 8005c58:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005c5c:	4b57      	ldr	r3, [pc, #348]	; (8005dbc <_dtoa_r+0x2e4>)
 8005c5e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c66:	f7fa feb3 	bl	80009d0 <__aeabi_dcmplt>
 8005c6a:	2800      	cmp	r0, #0
 8005c6c:	d04f      	beq.n	8005d0e <_dtoa_r+0x236>
 8005c6e:	2300      	movs	r3, #0
 8005c70:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c74:	930f      	str	r3, [sp, #60]	; 0x3c
 8005c76:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8005c78:	1b1c      	subs	r4, r3, r4
 8005c7a:	1e63      	subs	r3, r4, #1
 8005c7c:	9309      	str	r3, [sp, #36]	; 0x24
 8005c7e:	bf49      	itett	mi
 8005c80:	f1c4 0301 	rsbmi	r3, r4, #1
 8005c84:	2300      	movpl	r3, #0
 8005c86:	9306      	strmi	r3, [sp, #24]
 8005c88:	2300      	movmi	r3, #0
 8005c8a:	bf54      	ite	pl
 8005c8c:	9306      	strpl	r3, [sp, #24]
 8005c8e:	9309      	strmi	r3, [sp, #36]	; 0x24
 8005c90:	f1ba 0f00 	cmp.w	sl, #0
 8005c94:	db3d      	blt.n	8005d12 <_dtoa_r+0x23a>
 8005c96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005c98:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8005c9c:	4453      	add	r3, sl
 8005c9e:	9309      	str	r3, [sp, #36]	; 0x24
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	930a      	str	r3, [sp, #40]	; 0x28
 8005ca4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005ca6:	2b09      	cmp	r3, #9
 8005ca8:	f200 808c 	bhi.w	8005dc4 <_dtoa_r+0x2ec>
 8005cac:	2b05      	cmp	r3, #5
 8005cae:	bfc4      	itt	gt
 8005cb0:	3b04      	subgt	r3, #4
 8005cb2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8005cb4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005cb6:	bfc8      	it	gt
 8005cb8:	2400      	movgt	r4, #0
 8005cba:	f1a3 0302 	sub.w	r3, r3, #2
 8005cbe:	bfd8      	it	le
 8005cc0:	2401      	movle	r4, #1
 8005cc2:	2b03      	cmp	r3, #3
 8005cc4:	f200 808a 	bhi.w	8005ddc <_dtoa_r+0x304>
 8005cc8:	e8df f003 	tbb	[pc, r3]
 8005ccc:	5b4d4f2d 	.word	0x5b4d4f2d
 8005cd0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8005cd4:	441c      	add	r4, r3
 8005cd6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8005cda:	2b20      	cmp	r3, #32
 8005cdc:	bfc3      	ittte	gt
 8005cde:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005ce2:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 8005ce6:	fa09 f303 	lslgt.w	r3, r9, r3
 8005cea:	f1c3 0320 	rsble	r3, r3, #32
 8005cee:	bfc6      	itte	gt
 8005cf0:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005cf4:	4318      	orrgt	r0, r3
 8005cf6:	fa06 f003 	lslle.w	r0, r6, r3
 8005cfa:	f7fa fb7d 	bl	80003f8 <__aeabi_ui2d>
 8005cfe:	2301      	movs	r3, #1
 8005d00:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 8005d04:	3c01      	subs	r4, #1
 8005d06:	9313      	str	r3, [sp, #76]	; 0x4c
 8005d08:	e76f      	b.n	8005bea <_dtoa_r+0x112>
 8005d0a:	2301      	movs	r3, #1
 8005d0c:	e7b2      	b.n	8005c74 <_dtoa_r+0x19c>
 8005d0e:	900f      	str	r0, [sp, #60]	; 0x3c
 8005d10:	e7b1      	b.n	8005c76 <_dtoa_r+0x19e>
 8005d12:	9b06      	ldr	r3, [sp, #24]
 8005d14:	eba3 030a 	sub.w	r3, r3, sl
 8005d18:	9306      	str	r3, [sp, #24]
 8005d1a:	f1ca 0300 	rsb	r3, sl, #0
 8005d1e:	930a      	str	r3, [sp, #40]	; 0x28
 8005d20:	2300      	movs	r3, #0
 8005d22:	930e      	str	r3, [sp, #56]	; 0x38
 8005d24:	e7be      	b.n	8005ca4 <_dtoa_r+0x1cc>
 8005d26:	2300      	movs	r3, #0
 8005d28:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d2a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d2c:	2b00      	cmp	r3, #0
 8005d2e:	dc58      	bgt.n	8005de2 <_dtoa_r+0x30a>
 8005d30:	f04f 0901 	mov.w	r9, #1
 8005d34:	464b      	mov	r3, r9
 8005d36:	f8cd 9020 	str.w	r9, [sp, #32]
 8005d3a:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8005d3e:	2200      	movs	r2, #0
 8005d40:	6a68      	ldr	r0, [r5, #36]	; 0x24
 8005d42:	6042      	str	r2, [r0, #4]
 8005d44:	2204      	movs	r2, #4
 8005d46:	f102 0614 	add.w	r6, r2, #20
 8005d4a:	429e      	cmp	r6, r3
 8005d4c:	6841      	ldr	r1, [r0, #4]
 8005d4e:	d94e      	bls.n	8005dee <_dtoa_r+0x316>
 8005d50:	4628      	mov	r0, r5
 8005d52:	f001 f861 	bl	8006e18 <_Balloc>
 8005d56:	9003      	str	r0, [sp, #12]
 8005d58:	2800      	cmp	r0, #0
 8005d5a:	d14c      	bne.n	8005df6 <_dtoa_r+0x31e>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005d62:	4b17      	ldr	r3, [pc, #92]	; (8005dc0 <_dtoa_r+0x2e8>)
 8005d64:	e6cc      	b.n	8005b00 <_dtoa_r+0x28>
 8005d66:	2301      	movs	r3, #1
 8005d68:	e7de      	b.n	8005d28 <_dtoa_r+0x250>
 8005d6a:	2300      	movs	r3, #0
 8005d6c:	930b      	str	r3, [sp, #44]	; 0x2c
 8005d6e:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005d70:	eb0a 0903 	add.w	r9, sl, r3
 8005d74:	f109 0301 	add.w	r3, r9, #1
 8005d78:	2b01      	cmp	r3, #1
 8005d7a:	9308      	str	r3, [sp, #32]
 8005d7c:	bfb8      	it	lt
 8005d7e:	2301      	movlt	r3, #1
 8005d80:	e7dd      	b.n	8005d3e <_dtoa_r+0x266>
 8005d82:	2301      	movs	r3, #1
 8005d84:	e7f2      	b.n	8005d6c <_dtoa_r+0x294>
 8005d86:	bf00      	nop
 8005d88:	636f4361 	.word	0x636f4361
 8005d8c:	3fd287a7 	.word	0x3fd287a7
 8005d90:	8b60c8b3 	.word	0x8b60c8b3
 8005d94:	3fc68a28 	.word	0x3fc68a28
 8005d98:	509f79fb 	.word	0x509f79fb
 8005d9c:	3fd34413 	.word	0x3fd34413
 8005da0:	08008898 	.word	0x08008898
 8005da4:	08008a56 	.word	0x08008a56
 8005da8:	7ff00000 	.word	0x7ff00000
 8005dac:	08008a52 	.word	0x08008a52
 8005db0:	08008a49 	.word	0x08008a49
 8005db4:	08008819 	.word	0x08008819
 8005db8:	3ff80000 	.word	0x3ff80000
 8005dbc:	08008bc0 	.word	0x08008bc0
 8005dc0:	08008ab1 	.word	0x08008ab1
 8005dc4:	2401      	movs	r4, #1
 8005dc6:	2300      	movs	r3, #0
 8005dc8:	940b      	str	r4, [sp, #44]	; 0x2c
 8005dca:	9322      	str	r3, [sp, #136]	; 0x88
 8005dcc:	f04f 39ff 	mov.w	r9, #4294967295
 8005dd0:	2200      	movs	r2, #0
 8005dd2:	2312      	movs	r3, #18
 8005dd4:	f8cd 9020 	str.w	r9, [sp, #32]
 8005dd8:	9223      	str	r2, [sp, #140]	; 0x8c
 8005dda:	e7b0      	b.n	8005d3e <_dtoa_r+0x266>
 8005ddc:	2301      	movs	r3, #1
 8005dde:	930b      	str	r3, [sp, #44]	; 0x2c
 8005de0:	e7f4      	b.n	8005dcc <_dtoa_r+0x2f4>
 8005de2:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 8005de6:	464b      	mov	r3, r9
 8005de8:	f8cd 9020 	str.w	r9, [sp, #32]
 8005dec:	e7a7      	b.n	8005d3e <_dtoa_r+0x266>
 8005dee:	3101      	adds	r1, #1
 8005df0:	6041      	str	r1, [r0, #4]
 8005df2:	0052      	lsls	r2, r2, #1
 8005df4:	e7a7      	b.n	8005d46 <_dtoa_r+0x26e>
 8005df6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005df8:	9a03      	ldr	r2, [sp, #12]
 8005dfa:	601a      	str	r2, [r3, #0]
 8005dfc:	9b08      	ldr	r3, [sp, #32]
 8005dfe:	2b0e      	cmp	r3, #14
 8005e00:	f200 80a8 	bhi.w	8005f54 <_dtoa_r+0x47c>
 8005e04:	2c00      	cmp	r4, #0
 8005e06:	f000 80a5 	beq.w	8005f54 <_dtoa_r+0x47c>
 8005e0a:	f1ba 0f00 	cmp.w	sl, #0
 8005e0e:	dd34      	ble.n	8005e7a <_dtoa_r+0x3a2>
 8005e10:	4a9a      	ldr	r2, [pc, #616]	; (800607c <_dtoa_r+0x5a4>)
 8005e12:	f00a 030f 	and.w	r3, sl, #15
 8005e16:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005e1a:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8005e1e:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005e22:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005e26:	ea4f 142a 	mov.w	r4, sl, asr #4
 8005e2a:	d016      	beq.n	8005e5a <_dtoa_r+0x382>
 8005e2c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005e30:	4b93      	ldr	r3, [pc, #588]	; (8006080 <_dtoa_r+0x5a8>)
 8005e32:	2703      	movs	r7, #3
 8005e34:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005e38:	f7fa fc82 	bl	8000740 <__aeabi_ddiv>
 8005e3c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e40:	f004 040f 	and.w	r4, r4, #15
 8005e44:	4e8e      	ldr	r6, [pc, #568]	; (8006080 <_dtoa_r+0x5a8>)
 8005e46:	b954      	cbnz	r4, 8005e5e <_dtoa_r+0x386>
 8005e48:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8005e4c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005e50:	f7fa fc76 	bl	8000740 <__aeabi_ddiv>
 8005e54:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005e58:	e029      	b.n	8005eae <_dtoa_r+0x3d6>
 8005e5a:	2702      	movs	r7, #2
 8005e5c:	e7f2      	b.n	8005e44 <_dtoa_r+0x36c>
 8005e5e:	07e1      	lsls	r1, r4, #31
 8005e60:	d508      	bpl.n	8005e74 <_dtoa_r+0x39c>
 8005e62:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005e66:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005e6a:	f7fa fb3f 	bl	80004ec <__aeabi_dmul>
 8005e6e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005e72:	3701      	adds	r7, #1
 8005e74:	1064      	asrs	r4, r4, #1
 8005e76:	3608      	adds	r6, #8
 8005e78:	e7e5      	b.n	8005e46 <_dtoa_r+0x36e>
 8005e7a:	f000 80a5 	beq.w	8005fc8 <_dtoa_r+0x4f0>
 8005e7e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005e82:	f1ca 0400 	rsb	r4, sl, #0
 8005e86:	4b7d      	ldr	r3, [pc, #500]	; (800607c <_dtoa_r+0x5a4>)
 8005e88:	f004 020f 	and.w	r2, r4, #15
 8005e8c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005e90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e94:	f7fa fb2a 	bl	80004ec <__aeabi_dmul>
 8005e98:	2702      	movs	r7, #2
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005ea0:	4e77      	ldr	r6, [pc, #476]	; (8006080 <_dtoa_r+0x5a8>)
 8005ea2:	1124      	asrs	r4, r4, #4
 8005ea4:	2c00      	cmp	r4, #0
 8005ea6:	f040 8084 	bne.w	8005fb2 <_dtoa_r+0x4da>
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d1d2      	bne.n	8005e54 <_dtoa_r+0x37c>
 8005eae:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	f000 808b 	beq.w	8005fcc <_dtoa_r+0x4f4>
 8005eb6:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8005eba:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8005ebe:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ec2:	2200      	movs	r2, #0
 8005ec4:	4b6f      	ldr	r3, [pc, #444]	; (8006084 <_dtoa_r+0x5ac>)
 8005ec6:	f7fa fd83 	bl	80009d0 <__aeabi_dcmplt>
 8005eca:	2800      	cmp	r0, #0
 8005ecc:	d07e      	beq.n	8005fcc <_dtoa_r+0x4f4>
 8005ece:	9b08      	ldr	r3, [sp, #32]
 8005ed0:	2b00      	cmp	r3, #0
 8005ed2:	d07b      	beq.n	8005fcc <_dtoa_r+0x4f4>
 8005ed4:	f1b9 0f00 	cmp.w	r9, #0
 8005ed8:	dd38      	ble.n	8005f4c <_dtoa_r+0x474>
 8005eda:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8005ede:	2200      	movs	r2, #0
 8005ee0:	4b69      	ldr	r3, [pc, #420]	; (8006088 <_dtoa_r+0x5b0>)
 8005ee2:	f7fa fb03 	bl	80004ec <__aeabi_dmul>
 8005ee6:	464c      	mov	r4, r9
 8005ee8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8005eec:	f10a 38ff 	add.w	r8, sl, #4294967295
 8005ef0:	3701      	adds	r7, #1
 8005ef2:	4638      	mov	r0, r7
 8005ef4:	f7fa fa90 	bl	8000418 <__aeabi_i2d>
 8005ef8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005efc:	f7fa faf6 	bl	80004ec <__aeabi_dmul>
 8005f00:	2200      	movs	r2, #0
 8005f02:	4b62      	ldr	r3, [pc, #392]	; (800608c <_dtoa_r+0x5b4>)
 8005f04:	f7fa f93c 	bl	8000180 <__adddf3>
 8005f08:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8005f0c:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8005f10:	9611      	str	r6, [sp, #68]	; 0x44
 8005f12:	2c00      	cmp	r4, #0
 8005f14:	d15d      	bne.n	8005fd2 <_dtoa_r+0x4fa>
 8005f16:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f1a:	2200      	movs	r2, #0
 8005f1c:	4b5c      	ldr	r3, [pc, #368]	; (8006090 <_dtoa_r+0x5b8>)
 8005f1e:	f7fa f92d 	bl	800017c <__aeabi_dsub>
 8005f22:	4602      	mov	r2, r0
 8005f24:	460b      	mov	r3, r1
 8005f26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005f2a:	4633      	mov	r3, r6
 8005f2c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005f2e:	f7fa fd6d 	bl	8000a0c <__aeabi_dcmpgt>
 8005f32:	2800      	cmp	r0, #0
 8005f34:	f040 829c 	bne.w	8006470 <_dtoa_r+0x998>
 8005f38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005f3c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8005f3e:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8005f42:	f7fa fd45 	bl	80009d0 <__aeabi_dcmplt>
 8005f46:	2800      	cmp	r0, #0
 8005f48:	f040 8290 	bne.w	800646c <_dtoa_r+0x994>
 8005f4c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8005f50:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8005f54:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	f2c0 8152 	blt.w	8006200 <_dtoa_r+0x728>
 8005f5c:	f1ba 0f0e 	cmp.w	sl, #14
 8005f60:	f300 814e 	bgt.w	8006200 <_dtoa_r+0x728>
 8005f64:	4b45      	ldr	r3, [pc, #276]	; (800607c <_dtoa_r+0x5a4>)
 8005f66:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8005f6a:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005f6e:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8005f72:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8005f74:	2b00      	cmp	r3, #0
 8005f76:	f280 80db 	bge.w	8006130 <_dtoa_r+0x658>
 8005f7a:	9b08      	ldr	r3, [sp, #32]
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	f300 80d7 	bgt.w	8006130 <_dtoa_r+0x658>
 8005f82:	f040 8272 	bne.w	800646a <_dtoa_r+0x992>
 8005f86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005f8a:	2200      	movs	r2, #0
 8005f8c:	4b40      	ldr	r3, [pc, #256]	; (8006090 <_dtoa_r+0x5b8>)
 8005f8e:	f7fa faad 	bl	80004ec <__aeabi_dmul>
 8005f92:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005f96:	f7fa fd2f 	bl	80009f8 <__aeabi_dcmpge>
 8005f9a:	9c08      	ldr	r4, [sp, #32]
 8005f9c:	4626      	mov	r6, r4
 8005f9e:	2800      	cmp	r0, #0
 8005fa0:	f040 8248 	bne.w	8006434 <_dtoa_r+0x95c>
 8005fa4:	2331      	movs	r3, #49	; 0x31
 8005fa6:	9f03      	ldr	r7, [sp, #12]
 8005fa8:	f10a 0a01 	add.w	sl, sl, #1
 8005fac:	f807 3b01 	strb.w	r3, [r7], #1
 8005fb0:	e244      	b.n	800643c <_dtoa_r+0x964>
 8005fb2:	07e2      	lsls	r2, r4, #31
 8005fb4:	d505      	bpl.n	8005fc2 <_dtoa_r+0x4ea>
 8005fb6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005fba:	f7fa fa97 	bl	80004ec <__aeabi_dmul>
 8005fbe:	2301      	movs	r3, #1
 8005fc0:	3701      	adds	r7, #1
 8005fc2:	1064      	asrs	r4, r4, #1
 8005fc4:	3608      	adds	r6, #8
 8005fc6:	e76d      	b.n	8005ea4 <_dtoa_r+0x3cc>
 8005fc8:	2702      	movs	r7, #2
 8005fca:	e770      	b.n	8005eae <_dtoa_r+0x3d6>
 8005fcc:	46d0      	mov	r8, sl
 8005fce:	9c08      	ldr	r4, [sp, #32]
 8005fd0:	e78f      	b.n	8005ef2 <_dtoa_r+0x41a>
 8005fd2:	9903      	ldr	r1, [sp, #12]
 8005fd4:	4b29      	ldr	r3, [pc, #164]	; (800607c <_dtoa_r+0x5a4>)
 8005fd6:	4421      	add	r1, r4
 8005fd8:	9112      	str	r1, [sp, #72]	; 0x48
 8005fda:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005fdc:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8005fe0:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8005fe4:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005fe8:	2900      	cmp	r1, #0
 8005fea:	d055      	beq.n	8006098 <_dtoa_r+0x5c0>
 8005fec:	2000      	movs	r0, #0
 8005fee:	4929      	ldr	r1, [pc, #164]	; (8006094 <_dtoa_r+0x5bc>)
 8005ff0:	f7fa fba6 	bl	8000740 <__aeabi_ddiv>
 8005ff4:	463b      	mov	r3, r7
 8005ff6:	4632      	mov	r2, r6
 8005ff8:	f7fa f8c0 	bl	800017c <__aeabi_dsub>
 8005ffc:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8006000:	9f03      	ldr	r7, [sp, #12]
 8006002:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006006:	f7fa fd21 	bl	8000a4c <__aeabi_d2iz>
 800600a:	4604      	mov	r4, r0
 800600c:	f7fa fa04 	bl	8000418 <__aeabi_i2d>
 8006010:	4602      	mov	r2, r0
 8006012:	460b      	mov	r3, r1
 8006014:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006018:	f7fa f8b0 	bl	800017c <__aeabi_dsub>
 800601c:	4602      	mov	r2, r0
 800601e:	460b      	mov	r3, r1
 8006020:	3430      	adds	r4, #48	; 0x30
 8006022:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006026:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800602a:	f807 4b01 	strb.w	r4, [r7], #1
 800602e:	f7fa fccf 	bl	80009d0 <__aeabi_dcmplt>
 8006032:	2800      	cmp	r0, #0
 8006034:	d174      	bne.n	8006120 <_dtoa_r+0x648>
 8006036:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800603a:	2000      	movs	r0, #0
 800603c:	4911      	ldr	r1, [pc, #68]	; (8006084 <_dtoa_r+0x5ac>)
 800603e:	f7fa f89d 	bl	800017c <__aeabi_dsub>
 8006042:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8006046:	f7fa fcc3 	bl	80009d0 <__aeabi_dcmplt>
 800604a:	2800      	cmp	r0, #0
 800604c:	f040 80b7 	bne.w	80061be <_dtoa_r+0x6e6>
 8006050:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8006052:	429f      	cmp	r7, r3
 8006054:	f43f af7a 	beq.w	8005f4c <_dtoa_r+0x474>
 8006058:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800605c:	2200      	movs	r2, #0
 800605e:	4b0a      	ldr	r3, [pc, #40]	; (8006088 <_dtoa_r+0x5b0>)
 8006060:	f7fa fa44 	bl	80004ec <__aeabi_dmul>
 8006064:	2200      	movs	r2, #0
 8006066:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800606a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800606e:	4b06      	ldr	r3, [pc, #24]	; (8006088 <_dtoa_r+0x5b0>)
 8006070:	f7fa fa3c 	bl	80004ec <__aeabi_dmul>
 8006074:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006078:	e7c3      	b.n	8006002 <_dtoa_r+0x52a>
 800607a:	bf00      	nop
 800607c:	08008bc0 	.word	0x08008bc0
 8006080:	08008b98 	.word	0x08008b98
 8006084:	3ff00000 	.word	0x3ff00000
 8006088:	40240000 	.word	0x40240000
 800608c:	401c0000 	.word	0x401c0000
 8006090:	40140000 	.word	0x40140000
 8006094:	3fe00000 	.word	0x3fe00000
 8006098:	4630      	mov	r0, r6
 800609a:	4639      	mov	r1, r7
 800609c:	f7fa fa26 	bl	80004ec <__aeabi_dmul>
 80060a0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060a2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80060a6:	9c03      	ldr	r4, [sp, #12]
 80060a8:	9314      	str	r3, [sp, #80]	; 0x50
 80060aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060ae:	f7fa fccd 	bl	8000a4c <__aeabi_d2iz>
 80060b2:	9015      	str	r0, [sp, #84]	; 0x54
 80060b4:	f7fa f9b0 	bl	8000418 <__aeabi_i2d>
 80060b8:	4602      	mov	r2, r0
 80060ba:	460b      	mov	r3, r1
 80060bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80060c0:	f7fa f85c 	bl	800017c <__aeabi_dsub>
 80060c4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80060c6:	4606      	mov	r6, r0
 80060c8:	3330      	adds	r3, #48	; 0x30
 80060ca:	f804 3b01 	strb.w	r3, [r4], #1
 80060ce:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80060d0:	460f      	mov	r7, r1
 80060d2:	429c      	cmp	r4, r3
 80060d4:	f04f 0200 	mov.w	r2, #0
 80060d8:	d124      	bne.n	8006124 <_dtoa_r+0x64c>
 80060da:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80060de:	4bb0      	ldr	r3, [pc, #704]	; (80063a0 <_dtoa_r+0x8c8>)
 80060e0:	f7fa f84e 	bl	8000180 <__adddf3>
 80060e4:	4602      	mov	r2, r0
 80060e6:	460b      	mov	r3, r1
 80060e8:	4630      	mov	r0, r6
 80060ea:	4639      	mov	r1, r7
 80060ec:	f7fa fc8e 	bl	8000a0c <__aeabi_dcmpgt>
 80060f0:	2800      	cmp	r0, #0
 80060f2:	d163      	bne.n	80061bc <_dtoa_r+0x6e4>
 80060f4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80060f8:	2000      	movs	r0, #0
 80060fa:	49a9      	ldr	r1, [pc, #676]	; (80063a0 <_dtoa_r+0x8c8>)
 80060fc:	f7fa f83e 	bl	800017c <__aeabi_dsub>
 8006100:	4602      	mov	r2, r0
 8006102:	460b      	mov	r3, r1
 8006104:	4630      	mov	r0, r6
 8006106:	4639      	mov	r1, r7
 8006108:	f7fa fc62 	bl	80009d0 <__aeabi_dcmplt>
 800610c:	2800      	cmp	r0, #0
 800610e:	f43f af1d 	beq.w	8005f4c <_dtoa_r+0x474>
 8006112:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8006114:	1e7b      	subs	r3, r7, #1
 8006116:	9314      	str	r3, [sp, #80]	; 0x50
 8006118:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800611c:	2b30      	cmp	r3, #48	; 0x30
 800611e:	d0f8      	beq.n	8006112 <_dtoa_r+0x63a>
 8006120:	46c2      	mov	sl, r8
 8006122:	e03b      	b.n	800619c <_dtoa_r+0x6c4>
 8006124:	4b9f      	ldr	r3, [pc, #636]	; (80063a4 <_dtoa_r+0x8cc>)
 8006126:	f7fa f9e1 	bl	80004ec <__aeabi_dmul>
 800612a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800612e:	e7bc      	b.n	80060aa <_dtoa_r+0x5d2>
 8006130:	9f03      	ldr	r7, [sp, #12]
 8006132:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8006136:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800613a:	4640      	mov	r0, r8
 800613c:	4649      	mov	r1, r9
 800613e:	f7fa faff 	bl	8000740 <__aeabi_ddiv>
 8006142:	f7fa fc83 	bl	8000a4c <__aeabi_d2iz>
 8006146:	4604      	mov	r4, r0
 8006148:	f7fa f966 	bl	8000418 <__aeabi_i2d>
 800614c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006150:	f7fa f9cc 	bl	80004ec <__aeabi_dmul>
 8006154:	4602      	mov	r2, r0
 8006156:	460b      	mov	r3, r1
 8006158:	4640      	mov	r0, r8
 800615a:	4649      	mov	r1, r9
 800615c:	f7fa f80e 	bl	800017c <__aeabi_dsub>
 8006160:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8006164:	f807 6b01 	strb.w	r6, [r7], #1
 8006168:	9e03      	ldr	r6, [sp, #12]
 800616a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800616e:	1bbe      	subs	r6, r7, r6
 8006170:	45b4      	cmp	ip, r6
 8006172:	4602      	mov	r2, r0
 8006174:	460b      	mov	r3, r1
 8006176:	d136      	bne.n	80061e6 <_dtoa_r+0x70e>
 8006178:	f7fa f802 	bl	8000180 <__adddf3>
 800617c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006180:	4680      	mov	r8, r0
 8006182:	4689      	mov	r9, r1
 8006184:	f7fa fc42 	bl	8000a0c <__aeabi_dcmpgt>
 8006188:	bb58      	cbnz	r0, 80061e2 <_dtoa_r+0x70a>
 800618a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800618e:	4640      	mov	r0, r8
 8006190:	4649      	mov	r1, r9
 8006192:	f7fa fc13 	bl	80009bc <__aeabi_dcmpeq>
 8006196:	b108      	cbz	r0, 800619c <_dtoa_r+0x6c4>
 8006198:	07e1      	lsls	r1, r4, #31
 800619a:	d422      	bmi.n	80061e2 <_dtoa_r+0x70a>
 800619c:	4628      	mov	r0, r5
 800619e:	4659      	mov	r1, fp
 80061a0:	f000 fe7a 	bl	8006e98 <_Bfree>
 80061a4:	2300      	movs	r3, #0
 80061a6:	703b      	strb	r3, [r7, #0]
 80061a8:	9b24      	ldr	r3, [sp, #144]	; 0x90
 80061aa:	f10a 0001 	add.w	r0, sl, #1
 80061ae:	6018      	str	r0, [r3, #0]
 80061b0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	f43f acde 	beq.w	8005b74 <_dtoa_r+0x9c>
 80061b8:	601f      	str	r7, [r3, #0]
 80061ba:	e4db      	b.n	8005b74 <_dtoa_r+0x9c>
 80061bc:	4627      	mov	r7, r4
 80061be:	463b      	mov	r3, r7
 80061c0:	461f      	mov	r7, r3
 80061c2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80061c6:	2a39      	cmp	r2, #57	; 0x39
 80061c8:	d107      	bne.n	80061da <_dtoa_r+0x702>
 80061ca:	9a03      	ldr	r2, [sp, #12]
 80061cc:	429a      	cmp	r2, r3
 80061ce:	d1f7      	bne.n	80061c0 <_dtoa_r+0x6e8>
 80061d0:	2230      	movs	r2, #48	; 0x30
 80061d2:	9903      	ldr	r1, [sp, #12]
 80061d4:	f108 0801 	add.w	r8, r8, #1
 80061d8:	700a      	strb	r2, [r1, #0]
 80061da:	781a      	ldrb	r2, [r3, #0]
 80061dc:	3201      	adds	r2, #1
 80061de:	701a      	strb	r2, [r3, #0]
 80061e0:	e79e      	b.n	8006120 <_dtoa_r+0x648>
 80061e2:	46d0      	mov	r8, sl
 80061e4:	e7eb      	b.n	80061be <_dtoa_r+0x6e6>
 80061e6:	2200      	movs	r2, #0
 80061e8:	4b6e      	ldr	r3, [pc, #440]	; (80063a4 <_dtoa_r+0x8cc>)
 80061ea:	f7fa f97f 	bl	80004ec <__aeabi_dmul>
 80061ee:	2200      	movs	r2, #0
 80061f0:	2300      	movs	r3, #0
 80061f2:	4680      	mov	r8, r0
 80061f4:	4689      	mov	r9, r1
 80061f6:	f7fa fbe1 	bl	80009bc <__aeabi_dcmpeq>
 80061fa:	2800      	cmp	r0, #0
 80061fc:	d09b      	beq.n	8006136 <_dtoa_r+0x65e>
 80061fe:	e7cd      	b.n	800619c <_dtoa_r+0x6c4>
 8006200:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006202:	2a00      	cmp	r2, #0
 8006204:	f000 80d0 	beq.w	80063a8 <_dtoa_r+0x8d0>
 8006208:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800620a:	2a01      	cmp	r2, #1
 800620c:	f300 80ae 	bgt.w	800636c <_dtoa_r+0x894>
 8006210:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8006212:	2a00      	cmp	r2, #0
 8006214:	f000 80a6 	beq.w	8006364 <_dtoa_r+0x88c>
 8006218:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800621c:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 800621e:	9f06      	ldr	r7, [sp, #24]
 8006220:	9a06      	ldr	r2, [sp, #24]
 8006222:	2101      	movs	r1, #1
 8006224:	441a      	add	r2, r3
 8006226:	9206      	str	r2, [sp, #24]
 8006228:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800622a:	4628      	mov	r0, r5
 800622c:	441a      	add	r2, r3
 800622e:	9209      	str	r2, [sp, #36]	; 0x24
 8006230:	f000 ff32 	bl	8007098 <__i2b>
 8006234:	4606      	mov	r6, r0
 8006236:	2f00      	cmp	r7, #0
 8006238:	dd0c      	ble.n	8006254 <_dtoa_r+0x77c>
 800623a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800623c:	2b00      	cmp	r3, #0
 800623e:	dd09      	ble.n	8006254 <_dtoa_r+0x77c>
 8006240:	42bb      	cmp	r3, r7
 8006242:	bfa8      	it	ge
 8006244:	463b      	movge	r3, r7
 8006246:	9a06      	ldr	r2, [sp, #24]
 8006248:	1aff      	subs	r7, r7, r3
 800624a:	1ad2      	subs	r2, r2, r3
 800624c:	9206      	str	r2, [sp, #24]
 800624e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	9309      	str	r3, [sp, #36]	; 0x24
 8006254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006256:	b1f3      	cbz	r3, 8006296 <_dtoa_r+0x7be>
 8006258:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800625a:	2b00      	cmp	r3, #0
 800625c:	f000 80a8 	beq.w	80063b0 <_dtoa_r+0x8d8>
 8006260:	2c00      	cmp	r4, #0
 8006262:	dd10      	ble.n	8006286 <_dtoa_r+0x7ae>
 8006264:	4631      	mov	r1, r6
 8006266:	4622      	mov	r2, r4
 8006268:	4628      	mov	r0, r5
 800626a:	f000 ffd3 	bl	8007214 <__pow5mult>
 800626e:	465a      	mov	r2, fp
 8006270:	4601      	mov	r1, r0
 8006272:	4606      	mov	r6, r0
 8006274:	4628      	mov	r0, r5
 8006276:	f000 ff25 	bl	80070c4 <__multiply>
 800627a:	4680      	mov	r8, r0
 800627c:	4659      	mov	r1, fp
 800627e:	4628      	mov	r0, r5
 8006280:	f000 fe0a 	bl	8006e98 <_Bfree>
 8006284:	46c3      	mov	fp, r8
 8006286:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006288:	1b1a      	subs	r2, r3, r4
 800628a:	d004      	beq.n	8006296 <_dtoa_r+0x7be>
 800628c:	4659      	mov	r1, fp
 800628e:	4628      	mov	r0, r5
 8006290:	f000 ffc0 	bl	8007214 <__pow5mult>
 8006294:	4683      	mov	fp, r0
 8006296:	2101      	movs	r1, #1
 8006298:	4628      	mov	r0, r5
 800629a:	f000 fefd 	bl	8007098 <__i2b>
 800629e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80062a0:	4604      	mov	r4, r0
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f340 8086 	ble.w	80063b4 <_dtoa_r+0x8dc>
 80062a8:	461a      	mov	r2, r3
 80062aa:	4601      	mov	r1, r0
 80062ac:	4628      	mov	r0, r5
 80062ae:	f000 ffb1 	bl	8007214 <__pow5mult>
 80062b2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80062b4:	4604      	mov	r4, r0
 80062b6:	2b01      	cmp	r3, #1
 80062b8:	dd7f      	ble.n	80063ba <_dtoa_r+0x8e2>
 80062ba:	f04f 0800 	mov.w	r8, #0
 80062be:	6923      	ldr	r3, [r4, #16]
 80062c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80062c4:	6918      	ldr	r0, [r3, #16]
 80062c6:	f000 fe99 	bl	8006ffc <__hi0bits>
 80062ca:	f1c0 0020 	rsb	r0, r0, #32
 80062ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062d0:	4418      	add	r0, r3
 80062d2:	f010 001f 	ands.w	r0, r0, #31
 80062d6:	f000 8092 	beq.w	80063fe <_dtoa_r+0x926>
 80062da:	f1c0 0320 	rsb	r3, r0, #32
 80062de:	2b04      	cmp	r3, #4
 80062e0:	f340 808a 	ble.w	80063f8 <_dtoa_r+0x920>
 80062e4:	f1c0 001c 	rsb	r0, r0, #28
 80062e8:	9b06      	ldr	r3, [sp, #24]
 80062ea:	4407      	add	r7, r0
 80062ec:	4403      	add	r3, r0
 80062ee:	9306      	str	r3, [sp, #24]
 80062f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062f2:	4403      	add	r3, r0
 80062f4:	9309      	str	r3, [sp, #36]	; 0x24
 80062f6:	9b06      	ldr	r3, [sp, #24]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	dd05      	ble.n	8006308 <_dtoa_r+0x830>
 80062fc:	4659      	mov	r1, fp
 80062fe:	461a      	mov	r2, r3
 8006300:	4628      	mov	r0, r5
 8006302:	f000 ffe1 	bl	80072c8 <__lshift>
 8006306:	4683      	mov	fp, r0
 8006308:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800630a:	2b00      	cmp	r3, #0
 800630c:	dd05      	ble.n	800631a <_dtoa_r+0x842>
 800630e:	4621      	mov	r1, r4
 8006310:	461a      	mov	r2, r3
 8006312:	4628      	mov	r0, r5
 8006314:	f000 ffd8 	bl	80072c8 <__lshift>
 8006318:	4604      	mov	r4, r0
 800631a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800631c:	2b00      	cmp	r3, #0
 800631e:	d070      	beq.n	8006402 <_dtoa_r+0x92a>
 8006320:	4621      	mov	r1, r4
 8006322:	4658      	mov	r0, fp
 8006324:	f001 f840 	bl	80073a8 <__mcmp>
 8006328:	2800      	cmp	r0, #0
 800632a:	da6a      	bge.n	8006402 <_dtoa_r+0x92a>
 800632c:	2300      	movs	r3, #0
 800632e:	4659      	mov	r1, fp
 8006330:	220a      	movs	r2, #10
 8006332:	4628      	mov	r0, r5
 8006334:	f000 fdd2 	bl	8006edc <__multadd>
 8006338:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800633a:	4683      	mov	fp, r0
 800633c:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006340:	2b00      	cmp	r3, #0
 8006342:	f000 8194 	beq.w	800666e <_dtoa_r+0xb96>
 8006346:	4631      	mov	r1, r6
 8006348:	2300      	movs	r3, #0
 800634a:	220a      	movs	r2, #10
 800634c:	4628      	mov	r0, r5
 800634e:	f000 fdc5 	bl	8006edc <__multadd>
 8006352:	f1b9 0f00 	cmp.w	r9, #0
 8006356:	4606      	mov	r6, r0
 8006358:	f300 8093 	bgt.w	8006482 <_dtoa_r+0x9aa>
 800635c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800635e:	2b02      	cmp	r3, #2
 8006360:	dc57      	bgt.n	8006412 <_dtoa_r+0x93a>
 8006362:	e08e      	b.n	8006482 <_dtoa_r+0x9aa>
 8006364:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8006366:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800636a:	e757      	b.n	800621c <_dtoa_r+0x744>
 800636c:	9b08      	ldr	r3, [sp, #32]
 800636e:	1e5c      	subs	r4, r3, #1
 8006370:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006372:	42a3      	cmp	r3, r4
 8006374:	bfb7      	itett	lt
 8006376:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006378:	1b1c      	subge	r4, r3, r4
 800637a:	1ae2      	sublt	r2, r4, r3
 800637c:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800637e:	bfbe      	ittt	lt
 8006380:	940a      	strlt	r4, [sp, #40]	; 0x28
 8006382:	189b      	addlt	r3, r3, r2
 8006384:	930e      	strlt	r3, [sp, #56]	; 0x38
 8006386:	9b08      	ldr	r3, [sp, #32]
 8006388:	bfb8      	it	lt
 800638a:	2400      	movlt	r4, #0
 800638c:	2b00      	cmp	r3, #0
 800638e:	bfbb      	ittet	lt
 8006390:	9b06      	ldrlt	r3, [sp, #24]
 8006392:	9a08      	ldrlt	r2, [sp, #32]
 8006394:	9f06      	ldrge	r7, [sp, #24]
 8006396:	1a9f      	sublt	r7, r3, r2
 8006398:	bfac      	ite	ge
 800639a:	9b08      	ldrge	r3, [sp, #32]
 800639c:	2300      	movlt	r3, #0
 800639e:	e73f      	b.n	8006220 <_dtoa_r+0x748>
 80063a0:	3fe00000 	.word	0x3fe00000
 80063a4:	40240000 	.word	0x40240000
 80063a8:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80063aa:	9f06      	ldr	r7, [sp, #24]
 80063ac:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80063ae:	e742      	b.n	8006236 <_dtoa_r+0x75e>
 80063b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80063b2:	e76b      	b.n	800628c <_dtoa_r+0x7b4>
 80063b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80063b6:	2b01      	cmp	r3, #1
 80063b8:	dc19      	bgt.n	80063ee <_dtoa_r+0x916>
 80063ba:	9b04      	ldr	r3, [sp, #16]
 80063bc:	b9bb      	cbnz	r3, 80063ee <_dtoa_r+0x916>
 80063be:	9b05      	ldr	r3, [sp, #20]
 80063c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80063c4:	b99b      	cbnz	r3, 80063ee <_dtoa_r+0x916>
 80063c6:	9b05      	ldr	r3, [sp, #20]
 80063c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80063cc:	0d1b      	lsrs	r3, r3, #20
 80063ce:	051b      	lsls	r3, r3, #20
 80063d0:	b183      	cbz	r3, 80063f4 <_dtoa_r+0x91c>
 80063d2:	f04f 0801 	mov.w	r8, #1
 80063d6:	9b06      	ldr	r3, [sp, #24]
 80063d8:	3301      	adds	r3, #1
 80063da:	9306      	str	r3, [sp, #24]
 80063dc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80063de:	3301      	adds	r3, #1
 80063e0:	9309      	str	r3, [sp, #36]	; 0x24
 80063e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80063e4:	2b00      	cmp	r3, #0
 80063e6:	f47f af6a 	bne.w	80062be <_dtoa_r+0x7e6>
 80063ea:	2001      	movs	r0, #1
 80063ec:	e76f      	b.n	80062ce <_dtoa_r+0x7f6>
 80063ee:	f04f 0800 	mov.w	r8, #0
 80063f2:	e7f6      	b.n	80063e2 <_dtoa_r+0x90a>
 80063f4:	4698      	mov	r8, r3
 80063f6:	e7f4      	b.n	80063e2 <_dtoa_r+0x90a>
 80063f8:	f43f af7d 	beq.w	80062f6 <_dtoa_r+0x81e>
 80063fc:	4618      	mov	r0, r3
 80063fe:	301c      	adds	r0, #28
 8006400:	e772      	b.n	80062e8 <_dtoa_r+0x810>
 8006402:	9b08      	ldr	r3, [sp, #32]
 8006404:	2b00      	cmp	r3, #0
 8006406:	dc36      	bgt.n	8006476 <_dtoa_r+0x99e>
 8006408:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800640a:	2b02      	cmp	r3, #2
 800640c:	dd33      	ble.n	8006476 <_dtoa_r+0x99e>
 800640e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006412:	f1b9 0f00 	cmp.w	r9, #0
 8006416:	d10d      	bne.n	8006434 <_dtoa_r+0x95c>
 8006418:	4621      	mov	r1, r4
 800641a:	464b      	mov	r3, r9
 800641c:	2205      	movs	r2, #5
 800641e:	4628      	mov	r0, r5
 8006420:	f000 fd5c 	bl	8006edc <__multadd>
 8006424:	4601      	mov	r1, r0
 8006426:	4604      	mov	r4, r0
 8006428:	4658      	mov	r0, fp
 800642a:	f000 ffbd 	bl	80073a8 <__mcmp>
 800642e:	2800      	cmp	r0, #0
 8006430:	f73f adb8 	bgt.w	8005fa4 <_dtoa_r+0x4cc>
 8006434:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8006436:	9f03      	ldr	r7, [sp, #12]
 8006438:	ea6f 0a03 	mvn.w	sl, r3
 800643c:	f04f 0800 	mov.w	r8, #0
 8006440:	4621      	mov	r1, r4
 8006442:	4628      	mov	r0, r5
 8006444:	f000 fd28 	bl	8006e98 <_Bfree>
 8006448:	2e00      	cmp	r6, #0
 800644a:	f43f aea7 	beq.w	800619c <_dtoa_r+0x6c4>
 800644e:	f1b8 0f00 	cmp.w	r8, #0
 8006452:	d005      	beq.n	8006460 <_dtoa_r+0x988>
 8006454:	45b0      	cmp	r8, r6
 8006456:	d003      	beq.n	8006460 <_dtoa_r+0x988>
 8006458:	4641      	mov	r1, r8
 800645a:	4628      	mov	r0, r5
 800645c:	f000 fd1c 	bl	8006e98 <_Bfree>
 8006460:	4631      	mov	r1, r6
 8006462:	4628      	mov	r0, r5
 8006464:	f000 fd18 	bl	8006e98 <_Bfree>
 8006468:	e698      	b.n	800619c <_dtoa_r+0x6c4>
 800646a:	2400      	movs	r4, #0
 800646c:	4626      	mov	r6, r4
 800646e:	e7e1      	b.n	8006434 <_dtoa_r+0x95c>
 8006470:	46c2      	mov	sl, r8
 8006472:	4626      	mov	r6, r4
 8006474:	e596      	b.n	8005fa4 <_dtoa_r+0x4cc>
 8006476:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006478:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800647c:	2b00      	cmp	r3, #0
 800647e:	f000 80fd 	beq.w	800667c <_dtoa_r+0xba4>
 8006482:	2f00      	cmp	r7, #0
 8006484:	dd05      	ble.n	8006492 <_dtoa_r+0x9ba>
 8006486:	4631      	mov	r1, r6
 8006488:	463a      	mov	r2, r7
 800648a:	4628      	mov	r0, r5
 800648c:	f000 ff1c 	bl	80072c8 <__lshift>
 8006490:	4606      	mov	r6, r0
 8006492:	f1b8 0f00 	cmp.w	r8, #0
 8006496:	d05c      	beq.n	8006552 <_dtoa_r+0xa7a>
 8006498:	4628      	mov	r0, r5
 800649a:	6871      	ldr	r1, [r6, #4]
 800649c:	f000 fcbc 	bl	8006e18 <_Balloc>
 80064a0:	4607      	mov	r7, r0
 80064a2:	b928      	cbnz	r0, 80064b0 <_dtoa_r+0x9d8>
 80064a4:	4602      	mov	r2, r0
 80064a6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80064aa:	4b7f      	ldr	r3, [pc, #508]	; (80066a8 <_dtoa_r+0xbd0>)
 80064ac:	f7ff bb28 	b.w	8005b00 <_dtoa_r+0x28>
 80064b0:	6932      	ldr	r2, [r6, #16]
 80064b2:	f106 010c 	add.w	r1, r6, #12
 80064b6:	3202      	adds	r2, #2
 80064b8:	0092      	lsls	r2, r2, #2
 80064ba:	300c      	adds	r0, #12
 80064bc:	f000 fc9e 	bl	8006dfc <memcpy>
 80064c0:	2201      	movs	r2, #1
 80064c2:	4639      	mov	r1, r7
 80064c4:	4628      	mov	r0, r5
 80064c6:	f000 feff 	bl	80072c8 <__lshift>
 80064ca:	46b0      	mov	r8, r6
 80064cc:	4606      	mov	r6, r0
 80064ce:	9b03      	ldr	r3, [sp, #12]
 80064d0:	3301      	adds	r3, #1
 80064d2:	9308      	str	r3, [sp, #32]
 80064d4:	9b03      	ldr	r3, [sp, #12]
 80064d6:	444b      	add	r3, r9
 80064d8:	930a      	str	r3, [sp, #40]	; 0x28
 80064da:	9b04      	ldr	r3, [sp, #16]
 80064dc:	f003 0301 	and.w	r3, r3, #1
 80064e0:	9309      	str	r3, [sp, #36]	; 0x24
 80064e2:	9b08      	ldr	r3, [sp, #32]
 80064e4:	4621      	mov	r1, r4
 80064e6:	3b01      	subs	r3, #1
 80064e8:	4658      	mov	r0, fp
 80064ea:	9304      	str	r3, [sp, #16]
 80064ec:	f7ff fa66 	bl	80059bc <quorem>
 80064f0:	4603      	mov	r3, r0
 80064f2:	4641      	mov	r1, r8
 80064f4:	3330      	adds	r3, #48	; 0x30
 80064f6:	9006      	str	r0, [sp, #24]
 80064f8:	4658      	mov	r0, fp
 80064fa:	930b      	str	r3, [sp, #44]	; 0x2c
 80064fc:	f000 ff54 	bl	80073a8 <__mcmp>
 8006500:	4632      	mov	r2, r6
 8006502:	4681      	mov	r9, r0
 8006504:	4621      	mov	r1, r4
 8006506:	4628      	mov	r0, r5
 8006508:	f000 ff6a 	bl	80073e0 <__mdiff>
 800650c:	68c2      	ldr	r2, [r0, #12]
 800650e:	4607      	mov	r7, r0
 8006510:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006512:	bb02      	cbnz	r2, 8006556 <_dtoa_r+0xa7e>
 8006514:	4601      	mov	r1, r0
 8006516:	4658      	mov	r0, fp
 8006518:	f000 ff46 	bl	80073a8 <__mcmp>
 800651c:	4602      	mov	r2, r0
 800651e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006520:	4639      	mov	r1, r7
 8006522:	4628      	mov	r0, r5
 8006524:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 8006528:	f000 fcb6 	bl	8006e98 <_Bfree>
 800652c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800652e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006530:	9f08      	ldr	r7, [sp, #32]
 8006532:	ea43 0102 	orr.w	r1, r3, r2
 8006536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006538:	430b      	orrs	r3, r1
 800653a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800653c:	d10d      	bne.n	800655a <_dtoa_r+0xa82>
 800653e:	2b39      	cmp	r3, #57	; 0x39
 8006540:	d029      	beq.n	8006596 <_dtoa_r+0xabe>
 8006542:	f1b9 0f00 	cmp.w	r9, #0
 8006546:	dd01      	ble.n	800654c <_dtoa_r+0xa74>
 8006548:	9b06      	ldr	r3, [sp, #24]
 800654a:	3331      	adds	r3, #49	; 0x31
 800654c:	9a04      	ldr	r2, [sp, #16]
 800654e:	7013      	strb	r3, [r2, #0]
 8006550:	e776      	b.n	8006440 <_dtoa_r+0x968>
 8006552:	4630      	mov	r0, r6
 8006554:	e7b9      	b.n	80064ca <_dtoa_r+0x9f2>
 8006556:	2201      	movs	r2, #1
 8006558:	e7e2      	b.n	8006520 <_dtoa_r+0xa48>
 800655a:	f1b9 0f00 	cmp.w	r9, #0
 800655e:	db06      	blt.n	800656e <_dtoa_r+0xa96>
 8006560:	9922      	ldr	r1, [sp, #136]	; 0x88
 8006562:	ea41 0909 	orr.w	r9, r1, r9
 8006566:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006568:	ea59 0101 	orrs.w	r1, r9, r1
 800656c:	d120      	bne.n	80065b0 <_dtoa_r+0xad8>
 800656e:	2a00      	cmp	r2, #0
 8006570:	ddec      	ble.n	800654c <_dtoa_r+0xa74>
 8006572:	4659      	mov	r1, fp
 8006574:	2201      	movs	r2, #1
 8006576:	4628      	mov	r0, r5
 8006578:	9308      	str	r3, [sp, #32]
 800657a:	f000 fea5 	bl	80072c8 <__lshift>
 800657e:	4621      	mov	r1, r4
 8006580:	4683      	mov	fp, r0
 8006582:	f000 ff11 	bl	80073a8 <__mcmp>
 8006586:	2800      	cmp	r0, #0
 8006588:	9b08      	ldr	r3, [sp, #32]
 800658a:	dc02      	bgt.n	8006592 <_dtoa_r+0xaba>
 800658c:	d1de      	bne.n	800654c <_dtoa_r+0xa74>
 800658e:	07da      	lsls	r2, r3, #31
 8006590:	d5dc      	bpl.n	800654c <_dtoa_r+0xa74>
 8006592:	2b39      	cmp	r3, #57	; 0x39
 8006594:	d1d8      	bne.n	8006548 <_dtoa_r+0xa70>
 8006596:	2339      	movs	r3, #57	; 0x39
 8006598:	9a04      	ldr	r2, [sp, #16]
 800659a:	7013      	strb	r3, [r2, #0]
 800659c:	463b      	mov	r3, r7
 800659e:	461f      	mov	r7, r3
 80065a0:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80065a4:	3b01      	subs	r3, #1
 80065a6:	2a39      	cmp	r2, #57	; 0x39
 80065a8:	d050      	beq.n	800664c <_dtoa_r+0xb74>
 80065aa:	3201      	adds	r2, #1
 80065ac:	701a      	strb	r2, [r3, #0]
 80065ae:	e747      	b.n	8006440 <_dtoa_r+0x968>
 80065b0:	2a00      	cmp	r2, #0
 80065b2:	dd03      	ble.n	80065bc <_dtoa_r+0xae4>
 80065b4:	2b39      	cmp	r3, #57	; 0x39
 80065b6:	d0ee      	beq.n	8006596 <_dtoa_r+0xabe>
 80065b8:	3301      	adds	r3, #1
 80065ba:	e7c7      	b.n	800654c <_dtoa_r+0xa74>
 80065bc:	9a08      	ldr	r2, [sp, #32]
 80065be:	990a      	ldr	r1, [sp, #40]	; 0x28
 80065c0:	f802 3c01 	strb.w	r3, [r2, #-1]
 80065c4:	428a      	cmp	r2, r1
 80065c6:	d02a      	beq.n	800661e <_dtoa_r+0xb46>
 80065c8:	4659      	mov	r1, fp
 80065ca:	2300      	movs	r3, #0
 80065cc:	220a      	movs	r2, #10
 80065ce:	4628      	mov	r0, r5
 80065d0:	f000 fc84 	bl	8006edc <__multadd>
 80065d4:	45b0      	cmp	r8, r6
 80065d6:	4683      	mov	fp, r0
 80065d8:	f04f 0300 	mov.w	r3, #0
 80065dc:	f04f 020a 	mov.w	r2, #10
 80065e0:	4641      	mov	r1, r8
 80065e2:	4628      	mov	r0, r5
 80065e4:	d107      	bne.n	80065f6 <_dtoa_r+0xb1e>
 80065e6:	f000 fc79 	bl	8006edc <__multadd>
 80065ea:	4680      	mov	r8, r0
 80065ec:	4606      	mov	r6, r0
 80065ee:	9b08      	ldr	r3, [sp, #32]
 80065f0:	3301      	adds	r3, #1
 80065f2:	9308      	str	r3, [sp, #32]
 80065f4:	e775      	b.n	80064e2 <_dtoa_r+0xa0a>
 80065f6:	f000 fc71 	bl	8006edc <__multadd>
 80065fa:	4631      	mov	r1, r6
 80065fc:	4680      	mov	r8, r0
 80065fe:	2300      	movs	r3, #0
 8006600:	220a      	movs	r2, #10
 8006602:	4628      	mov	r0, r5
 8006604:	f000 fc6a 	bl	8006edc <__multadd>
 8006608:	4606      	mov	r6, r0
 800660a:	e7f0      	b.n	80065ee <_dtoa_r+0xb16>
 800660c:	f1b9 0f00 	cmp.w	r9, #0
 8006610:	bfcc      	ite	gt
 8006612:	464f      	movgt	r7, r9
 8006614:	2701      	movle	r7, #1
 8006616:	f04f 0800 	mov.w	r8, #0
 800661a:	9a03      	ldr	r2, [sp, #12]
 800661c:	4417      	add	r7, r2
 800661e:	4659      	mov	r1, fp
 8006620:	2201      	movs	r2, #1
 8006622:	4628      	mov	r0, r5
 8006624:	9308      	str	r3, [sp, #32]
 8006626:	f000 fe4f 	bl	80072c8 <__lshift>
 800662a:	4621      	mov	r1, r4
 800662c:	4683      	mov	fp, r0
 800662e:	f000 febb 	bl	80073a8 <__mcmp>
 8006632:	2800      	cmp	r0, #0
 8006634:	dcb2      	bgt.n	800659c <_dtoa_r+0xac4>
 8006636:	d102      	bne.n	800663e <_dtoa_r+0xb66>
 8006638:	9b08      	ldr	r3, [sp, #32]
 800663a:	07db      	lsls	r3, r3, #31
 800663c:	d4ae      	bmi.n	800659c <_dtoa_r+0xac4>
 800663e:	463b      	mov	r3, r7
 8006640:	461f      	mov	r7, r3
 8006642:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006646:	2a30      	cmp	r2, #48	; 0x30
 8006648:	d0fa      	beq.n	8006640 <_dtoa_r+0xb68>
 800664a:	e6f9      	b.n	8006440 <_dtoa_r+0x968>
 800664c:	9a03      	ldr	r2, [sp, #12]
 800664e:	429a      	cmp	r2, r3
 8006650:	d1a5      	bne.n	800659e <_dtoa_r+0xac6>
 8006652:	2331      	movs	r3, #49	; 0x31
 8006654:	f10a 0a01 	add.w	sl, sl, #1
 8006658:	e779      	b.n	800654e <_dtoa_r+0xa76>
 800665a:	4b14      	ldr	r3, [pc, #80]	; (80066ac <_dtoa_r+0xbd4>)
 800665c:	f7ff baa8 	b.w	8005bb0 <_dtoa_r+0xd8>
 8006660:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006662:	2b00      	cmp	r3, #0
 8006664:	f47f aa81 	bne.w	8005b6a <_dtoa_r+0x92>
 8006668:	4b11      	ldr	r3, [pc, #68]	; (80066b0 <_dtoa_r+0xbd8>)
 800666a:	f7ff baa1 	b.w	8005bb0 <_dtoa_r+0xd8>
 800666e:	f1b9 0f00 	cmp.w	r9, #0
 8006672:	dc03      	bgt.n	800667c <_dtoa_r+0xba4>
 8006674:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8006676:	2b02      	cmp	r3, #2
 8006678:	f73f aecb 	bgt.w	8006412 <_dtoa_r+0x93a>
 800667c:	9f03      	ldr	r7, [sp, #12]
 800667e:	4621      	mov	r1, r4
 8006680:	4658      	mov	r0, fp
 8006682:	f7ff f99b 	bl	80059bc <quorem>
 8006686:	9a03      	ldr	r2, [sp, #12]
 8006688:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800668c:	f807 3b01 	strb.w	r3, [r7], #1
 8006690:	1aba      	subs	r2, r7, r2
 8006692:	4591      	cmp	r9, r2
 8006694:	ddba      	ble.n	800660c <_dtoa_r+0xb34>
 8006696:	4659      	mov	r1, fp
 8006698:	2300      	movs	r3, #0
 800669a:	220a      	movs	r2, #10
 800669c:	4628      	mov	r0, r5
 800669e:	f000 fc1d 	bl	8006edc <__multadd>
 80066a2:	4683      	mov	fp, r0
 80066a4:	e7eb      	b.n	800667e <_dtoa_r+0xba6>
 80066a6:	bf00      	nop
 80066a8:	08008ab1 	.word	0x08008ab1
 80066ac:	08008818 	.word	0x08008818
 80066b0:	08008a49 	.word	0x08008a49

080066b4 <fiprintf>:
 80066b4:	b40e      	push	{r1, r2, r3}
 80066b6:	b503      	push	{r0, r1, lr}
 80066b8:	4601      	mov	r1, r0
 80066ba:	ab03      	add	r3, sp, #12
 80066bc:	4805      	ldr	r0, [pc, #20]	; (80066d4 <fiprintf+0x20>)
 80066be:	f853 2b04 	ldr.w	r2, [r3], #4
 80066c2:	6800      	ldr	r0, [r0, #0]
 80066c4:	9301      	str	r3, [sp, #4]
 80066c6:	f001 fad3 	bl	8007c70 <_vfiprintf_r>
 80066ca:	b002      	add	sp, #8
 80066cc:	f85d eb04 	ldr.w	lr, [sp], #4
 80066d0:	b003      	add	sp, #12
 80066d2:	4770      	bx	lr
 80066d4:	2000000c 	.word	0x2000000c

080066d8 <rshift>:
 80066d8:	6903      	ldr	r3, [r0, #16]
 80066da:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80066de:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80066e2:	f100 0414 	add.w	r4, r0, #20
 80066e6:	ea4f 1261 	mov.w	r2, r1, asr #5
 80066ea:	dd46      	ble.n	800677a <rshift+0xa2>
 80066ec:	f011 011f 	ands.w	r1, r1, #31
 80066f0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80066f4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80066f8:	d10c      	bne.n	8006714 <rshift+0x3c>
 80066fa:	4629      	mov	r1, r5
 80066fc:	f100 0710 	add.w	r7, r0, #16
 8006700:	42b1      	cmp	r1, r6
 8006702:	d335      	bcc.n	8006770 <rshift+0x98>
 8006704:	1a9b      	subs	r3, r3, r2
 8006706:	009b      	lsls	r3, r3, #2
 8006708:	1eea      	subs	r2, r5, #3
 800670a:	4296      	cmp	r6, r2
 800670c:	bf38      	it	cc
 800670e:	2300      	movcc	r3, #0
 8006710:	4423      	add	r3, r4
 8006712:	e015      	b.n	8006740 <rshift+0x68>
 8006714:	46a1      	mov	r9, r4
 8006716:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800671a:	f1c1 0820 	rsb	r8, r1, #32
 800671e:	40cf      	lsrs	r7, r1
 8006720:	f105 0e04 	add.w	lr, r5, #4
 8006724:	4576      	cmp	r6, lr
 8006726:	46f4      	mov	ip, lr
 8006728:	d816      	bhi.n	8006758 <rshift+0x80>
 800672a:	1a9a      	subs	r2, r3, r2
 800672c:	0092      	lsls	r2, r2, #2
 800672e:	3a04      	subs	r2, #4
 8006730:	3501      	adds	r5, #1
 8006732:	42ae      	cmp	r6, r5
 8006734:	bf38      	it	cc
 8006736:	2200      	movcc	r2, #0
 8006738:	18a3      	adds	r3, r4, r2
 800673a:	50a7      	str	r7, [r4, r2]
 800673c:	b107      	cbz	r7, 8006740 <rshift+0x68>
 800673e:	3304      	adds	r3, #4
 8006740:	42a3      	cmp	r3, r4
 8006742:	eba3 0204 	sub.w	r2, r3, r4
 8006746:	bf08      	it	eq
 8006748:	2300      	moveq	r3, #0
 800674a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800674e:	6102      	str	r2, [r0, #16]
 8006750:	bf08      	it	eq
 8006752:	6143      	streq	r3, [r0, #20]
 8006754:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006758:	f8dc c000 	ldr.w	ip, [ip]
 800675c:	fa0c fc08 	lsl.w	ip, ip, r8
 8006760:	ea4c 0707 	orr.w	r7, ip, r7
 8006764:	f849 7b04 	str.w	r7, [r9], #4
 8006768:	f85e 7b04 	ldr.w	r7, [lr], #4
 800676c:	40cf      	lsrs	r7, r1
 800676e:	e7d9      	b.n	8006724 <rshift+0x4c>
 8006770:	f851 cb04 	ldr.w	ip, [r1], #4
 8006774:	f847 cf04 	str.w	ip, [r7, #4]!
 8006778:	e7c2      	b.n	8006700 <rshift+0x28>
 800677a:	4623      	mov	r3, r4
 800677c:	e7e0      	b.n	8006740 <rshift+0x68>

0800677e <__hexdig_fun>:
 800677e:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8006782:	2b09      	cmp	r3, #9
 8006784:	d802      	bhi.n	800678c <__hexdig_fun+0xe>
 8006786:	3820      	subs	r0, #32
 8006788:	b2c0      	uxtb	r0, r0
 800678a:	4770      	bx	lr
 800678c:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8006790:	2b05      	cmp	r3, #5
 8006792:	d801      	bhi.n	8006798 <__hexdig_fun+0x1a>
 8006794:	3847      	subs	r0, #71	; 0x47
 8006796:	e7f7      	b.n	8006788 <__hexdig_fun+0xa>
 8006798:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800679c:	2b05      	cmp	r3, #5
 800679e:	d801      	bhi.n	80067a4 <__hexdig_fun+0x26>
 80067a0:	3827      	subs	r0, #39	; 0x27
 80067a2:	e7f1      	b.n	8006788 <__hexdig_fun+0xa>
 80067a4:	2000      	movs	r0, #0
 80067a6:	4770      	bx	lr

080067a8 <__gethex>:
 80067a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80067ac:	b08b      	sub	sp, #44	; 0x2c
 80067ae:	9305      	str	r3, [sp, #20]
 80067b0:	4bb2      	ldr	r3, [pc, #712]	; (8006a7c <__gethex+0x2d4>)
 80067b2:	9002      	str	r0, [sp, #8]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	468b      	mov	fp, r1
 80067b8:	4618      	mov	r0, r3
 80067ba:	4690      	mov	r8, r2
 80067bc:	9303      	str	r3, [sp, #12]
 80067be:	f7f9 fcd1 	bl	8000164 <strlen>
 80067c2:	4682      	mov	sl, r0
 80067c4:	9b03      	ldr	r3, [sp, #12]
 80067c6:	f8db 2000 	ldr.w	r2, [fp]
 80067ca:	4403      	add	r3, r0
 80067cc:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80067d0:	9306      	str	r3, [sp, #24]
 80067d2:	1c93      	adds	r3, r2, #2
 80067d4:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80067d8:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80067dc:	32fe      	adds	r2, #254	; 0xfe
 80067de:	18d1      	adds	r1, r2, r3
 80067e0:	461f      	mov	r7, r3
 80067e2:	f813 0b01 	ldrb.w	r0, [r3], #1
 80067e6:	9101      	str	r1, [sp, #4]
 80067e8:	2830      	cmp	r0, #48	; 0x30
 80067ea:	d0f8      	beq.n	80067de <__gethex+0x36>
 80067ec:	f7ff ffc7 	bl	800677e <__hexdig_fun>
 80067f0:	4604      	mov	r4, r0
 80067f2:	2800      	cmp	r0, #0
 80067f4:	d13a      	bne.n	800686c <__gethex+0xc4>
 80067f6:	4652      	mov	r2, sl
 80067f8:	4638      	mov	r0, r7
 80067fa:	9903      	ldr	r1, [sp, #12]
 80067fc:	f001 fb7e 	bl	8007efc <strncmp>
 8006800:	4605      	mov	r5, r0
 8006802:	2800      	cmp	r0, #0
 8006804:	d166      	bne.n	80068d4 <__gethex+0x12c>
 8006806:	f817 000a 	ldrb.w	r0, [r7, sl]
 800680a:	eb07 060a 	add.w	r6, r7, sl
 800680e:	f7ff ffb6 	bl	800677e <__hexdig_fun>
 8006812:	2800      	cmp	r0, #0
 8006814:	d060      	beq.n	80068d8 <__gethex+0x130>
 8006816:	4633      	mov	r3, r6
 8006818:	7818      	ldrb	r0, [r3, #0]
 800681a:	461f      	mov	r7, r3
 800681c:	2830      	cmp	r0, #48	; 0x30
 800681e:	f103 0301 	add.w	r3, r3, #1
 8006822:	d0f9      	beq.n	8006818 <__gethex+0x70>
 8006824:	f7ff ffab 	bl	800677e <__hexdig_fun>
 8006828:	2301      	movs	r3, #1
 800682a:	fab0 f480 	clz	r4, r0
 800682e:	4635      	mov	r5, r6
 8006830:	0964      	lsrs	r4, r4, #5
 8006832:	9301      	str	r3, [sp, #4]
 8006834:	463a      	mov	r2, r7
 8006836:	4616      	mov	r6, r2
 8006838:	7830      	ldrb	r0, [r6, #0]
 800683a:	3201      	adds	r2, #1
 800683c:	f7ff ff9f 	bl	800677e <__hexdig_fun>
 8006840:	2800      	cmp	r0, #0
 8006842:	d1f8      	bne.n	8006836 <__gethex+0x8e>
 8006844:	4652      	mov	r2, sl
 8006846:	4630      	mov	r0, r6
 8006848:	9903      	ldr	r1, [sp, #12]
 800684a:	f001 fb57 	bl	8007efc <strncmp>
 800684e:	b980      	cbnz	r0, 8006872 <__gethex+0xca>
 8006850:	b94d      	cbnz	r5, 8006866 <__gethex+0xbe>
 8006852:	eb06 050a 	add.w	r5, r6, sl
 8006856:	462a      	mov	r2, r5
 8006858:	4616      	mov	r6, r2
 800685a:	7830      	ldrb	r0, [r6, #0]
 800685c:	3201      	adds	r2, #1
 800685e:	f7ff ff8e 	bl	800677e <__hexdig_fun>
 8006862:	2800      	cmp	r0, #0
 8006864:	d1f8      	bne.n	8006858 <__gethex+0xb0>
 8006866:	1bad      	subs	r5, r5, r6
 8006868:	00ad      	lsls	r5, r5, #2
 800686a:	e004      	b.n	8006876 <__gethex+0xce>
 800686c:	2400      	movs	r4, #0
 800686e:	4625      	mov	r5, r4
 8006870:	e7e0      	b.n	8006834 <__gethex+0x8c>
 8006872:	2d00      	cmp	r5, #0
 8006874:	d1f7      	bne.n	8006866 <__gethex+0xbe>
 8006876:	7833      	ldrb	r3, [r6, #0]
 8006878:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800687c:	2b50      	cmp	r3, #80	; 0x50
 800687e:	d139      	bne.n	80068f4 <__gethex+0x14c>
 8006880:	7873      	ldrb	r3, [r6, #1]
 8006882:	2b2b      	cmp	r3, #43	; 0x2b
 8006884:	d02a      	beq.n	80068dc <__gethex+0x134>
 8006886:	2b2d      	cmp	r3, #45	; 0x2d
 8006888:	d02c      	beq.n	80068e4 <__gethex+0x13c>
 800688a:	f04f 0900 	mov.w	r9, #0
 800688e:	1c71      	adds	r1, r6, #1
 8006890:	7808      	ldrb	r0, [r1, #0]
 8006892:	f7ff ff74 	bl	800677e <__hexdig_fun>
 8006896:	1e43      	subs	r3, r0, #1
 8006898:	b2db      	uxtb	r3, r3
 800689a:	2b18      	cmp	r3, #24
 800689c:	d82a      	bhi.n	80068f4 <__gethex+0x14c>
 800689e:	f1a0 0210 	sub.w	r2, r0, #16
 80068a2:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80068a6:	f7ff ff6a 	bl	800677e <__hexdig_fun>
 80068aa:	1e43      	subs	r3, r0, #1
 80068ac:	b2db      	uxtb	r3, r3
 80068ae:	2b18      	cmp	r3, #24
 80068b0:	d91b      	bls.n	80068ea <__gethex+0x142>
 80068b2:	f1b9 0f00 	cmp.w	r9, #0
 80068b6:	d000      	beq.n	80068ba <__gethex+0x112>
 80068b8:	4252      	negs	r2, r2
 80068ba:	4415      	add	r5, r2
 80068bc:	f8cb 1000 	str.w	r1, [fp]
 80068c0:	b1d4      	cbz	r4, 80068f8 <__gethex+0x150>
 80068c2:	9b01      	ldr	r3, [sp, #4]
 80068c4:	2b00      	cmp	r3, #0
 80068c6:	bf14      	ite	ne
 80068c8:	2700      	movne	r7, #0
 80068ca:	2706      	moveq	r7, #6
 80068cc:	4638      	mov	r0, r7
 80068ce:	b00b      	add	sp, #44	; 0x2c
 80068d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80068d4:	463e      	mov	r6, r7
 80068d6:	4625      	mov	r5, r4
 80068d8:	2401      	movs	r4, #1
 80068da:	e7cc      	b.n	8006876 <__gethex+0xce>
 80068dc:	f04f 0900 	mov.w	r9, #0
 80068e0:	1cb1      	adds	r1, r6, #2
 80068e2:	e7d5      	b.n	8006890 <__gethex+0xe8>
 80068e4:	f04f 0901 	mov.w	r9, #1
 80068e8:	e7fa      	b.n	80068e0 <__gethex+0x138>
 80068ea:	230a      	movs	r3, #10
 80068ec:	fb03 0202 	mla	r2, r3, r2, r0
 80068f0:	3a10      	subs	r2, #16
 80068f2:	e7d6      	b.n	80068a2 <__gethex+0xfa>
 80068f4:	4631      	mov	r1, r6
 80068f6:	e7e1      	b.n	80068bc <__gethex+0x114>
 80068f8:	4621      	mov	r1, r4
 80068fa:	1bf3      	subs	r3, r6, r7
 80068fc:	3b01      	subs	r3, #1
 80068fe:	2b07      	cmp	r3, #7
 8006900:	dc0a      	bgt.n	8006918 <__gethex+0x170>
 8006902:	9802      	ldr	r0, [sp, #8]
 8006904:	f000 fa88 	bl	8006e18 <_Balloc>
 8006908:	4604      	mov	r4, r0
 800690a:	b940      	cbnz	r0, 800691e <__gethex+0x176>
 800690c:	4602      	mov	r2, r0
 800690e:	21de      	movs	r1, #222	; 0xde
 8006910:	4b5b      	ldr	r3, [pc, #364]	; (8006a80 <__gethex+0x2d8>)
 8006912:	485c      	ldr	r0, [pc, #368]	; (8006a84 <__gethex+0x2dc>)
 8006914:	f7ff f834 	bl	8005980 <__assert_func>
 8006918:	3101      	adds	r1, #1
 800691a:	105b      	asrs	r3, r3, #1
 800691c:	e7ef      	b.n	80068fe <__gethex+0x156>
 800691e:	f04f 0b00 	mov.w	fp, #0
 8006922:	f100 0914 	add.w	r9, r0, #20
 8006926:	f1ca 0301 	rsb	r3, sl, #1
 800692a:	f8cd 9010 	str.w	r9, [sp, #16]
 800692e:	f8cd b004 	str.w	fp, [sp, #4]
 8006932:	9308      	str	r3, [sp, #32]
 8006934:	42b7      	cmp	r7, r6
 8006936:	d33f      	bcc.n	80069b8 <__gethex+0x210>
 8006938:	9f04      	ldr	r7, [sp, #16]
 800693a:	9b01      	ldr	r3, [sp, #4]
 800693c:	f847 3b04 	str.w	r3, [r7], #4
 8006940:	eba7 0709 	sub.w	r7, r7, r9
 8006944:	10bf      	asrs	r7, r7, #2
 8006946:	6127      	str	r7, [r4, #16]
 8006948:	4618      	mov	r0, r3
 800694a:	f000 fb57 	bl	8006ffc <__hi0bits>
 800694e:	017f      	lsls	r7, r7, #5
 8006950:	f8d8 6000 	ldr.w	r6, [r8]
 8006954:	1a3f      	subs	r7, r7, r0
 8006956:	42b7      	cmp	r7, r6
 8006958:	dd62      	ble.n	8006a20 <__gethex+0x278>
 800695a:	1bbf      	subs	r7, r7, r6
 800695c:	4639      	mov	r1, r7
 800695e:	4620      	mov	r0, r4
 8006960:	f000 fef1 	bl	8007746 <__any_on>
 8006964:	4682      	mov	sl, r0
 8006966:	b1a8      	cbz	r0, 8006994 <__gethex+0x1ec>
 8006968:	f04f 0a01 	mov.w	sl, #1
 800696c:	1e7b      	subs	r3, r7, #1
 800696e:	1159      	asrs	r1, r3, #5
 8006970:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8006974:	f003 021f 	and.w	r2, r3, #31
 8006978:	fa0a f202 	lsl.w	r2, sl, r2
 800697c:	420a      	tst	r2, r1
 800697e:	d009      	beq.n	8006994 <__gethex+0x1ec>
 8006980:	4553      	cmp	r3, sl
 8006982:	dd05      	ble.n	8006990 <__gethex+0x1e8>
 8006984:	4620      	mov	r0, r4
 8006986:	1eb9      	subs	r1, r7, #2
 8006988:	f000 fedd 	bl	8007746 <__any_on>
 800698c:	2800      	cmp	r0, #0
 800698e:	d144      	bne.n	8006a1a <__gethex+0x272>
 8006990:	f04f 0a02 	mov.w	sl, #2
 8006994:	4639      	mov	r1, r7
 8006996:	4620      	mov	r0, r4
 8006998:	f7ff fe9e 	bl	80066d8 <rshift>
 800699c:	443d      	add	r5, r7
 800699e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80069a2:	42ab      	cmp	r3, r5
 80069a4:	da4a      	bge.n	8006a3c <__gethex+0x294>
 80069a6:	4621      	mov	r1, r4
 80069a8:	9802      	ldr	r0, [sp, #8]
 80069aa:	f000 fa75 	bl	8006e98 <_Bfree>
 80069ae:	2300      	movs	r3, #0
 80069b0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80069b2:	27a3      	movs	r7, #163	; 0xa3
 80069b4:	6013      	str	r3, [r2, #0]
 80069b6:	e789      	b.n	80068cc <__gethex+0x124>
 80069b8:	1e73      	subs	r3, r6, #1
 80069ba:	9a06      	ldr	r2, [sp, #24]
 80069bc:	9307      	str	r3, [sp, #28]
 80069be:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80069c2:	4293      	cmp	r3, r2
 80069c4:	d019      	beq.n	80069fa <__gethex+0x252>
 80069c6:	f1bb 0f20 	cmp.w	fp, #32
 80069ca:	d107      	bne.n	80069dc <__gethex+0x234>
 80069cc:	9b04      	ldr	r3, [sp, #16]
 80069ce:	9a01      	ldr	r2, [sp, #4]
 80069d0:	f843 2b04 	str.w	r2, [r3], #4
 80069d4:	9304      	str	r3, [sp, #16]
 80069d6:	2300      	movs	r3, #0
 80069d8:	469b      	mov	fp, r3
 80069da:	9301      	str	r3, [sp, #4]
 80069dc:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80069e0:	f7ff fecd 	bl	800677e <__hexdig_fun>
 80069e4:	9b01      	ldr	r3, [sp, #4]
 80069e6:	f000 000f 	and.w	r0, r0, #15
 80069ea:	fa00 f00b 	lsl.w	r0, r0, fp
 80069ee:	4303      	orrs	r3, r0
 80069f0:	9301      	str	r3, [sp, #4]
 80069f2:	f10b 0b04 	add.w	fp, fp, #4
 80069f6:	9b07      	ldr	r3, [sp, #28]
 80069f8:	e00d      	b.n	8006a16 <__gethex+0x26e>
 80069fa:	9a08      	ldr	r2, [sp, #32]
 80069fc:	1e73      	subs	r3, r6, #1
 80069fe:	4413      	add	r3, r2
 8006a00:	42bb      	cmp	r3, r7
 8006a02:	d3e0      	bcc.n	80069c6 <__gethex+0x21e>
 8006a04:	4618      	mov	r0, r3
 8006a06:	4652      	mov	r2, sl
 8006a08:	9903      	ldr	r1, [sp, #12]
 8006a0a:	9309      	str	r3, [sp, #36]	; 0x24
 8006a0c:	f001 fa76 	bl	8007efc <strncmp>
 8006a10:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a12:	2800      	cmp	r0, #0
 8006a14:	d1d7      	bne.n	80069c6 <__gethex+0x21e>
 8006a16:	461e      	mov	r6, r3
 8006a18:	e78c      	b.n	8006934 <__gethex+0x18c>
 8006a1a:	f04f 0a03 	mov.w	sl, #3
 8006a1e:	e7b9      	b.n	8006994 <__gethex+0x1ec>
 8006a20:	da09      	bge.n	8006a36 <__gethex+0x28e>
 8006a22:	1bf7      	subs	r7, r6, r7
 8006a24:	4621      	mov	r1, r4
 8006a26:	463a      	mov	r2, r7
 8006a28:	9802      	ldr	r0, [sp, #8]
 8006a2a:	f000 fc4d 	bl	80072c8 <__lshift>
 8006a2e:	4604      	mov	r4, r0
 8006a30:	1bed      	subs	r5, r5, r7
 8006a32:	f100 0914 	add.w	r9, r0, #20
 8006a36:	f04f 0a00 	mov.w	sl, #0
 8006a3a:	e7b0      	b.n	800699e <__gethex+0x1f6>
 8006a3c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8006a40:	42a8      	cmp	r0, r5
 8006a42:	dd72      	ble.n	8006b2a <__gethex+0x382>
 8006a44:	1b45      	subs	r5, r0, r5
 8006a46:	42ae      	cmp	r6, r5
 8006a48:	dc35      	bgt.n	8006ab6 <__gethex+0x30e>
 8006a4a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006a4e:	2b02      	cmp	r3, #2
 8006a50:	d029      	beq.n	8006aa6 <__gethex+0x2fe>
 8006a52:	2b03      	cmp	r3, #3
 8006a54:	d02b      	beq.n	8006aae <__gethex+0x306>
 8006a56:	2b01      	cmp	r3, #1
 8006a58:	d11c      	bne.n	8006a94 <__gethex+0x2ec>
 8006a5a:	42ae      	cmp	r6, r5
 8006a5c:	d11a      	bne.n	8006a94 <__gethex+0x2ec>
 8006a5e:	2e01      	cmp	r6, #1
 8006a60:	d112      	bne.n	8006a88 <__gethex+0x2e0>
 8006a62:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8006a66:	9a05      	ldr	r2, [sp, #20]
 8006a68:	2762      	movs	r7, #98	; 0x62
 8006a6a:	6013      	str	r3, [r2, #0]
 8006a6c:	2301      	movs	r3, #1
 8006a6e:	6123      	str	r3, [r4, #16]
 8006a70:	f8c9 3000 	str.w	r3, [r9]
 8006a74:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006a76:	601c      	str	r4, [r3, #0]
 8006a78:	e728      	b.n	80068cc <__gethex+0x124>
 8006a7a:	bf00      	nop
 8006a7c:	08008b28 	.word	0x08008b28
 8006a80:	08008ab1 	.word	0x08008ab1
 8006a84:	08008ac2 	.word	0x08008ac2
 8006a88:	4620      	mov	r0, r4
 8006a8a:	1e71      	subs	r1, r6, #1
 8006a8c:	f000 fe5b 	bl	8007746 <__any_on>
 8006a90:	2800      	cmp	r0, #0
 8006a92:	d1e6      	bne.n	8006a62 <__gethex+0x2ba>
 8006a94:	4621      	mov	r1, r4
 8006a96:	9802      	ldr	r0, [sp, #8]
 8006a98:	f000 f9fe 	bl	8006e98 <_Bfree>
 8006a9c:	2300      	movs	r3, #0
 8006a9e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8006aa0:	2750      	movs	r7, #80	; 0x50
 8006aa2:	6013      	str	r3, [r2, #0]
 8006aa4:	e712      	b.n	80068cc <__gethex+0x124>
 8006aa6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d1f3      	bne.n	8006a94 <__gethex+0x2ec>
 8006aac:	e7d9      	b.n	8006a62 <__gethex+0x2ba>
 8006aae:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d1d6      	bne.n	8006a62 <__gethex+0x2ba>
 8006ab4:	e7ee      	b.n	8006a94 <__gethex+0x2ec>
 8006ab6:	1e6f      	subs	r7, r5, #1
 8006ab8:	f1ba 0f00 	cmp.w	sl, #0
 8006abc:	d132      	bne.n	8006b24 <__gethex+0x37c>
 8006abe:	b127      	cbz	r7, 8006aca <__gethex+0x322>
 8006ac0:	4639      	mov	r1, r7
 8006ac2:	4620      	mov	r0, r4
 8006ac4:	f000 fe3f 	bl	8007746 <__any_on>
 8006ac8:	4682      	mov	sl, r0
 8006aca:	2101      	movs	r1, #1
 8006acc:	117b      	asrs	r3, r7, #5
 8006ace:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8006ad2:	f007 071f 	and.w	r7, r7, #31
 8006ad6:	fa01 f707 	lsl.w	r7, r1, r7
 8006ada:	421f      	tst	r7, r3
 8006adc:	f04f 0702 	mov.w	r7, #2
 8006ae0:	4629      	mov	r1, r5
 8006ae2:	4620      	mov	r0, r4
 8006ae4:	bf18      	it	ne
 8006ae6:	f04a 0a02 	orrne.w	sl, sl, #2
 8006aea:	1b76      	subs	r6, r6, r5
 8006aec:	f7ff fdf4 	bl	80066d8 <rshift>
 8006af0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8006af4:	f1ba 0f00 	cmp.w	sl, #0
 8006af8:	d048      	beq.n	8006b8c <__gethex+0x3e4>
 8006afa:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8006afe:	2b02      	cmp	r3, #2
 8006b00:	d015      	beq.n	8006b2e <__gethex+0x386>
 8006b02:	2b03      	cmp	r3, #3
 8006b04:	d017      	beq.n	8006b36 <__gethex+0x38e>
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d109      	bne.n	8006b1e <__gethex+0x376>
 8006b0a:	f01a 0f02 	tst.w	sl, #2
 8006b0e:	d006      	beq.n	8006b1e <__gethex+0x376>
 8006b10:	f8d9 0000 	ldr.w	r0, [r9]
 8006b14:	ea4a 0a00 	orr.w	sl, sl, r0
 8006b18:	f01a 0f01 	tst.w	sl, #1
 8006b1c:	d10e      	bne.n	8006b3c <__gethex+0x394>
 8006b1e:	f047 0710 	orr.w	r7, r7, #16
 8006b22:	e033      	b.n	8006b8c <__gethex+0x3e4>
 8006b24:	f04f 0a01 	mov.w	sl, #1
 8006b28:	e7cf      	b.n	8006aca <__gethex+0x322>
 8006b2a:	2701      	movs	r7, #1
 8006b2c:	e7e2      	b.n	8006af4 <__gethex+0x34c>
 8006b2e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b30:	f1c3 0301 	rsb	r3, r3, #1
 8006b34:	9315      	str	r3, [sp, #84]	; 0x54
 8006b36:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006b38:	2b00      	cmp	r3, #0
 8006b3a:	d0f0      	beq.n	8006b1e <__gethex+0x376>
 8006b3c:	f04f 0c00 	mov.w	ip, #0
 8006b40:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8006b44:	f104 0314 	add.w	r3, r4, #20
 8006b48:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8006b4c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8006b50:	4618      	mov	r0, r3
 8006b52:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b56:	f1b2 3fff 	cmp.w	r2, #4294967295
 8006b5a:	d01c      	beq.n	8006b96 <__gethex+0x3ee>
 8006b5c:	3201      	adds	r2, #1
 8006b5e:	6002      	str	r2, [r0, #0]
 8006b60:	2f02      	cmp	r7, #2
 8006b62:	f104 0314 	add.w	r3, r4, #20
 8006b66:	d13d      	bne.n	8006be4 <__gethex+0x43c>
 8006b68:	f8d8 2000 	ldr.w	r2, [r8]
 8006b6c:	3a01      	subs	r2, #1
 8006b6e:	42b2      	cmp	r2, r6
 8006b70:	d10a      	bne.n	8006b88 <__gethex+0x3e0>
 8006b72:	2201      	movs	r2, #1
 8006b74:	1171      	asrs	r1, r6, #5
 8006b76:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8006b7a:	f006 061f 	and.w	r6, r6, #31
 8006b7e:	fa02 f606 	lsl.w	r6, r2, r6
 8006b82:	421e      	tst	r6, r3
 8006b84:	bf18      	it	ne
 8006b86:	4617      	movne	r7, r2
 8006b88:	f047 0720 	orr.w	r7, r7, #32
 8006b8c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006b8e:	601c      	str	r4, [r3, #0]
 8006b90:	9b05      	ldr	r3, [sp, #20]
 8006b92:	601d      	str	r5, [r3, #0]
 8006b94:	e69a      	b.n	80068cc <__gethex+0x124>
 8006b96:	4299      	cmp	r1, r3
 8006b98:	f843 cc04 	str.w	ip, [r3, #-4]
 8006b9c:	d8d8      	bhi.n	8006b50 <__gethex+0x3a8>
 8006b9e:	68a3      	ldr	r3, [r4, #8]
 8006ba0:	459b      	cmp	fp, r3
 8006ba2:	db17      	blt.n	8006bd4 <__gethex+0x42c>
 8006ba4:	6861      	ldr	r1, [r4, #4]
 8006ba6:	9802      	ldr	r0, [sp, #8]
 8006ba8:	3101      	adds	r1, #1
 8006baa:	f000 f935 	bl	8006e18 <_Balloc>
 8006bae:	4681      	mov	r9, r0
 8006bb0:	b918      	cbnz	r0, 8006bba <__gethex+0x412>
 8006bb2:	4602      	mov	r2, r0
 8006bb4:	2184      	movs	r1, #132	; 0x84
 8006bb6:	4b19      	ldr	r3, [pc, #100]	; (8006c1c <__gethex+0x474>)
 8006bb8:	e6ab      	b.n	8006912 <__gethex+0x16a>
 8006bba:	6922      	ldr	r2, [r4, #16]
 8006bbc:	f104 010c 	add.w	r1, r4, #12
 8006bc0:	3202      	adds	r2, #2
 8006bc2:	0092      	lsls	r2, r2, #2
 8006bc4:	300c      	adds	r0, #12
 8006bc6:	f000 f919 	bl	8006dfc <memcpy>
 8006bca:	4621      	mov	r1, r4
 8006bcc:	9802      	ldr	r0, [sp, #8]
 8006bce:	f000 f963 	bl	8006e98 <_Bfree>
 8006bd2:	464c      	mov	r4, r9
 8006bd4:	6923      	ldr	r3, [r4, #16]
 8006bd6:	1c5a      	adds	r2, r3, #1
 8006bd8:	6122      	str	r2, [r4, #16]
 8006bda:	2201      	movs	r2, #1
 8006bdc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006be0:	615a      	str	r2, [r3, #20]
 8006be2:	e7bd      	b.n	8006b60 <__gethex+0x3b8>
 8006be4:	6922      	ldr	r2, [r4, #16]
 8006be6:	455a      	cmp	r2, fp
 8006be8:	dd0b      	ble.n	8006c02 <__gethex+0x45a>
 8006bea:	2101      	movs	r1, #1
 8006bec:	4620      	mov	r0, r4
 8006bee:	f7ff fd73 	bl	80066d8 <rshift>
 8006bf2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006bf6:	3501      	adds	r5, #1
 8006bf8:	42ab      	cmp	r3, r5
 8006bfa:	f6ff aed4 	blt.w	80069a6 <__gethex+0x1fe>
 8006bfe:	2701      	movs	r7, #1
 8006c00:	e7c2      	b.n	8006b88 <__gethex+0x3e0>
 8006c02:	f016 061f 	ands.w	r6, r6, #31
 8006c06:	d0fa      	beq.n	8006bfe <__gethex+0x456>
 8006c08:	4453      	add	r3, sl
 8006c0a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8006c0e:	f000 f9f5 	bl	8006ffc <__hi0bits>
 8006c12:	f1c6 0620 	rsb	r6, r6, #32
 8006c16:	42b0      	cmp	r0, r6
 8006c18:	dbe7      	blt.n	8006bea <__gethex+0x442>
 8006c1a:	e7f0      	b.n	8006bfe <__gethex+0x456>
 8006c1c:	08008ab1 	.word	0x08008ab1

08006c20 <L_shift>:
 8006c20:	f1c2 0208 	rsb	r2, r2, #8
 8006c24:	0092      	lsls	r2, r2, #2
 8006c26:	b570      	push	{r4, r5, r6, lr}
 8006c28:	f1c2 0620 	rsb	r6, r2, #32
 8006c2c:	6843      	ldr	r3, [r0, #4]
 8006c2e:	6804      	ldr	r4, [r0, #0]
 8006c30:	fa03 f506 	lsl.w	r5, r3, r6
 8006c34:	432c      	orrs	r4, r5
 8006c36:	40d3      	lsrs	r3, r2
 8006c38:	6004      	str	r4, [r0, #0]
 8006c3a:	f840 3f04 	str.w	r3, [r0, #4]!
 8006c3e:	4288      	cmp	r0, r1
 8006c40:	d3f4      	bcc.n	8006c2c <L_shift+0xc>
 8006c42:	bd70      	pop	{r4, r5, r6, pc}

08006c44 <__match>:
 8006c44:	b530      	push	{r4, r5, lr}
 8006c46:	6803      	ldr	r3, [r0, #0]
 8006c48:	3301      	adds	r3, #1
 8006c4a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006c4e:	b914      	cbnz	r4, 8006c56 <__match+0x12>
 8006c50:	6003      	str	r3, [r0, #0]
 8006c52:	2001      	movs	r0, #1
 8006c54:	bd30      	pop	{r4, r5, pc}
 8006c56:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006c5a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8006c5e:	2d19      	cmp	r5, #25
 8006c60:	bf98      	it	ls
 8006c62:	3220      	addls	r2, #32
 8006c64:	42a2      	cmp	r2, r4
 8006c66:	d0f0      	beq.n	8006c4a <__match+0x6>
 8006c68:	2000      	movs	r0, #0
 8006c6a:	e7f3      	b.n	8006c54 <__match+0x10>

08006c6c <__hexnan>:
 8006c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c70:	2500      	movs	r5, #0
 8006c72:	680b      	ldr	r3, [r1, #0]
 8006c74:	4682      	mov	sl, r0
 8006c76:	115e      	asrs	r6, r3, #5
 8006c78:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8006c7c:	f013 031f 	ands.w	r3, r3, #31
 8006c80:	bf18      	it	ne
 8006c82:	3604      	addne	r6, #4
 8006c84:	1f37      	subs	r7, r6, #4
 8006c86:	46b9      	mov	r9, r7
 8006c88:	463c      	mov	r4, r7
 8006c8a:	46ab      	mov	fp, r5
 8006c8c:	b087      	sub	sp, #28
 8006c8e:	4690      	mov	r8, r2
 8006c90:	6802      	ldr	r2, [r0, #0]
 8006c92:	9301      	str	r3, [sp, #4]
 8006c94:	f846 5c04 	str.w	r5, [r6, #-4]
 8006c98:	9502      	str	r5, [sp, #8]
 8006c9a:	7851      	ldrb	r1, [r2, #1]
 8006c9c:	1c53      	adds	r3, r2, #1
 8006c9e:	9303      	str	r3, [sp, #12]
 8006ca0:	b341      	cbz	r1, 8006cf4 <__hexnan+0x88>
 8006ca2:	4608      	mov	r0, r1
 8006ca4:	9205      	str	r2, [sp, #20]
 8006ca6:	9104      	str	r1, [sp, #16]
 8006ca8:	f7ff fd69 	bl	800677e <__hexdig_fun>
 8006cac:	2800      	cmp	r0, #0
 8006cae:	d14f      	bne.n	8006d50 <__hexnan+0xe4>
 8006cb0:	9904      	ldr	r1, [sp, #16]
 8006cb2:	9a05      	ldr	r2, [sp, #20]
 8006cb4:	2920      	cmp	r1, #32
 8006cb6:	d818      	bhi.n	8006cea <__hexnan+0x7e>
 8006cb8:	9b02      	ldr	r3, [sp, #8]
 8006cba:	459b      	cmp	fp, r3
 8006cbc:	dd13      	ble.n	8006ce6 <__hexnan+0x7a>
 8006cbe:	454c      	cmp	r4, r9
 8006cc0:	d206      	bcs.n	8006cd0 <__hexnan+0x64>
 8006cc2:	2d07      	cmp	r5, #7
 8006cc4:	dc04      	bgt.n	8006cd0 <__hexnan+0x64>
 8006cc6:	462a      	mov	r2, r5
 8006cc8:	4649      	mov	r1, r9
 8006cca:	4620      	mov	r0, r4
 8006ccc:	f7ff ffa8 	bl	8006c20 <L_shift>
 8006cd0:	4544      	cmp	r4, r8
 8006cd2:	d950      	bls.n	8006d76 <__hexnan+0x10a>
 8006cd4:	2300      	movs	r3, #0
 8006cd6:	f1a4 0904 	sub.w	r9, r4, #4
 8006cda:	f844 3c04 	str.w	r3, [r4, #-4]
 8006cde:	461d      	mov	r5, r3
 8006ce0:	464c      	mov	r4, r9
 8006ce2:	f8cd b008 	str.w	fp, [sp, #8]
 8006ce6:	9a03      	ldr	r2, [sp, #12]
 8006ce8:	e7d7      	b.n	8006c9a <__hexnan+0x2e>
 8006cea:	2929      	cmp	r1, #41	; 0x29
 8006cec:	d156      	bne.n	8006d9c <__hexnan+0x130>
 8006cee:	3202      	adds	r2, #2
 8006cf0:	f8ca 2000 	str.w	r2, [sl]
 8006cf4:	f1bb 0f00 	cmp.w	fp, #0
 8006cf8:	d050      	beq.n	8006d9c <__hexnan+0x130>
 8006cfa:	454c      	cmp	r4, r9
 8006cfc:	d206      	bcs.n	8006d0c <__hexnan+0xa0>
 8006cfe:	2d07      	cmp	r5, #7
 8006d00:	dc04      	bgt.n	8006d0c <__hexnan+0xa0>
 8006d02:	462a      	mov	r2, r5
 8006d04:	4649      	mov	r1, r9
 8006d06:	4620      	mov	r0, r4
 8006d08:	f7ff ff8a 	bl	8006c20 <L_shift>
 8006d0c:	4544      	cmp	r4, r8
 8006d0e:	d934      	bls.n	8006d7a <__hexnan+0x10e>
 8006d10:	4623      	mov	r3, r4
 8006d12:	f1a8 0204 	sub.w	r2, r8, #4
 8006d16:	f853 1b04 	ldr.w	r1, [r3], #4
 8006d1a:	429f      	cmp	r7, r3
 8006d1c:	f842 1f04 	str.w	r1, [r2, #4]!
 8006d20:	d2f9      	bcs.n	8006d16 <__hexnan+0xaa>
 8006d22:	1b3b      	subs	r3, r7, r4
 8006d24:	f023 0303 	bic.w	r3, r3, #3
 8006d28:	3304      	adds	r3, #4
 8006d2a:	3401      	adds	r4, #1
 8006d2c:	3e03      	subs	r6, #3
 8006d2e:	42b4      	cmp	r4, r6
 8006d30:	bf88      	it	hi
 8006d32:	2304      	movhi	r3, #4
 8006d34:	2200      	movs	r2, #0
 8006d36:	4443      	add	r3, r8
 8006d38:	f843 2b04 	str.w	r2, [r3], #4
 8006d3c:	429f      	cmp	r7, r3
 8006d3e:	d2fb      	bcs.n	8006d38 <__hexnan+0xcc>
 8006d40:	683b      	ldr	r3, [r7, #0]
 8006d42:	b91b      	cbnz	r3, 8006d4c <__hexnan+0xe0>
 8006d44:	4547      	cmp	r7, r8
 8006d46:	d127      	bne.n	8006d98 <__hexnan+0x12c>
 8006d48:	2301      	movs	r3, #1
 8006d4a:	603b      	str	r3, [r7, #0]
 8006d4c:	2005      	movs	r0, #5
 8006d4e:	e026      	b.n	8006d9e <__hexnan+0x132>
 8006d50:	3501      	adds	r5, #1
 8006d52:	2d08      	cmp	r5, #8
 8006d54:	f10b 0b01 	add.w	fp, fp, #1
 8006d58:	dd06      	ble.n	8006d68 <__hexnan+0xfc>
 8006d5a:	4544      	cmp	r4, r8
 8006d5c:	d9c3      	bls.n	8006ce6 <__hexnan+0x7a>
 8006d5e:	2300      	movs	r3, #0
 8006d60:	2501      	movs	r5, #1
 8006d62:	f844 3c04 	str.w	r3, [r4, #-4]
 8006d66:	3c04      	subs	r4, #4
 8006d68:	6822      	ldr	r2, [r4, #0]
 8006d6a:	f000 000f 	and.w	r0, r0, #15
 8006d6e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8006d72:	6022      	str	r2, [r4, #0]
 8006d74:	e7b7      	b.n	8006ce6 <__hexnan+0x7a>
 8006d76:	2508      	movs	r5, #8
 8006d78:	e7b5      	b.n	8006ce6 <__hexnan+0x7a>
 8006d7a:	9b01      	ldr	r3, [sp, #4]
 8006d7c:	2b00      	cmp	r3, #0
 8006d7e:	d0df      	beq.n	8006d40 <__hexnan+0xd4>
 8006d80:	f04f 32ff 	mov.w	r2, #4294967295
 8006d84:	f1c3 0320 	rsb	r3, r3, #32
 8006d88:	fa22 f303 	lsr.w	r3, r2, r3
 8006d8c:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8006d90:	401a      	ands	r2, r3
 8006d92:	f846 2c04 	str.w	r2, [r6, #-4]
 8006d96:	e7d3      	b.n	8006d40 <__hexnan+0xd4>
 8006d98:	3f04      	subs	r7, #4
 8006d9a:	e7d1      	b.n	8006d40 <__hexnan+0xd4>
 8006d9c:	2004      	movs	r0, #4
 8006d9e:	b007      	add	sp, #28
 8006da0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006da4 <_localeconv_r>:
 8006da4:	4800      	ldr	r0, [pc, #0]	; (8006da8 <_localeconv_r+0x4>)
 8006da6:	4770      	bx	lr
 8006da8:	20000164 	.word	0x20000164

08006dac <malloc>:
 8006dac:	4b02      	ldr	r3, [pc, #8]	; (8006db8 <malloc+0xc>)
 8006dae:	4601      	mov	r1, r0
 8006db0:	6818      	ldr	r0, [r3, #0]
 8006db2:	f000 bd65 	b.w	8007880 <_malloc_r>
 8006db6:	bf00      	nop
 8006db8:	2000000c 	.word	0x2000000c

08006dbc <__ascii_mbtowc>:
 8006dbc:	b082      	sub	sp, #8
 8006dbe:	b901      	cbnz	r1, 8006dc2 <__ascii_mbtowc+0x6>
 8006dc0:	a901      	add	r1, sp, #4
 8006dc2:	b142      	cbz	r2, 8006dd6 <__ascii_mbtowc+0x1a>
 8006dc4:	b14b      	cbz	r3, 8006dda <__ascii_mbtowc+0x1e>
 8006dc6:	7813      	ldrb	r3, [r2, #0]
 8006dc8:	600b      	str	r3, [r1, #0]
 8006dca:	7812      	ldrb	r2, [r2, #0]
 8006dcc:	1e10      	subs	r0, r2, #0
 8006dce:	bf18      	it	ne
 8006dd0:	2001      	movne	r0, #1
 8006dd2:	b002      	add	sp, #8
 8006dd4:	4770      	bx	lr
 8006dd6:	4610      	mov	r0, r2
 8006dd8:	e7fb      	b.n	8006dd2 <__ascii_mbtowc+0x16>
 8006dda:	f06f 0001 	mvn.w	r0, #1
 8006dde:	e7f8      	b.n	8006dd2 <__ascii_mbtowc+0x16>

08006de0 <memchr>:
 8006de0:	4603      	mov	r3, r0
 8006de2:	b510      	push	{r4, lr}
 8006de4:	b2c9      	uxtb	r1, r1
 8006de6:	4402      	add	r2, r0
 8006de8:	4293      	cmp	r3, r2
 8006dea:	4618      	mov	r0, r3
 8006dec:	d101      	bne.n	8006df2 <memchr+0x12>
 8006dee:	2000      	movs	r0, #0
 8006df0:	e003      	b.n	8006dfa <memchr+0x1a>
 8006df2:	7804      	ldrb	r4, [r0, #0]
 8006df4:	3301      	adds	r3, #1
 8006df6:	428c      	cmp	r4, r1
 8006df8:	d1f6      	bne.n	8006de8 <memchr+0x8>
 8006dfa:	bd10      	pop	{r4, pc}

08006dfc <memcpy>:
 8006dfc:	440a      	add	r2, r1
 8006dfe:	4291      	cmp	r1, r2
 8006e00:	f100 33ff 	add.w	r3, r0, #4294967295
 8006e04:	d100      	bne.n	8006e08 <memcpy+0xc>
 8006e06:	4770      	bx	lr
 8006e08:	b510      	push	{r4, lr}
 8006e0a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006e0e:	4291      	cmp	r1, r2
 8006e10:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006e14:	d1f9      	bne.n	8006e0a <memcpy+0xe>
 8006e16:	bd10      	pop	{r4, pc}

08006e18 <_Balloc>:
 8006e18:	b570      	push	{r4, r5, r6, lr}
 8006e1a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e1c:	4604      	mov	r4, r0
 8006e1e:	460d      	mov	r5, r1
 8006e20:	b976      	cbnz	r6, 8006e40 <_Balloc+0x28>
 8006e22:	2010      	movs	r0, #16
 8006e24:	f7ff ffc2 	bl	8006dac <malloc>
 8006e28:	4602      	mov	r2, r0
 8006e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8006e2c:	b920      	cbnz	r0, 8006e38 <_Balloc+0x20>
 8006e2e:	2166      	movs	r1, #102	; 0x66
 8006e30:	4b17      	ldr	r3, [pc, #92]	; (8006e90 <_Balloc+0x78>)
 8006e32:	4818      	ldr	r0, [pc, #96]	; (8006e94 <_Balloc+0x7c>)
 8006e34:	f7fe fda4 	bl	8005980 <__assert_func>
 8006e38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006e3c:	6006      	str	r6, [r0, #0]
 8006e3e:	60c6      	str	r6, [r0, #12]
 8006e40:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006e42:	68f3      	ldr	r3, [r6, #12]
 8006e44:	b183      	cbz	r3, 8006e68 <_Balloc+0x50>
 8006e46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e48:	68db      	ldr	r3, [r3, #12]
 8006e4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006e4e:	b9b8      	cbnz	r0, 8006e80 <_Balloc+0x68>
 8006e50:	2101      	movs	r1, #1
 8006e52:	fa01 f605 	lsl.w	r6, r1, r5
 8006e56:	1d72      	adds	r2, r6, #5
 8006e58:	4620      	mov	r0, r4
 8006e5a:	0092      	lsls	r2, r2, #2
 8006e5c:	f000 fc94 	bl	8007788 <_calloc_r>
 8006e60:	b160      	cbz	r0, 8006e7c <_Balloc+0x64>
 8006e62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006e66:	e00e      	b.n	8006e86 <_Balloc+0x6e>
 8006e68:	2221      	movs	r2, #33	; 0x21
 8006e6a:	2104      	movs	r1, #4
 8006e6c:	4620      	mov	r0, r4
 8006e6e:	f000 fc8b 	bl	8007788 <_calloc_r>
 8006e72:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006e74:	60f0      	str	r0, [r6, #12]
 8006e76:	68db      	ldr	r3, [r3, #12]
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d1e4      	bne.n	8006e46 <_Balloc+0x2e>
 8006e7c:	2000      	movs	r0, #0
 8006e7e:	bd70      	pop	{r4, r5, r6, pc}
 8006e80:	6802      	ldr	r2, [r0, #0]
 8006e82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006e86:	2300      	movs	r3, #0
 8006e88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006e8c:	e7f7      	b.n	8006e7e <_Balloc+0x66>
 8006e8e:	bf00      	nop
 8006e90:	08008898 	.word	0x08008898
 8006e94:	08008b3c 	.word	0x08008b3c

08006e98 <_Bfree>:
 8006e98:	b570      	push	{r4, r5, r6, lr}
 8006e9a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006e9c:	4605      	mov	r5, r0
 8006e9e:	460c      	mov	r4, r1
 8006ea0:	b976      	cbnz	r6, 8006ec0 <_Bfree+0x28>
 8006ea2:	2010      	movs	r0, #16
 8006ea4:	f7ff ff82 	bl	8006dac <malloc>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	6268      	str	r0, [r5, #36]	; 0x24
 8006eac:	b920      	cbnz	r0, 8006eb8 <_Bfree+0x20>
 8006eae:	218a      	movs	r1, #138	; 0x8a
 8006eb0:	4b08      	ldr	r3, [pc, #32]	; (8006ed4 <_Bfree+0x3c>)
 8006eb2:	4809      	ldr	r0, [pc, #36]	; (8006ed8 <_Bfree+0x40>)
 8006eb4:	f7fe fd64 	bl	8005980 <__assert_func>
 8006eb8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ebc:	6006      	str	r6, [r0, #0]
 8006ebe:	60c6      	str	r6, [r0, #12]
 8006ec0:	b13c      	cbz	r4, 8006ed2 <_Bfree+0x3a>
 8006ec2:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ec4:	6862      	ldr	r2, [r4, #4]
 8006ec6:	68db      	ldr	r3, [r3, #12]
 8006ec8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ecc:	6021      	str	r1, [r4, #0]
 8006ece:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ed2:	bd70      	pop	{r4, r5, r6, pc}
 8006ed4:	08008898 	.word	0x08008898
 8006ed8:	08008b3c 	.word	0x08008b3c

08006edc <__multadd>:
 8006edc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ee0:	4607      	mov	r7, r0
 8006ee2:	460c      	mov	r4, r1
 8006ee4:	461e      	mov	r6, r3
 8006ee6:	2000      	movs	r0, #0
 8006ee8:	690d      	ldr	r5, [r1, #16]
 8006eea:	f101 0c14 	add.w	ip, r1, #20
 8006eee:	f8dc 3000 	ldr.w	r3, [ip]
 8006ef2:	3001      	adds	r0, #1
 8006ef4:	b299      	uxth	r1, r3
 8006ef6:	fb02 6101 	mla	r1, r2, r1, r6
 8006efa:	0c1e      	lsrs	r6, r3, #16
 8006efc:	0c0b      	lsrs	r3, r1, #16
 8006efe:	fb02 3306 	mla	r3, r2, r6, r3
 8006f02:	b289      	uxth	r1, r1
 8006f04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006f08:	4285      	cmp	r5, r0
 8006f0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006f0e:	f84c 1b04 	str.w	r1, [ip], #4
 8006f12:	dcec      	bgt.n	8006eee <__multadd+0x12>
 8006f14:	b30e      	cbz	r6, 8006f5a <__multadd+0x7e>
 8006f16:	68a3      	ldr	r3, [r4, #8]
 8006f18:	42ab      	cmp	r3, r5
 8006f1a:	dc19      	bgt.n	8006f50 <__multadd+0x74>
 8006f1c:	6861      	ldr	r1, [r4, #4]
 8006f1e:	4638      	mov	r0, r7
 8006f20:	3101      	adds	r1, #1
 8006f22:	f7ff ff79 	bl	8006e18 <_Balloc>
 8006f26:	4680      	mov	r8, r0
 8006f28:	b928      	cbnz	r0, 8006f36 <__multadd+0x5a>
 8006f2a:	4602      	mov	r2, r0
 8006f2c:	21b5      	movs	r1, #181	; 0xb5
 8006f2e:	4b0c      	ldr	r3, [pc, #48]	; (8006f60 <__multadd+0x84>)
 8006f30:	480c      	ldr	r0, [pc, #48]	; (8006f64 <__multadd+0x88>)
 8006f32:	f7fe fd25 	bl	8005980 <__assert_func>
 8006f36:	6922      	ldr	r2, [r4, #16]
 8006f38:	f104 010c 	add.w	r1, r4, #12
 8006f3c:	3202      	adds	r2, #2
 8006f3e:	0092      	lsls	r2, r2, #2
 8006f40:	300c      	adds	r0, #12
 8006f42:	f7ff ff5b 	bl	8006dfc <memcpy>
 8006f46:	4621      	mov	r1, r4
 8006f48:	4638      	mov	r0, r7
 8006f4a:	f7ff ffa5 	bl	8006e98 <_Bfree>
 8006f4e:	4644      	mov	r4, r8
 8006f50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006f54:	3501      	adds	r5, #1
 8006f56:	615e      	str	r6, [r3, #20]
 8006f58:	6125      	str	r5, [r4, #16]
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f60:	08008ab1 	.word	0x08008ab1
 8006f64:	08008b3c 	.word	0x08008b3c

08006f68 <__s2b>:
 8006f68:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f6c:	4615      	mov	r5, r2
 8006f6e:	2209      	movs	r2, #9
 8006f70:	461f      	mov	r7, r3
 8006f72:	3308      	adds	r3, #8
 8006f74:	460c      	mov	r4, r1
 8006f76:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f7a:	4606      	mov	r6, r0
 8006f7c:	2201      	movs	r2, #1
 8006f7e:	2100      	movs	r1, #0
 8006f80:	429a      	cmp	r2, r3
 8006f82:	db09      	blt.n	8006f98 <__s2b+0x30>
 8006f84:	4630      	mov	r0, r6
 8006f86:	f7ff ff47 	bl	8006e18 <_Balloc>
 8006f8a:	b940      	cbnz	r0, 8006f9e <__s2b+0x36>
 8006f8c:	4602      	mov	r2, r0
 8006f8e:	21ce      	movs	r1, #206	; 0xce
 8006f90:	4b18      	ldr	r3, [pc, #96]	; (8006ff4 <__s2b+0x8c>)
 8006f92:	4819      	ldr	r0, [pc, #100]	; (8006ff8 <__s2b+0x90>)
 8006f94:	f7fe fcf4 	bl	8005980 <__assert_func>
 8006f98:	0052      	lsls	r2, r2, #1
 8006f9a:	3101      	adds	r1, #1
 8006f9c:	e7f0      	b.n	8006f80 <__s2b+0x18>
 8006f9e:	9b08      	ldr	r3, [sp, #32]
 8006fa0:	2d09      	cmp	r5, #9
 8006fa2:	6143      	str	r3, [r0, #20]
 8006fa4:	f04f 0301 	mov.w	r3, #1
 8006fa8:	6103      	str	r3, [r0, #16]
 8006faa:	dd16      	ble.n	8006fda <__s2b+0x72>
 8006fac:	f104 0909 	add.w	r9, r4, #9
 8006fb0:	46c8      	mov	r8, r9
 8006fb2:	442c      	add	r4, r5
 8006fb4:	f818 3b01 	ldrb.w	r3, [r8], #1
 8006fb8:	4601      	mov	r1, r0
 8006fba:	220a      	movs	r2, #10
 8006fbc:	4630      	mov	r0, r6
 8006fbe:	3b30      	subs	r3, #48	; 0x30
 8006fc0:	f7ff ff8c 	bl	8006edc <__multadd>
 8006fc4:	45a0      	cmp	r8, r4
 8006fc6:	d1f5      	bne.n	8006fb4 <__s2b+0x4c>
 8006fc8:	f1a5 0408 	sub.w	r4, r5, #8
 8006fcc:	444c      	add	r4, r9
 8006fce:	1b2d      	subs	r5, r5, r4
 8006fd0:	1963      	adds	r3, r4, r5
 8006fd2:	42bb      	cmp	r3, r7
 8006fd4:	db04      	blt.n	8006fe0 <__s2b+0x78>
 8006fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fda:	2509      	movs	r5, #9
 8006fdc:	340a      	adds	r4, #10
 8006fde:	e7f6      	b.n	8006fce <__s2b+0x66>
 8006fe0:	f814 3b01 	ldrb.w	r3, [r4], #1
 8006fe4:	4601      	mov	r1, r0
 8006fe6:	220a      	movs	r2, #10
 8006fe8:	4630      	mov	r0, r6
 8006fea:	3b30      	subs	r3, #48	; 0x30
 8006fec:	f7ff ff76 	bl	8006edc <__multadd>
 8006ff0:	e7ee      	b.n	8006fd0 <__s2b+0x68>
 8006ff2:	bf00      	nop
 8006ff4:	08008ab1 	.word	0x08008ab1
 8006ff8:	08008b3c 	.word	0x08008b3c

08006ffc <__hi0bits>:
 8006ffc:	0c02      	lsrs	r2, r0, #16
 8006ffe:	0412      	lsls	r2, r2, #16
 8007000:	4603      	mov	r3, r0
 8007002:	b9ca      	cbnz	r2, 8007038 <__hi0bits+0x3c>
 8007004:	0403      	lsls	r3, r0, #16
 8007006:	2010      	movs	r0, #16
 8007008:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800700c:	bf04      	itt	eq
 800700e:	021b      	lsleq	r3, r3, #8
 8007010:	3008      	addeq	r0, #8
 8007012:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8007016:	bf04      	itt	eq
 8007018:	011b      	lsleq	r3, r3, #4
 800701a:	3004      	addeq	r0, #4
 800701c:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8007020:	bf04      	itt	eq
 8007022:	009b      	lsleq	r3, r3, #2
 8007024:	3002      	addeq	r0, #2
 8007026:	2b00      	cmp	r3, #0
 8007028:	db05      	blt.n	8007036 <__hi0bits+0x3a>
 800702a:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800702e:	f100 0001 	add.w	r0, r0, #1
 8007032:	bf08      	it	eq
 8007034:	2020      	moveq	r0, #32
 8007036:	4770      	bx	lr
 8007038:	2000      	movs	r0, #0
 800703a:	e7e5      	b.n	8007008 <__hi0bits+0xc>

0800703c <__lo0bits>:
 800703c:	6803      	ldr	r3, [r0, #0]
 800703e:	4602      	mov	r2, r0
 8007040:	f013 0007 	ands.w	r0, r3, #7
 8007044:	d00b      	beq.n	800705e <__lo0bits+0x22>
 8007046:	07d9      	lsls	r1, r3, #31
 8007048:	d421      	bmi.n	800708e <__lo0bits+0x52>
 800704a:	0798      	lsls	r0, r3, #30
 800704c:	bf49      	itett	mi
 800704e:	085b      	lsrmi	r3, r3, #1
 8007050:	089b      	lsrpl	r3, r3, #2
 8007052:	2001      	movmi	r0, #1
 8007054:	6013      	strmi	r3, [r2, #0]
 8007056:	bf5c      	itt	pl
 8007058:	2002      	movpl	r0, #2
 800705a:	6013      	strpl	r3, [r2, #0]
 800705c:	4770      	bx	lr
 800705e:	b299      	uxth	r1, r3
 8007060:	b909      	cbnz	r1, 8007066 <__lo0bits+0x2a>
 8007062:	2010      	movs	r0, #16
 8007064:	0c1b      	lsrs	r3, r3, #16
 8007066:	b2d9      	uxtb	r1, r3
 8007068:	b909      	cbnz	r1, 800706e <__lo0bits+0x32>
 800706a:	3008      	adds	r0, #8
 800706c:	0a1b      	lsrs	r3, r3, #8
 800706e:	0719      	lsls	r1, r3, #28
 8007070:	bf04      	itt	eq
 8007072:	091b      	lsreq	r3, r3, #4
 8007074:	3004      	addeq	r0, #4
 8007076:	0799      	lsls	r1, r3, #30
 8007078:	bf04      	itt	eq
 800707a:	089b      	lsreq	r3, r3, #2
 800707c:	3002      	addeq	r0, #2
 800707e:	07d9      	lsls	r1, r3, #31
 8007080:	d403      	bmi.n	800708a <__lo0bits+0x4e>
 8007082:	085b      	lsrs	r3, r3, #1
 8007084:	f100 0001 	add.w	r0, r0, #1
 8007088:	d003      	beq.n	8007092 <__lo0bits+0x56>
 800708a:	6013      	str	r3, [r2, #0]
 800708c:	4770      	bx	lr
 800708e:	2000      	movs	r0, #0
 8007090:	4770      	bx	lr
 8007092:	2020      	movs	r0, #32
 8007094:	4770      	bx	lr
	...

08007098 <__i2b>:
 8007098:	b510      	push	{r4, lr}
 800709a:	460c      	mov	r4, r1
 800709c:	2101      	movs	r1, #1
 800709e:	f7ff febb 	bl	8006e18 <_Balloc>
 80070a2:	4602      	mov	r2, r0
 80070a4:	b928      	cbnz	r0, 80070b2 <__i2b+0x1a>
 80070a6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 80070aa:	4b04      	ldr	r3, [pc, #16]	; (80070bc <__i2b+0x24>)
 80070ac:	4804      	ldr	r0, [pc, #16]	; (80070c0 <__i2b+0x28>)
 80070ae:	f7fe fc67 	bl	8005980 <__assert_func>
 80070b2:	2301      	movs	r3, #1
 80070b4:	6144      	str	r4, [r0, #20]
 80070b6:	6103      	str	r3, [r0, #16]
 80070b8:	bd10      	pop	{r4, pc}
 80070ba:	bf00      	nop
 80070bc:	08008ab1 	.word	0x08008ab1
 80070c0:	08008b3c 	.word	0x08008b3c

080070c4 <__multiply>:
 80070c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070c8:	4691      	mov	r9, r2
 80070ca:	690a      	ldr	r2, [r1, #16]
 80070cc:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80070d0:	460c      	mov	r4, r1
 80070d2:	429a      	cmp	r2, r3
 80070d4:	bfbe      	ittt	lt
 80070d6:	460b      	movlt	r3, r1
 80070d8:	464c      	movlt	r4, r9
 80070da:	4699      	movlt	r9, r3
 80070dc:	6927      	ldr	r7, [r4, #16]
 80070de:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80070e2:	68a3      	ldr	r3, [r4, #8]
 80070e4:	6861      	ldr	r1, [r4, #4]
 80070e6:	eb07 060a 	add.w	r6, r7, sl
 80070ea:	42b3      	cmp	r3, r6
 80070ec:	b085      	sub	sp, #20
 80070ee:	bfb8      	it	lt
 80070f0:	3101      	addlt	r1, #1
 80070f2:	f7ff fe91 	bl	8006e18 <_Balloc>
 80070f6:	b930      	cbnz	r0, 8007106 <__multiply+0x42>
 80070f8:	4602      	mov	r2, r0
 80070fa:	f240 115d 	movw	r1, #349	; 0x15d
 80070fe:	4b43      	ldr	r3, [pc, #268]	; (800720c <__multiply+0x148>)
 8007100:	4843      	ldr	r0, [pc, #268]	; (8007210 <__multiply+0x14c>)
 8007102:	f7fe fc3d 	bl	8005980 <__assert_func>
 8007106:	f100 0514 	add.w	r5, r0, #20
 800710a:	462b      	mov	r3, r5
 800710c:	2200      	movs	r2, #0
 800710e:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007112:	4543      	cmp	r3, r8
 8007114:	d321      	bcc.n	800715a <__multiply+0x96>
 8007116:	f104 0314 	add.w	r3, r4, #20
 800711a:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800711e:	f109 0314 	add.w	r3, r9, #20
 8007122:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007126:	9202      	str	r2, [sp, #8]
 8007128:	1b3a      	subs	r2, r7, r4
 800712a:	3a15      	subs	r2, #21
 800712c:	f022 0203 	bic.w	r2, r2, #3
 8007130:	3204      	adds	r2, #4
 8007132:	f104 0115 	add.w	r1, r4, #21
 8007136:	428f      	cmp	r7, r1
 8007138:	bf38      	it	cc
 800713a:	2204      	movcc	r2, #4
 800713c:	9201      	str	r2, [sp, #4]
 800713e:	9a02      	ldr	r2, [sp, #8]
 8007140:	9303      	str	r3, [sp, #12]
 8007142:	429a      	cmp	r2, r3
 8007144:	d80c      	bhi.n	8007160 <__multiply+0x9c>
 8007146:	2e00      	cmp	r6, #0
 8007148:	dd03      	ble.n	8007152 <__multiply+0x8e>
 800714a:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800714e:	2b00      	cmp	r3, #0
 8007150:	d059      	beq.n	8007206 <__multiply+0x142>
 8007152:	6106      	str	r6, [r0, #16]
 8007154:	b005      	add	sp, #20
 8007156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800715a:	f843 2b04 	str.w	r2, [r3], #4
 800715e:	e7d8      	b.n	8007112 <__multiply+0x4e>
 8007160:	f8b3 a000 	ldrh.w	sl, [r3]
 8007164:	f1ba 0f00 	cmp.w	sl, #0
 8007168:	d023      	beq.n	80071b2 <__multiply+0xee>
 800716a:	46a9      	mov	r9, r5
 800716c:	f04f 0c00 	mov.w	ip, #0
 8007170:	f104 0e14 	add.w	lr, r4, #20
 8007174:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007178:	f8d9 1000 	ldr.w	r1, [r9]
 800717c:	fa1f fb82 	uxth.w	fp, r2
 8007180:	b289      	uxth	r1, r1
 8007182:	fb0a 110b 	mla	r1, sl, fp, r1
 8007186:	4461      	add	r1, ip
 8007188:	f8d9 c000 	ldr.w	ip, [r9]
 800718c:	0c12      	lsrs	r2, r2, #16
 800718e:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8007192:	fb0a c202 	mla	r2, sl, r2, ip
 8007196:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800719a:	b289      	uxth	r1, r1
 800719c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 80071a0:	4577      	cmp	r7, lr
 80071a2:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 80071a6:	f849 1b04 	str.w	r1, [r9], #4
 80071aa:	d8e3      	bhi.n	8007174 <__multiply+0xb0>
 80071ac:	9a01      	ldr	r2, [sp, #4]
 80071ae:	f845 c002 	str.w	ip, [r5, r2]
 80071b2:	9a03      	ldr	r2, [sp, #12]
 80071b4:	3304      	adds	r3, #4
 80071b6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 80071ba:	f1b9 0f00 	cmp.w	r9, #0
 80071be:	d020      	beq.n	8007202 <__multiply+0x13e>
 80071c0:	46ae      	mov	lr, r5
 80071c2:	f04f 0a00 	mov.w	sl, #0
 80071c6:	6829      	ldr	r1, [r5, #0]
 80071c8:	f104 0c14 	add.w	ip, r4, #20
 80071cc:	f8bc b000 	ldrh.w	fp, [ip]
 80071d0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 80071d4:	b289      	uxth	r1, r1
 80071d6:	fb09 220b 	mla	r2, r9, fp, r2
 80071da:	4492      	add	sl, r2
 80071dc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 80071e0:	f84e 1b04 	str.w	r1, [lr], #4
 80071e4:	f85c 2b04 	ldr.w	r2, [ip], #4
 80071e8:	f8be 1000 	ldrh.w	r1, [lr]
 80071ec:	0c12      	lsrs	r2, r2, #16
 80071ee:	fb09 1102 	mla	r1, r9, r2, r1
 80071f2:	4567      	cmp	r7, ip
 80071f4:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 80071f8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80071fc:	d8e6      	bhi.n	80071cc <__multiply+0x108>
 80071fe:	9a01      	ldr	r2, [sp, #4]
 8007200:	50a9      	str	r1, [r5, r2]
 8007202:	3504      	adds	r5, #4
 8007204:	e79b      	b.n	800713e <__multiply+0x7a>
 8007206:	3e01      	subs	r6, #1
 8007208:	e79d      	b.n	8007146 <__multiply+0x82>
 800720a:	bf00      	nop
 800720c:	08008ab1 	.word	0x08008ab1
 8007210:	08008b3c 	.word	0x08008b3c

08007214 <__pow5mult>:
 8007214:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007218:	4615      	mov	r5, r2
 800721a:	f012 0203 	ands.w	r2, r2, #3
 800721e:	4606      	mov	r6, r0
 8007220:	460f      	mov	r7, r1
 8007222:	d007      	beq.n	8007234 <__pow5mult+0x20>
 8007224:	4c25      	ldr	r4, [pc, #148]	; (80072bc <__pow5mult+0xa8>)
 8007226:	3a01      	subs	r2, #1
 8007228:	2300      	movs	r3, #0
 800722a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800722e:	f7ff fe55 	bl	8006edc <__multadd>
 8007232:	4607      	mov	r7, r0
 8007234:	10ad      	asrs	r5, r5, #2
 8007236:	d03d      	beq.n	80072b4 <__pow5mult+0xa0>
 8007238:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800723a:	b97c      	cbnz	r4, 800725c <__pow5mult+0x48>
 800723c:	2010      	movs	r0, #16
 800723e:	f7ff fdb5 	bl	8006dac <malloc>
 8007242:	4602      	mov	r2, r0
 8007244:	6270      	str	r0, [r6, #36]	; 0x24
 8007246:	b928      	cbnz	r0, 8007254 <__pow5mult+0x40>
 8007248:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800724c:	4b1c      	ldr	r3, [pc, #112]	; (80072c0 <__pow5mult+0xac>)
 800724e:	481d      	ldr	r0, [pc, #116]	; (80072c4 <__pow5mult+0xb0>)
 8007250:	f7fe fb96 	bl	8005980 <__assert_func>
 8007254:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007258:	6004      	str	r4, [r0, #0]
 800725a:	60c4      	str	r4, [r0, #12]
 800725c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007260:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007264:	b94c      	cbnz	r4, 800727a <__pow5mult+0x66>
 8007266:	f240 2171 	movw	r1, #625	; 0x271
 800726a:	4630      	mov	r0, r6
 800726c:	f7ff ff14 	bl	8007098 <__i2b>
 8007270:	2300      	movs	r3, #0
 8007272:	4604      	mov	r4, r0
 8007274:	f8c8 0008 	str.w	r0, [r8, #8]
 8007278:	6003      	str	r3, [r0, #0]
 800727a:	f04f 0900 	mov.w	r9, #0
 800727e:	07eb      	lsls	r3, r5, #31
 8007280:	d50a      	bpl.n	8007298 <__pow5mult+0x84>
 8007282:	4639      	mov	r1, r7
 8007284:	4622      	mov	r2, r4
 8007286:	4630      	mov	r0, r6
 8007288:	f7ff ff1c 	bl	80070c4 <__multiply>
 800728c:	4680      	mov	r8, r0
 800728e:	4639      	mov	r1, r7
 8007290:	4630      	mov	r0, r6
 8007292:	f7ff fe01 	bl	8006e98 <_Bfree>
 8007296:	4647      	mov	r7, r8
 8007298:	106d      	asrs	r5, r5, #1
 800729a:	d00b      	beq.n	80072b4 <__pow5mult+0xa0>
 800729c:	6820      	ldr	r0, [r4, #0]
 800729e:	b938      	cbnz	r0, 80072b0 <__pow5mult+0x9c>
 80072a0:	4622      	mov	r2, r4
 80072a2:	4621      	mov	r1, r4
 80072a4:	4630      	mov	r0, r6
 80072a6:	f7ff ff0d 	bl	80070c4 <__multiply>
 80072aa:	6020      	str	r0, [r4, #0]
 80072ac:	f8c0 9000 	str.w	r9, [r0]
 80072b0:	4604      	mov	r4, r0
 80072b2:	e7e4      	b.n	800727e <__pow5mult+0x6a>
 80072b4:	4638      	mov	r0, r7
 80072b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80072ba:	bf00      	nop
 80072bc:	08008c88 	.word	0x08008c88
 80072c0:	08008898 	.word	0x08008898
 80072c4:	08008b3c 	.word	0x08008b3c

080072c8 <__lshift>:
 80072c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072cc:	460c      	mov	r4, r1
 80072ce:	4607      	mov	r7, r0
 80072d0:	4691      	mov	r9, r2
 80072d2:	6923      	ldr	r3, [r4, #16]
 80072d4:	6849      	ldr	r1, [r1, #4]
 80072d6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80072da:	68a3      	ldr	r3, [r4, #8]
 80072dc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80072e0:	f108 0601 	add.w	r6, r8, #1
 80072e4:	42b3      	cmp	r3, r6
 80072e6:	db0b      	blt.n	8007300 <__lshift+0x38>
 80072e8:	4638      	mov	r0, r7
 80072ea:	f7ff fd95 	bl	8006e18 <_Balloc>
 80072ee:	4605      	mov	r5, r0
 80072f0:	b948      	cbnz	r0, 8007306 <__lshift+0x3e>
 80072f2:	4602      	mov	r2, r0
 80072f4:	f240 11d9 	movw	r1, #473	; 0x1d9
 80072f8:	4b29      	ldr	r3, [pc, #164]	; (80073a0 <__lshift+0xd8>)
 80072fa:	482a      	ldr	r0, [pc, #168]	; (80073a4 <__lshift+0xdc>)
 80072fc:	f7fe fb40 	bl	8005980 <__assert_func>
 8007300:	3101      	adds	r1, #1
 8007302:	005b      	lsls	r3, r3, #1
 8007304:	e7ee      	b.n	80072e4 <__lshift+0x1c>
 8007306:	2300      	movs	r3, #0
 8007308:	f100 0114 	add.w	r1, r0, #20
 800730c:	f100 0210 	add.w	r2, r0, #16
 8007310:	4618      	mov	r0, r3
 8007312:	4553      	cmp	r3, sl
 8007314:	db37      	blt.n	8007386 <__lshift+0xbe>
 8007316:	6920      	ldr	r0, [r4, #16]
 8007318:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800731c:	f104 0314 	add.w	r3, r4, #20
 8007320:	f019 091f 	ands.w	r9, r9, #31
 8007324:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007328:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800732c:	d02f      	beq.n	800738e <__lshift+0xc6>
 800732e:	468a      	mov	sl, r1
 8007330:	f04f 0c00 	mov.w	ip, #0
 8007334:	f1c9 0e20 	rsb	lr, r9, #32
 8007338:	681a      	ldr	r2, [r3, #0]
 800733a:	fa02 f209 	lsl.w	r2, r2, r9
 800733e:	ea42 020c 	orr.w	r2, r2, ip
 8007342:	f84a 2b04 	str.w	r2, [sl], #4
 8007346:	f853 2b04 	ldr.w	r2, [r3], #4
 800734a:	4298      	cmp	r0, r3
 800734c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007350:	d8f2      	bhi.n	8007338 <__lshift+0x70>
 8007352:	1b03      	subs	r3, r0, r4
 8007354:	3b15      	subs	r3, #21
 8007356:	f023 0303 	bic.w	r3, r3, #3
 800735a:	3304      	adds	r3, #4
 800735c:	f104 0215 	add.w	r2, r4, #21
 8007360:	4290      	cmp	r0, r2
 8007362:	bf38      	it	cc
 8007364:	2304      	movcc	r3, #4
 8007366:	f841 c003 	str.w	ip, [r1, r3]
 800736a:	f1bc 0f00 	cmp.w	ip, #0
 800736e:	d001      	beq.n	8007374 <__lshift+0xac>
 8007370:	f108 0602 	add.w	r6, r8, #2
 8007374:	3e01      	subs	r6, #1
 8007376:	4638      	mov	r0, r7
 8007378:	4621      	mov	r1, r4
 800737a:	612e      	str	r6, [r5, #16]
 800737c:	f7ff fd8c 	bl	8006e98 <_Bfree>
 8007380:	4628      	mov	r0, r5
 8007382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007386:	f842 0f04 	str.w	r0, [r2, #4]!
 800738a:	3301      	adds	r3, #1
 800738c:	e7c1      	b.n	8007312 <__lshift+0x4a>
 800738e:	3904      	subs	r1, #4
 8007390:	f853 2b04 	ldr.w	r2, [r3], #4
 8007394:	4298      	cmp	r0, r3
 8007396:	f841 2f04 	str.w	r2, [r1, #4]!
 800739a:	d8f9      	bhi.n	8007390 <__lshift+0xc8>
 800739c:	e7ea      	b.n	8007374 <__lshift+0xac>
 800739e:	bf00      	nop
 80073a0:	08008ab1 	.word	0x08008ab1
 80073a4:	08008b3c 	.word	0x08008b3c

080073a8 <__mcmp>:
 80073a8:	4603      	mov	r3, r0
 80073aa:	690a      	ldr	r2, [r1, #16]
 80073ac:	6900      	ldr	r0, [r0, #16]
 80073ae:	b530      	push	{r4, r5, lr}
 80073b0:	1a80      	subs	r0, r0, r2
 80073b2:	d10d      	bne.n	80073d0 <__mcmp+0x28>
 80073b4:	3314      	adds	r3, #20
 80073b6:	3114      	adds	r1, #20
 80073b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80073bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80073c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80073c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80073c8:	4295      	cmp	r5, r2
 80073ca:	d002      	beq.n	80073d2 <__mcmp+0x2a>
 80073cc:	d304      	bcc.n	80073d8 <__mcmp+0x30>
 80073ce:	2001      	movs	r0, #1
 80073d0:	bd30      	pop	{r4, r5, pc}
 80073d2:	42a3      	cmp	r3, r4
 80073d4:	d3f4      	bcc.n	80073c0 <__mcmp+0x18>
 80073d6:	e7fb      	b.n	80073d0 <__mcmp+0x28>
 80073d8:	f04f 30ff 	mov.w	r0, #4294967295
 80073dc:	e7f8      	b.n	80073d0 <__mcmp+0x28>
	...

080073e0 <__mdiff>:
 80073e0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073e4:	460d      	mov	r5, r1
 80073e6:	4607      	mov	r7, r0
 80073e8:	4611      	mov	r1, r2
 80073ea:	4628      	mov	r0, r5
 80073ec:	4614      	mov	r4, r2
 80073ee:	f7ff ffdb 	bl	80073a8 <__mcmp>
 80073f2:	1e06      	subs	r6, r0, #0
 80073f4:	d111      	bne.n	800741a <__mdiff+0x3a>
 80073f6:	4631      	mov	r1, r6
 80073f8:	4638      	mov	r0, r7
 80073fa:	f7ff fd0d 	bl	8006e18 <_Balloc>
 80073fe:	4602      	mov	r2, r0
 8007400:	b928      	cbnz	r0, 800740e <__mdiff+0x2e>
 8007402:	f240 2132 	movw	r1, #562	; 0x232
 8007406:	4b3a      	ldr	r3, [pc, #232]	; (80074f0 <__mdiff+0x110>)
 8007408:	483a      	ldr	r0, [pc, #232]	; (80074f4 <__mdiff+0x114>)
 800740a:	f7fe fab9 	bl	8005980 <__assert_func>
 800740e:	2301      	movs	r3, #1
 8007410:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8007414:	4610      	mov	r0, r2
 8007416:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800741a:	bfa4      	itt	ge
 800741c:	4623      	movge	r3, r4
 800741e:	462c      	movge	r4, r5
 8007420:	4638      	mov	r0, r7
 8007422:	6861      	ldr	r1, [r4, #4]
 8007424:	bfa6      	itte	ge
 8007426:	461d      	movge	r5, r3
 8007428:	2600      	movge	r6, #0
 800742a:	2601      	movlt	r6, #1
 800742c:	f7ff fcf4 	bl	8006e18 <_Balloc>
 8007430:	4602      	mov	r2, r0
 8007432:	b918      	cbnz	r0, 800743c <__mdiff+0x5c>
 8007434:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007438:	4b2d      	ldr	r3, [pc, #180]	; (80074f0 <__mdiff+0x110>)
 800743a:	e7e5      	b.n	8007408 <__mdiff+0x28>
 800743c:	f102 0814 	add.w	r8, r2, #20
 8007440:	46c2      	mov	sl, r8
 8007442:	f04f 0c00 	mov.w	ip, #0
 8007446:	6927      	ldr	r7, [r4, #16]
 8007448:	60c6      	str	r6, [r0, #12]
 800744a:	692e      	ldr	r6, [r5, #16]
 800744c:	f104 0014 	add.w	r0, r4, #20
 8007450:	f105 0914 	add.w	r9, r5, #20
 8007454:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8007458:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800745c:	3410      	adds	r4, #16
 800745e:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8007462:	f859 3b04 	ldr.w	r3, [r9], #4
 8007466:	fa1f f18b 	uxth.w	r1, fp
 800746a:	448c      	add	ip, r1
 800746c:	b299      	uxth	r1, r3
 800746e:	0c1b      	lsrs	r3, r3, #16
 8007470:	ebac 0101 	sub.w	r1, ip, r1
 8007474:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007478:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800747c:	b289      	uxth	r1, r1
 800747e:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8007482:	454e      	cmp	r6, r9
 8007484:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8007488:	f84a 3b04 	str.w	r3, [sl], #4
 800748c:	d8e7      	bhi.n	800745e <__mdiff+0x7e>
 800748e:	1b73      	subs	r3, r6, r5
 8007490:	3b15      	subs	r3, #21
 8007492:	f023 0303 	bic.w	r3, r3, #3
 8007496:	3515      	adds	r5, #21
 8007498:	3304      	adds	r3, #4
 800749a:	42ae      	cmp	r6, r5
 800749c:	bf38      	it	cc
 800749e:	2304      	movcc	r3, #4
 80074a0:	4418      	add	r0, r3
 80074a2:	4443      	add	r3, r8
 80074a4:	461e      	mov	r6, r3
 80074a6:	4605      	mov	r5, r0
 80074a8:	4575      	cmp	r5, lr
 80074aa:	d30e      	bcc.n	80074ca <__mdiff+0xea>
 80074ac:	f10e 0103 	add.w	r1, lr, #3
 80074b0:	1a09      	subs	r1, r1, r0
 80074b2:	f021 0103 	bic.w	r1, r1, #3
 80074b6:	3803      	subs	r0, #3
 80074b8:	4586      	cmp	lr, r0
 80074ba:	bf38      	it	cc
 80074bc:	2100      	movcc	r1, #0
 80074be:	4419      	add	r1, r3
 80074c0:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 80074c4:	b18b      	cbz	r3, 80074ea <__mdiff+0x10a>
 80074c6:	6117      	str	r7, [r2, #16]
 80074c8:	e7a4      	b.n	8007414 <__mdiff+0x34>
 80074ca:	f855 8b04 	ldr.w	r8, [r5], #4
 80074ce:	fa1f f188 	uxth.w	r1, r8
 80074d2:	4461      	add	r1, ip
 80074d4:	140c      	asrs	r4, r1, #16
 80074d6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 80074da:	b289      	uxth	r1, r1
 80074dc:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80074e0:	ea4f 4c24 	mov.w	ip, r4, asr #16
 80074e4:	f846 1b04 	str.w	r1, [r6], #4
 80074e8:	e7de      	b.n	80074a8 <__mdiff+0xc8>
 80074ea:	3f01      	subs	r7, #1
 80074ec:	e7e8      	b.n	80074c0 <__mdiff+0xe0>
 80074ee:	bf00      	nop
 80074f0:	08008ab1 	.word	0x08008ab1
 80074f4:	08008b3c 	.word	0x08008b3c

080074f8 <__ulp>:
 80074f8:	4b11      	ldr	r3, [pc, #68]	; (8007540 <__ulp+0x48>)
 80074fa:	400b      	ands	r3, r1
 80074fc:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 8007500:	2b00      	cmp	r3, #0
 8007502:	dd02      	ble.n	800750a <__ulp+0x12>
 8007504:	2000      	movs	r0, #0
 8007506:	4619      	mov	r1, r3
 8007508:	4770      	bx	lr
 800750a:	425b      	negs	r3, r3
 800750c:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 8007510:	f04f 0000 	mov.w	r0, #0
 8007514:	f04f 0100 	mov.w	r1, #0
 8007518:	ea4f 5223 	mov.w	r2, r3, asr #20
 800751c:	da04      	bge.n	8007528 <__ulp+0x30>
 800751e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8007522:	fa43 f102 	asr.w	r1, r3, r2
 8007526:	4770      	bx	lr
 8007528:	f1a2 0314 	sub.w	r3, r2, #20
 800752c:	2b1e      	cmp	r3, #30
 800752e:	bfd6      	itet	le
 8007530:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 8007534:	2301      	movgt	r3, #1
 8007536:	fa22 f303 	lsrle.w	r3, r2, r3
 800753a:	4618      	mov	r0, r3
 800753c:	4770      	bx	lr
 800753e:	bf00      	nop
 8007540:	7ff00000 	.word	0x7ff00000

08007544 <__b2d>:
 8007544:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007548:	6907      	ldr	r7, [r0, #16]
 800754a:	f100 0914 	add.w	r9, r0, #20
 800754e:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 8007552:	f857 6c04 	ldr.w	r6, [r7, #-4]
 8007556:	f1a7 0804 	sub.w	r8, r7, #4
 800755a:	4630      	mov	r0, r6
 800755c:	f7ff fd4e 	bl	8006ffc <__hi0bits>
 8007560:	f1c0 0320 	rsb	r3, r0, #32
 8007564:	280a      	cmp	r0, #10
 8007566:	600b      	str	r3, [r1, #0]
 8007568:	491f      	ldr	r1, [pc, #124]	; (80075e8 <__b2d+0xa4>)
 800756a:	dc17      	bgt.n	800759c <__b2d+0x58>
 800756c:	45c1      	cmp	r9, r8
 800756e:	bf28      	it	cs
 8007570:	2200      	movcs	r2, #0
 8007572:	f1c0 0c0b 	rsb	ip, r0, #11
 8007576:	fa26 f30c 	lsr.w	r3, r6, ip
 800757a:	bf38      	it	cc
 800757c:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8007580:	ea43 0501 	orr.w	r5, r3, r1
 8007584:	f100 0315 	add.w	r3, r0, #21
 8007588:	fa06 f303 	lsl.w	r3, r6, r3
 800758c:	fa22 f20c 	lsr.w	r2, r2, ip
 8007590:	ea43 0402 	orr.w	r4, r3, r2
 8007594:	4620      	mov	r0, r4
 8007596:	4629      	mov	r1, r5
 8007598:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800759c:	45c1      	cmp	r9, r8
 800759e:	bf2e      	itee	cs
 80075a0:	2200      	movcs	r2, #0
 80075a2:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 80075a6:	f1a7 0808 	subcc.w	r8, r7, #8
 80075aa:	f1b0 030b 	subs.w	r3, r0, #11
 80075ae:	d016      	beq.n	80075de <__b2d+0x9a>
 80075b0:	f1c3 0720 	rsb	r7, r3, #32
 80075b4:	fa22 f107 	lsr.w	r1, r2, r7
 80075b8:	45c8      	cmp	r8, r9
 80075ba:	fa06 f603 	lsl.w	r6, r6, r3
 80075be:	ea46 0601 	orr.w	r6, r6, r1
 80075c2:	bf94      	ite	ls
 80075c4:	2100      	movls	r1, #0
 80075c6:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 80075ca:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 80075ce:	fa02 f003 	lsl.w	r0, r2, r3
 80075d2:	40f9      	lsrs	r1, r7
 80075d4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80075d8:	ea40 0401 	orr.w	r4, r0, r1
 80075dc:	e7da      	b.n	8007594 <__b2d+0x50>
 80075de:	4614      	mov	r4, r2
 80075e0:	ea46 0501 	orr.w	r5, r6, r1
 80075e4:	e7d6      	b.n	8007594 <__b2d+0x50>
 80075e6:	bf00      	nop
 80075e8:	3ff00000 	.word	0x3ff00000

080075ec <__d2b>:
 80075ec:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 80075f0:	2101      	movs	r1, #1
 80075f2:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 80075f6:	4690      	mov	r8, r2
 80075f8:	461d      	mov	r5, r3
 80075fa:	f7ff fc0d 	bl	8006e18 <_Balloc>
 80075fe:	4604      	mov	r4, r0
 8007600:	b930      	cbnz	r0, 8007610 <__d2b+0x24>
 8007602:	4602      	mov	r2, r0
 8007604:	f240 310a 	movw	r1, #778	; 0x30a
 8007608:	4b24      	ldr	r3, [pc, #144]	; (800769c <__d2b+0xb0>)
 800760a:	4825      	ldr	r0, [pc, #148]	; (80076a0 <__d2b+0xb4>)
 800760c:	f7fe f9b8 	bl	8005980 <__assert_func>
 8007610:	f3c5 0313 	ubfx	r3, r5, #0, #20
 8007614:	f3c5 550a 	ubfx	r5, r5, #20, #11
 8007618:	bb2d      	cbnz	r5, 8007666 <__d2b+0x7a>
 800761a:	9301      	str	r3, [sp, #4]
 800761c:	f1b8 0300 	subs.w	r3, r8, #0
 8007620:	d026      	beq.n	8007670 <__d2b+0x84>
 8007622:	4668      	mov	r0, sp
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	f7ff fd09 	bl	800703c <__lo0bits>
 800762a:	9900      	ldr	r1, [sp, #0]
 800762c:	b1f0      	cbz	r0, 800766c <__d2b+0x80>
 800762e:	9a01      	ldr	r2, [sp, #4]
 8007630:	f1c0 0320 	rsb	r3, r0, #32
 8007634:	fa02 f303 	lsl.w	r3, r2, r3
 8007638:	430b      	orrs	r3, r1
 800763a:	40c2      	lsrs	r2, r0
 800763c:	6163      	str	r3, [r4, #20]
 800763e:	9201      	str	r2, [sp, #4]
 8007640:	9b01      	ldr	r3, [sp, #4]
 8007642:	2b00      	cmp	r3, #0
 8007644:	bf14      	ite	ne
 8007646:	2102      	movne	r1, #2
 8007648:	2101      	moveq	r1, #1
 800764a:	61a3      	str	r3, [r4, #24]
 800764c:	6121      	str	r1, [r4, #16]
 800764e:	b1c5      	cbz	r5, 8007682 <__d2b+0x96>
 8007650:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8007654:	4405      	add	r5, r0
 8007656:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800765a:	603d      	str	r5, [r7, #0]
 800765c:	6030      	str	r0, [r6, #0]
 800765e:	4620      	mov	r0, r4
 8007660:	b002      	add	sp, #8
 8007662:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007666:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800766a:	e7d6      	b.n	800761a <__d2b+0x2e>
 800766c:	6161      	str	r1, [r4, #20]
 800766e:	e7e7      	b.n	8007640 <__d2b+0x54>
 8007670:	a801      	add	r0, sp, #4
 8007672:	f7ff fce3 	bl	800703c <__lo0bits>
 8007676:	2101      	movs	r1, #1
 8007678:	9b01      	ldr	r3, [sp, #4]
 800767a:	6121      	str	r1, [r4, #16]
 800767c:	6163      	str	r3, [r4, #20]
 800767e:	3020      	adds	r0, #32
 8007680:	e7e5      	b.n	800764e <__d2b+0x62>
 8007682:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8007686:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800768a:	6038      	str	r0, [r7, #0]
 800768c:	6918      	ldr	r0, [r3, #16]
 800768e:	f7ff fcb5 	bl	8006ffc <__hi0bits>
 8007692:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8007696:	6031      	str	r1, [r6, #0]
 8007698:	e7e1      	b.n	800765e <__d2b+0x72>
 800769a:	bf00      	nop
 800769c:	08008ab1 	.word	0x08008ab1
 80076a0:	08008b3c 	.word	0x08008b3c

080076a4 <__ratio>:
 80076a4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80076a8:	4688      	mov	r8, r1
 80076aa:	4669      	mov	r1, sp
 80076ac:	4681      	mov	r9, r0
 80076ae:	f7ff ff49 	bl	8007544 <__b2d>
 80076b2:	460f      	mov	r7, r1
 80076b4:	4604      	mov	r4, r0
 80076b6:	460d      	mov	r5, r1
 80076b8:	4640      	mov	r0, r8
 80076ba:	a901      	add	r1, sp, #4
 80076bc:	f7ff ff42 	bl	8007544 <__b2d>
 80076c0:	f8d9 3010 	ldr.w	r3, [r9, #16]
 80076c4:	f8d8 2010 	ldr.w	r2, [r8, #16]
 80076c8:	468b      	mov	fp, r1
 80076ca:	eba3 0c02 	sub.w	ip, r3, r2
 80076ce:	e9dd 3200 	ldrd	r3, r2, [sp]
 80076d2:	1a9b      	subs	r3, r3, r2
 80076d4:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 80076d8:	2b00      	cmp	r3, #0
 80076da:	bfd5      	itete	le
 80076dc:	460a      	movle	r2, r1
 80076de:	462a      	movgt	r2, r5
 80076e0:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80076e4:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80076e8:	bfd8      	it	le
 80076ea:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80076ee:	465b      	mov	r3, fp
 80076f0:	4602      	mov	r2, r0
 80076f2:	4639      	mov	r1, r7
 80076f4:	4620      	mov	r0, r4
 80076f6:	f7f9 f823 	bl	8000740 <__aeabi_ddiv>
 80076fa:	b003      	add	sp, #12
 80076fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007700 <__copybits>:
 8007700:	3901      	subs	r1, #1
 8007702:	b570      	push	{r4, r5, r6, lr}
 8007704:	1149      	asrs	r1, r1, #5
 8007706:	6914      	ldr	r4, [r2, #16]
 8007708:	3101      	adds	r1, #1
 800770a:	f102 0314 	add.w	r3, r2, #20
 800770e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8007712:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8007716:	1f05      	subs	r5, r0, #4
 8007718:	42a3      	cmp	r3, r4
 800771a:	d30c      	bcc.n	8007736 <__copybits+0x36>
 800771c:	1aa3      	subs	r3, r4, r2
 800771e:	3b11      	subs	r3, #17
 8007720:	f023 0303 	bic.w	r3, r3, #3
 8007724:	3211      	adds	r2, #17
 8007726:	42a2      	cmp	r2, r4
 8007728:	bf88      	it	hi
 800772a:	2300      	movhi	r3, #0
 800772c:	4418      	add	r0, r3
 800772e:	2300      	movs	r3, #0
 8007730:	4288      	cmp	r0, r1
 8007732:	d305      	bcc.n	8007740 <__copybits+0x40>
 8007734:	bd70      	pop	{r4, r5, r6, pc}
 8007736:	f853 6b04 	ldr.w	r6, [r3], #4
 800773a:	f845 6f04 	str.w	r6, [r5, #4]!
 800773e:	e7eb      	b.n	8007718 <__copybits+0x18>
 8007740:	f840 3b04 	str.w	r3, [r0], #4
 8007744:	e7f4      	b.n	8007730 <__copybits+0x30>

08007746 <__any_on>:
 8007746:	f100 0214 	add.w	r2, r0, #20
 800774a:	6900      	ldr	r0, [r0, #16]
 800774c:	114b      	asrs	r3, r1, #5
 800774e:	4298      	cmp	r0, r3
 8007750:	b510      	push	{r4, lr}
 8007752:	db11      	blt.n	8007778 <__any_on+0x32>
 8007754:	dd0a      	ble.n	800776c <__any_on+0x26>
 8007756:	f011 011f 	ands.w	r1, r1, #31
 800775a:	d007      	beq.n	800776c <__any_on+0x26>
 800775c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8007760:	fa24 f001 	lsr.w	r0, r4, r1
 8007764:	fa00 f101 	lsl.w	r1, r0, r1
 8007768:	428c      	cmp	r4, r1
 800776a:	d10b      	bne.n	8007784 <__any_on+0x3e>
 800776c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007770:	4293      	cmp	r3, r2
 8007772:	d803      	bhi.n	800777c <__any_on+0x36>
 8007774:	2000      	movs	r0, #0
 8007776:	bd10      	pop	{r4, pc}
 8007778:	4603      	mov	r3, r0
 800777a:	e7f7      	b.n	800776c <__any_on+0x26>
 800777c:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007780:	2900      	cmp	r1, #0
 8007782:	d0f5      	beq.n	8007770 <__any_on+0x2a>
 8007784:	2001      	movs	r0, #1
 8007786:	e7f6      	b.n	8007776 <__any_on+0x30>

08007788 <_calloc_r>:
 8007788:	b570      	push	{r4, r5, r6, lr}
 800778a:	fba1 5402 	umull	r5, r4, r1, r2
 800778e:	b934      	cbnz	r4, 800779e <_calloc_r+0x16>
 8007790:	4629      	mov	r1, r5
 8007792:	f000 f875 	bl	8007880 <_malloc_r>
 8007796:	4606      	mov	r6, r0
 8007798:	b928      	cbnz	r0, 80077a6 <_calloc_r+0x1e>
 800779a:	4630      	mov	r0, r6
 800779c:	bd70      	pop	{r4, r5, r6, pc}
 800779e:	220c      	movs	r2, #12
 80077a0:	2600      	movs	r6, #0
 80077a2:	6002      	str	r2, [r0, #0]
 80077a4:	e7f9      	b.n	800779a <_calloc_r+0x12>
 80077a6:	462a      	mov	r2, r5
 80077a8:	4621      	mov	r1, r4
 80077aa:	f7fc fb51 	bl	8003e50 <memset>
 80077ae:	e7f4      	b.n	800779a <_calloc_r+0x12>

080077b0 <_free_r>:
 80077b0:	b538      	push	{r3, r4, r5, lr}
 80077b2:	4605      	mov	r5, r0
 80077b4:	2900      	cmp	r1, #0
 80077b6:	d040      	beq.n	800783a <_free_r+0x8a>
 80077b8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80077bc:	1f0c      	subs	r4, r1, #4
 80077be:	2b00      	cmp	r3, #0
 80077c0:	bfb8      	it	lt
 80077c2:	18e4      	addlt	r4, r4, r3
 80077c4:	f000 feba 	bl	800853c <__malloc_lock>
 80077c8:	4a1c      	ldr	r2, [pc, #112]	; (800783c <_free_r+0x8c>)
 80077ca:	6813      	ldr	r3, [r2, #0]
 80077cc:	b933      	cbnz	r3, 80077dc <_free_r+0x2c>
 80077ce:	6063      	str	r3, [r4, #4]
 80077d0:	6014      	str	r4, [r2, #0]
 80077d2:	4628      	mov	r0, r5
 80077d4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80077d8:	f000 beb6 	b.w	8008548 <__malloc_unlock>
 80077dc:	42a3      	cmp	r3, r4
 80077de:	d908      	bls.n	80077f2 <_free_r+0x42>
 80077e0:	6820      	ldr	r0, [r4, #0]
 80077e2:	1821      	adds	r1, r4, r0
 80077e4:	428b      	cmp	r3, r1
 80077e6:	bf01      	itttt	eq
 80077e8:	6819      	ldreq	r1, [r3, #0]
 80077ea:	685b      	ldreq	r3, [r3, #4]
 80077ec:	1809      	addeq	r1, r1, r0
 80077ee:	6021      	streq	r1, [r4, #0]
 80077f0:	e7ed      	b.n	80077ce <_free_r+0x1e>
 80077f2:	461a      	mov	r2, r3
 80077f4:	685b      	ldr	r3, [r3, #4]
 80077f6:	b10b      	cbz	r3, 80077fc <_free_r+0x4c>
 80077f8:	42a3      	cmp	r3, r4
 80077fa:	d9fa      	bls.n	80077f2 <_free_r+0x42>
 80077fc:	6811      	ldr	r1, [r2, #0]
 80077fe:	1850      	adds	r0, r2, r1
 8007800:	42a0      	cmp	r0, r4
 8007802:	d10b      	bne.n	800781c <_free_r+0x6c>
 8007804:	6820      	ldr	r0, [r4, #0]
 8007806:	4401      	add	r1, r0
 8007808:	1850      	adds	r0, r2, r1
 800780a:	4283      	cmp	r3, r0
 800780c:	6011      	str	r1, [r2, #0]
 800780e:	d1e0      	bne.n	80077d2 <_free_r+0x22>
 8007810:	6818      	ldr	r0, [r3, #0]
 8007812:	685b      	ldr	r3, [r3, #4]
 8007814:	4401      	add	r1, r0
 8007816:	6011      	str	r1, [r2, #0]
 8007818:	6053      	str	r3, [r2, #4]
 800781a:	e7da      	b.n	80077d2 <_free_r+0x22>
 800781c:	d902      	bls.n	8007824 <_free_r+0x74>
 800781e:	230c      	movs	r3, #12
 8007820:	602b      	str	r3, [r5, #0]
 8007822:	e7d6      	b.n	80077d2 <_free_r+0x22>
 8007824:	6820      	ldr	r0, [r4, #0]
 8007826:	1821      	adds	r1, r4, r0
 8007828:	428b      	cmp	r3, r1
 800782a:	bf01      	itttt	eq
 800782c:	6819      	ldreq	r1, [r3, #0]
 800782e:	685b      	ldreq	r3, [r3, #4]
 8007830:	1809      	addeq	r1, r1, r0
 8007832:	6021      	streq	r1, [r4, #0]
 8007834:	6063      	str	r3, [r4, #4]
 8007836:	6054      	str	r4, [r2, #4]
 8007838:	e7cb      	b.n	80077d2 <_free_r+0x22>
 800783a:	bd38      	pop	{r3, r4, r5, pc}
 800783c:	20000550 	.word	0x20000550

08007840 <sbrk_aligned>:
 8007840:	b570      	push	{r4, r5, r6, lr}
 8007842:	4e0e      	ldr	r6, [pc, #56]	; (800787c <sbrk_aligned+0x3c>)
 8007844:	460c      	mov	r4, r1
 8007846:	6831      	ldr	r1, [r6, #0]
 8007848:	4605      	mov	r5, r0
 800784a:	b911      	cbnz	r1, 8007852 <sbrk_aligned+0x12>
 800784c:	f000 fb46 	bl	8007edc <_sbrk_r>
 8007850:	6030      	str	r0, [r6, #0]
 8007852:	4621      	mov	r1, r4
 8007854:	4628      	mov	r0, r5
 8007856:	f000 fb41 	bl	8007edc <_sbrk_r>
 800785a:	1c43      	adds	r3, r0, #1
 800785c:	d00a      	beq.n	8007874 <sbrk_aligned+0x34>
 800785e:	1cc4      	adds	r4, r0, #3
 8007860:	f024 0403 	bic.w	r4, r4, #3
 8007864:	42a0      	cmp	r0, r4
 8007866:	d007      	beq.n	8007878 <sbrk_aligned+0x38>
 8007868:	1a21      	subs	r1, r4, r0
 800786a:	4628      	mov	r0, r5
 800786c:	f000 fb36 	bl	8007edc <_sbrk_r>
 8007870:	3001      	adds	r0, #1
 8007872:	d101      	bne.n	8007878 <sbrk_aligned+0x38>
 8007874:	f04f 34ff 	mov.w	r4, #4294967295
 8007878:	4620      	mov	r0, r4
 800787a:	bd70      	pop	{r4, r5, r6, pc}
 800787c:	20000554 	.word	0x20000554

08007880 <_malloc_r>:
 8007880:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007884:	1ccd      	adds	r5, r1, #3
 8007886:	f025 0503 	bic.w	r5, r5, #3
 800788a:	3508      	adds	r5, #8
 800788c:	2d0c      	cmp	r5, #12
 800788e:	bf38      	it	cc
 8007890:	250c      	movcc	r5, #12
 8007892:	2d00      	cmp	r5, #0
 8007894:	4607      	mov	r7, r0
 8007896:	db01      	blt.n	800789c <_malloc_r+0x1c>
 8007898:	42a9      	cmp	r1, r5
 800789a:	d905      	bls.n	80078a8 <_malloc_r+0x28>
 800789c:	230c      	movs	r3, #12
 800789e:	2600      	movs	r6, #0
 80078a0:	603b      	str	r3, [r7, #0]
 80078a2:	4630      	mov	r0, r6
 80078a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80078a8:	4e2e      	ldr	r6, [pc, #184]	; (8007964 <_malloc_r+0xe4>)
 80078aa:	f000 fe47 	bl	800853c <__malloc_lock>
 80078ae:	6833      	ldr	r3, [r6, #0]
 80078b0:	461c      	mov	r4, r3
 80078b2:	bb34      	cbnz	r4, 8007902 <_malloc_r+0x82>
 80078b4:	4629      	mov	r1, r5
 80078b6:	4638      	mov	r0, r7
 80078b8:	f7ff ffc2 	bl	8007840 <sbrk_aligned>
 80078bc:	1c43      	adds	r3, r0, #1
 80078be:	4604      	mov	r4, r0
 80078c0:	d14d      	bne.n	800795e <_malloc_r+0xde>
 80078c2:	6834      	ldr	r4, [r6, #0]
 80078c4:	4626      	mov	r6, r4
 80078c6:	2e00      	cmp	r6, #0
 80078c8:	d140      	bne.n	800794c <_malloc_r+0xcc>
 80078ca:	6823      	ldr	r3, [r4, #0]
 80078cc:	4631      	mov	r1, r6
 80078ce:	4638      	mov	r0, r7
 80078d0:	eb04 0803 	add.w	r8, r4, r3
 80078d4:	f000 fb02 	bl	8007edc <_sbrk_r>
 80078d8:	4580      	cmp	r8, r0
 80078da:	d13a      	bne.n	8007952 <_malloc_r+0xd2>
 80078dc:	6821      	ldr	r1, [r4, #0]
 80078de:	3503      	adds	r5, #3
 80078e0:	1a6d      	subs	r5, r5, r1
 80078e2:	f025 0503 	bic.w	r5, r5, #3
 80078e6:	3508      	adds	r5, #8
 80078e8:	2d0c      	cmp	r5, #12
 80078ea:	bf38      	it	cc
 80078ec:	250c      	movcc	r5, #12
 80078ee:	4638      	mov	r0, r7
 80078f0:	4629      	mov	r1, r5
 80078f2:	f7ff ffa5 	bl	8007840 <sbrk_aligned>
 80078f6:	3001      	adds	r0, #1
 80078f8:	d02b      	beq.n	8007952 <_malloc_r+0xd2>
 80078fa:	6823      	ldr	r3, [r4, #0]
 80078fc:	442b      	add	r3, r5
 80078fe:	6023      	str	r3, [r4, #0]
 8007900:	e00e      	b.n	8007920 <_malloc_r+0xa0>
 8007902:	6822      	ldr	r2, [r4, #0]
 8007904:	1b52      	subs	r2, r2, r5
 8007906:	d41e      	bmi.n	8007946 <_malloc_r+0xc6>
 8007908:	2a0b      	cmp	r2, #11
 800790a:	d916      	bls.n	800793a <_malloc_r+0xba>
 800790c:	1961      	adds	r1, r4, r5
 800790e:	42a3      	cmp	r3, r4
 8007910:	6025      	str	r5, [r4, #0]
 8007912:	bf18      	it	ne
 8007914:	6059      	strne	r1, [r3, #4]
 8007916:	6863      	ldr	r3, [r4, #4]
 8007918:	bf08      	it	eq
 800791a:	6031      	streq	r1, [r6, #0]
 800791c:	5162      	str	r2, [r4, r5]
 800791e:	604b      	str	r3, [r1, #4]
 8007920:	4638      	mov	r0, r7
 8007922:	f104 060b 	add.w	r6, r4, #11
 8007926:	f000 fe0f 	bl	8008548 <__malloc_unlock>
 800792a:	f026 0607 	bic.w	r6, r6, #7
 800792e:	1d23      	adds	r3, r4, #4
 8007930:	1af2      	subs	r2, r6, r3
 8007932:	d0b6      	beq.n	80078a2 <_malloc_r+0x22>
 8007934:	1b9b      	subs	r3, r3, r6
 8007936:	50a3      	str	r3, [r4, r2]
 8007938:	e7b3      	b.n	80078a2 <_malloc_r+0x22>
 800793a:	6862      	ldr	r2, [r4, #4]
 800793c:	42a3      	cmp	r3, r4
 800793e:	bf0c      	ite	eq
 8007940:	6032      	streq	r2, [r6, #0]
 8007942:	605a      	strne	r2, [r3, #4]
 8007944:	e7ec      	b.n	8007920 <_malloc_r+0xa0>
 8007946:	4623      	mov	r3, r4
 8007948:	6864      	ldr	r4, [r4, #4]
 800794a:	e7b2      	b.n	80078b2 <_malloc_r+0x32>
 800794c:	4634      	mov	r4, r6
 800794e:	6876      	ldr	r6, [r6, #4]
 8007950:	e7b9      	b.n	80078c6 <_malloc_r+0x46>
 8007952:	230c      	movs	r3, #12
 8007954:	4638      	mov	r0, r7
 8007956:	603b      	str	r3, [r7, #0]
 8007958:	f000 fdf6 	bl	8008548 <__malloc_unlock>
 800795c:	e7a1      	b.n	80078a2 <_malloc_r+0x22>
 800795e:	6025      	str	r5, [r4, #0]
 8007960:	e7de      	b.n	8007920 <_malloc_r+0xa0>
 8007962:	bf00      	nop
 8007964:	20000550 	.word	0x20000550

08007968 <__ssputs_r>:
 8007968:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800796c:	688e      	ldr	r6, [r1, #8]
 800796e:	4682      	mov	sl, r0
 8007970:	429e      	cmp	r6, r3
 8007972:	460c      	mov	r4, r1
 8007974:	4690      	mov	r8, r2
 8007976:	461f      	mov	r7, r3
 8007978:	d838      	bhi.n	80079ec <__ssputs_r+0x84>
 800797a:	898a      	ldrh	r2, [r1, #12]
 800797c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8007980:	d032      	beq.n	80079e8 <__ssputs_r+0x80>
 8007982:	6825      	ldr	r5, [r4, #0]
 8007984:	6909      	ldr	r1, [r1, #16]
 8007986:	3301      	adds	r3, #1
 8007988:	eba5 0901 	sub.w	r9, r5, r1
 800798c:	6965      	ldr	r5, [r4, #20]
 800798e:	444b      	add	r3, r9
 8007990:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8007994:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8007998:	106d      	asrs	r5, r5, #1
 800799a:	429d      	cmp	r5, r3
 800799c:	bf38      	it	cc
 800799e:	461d      	movcc	r5, r3
 80079a0:	0553      	lsls	r3, r2, #21
 80079a2:	d531      	bpl.n	8007a08 <__ssputs_r+0xa0>
 80079a4:	4629      	mov	r1, r5
 80079a6:	f7ff ff6b 	bl	8007880 <_malloc_r>
 80079aa:	4606      	mov	r6, r0
 80079ac:	b950      	cbnz	r0, 80079c4 <__ssputs_r+0x5c>
 80079ae:	230c      	movs	r3, #12
 80079b0:	f04f 30ff 	mov.w	r0, #4294967295
 80079b4:	f8ca 3000 	str.w	r3, [sl]
 80079b8:	89a3      	ldrh	r3, [r4, #12]
 80079ba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80079be:	81a3      	strh	r3, [r4, #12]
 80079c0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80079c4:	464a      	mov	r2, r9
 80079c6:	6921      	ldr	r1, [r4, #16]
 80079c8:	f7ff fa18 	bl	8006dfc <memcpy>
 80079cc:	89a3      	ldrh	r3, [r4, #12]
 80079ce:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80079d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079d6:	81a3      	strh	r3, [r4, #12]
 80079d8:	6126      	str	r6, [r4, #16]
 80079da:	444e      	add	r6, r9
 80079dc:	6026      	str	r6, [r4, #0]
 80079de:	463e      	mov	r6, r7
 80079e0:	6165      	str	r5, [r4, #20]
 80079e2:	eba5 0509 	sub.w	r5, r5, r9
 80079e6:	60a5      	str	r5, [r4, #8]
 80079e8:	42be      	cmp	r6, r7
 80079ea:	d900      	bls.n	80079ee <__ssputs_r+0x86>
 80079ec:	463e      	mov	r6, r7
 80079ee:	4632      	mov	r2, r6
 80079f0:	4641      	mov	r1, r8
 80079f2:	6820      	ldr	r0, [r4, #0]
 80079f4:	f000 fd88 	bl	8008508 <memmove>
 80079f8:	68a3      	ldr	r3, [r4, #8]
 80079fa:	2000      	movs	r0, #0
 80079fc:	1b9b      	subs	r3, r3, r6
 80079fe:	60a3      	str	r3, [r4, #8]
 8007a00:	6823      	ldr	r3, [r4, #0]
 8007a02:	4433      	add	r3, r6
 8007a04:	6023      	str	r3, [r4, #0]
 8007a06:	e7db      	b.n	80079c0 <__ssputs_r+0x58>
 8007a08:	462a      	mov	r2, r5
 8007a0a:	f000 fda3 	bl	8008554 <_realloc_r>
 8007a0e:	4606      	mov	r6, r0
 8007a10:	2800      	cmp	r0, #0
 8007a12:	d1e1      	bne.n	80079d8 <__ssputs_r+0x70>
 8007a14:	4650      	mov	r0, sl
 8007a16:	6921      	ldr	r1, [r4, #16]
 8007a18:	f7ff feca 	bl	80077b0 <_free_r>
 8007a1c:	e7c7      	b.n	80079ae <__ssputs_r+0x46>
	...

08007a20 <_svfiprintf_r>:
 8007a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007a24:	4698      	mov	r8, r3
 8007a26:	898b      	ldrh	r3, [r1, #12]
 8007a28:	4607      	mov	r7, r0
 8007a2a:	061b      	lsls	r3, r3, #24
 8007a2c:	460d      	mov	r5, r1
 8007a2e:	4614      	mov	r4, r2
 8007a30:	b09d      	sub	sp, #116	; 0x74
 8007a32:	d50e      	bpl.n	8007a52 <_svfiprintf_r+0x32>
 8007a34:	690b      	ldr	r3, [r1, #16]
 8007a36:	b963      	cbnz	r3, 8007a52 <_svfiprintf_r+0x32>
 8007a38:	2140      	movs	r1, #64	; 0x40
 8007a3a:	f7ff ff21 	bl	8007880 <_malloc_r>
 8007a3e:	6028      	str	r0, [r5, #0]
 8007a40:	6128      	str	r0, [r5, #16]
 8007a42:	b920      	cbnz	r0, 8007a4e <_svfiprintf_r+0x2e>
 8007a44:	230c      	movs	r3, #12
 8007a46:	603b      	str	r3, [r7, #0]
 8007a48:	f04f 30ff 	mov.w	r0, #4294967295
 8007a4c:	e0d1      	b.n	8007bf2 <_svfiprintf_r+0x1d2>
 8007a4e:	2340      	movs	r3, #64	; 0x40
 8007a50:	616b      	str	r3, [r5, #20]
 8007a52:	2300      	movs	r3, #0
 8007a54:	9309      	str	r3, [sp, #36]	; 0x24
 8007a56:	2320      	movs	r3, #32
 8007a58:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007a5c:	2330      	movs	r3, #48	; 0x30
 8007a5e:	f04f 0901 	mov.w	r9, #1
 8007a62:	f8cd 800c 	str.w	r8, [sp, #12]
 8007a66:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8007c0c <_svfiprintf_r+0x1ec>
 8007a6a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007a6e:	4623      	mov	r3, r4
 8007a70:	469a      	mov	sl, r3
 8007a72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007a76:	b10a      	cbz	r2, 8007a7c <_svfiprintf_r+0x5c>
 8007a78:	2a25      	cmp	r2, #37	; 0x25
 8007a7a:	d1f9      	bne.n	8007a70 <_svfiprintf_r+0x50>
 8007a7c:	ebba 0b04 	subs.w	fp, sl, r4
 8007a80:	d00b      	beq.n	8007a9a <_svfiprintf_r+0x7a>
 8007a82:	465b      	mov	r3, fp
 8007a84:	4622      	mov	r2, r4
 8007a86:	4629      	mov	r1, r5
 8007a88:	4638      	mov	r0, r7
 8007a8a:	f7ff ff6d 	bl	8007968 <__ssputs_r>
 8007a8e:	3001      	adds	r0, #1
 8007a90:	f000 80aa 	beq.w	8007be8 <_svfiprintf_r+0x1c8>
 8007a94:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007a96:	445a      	add	r2, fp
 8007a98:	9209      	str	r2, [sp, #36]	; 0x24
 8007a9a:	f89a 3000 	ldrb.w	r3, [sl]
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	f000 80a2 	beq.w	8007be8 <_svfiprintf_r+0x1c8>
 8007aa4:	2300      	movs	r3, #0
 8007aa6:	f04f 32ff 	mov.w	r2, #4294967295
 8007aaa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007aae:	f10a 0a01 	add.w	sl, sl, #1
 8007ab2:	9304      	str	r3, [sp, #16]
 8007ab4:	9307      	str	r3, [sp, #28]
 8007ab6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007aba:	931a      	str	r3, [sp, #104]	; 0x68
 8007abc:	4654      	mov	r4, sl
 8007abe:	2205      	movs	r2, #5
 8007ac0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ac4:	4851      	ldr	r0, [pc, #324]	; (8007c0c <_svfiprintf_r+0x1ec>)
 8007ac6:	f7ff f98b 	bl	8006de0 <memchr>
 8007aca:	9a04      	ldr	r2, [sp, #16]
 8007acc:	b9d8      	cbnz	r0, 8007b06 <_svfiprintf_r+0xe6>
 8007ace:	06d0      	lsls	r0, r2, #27
 8007ad0:	bf44      	itt	mi
 8007ad2:	2320      	movmi	r3, #32
 8007ad4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ad8:	0711      	lsls	r1, r2, #28
 8007ada:	bf44      	itt	mi
 8007adc:	232b      	movmi	r3, #43	; 0x2b
 8007ade:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007ae2:	f89a 3000 	ldrb.w	r3, [sl]
 8007ae6:	2b2a      	cmp	r3, #42	; 0x2a
 8007ae8:	d015      	beq.n	8007b16 <_svfiprintf_r+0xf6>
 8007aea:	4654      	mov	r4, sl
 8007aec:	2000      	movs	r0, #0
 8007aee:	f04f 0c0a 	mov.w	ip, #10
 8007af2:	9a07      	ldr	r2, [sp, #28]
 8007af4:	4621      	mov	r1, r4
 8007af6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007afa:	3b30      	subs	r3, #48	; 0x30
 8007afc:	2b09      	cmp	r3, #9
 8007afe:	d94e      	bls.n	8007b9e <_svfiprintf_r+0x17e>
 8007b00:	b1b0      	cbz	r0, 8007b30 <_svfiprintf_r+0x110>
 8007b02:	9207      	str	r2, [sp, #28]
 8007b04:	e014      	b.n	8007b30 <_svfiprintf_r+0x110>
 8007b06:	eba0 0308 	sub.w	r3, r0, r8
 8007b0a:	fa09 f303 	lsl.w	r3, r9, r3
 8007b0e:	4313      	orrs	r3, r2
 8007b10:	46a2      	mov	sl, r4
 8007b12:	9304      	str	r3, [sp, #16]
 8007b14:	e7d2      	b.n	8007abc <_svfiprintf_r+0x9c>
 8007b16:	9b03      	ldr	r3, [sp, #12]
 8007b18:	1d19      	adds	r1, r3, #4
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	9103      	str	r1, [sp, #12]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	bfbb      	ittet	lt
 8007b22:	425b      	neglt	r3, r3
 8007b24:	f042 0202 	orrlt.w	r2, r2, #2
 8007b28:	9307      	strge	r3, [sp, #28]
 8007b2a:	9307      	strlt	r3, [sp, #28]
 8007b2c:	bfb8      	it	lt
 8007b2e:	9204      	strlt	r2, [sp, #16]
 8007b30:	7823      	ldrb	r3, [r4, #0]
 8007b32:	2b2e      	cmp	r3, #46	; 0x2e
 8007b34:	d10c      	bne.n	8007b50 <_svfiprintf_r+0x130>
 8007b36:	7863      	ldrb	r3, [r4, #1]
 8007b38:	2b2a      	cmp	r3, #42	; 0x2a
 8007b3a:	d135      	bne.n	8007ba8 <_svfiprintf_r+0x188>
 8007b3c:	9b03      	ldr	r3, [sp, #12]
 8007b3e:	3402      	adds	r4, #2
 8007b40:	1d1a      	adds	r2, r3, #4
 8007b42:	681b      	ldr	r3, [r3, #0]
 8007b44:	9203      	str	r2, [sp, #12]
 8007b46:	2b00      	cmp	r3, #0
 8007b48:	bfb8      	it	lt
 8007b4a:	f04f 33ff 	movlt.w	r3, #4294967295
 8007b4e:	9305      	str	r3, [sp, #20]
 8007b50:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8007c10 <_svfiprintf_r+0x1f0>
 8007b54:	2203      	movs	r2, #3
 8007b56:	4650      	mov	r0, sl
 8007b58:	7821      	ldrb	r1, [r4, #0]
 8007b5a:	f7ff f941 	bl	8006de0 <memchr>
 8007b5e:	b140      	cbz	r0, 8007b72 <_svfiprintf_r+0x152>
 8007b60:	2340      	movs	r3, #64	; 0x40
 8007b62:	eba0 000a 	sub.w	r0, r0, sl
 8007b66:	fa03 f000 	lsl.w	r0, r3, r0
 8007b6a:	9b04      	ldr	r3, [sp, #16]
 8007b6c:	3401      	adds	r4, #1
 8007b6e:	4303      	orrs	r3, r0
 8007b70:	9304      	str	r3, [sp, #16]
 8007b72:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007b76:	2206      	movs	r2, #6
 8007b78:	4826      	ldr	r0, [pc, #152]	; (8007c14 <_svfiprintf_r+0x1f4>)
 8007b7a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007b7e:	f7ff f92f 	bl	8006de0 <memchr>
 8007b82:	2800      	cmp	r0, #0
 8007b84:	d038      	beq.n	8007bf8 <_svfiprintf_r+0x1d8>
 8007b86:	4b24      	ldr	r3, [pc, #144]	; (8007c18 <_svfiprintf_r+0x1f8>)
 8007b88:	bb1b      	cbnz	r3, 8007bd2 <_svfiprintf_r+0x1b2>
 8007b8a:	9b03      	ldr	r3, [sp, #12]
 8007b8c:	3307      	adds	r3, #7
 8007b8e:	f023 0307 	bic.w	r3, r3, #7
 8007b92:	3308      	adds	r3, #8
 8007b94:	9303      	str	r3, [sp, #12]
 8007b96:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b98:	4433      	add	r3, r6
 8007b9a:	9309      	str	r3, [sp, #36]	; 0x24
 8007b9c:	e767      	b.n	8007a6e <_svfiprintf_r+0x4e>
 8007b9e:	460c      	mov	r4, r1
 8007ba0:	2001      	movs	r0, #1
 8007ba2:	fb0c 3202 	mla	r2, ip, r2, r3
 8007ba6:	e7a5      	b.n	8007af4 <_svfiprintf_r+0xd4>
 8007ba8:	2300      	movs	r3, #0
 8007baa:	f04f 0c0a 	mov.w	ip, #10
 8007bae:	4619      	mov	r1, r3
 8007bb0:	3401      	adds	r4, #1
 8007bb2:	9305      	str	r3, [sp, #20]
 8007bb4:	4620      	mov	r0, r4
 8007bb6:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007bba:	3a30      	subs	r2, #48	; 0x30
 8007bbc:	2a09      	cmp	r2, #9
 8007bbe:	d903      	bls.n	8007bc8 <_svfiprintf_r+0x1a8>
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d0c5      	beq.n	8007b50 <_svfiprintf_r+0x130>
 8007bc4:	9105      	str	r1, [sp, #20]
 8007bc6:	e7c3      	b.n	8007b50 <_svfiprintf_r+0x130>
 8007bc8:	4604      	mov	r4, r0
 8007bca:	2301      	movs	r3, #1
 8007bcc:	fb0c 2101 	mla	r1, ip, r1, r2
 8007bd0:	e7f0      	b.n	8007bb4 <_svfiprintf_r+0x194>
 8007bd2:	ab03      	add	r3, sp, #12
 8007bd4:	9300      	str	r3, [sp, #0]
 8007bd6:	462a      	mov	r2, r5
 8007bd8:	4638      	mov	r0, r7
 8007bda:	4b10      	ldr	r3, [pc, #64]	; (8007c1c <_svfiprintf_r+0x1fc>)
 8007bdc:	a904      	add	r1, sp, #16
 8007bde:	f7fc f9dd 	bl	8003f9c <_printf_float>
 8007be2:	1c42      	adds	r2, r0, #1
 8007be4:	4606      	mov	r6, r0
 8007be6:	d1d6      	bne.n	8007b96 <_svfiprintf_r+0x176>
 8007be8:	89ab      	ldrh	r3, [r5, #12]
 8007bea:	065b      	lsls	r3, r3, #25
 8007bec:	f53f af2c 	bmi.w	8007a48 <_svfiprintf_r+0x28>
 8007bf0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007bf2:	b01d      	add	sp, #116	; 0x74
 8007bf4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007bf8:	ab03      	add	r3, sp, #12
 8007bfa:	9300      	str	r3, [sp, #0]
 8007bfc:	462a      	mov	r2, r5
 8007bfe:	4638      	mov	r0, r7
 8007c00:	4b06      	ldr	r3, [pc, #24]	; (8007c1c <_svfiprintf_r+0x1fc>)
 8007c02:	a904      	add	r1, sp, #16
 8007c04:	f7fc fc66 	bl	80044d4 <_printf_i>
 8007c08:	e7eb      	b.n	8007be2 <_svfiprintf_r+0x1c2>
 8007c0a:	bf00      	nop
 8007c0c:	08008c94 	.word	0x08008c94
 8007c10:	08008c9a 	.word	0x08008c9a
 8007c14:	08008c9e 	.word	0x08008c9e
 8007c18:	08003f9d 	.word	0x08003f9d
 8007c1c:	08007969 	.word	0x08007969

08007c20 <__sfputc_r>:
 8007c20:	6893      	ldr	r3, [r2, #8]
 8007c22:	b410      	push	{r4}
 8007c24:	3b01      	subs	r3, #1
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	6093      	str	r3, [r2, #8]
 8007c2a:	da07      	bge.n	8007c3c <__sfputc_r+0x1c>
 8007c2c:	6994      	ldr	r4, [r2, #24]
 8007c2e:	42a3      	cmp	r3, r4
 8007c30:	db01      	blt.n	8007c36 <__sfputc_r+0x16>
 8007c32:	290a      	cmp	r1, #10
 8007c34:	d102      	bne.n	8007c3c <__sfputc_r+0x1c>
 8007c36:	bc10      	pop	{r4}
 8007c38:	f000 b974 	b.w	8007f24 <__swbuf_r>
 8007c3c:	6813      	ldr	r3, [r2, #0]
 8007c3e:	1c58      	adds	r0, r3, #1
 8007c40:	6010      	str	r0, [r2, #0]
 8007c42:	7019      	strb	r1, [r3, #0]
 8007c44:	4608      	mov	r0, r1
 8007c46:	bc10      	pop	{r4}
 8007c48:	4770      	bx	lr

08007c4a <__sfputs_r>:
 8007c4a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c4c:	4606      	mov	r6, r0
 8007c4e:	460f      	mov	r7, r1
 8007c50:	4614      	mov	r4, r2
 8007c52:	18d5      	adds	r5, r2, r3
 8007c54:	42ac      	cmp	r4, r5
 8007c56:	d101      	bne.n	8007c5c <__sfputs_r+0x12>
 8007c58:	2000      	movs	r0, #0
 8007c5a:	e007      	b.n	8007c6c <__sfputs_r+0x22>
 8007c5c:	463a      	mov	r2, r7
 8007c5e:	4630      	mov	r0, r6
 8007c60:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007c64:	f7ff ffdc 	bl	8007c20 <__sfputc_r>
 8007c68:	1c43      	adds	r3, r0, #1
 8007c6a:	d1f3      	bne.n	8007c54 <__sfputs_r+0xa>
 8007c6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007c70 <_vfiprintf_r>:
 8007c70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c74:	460d      	mov	r5, r1
 8007c76:	4614      	mov	r4, r2
 8007c78:	4698      	mov	r8, r3
 8007c7a:	4606      	mov	r6, r0
 8007c7c:	b09d      	sub	sp, #116	; 0x74
 8007c7e:	b118      	cbz	r0, 8007c88 <_vfiprintf_r+0x18>
 8007c80:	6983      	ldr	r3, [r0, #24]
 8007c82:	b90b      	cbnz	r3, 8007c88 <_vfiprintf_r+0x18>
 8007c84:	f000 fb3a 	bl	80082fc <__sinit>
 8007c88:	4b89      	ldr	r3, [pc, #548]	; (8007eb0 <_vfiprintf_r+0x240>)
 8007c8a:	429d      	cmp	r5, r3
 8007c8c:	d11b      	bne.n	8007cc6 <_vfiprintf_r+0x56>
 8007c8e:	6875      	ldr	r5, [r6, #4]
 8007c90:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007c92:	07d9      	lsls	r1, r3, #31
 8007c94:	d405      	bmi.n	8007ca2 <_vfiprintf_r+0x32>
 8007c96:	89ab      	ldrh	r3, [r5, #12]
 8007c98:	059a      	lsls	r2, r3, #22
 8007c9a:	d402      	bmi.n	8007ca2 <_vfiprintf_r+0x32>
 8007c9c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007c9e:	f000 fbcb 	bl	8008438 <__retarget_lock_acquire_recursive>
 8007ca2:	89ab      	ldrh	r3, [r5, #12]
 8007ca4:	071b      	lsls	r3, r3, #28
 8007ca6:	d501      	bpl.n	8007cac <_vfiprintf_r+0x3c>
 8007ca8:	692b      	ldr	r3, [r5, #16]
 8007caa:	b9eb      	cbnz	r3, 8007ce8 <_vfiprintf_r+0x78>
 8007cac:	4629      	mov	r1, r5
 8007cae:	4630      	mov	r0, r6
 8007cb0:	f000 f998 	bl	8007fe4 <__swsetup_r>
 8007cb4:	b1c0      	cbz	r0, 8007ce8 <_vfiprintf_r+0x78>
 8007cb6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007cb8:	07dc      	lsls	r4, r3, #31
 8007cba:	d50e      	bpl.n	8007cda <_vfiprintf_r+0x6a>
 8007cbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007cc0:	b01d      	add	sp, #116	; 0x74
 8007cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cc6:	4b7b      	ldr	r3, [pc, #492]	; (8007eb4 <_vfiprintf_r+0x244>)
 8007cc8:	429d      	cmp	r5, r3
 8007cca:	d101      	bne.n	8007cd0 <_vfiprintf_r+0x60>
 8007ccc:	68b5      	ldr	r5, [r6, #8]
 8007cce:	e7df      	b.n	8007c90 <_vfiprintf_r+0x20>
 8007cd0:	4b79      	ldr	r3, [pc, #484]	; (8007eb8 <_vfiprintf_r+0x248>)
 8007cd2:	429d      	cmp	r5, r3
 8007cd4:	bf08      	it	eq
 8007cd6:	68f5      	ldreq	r5, [r6, #12]
 8007cd8:	e7da      	b.n	8007c90 <_vfiprintf_r+0x20>
 8007cda:	89ab      	ldrh	r3, [r5, #12]
 8007cdc:	0598      	lsls	r0, r3, #22
 8007cde:	d4ed      	bmi.n	8007cbc <_vfiprintf_r+0x4c>
 8007ce0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007ce2:	f000 fbaa 	bl	800843a <__retarget_lock_release_recursive>
 8007ce6:	e7e9      	b.n	8007cbc <_vfiprintf_r+0x4c>
 8007ce8:	2300      	movs	r3, #0
 8007cea:	9309      	str	r3, [sp, #36]	; 0x24
 8007cec:	2320      	movs	r3, #32
 8007cee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8007cf2:	2330      	movs	r3, #48	; 0x30
 8007cf4:	f04f 0901 	mov.w	r9, #1
 8007cf8:	f8cd 800c 	str.w	r8, [sp, #12]
 8007cfc:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8007ebc <_vfiprintf_r+0x24c>
 8007d00:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8007d04:	4623      	mov	r3, r4
 8007d06:	469a      	mov	sl, r3
 8007d08:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007d0c:	b10a      	cbz	r2, 8007d12 <_vfiprintf_r+0xa2>
 8007d0e:	2a25      	cmp	r2, #37	; 0x25
 8007d10:	d1f9      	bne.n	8007d06 <_vfiprintf_r+0x96>
 8007d12:	ebba 0b04 	subs.w	fp, sl, r4
 8007d16:	d00b      	beq.n	8007d30 <_vfiprintf_r+0xc0>
 8007d18:	465b      	mov	r3, fp
 8007d1a:	4622      	mov	r2, r4
 8007d1c:	4629      	mov	r1, r5
 8007d1e:	4630      	mov	r0, r6
 8007d20:	f7ff ff93 	bl	8007c4a <__sfputs_r>
 8007d24:	3001      	adds	r0, #1
 8007d26:	f000 80aa 	beq.w	8007e7e <_vfiprintf_r+0x20e>
 8007d2a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007d2c:	445a      	add	r2, fp
 8007d2e:	9209      	str	r2, [sp, #36]	; 0x24
 8007d30:	f89a 3000 	ldrb.w	r3, [sl]
 8007d34:	2b00      	cmp	r3, #0
 8007d36:	f000 80a2 	beq.w	8007e7e <_vfiprintf_r+0x20e>
 8007d3a:	2300      	movs	r3, #0
 8007d3c:	f04f 32ff 	mov.w	r2, #4294967295
 8007d40:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007d44:	f10a 0a01 	add.w	sl, sl, #1
 8007d48:	9304      	str	r3, [sp, #16]
 8007d4a:	9307      	str	r3, [sp, #28]
 8007d4c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8007d50:	931a      	str	r3, [sp, #104]	; 0x68
 8007d52:	4654      	mov	r4, sl
 8007d54:	2205      	movs	r2, #5
 8007d56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d5a:	4858      	ldr	r0, [pc, #352]	; (8007ebc <_vfiprintf_r+0x24c>)
 8007d5c:	f7ff f840 	bl	8006de0 <memchr>
 8007d60:	9a04      	ldr	r2, [sp, #16]
 8007d62:	b9d8      	cbnz	r0, 8007d9c <_vfiprintf_r+0x12c>
 8007d64:	06d1      	lsls	r1, r2, #27
 8007d66:	bf44      	itt	mi
 8007d68:	2320      	movmi	r3, #32
 8007d6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d6e:	0713      	lsls	r3, r2, #28
 8007d70:	bf44      	itt	mi
 8007d72:	232b      	movmi	r3, #43	; 0x2b
 8007d74:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007d78:	f89a 3000 	ldrb.w	r3, [sl]
 8007d7c:	2b2a      	cmp	r3, #42	; 0x2a
 8007d7e:	d015      	beq.n	8007dac <_vfiprintf_r+0x13c>
 8007d80:	4654      	mov	r4, sl
 8007d82:	2000      	movs	r0, #0
 8007d84:	f04f 0c0a 	mov.w	ip, #10
 8007d88:	9a07      	ldr	r2, [sp, #28]
 8007d8a:	4621      	mov	r1, r4
 8007d8c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007d90:	3b30      	subs	r3, #48	; 0x30
 8007d92:	2b09      	cmp	r3, #9
 8007d94:	d94e      	bls.n	8007e34 <_vfiprintf_r+0x1c4>
 8007d96:	b1b0      	cbz	r0, 8007dc6 <_vfiprintf_r+0x156>
 8007d98:	9207      	str	r2, [sp, #28]
 8007d9a:	e014      	b.n	8007dc6 <_vfiprintf_r+0x156>
 8007d9c:	eba0 0308 	sub.w	r3, r0, r8
 8007da0:	fa09 f303 	lsl.w	r3, r9, r3
 8007da4:	4313      	orrs	r3, r2
 8007da6:	46a2      	mov	sl, r4
 8007da8:	9304      	str	r3, [sp, #16]
 8007daa:	e7d2      	b.n	8007d52 <_vfiprintf_r+0xe2>
 8007dac:	9b03      	ldr	r3, [sp, #12]
 8007dae:	1d19      	adds	r1, r3, #4
 8007db0:	681b      	ldr	r3, [r3, #0]
 8007db2:	9103      	str	r1, [sp, #12]
 8007db4:	2b00      	cmp	r3, #0
 8007db6:	bfbb      	ittet	lt
 8007db8:	425b      	neglt	r3, r3
 8007dba:	f042 0202 	orrlt.w	r2, r2, #2
 8007dbe:	9307      	strge	r3, [sp, #28]
 8007dc0:	9307      	strlt	r3, [sp, #28]
 8007dc2:	bfb8      	it	lt
 8007dc4:	9204      	strlt	r2, [sp, #16]
 8007dc6:	7823      	ldrb	r3, [r4, #0]
 8007dc8:	2b2e      	cmp	r3, #46	; 0x2e
 8007dca:	d10c      	bne.n	8007de6 <_vfiprintf_r+0x176>
 8007dcc:	7863      	ldrb	r3, [r4, #1]
 8007dce:	2b2a      	cmp	r3, #42	; 0x2a
 8007dd0:	d135      	bne.n	8007e3e <_vfiprintf_r+0x1ce>
 8007dd2:	9b03      	ldr	r3, [sp, #12]
 8007dd4:	3402      	adds	r4, #2
 8007dd6:	1d1a      	adds	r2, r3, #4
 8007dd8:	681b      	ldr	r3, [r3, #0]
 8007dda:	9203      	str	r2, [sp, #12]
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	bfb8      	it	lt
 8007de0:	f04f 33ff 	movlt.w	r3, #4294967295
 8007de4:	9305      	str	r3, [sp, #20]
 8007de6:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8007ec0 <_vfiprintf_r+0x250>
 8007dea:	2203      	movs	r2, #3
 8007dec:	4650      	mov	r0, sl
 8007dee:	7821      	ldrb	r1, [r4, #0]
 8007df0:	f7fe fff6 	bl	8006de0 <memchr>
 8007df4:	b140      	cbz	r0, 8007e08 <_vfiprintf_r+0x198>
 8007df6:	2340      	movs	r3, #64	; 0x40
 8007df8:	eba0 000a 	sub.w	r0, r0, sl
 8007dfc:	fa03 f000 	lsl.w	r0, r3, r0
 8007e00:	9b04      	ldr	r3, [sp, #16]
 8007e02:	3401      	adds	r4, #1
 8007e04:	4303      	orrs	r3, r0
 8007e06:	9304      	str	r3, [sp, #16]
 8007e08:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e0c:	2206      	movs	r2, #6
 8007e0e:	482d      	ldr	r0, [pc, #180]	; (8007ec4 <_vfiprintf_r+0x254>)
 8007e10:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8007e14:	f7fe ffe4 	bl	8006de0 <memchr>
 8007e18:	2800      	cmp	r0, #0
 8007e1a:	d03f      	beq.n	8007e9c <_vfiprintf_r+0x22c>
 8007e1c:	4b2a      	ldr	r3, [pc, #168]	; (8007ec8 <_vfiprintf_r+0x258>)
 8007e1e:	bb1b      	cbnz	r3, 8007e68 <_vfiprintf_r+0x1f8>
 8007e20:	9b03      	ldr	r3, [sp, #12]
 8007e22:	3307      	adds	r3, #7
 8007e24:	f023 0307 	bic.w	r3, r3, #7
 8007e28:	3308      	adds	r3, #8
 8007e2a:	9303      	str	r3, [sp, #12]
 8007e2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e2e:	443b      	add	r3, r7
 8007e30:	9309      	str	r3, [sp, #36]	; 0x24
 8007e32:	e767      	b.n	8007d04 <_vfiprintf_r+0x94>
 8007e34:	460c      	mov	r4, r1
 8007e36:	2001      	movs	r0, #1
 8007e38:	fb0c 3202 	mla	r2, ip, r2, r3
 8007e3c:	e7a5      	b.n	8007d8a <_vfiprintf_r+0x11a>
 8007e3e:	2300      	movs	r3, #0
 8007e40:	f04f 0c0a 	mov.w	ip, #10
 8007e44:	4619      	mov	r1, r3
 8007e46:	3401      	adds	r4, #1
 8007e48:	9305      	str	r3, [sp, #20]
 8007e4a:	4620      	mov	r0, r4
 8007e4c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007e50:	3a30      	subs	r2, #48	; 0x30
 8007e52:	2a09      	cmp	r2, #9
 8007e54:	d903      	bls.n	8007e5e <_vfiprintf_r+0x1ee>
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d0c5      	beq.n	8007de6 <_vfiprintf_r+0x176>
 8007e5a:	9105      	str	r1, [sp, #20]
 8007e5c:	e7c3      	b.n	8007de6 <_vfiprintf_r+0x176>
 8007e5e:	4604      	mov	r4, r0
 8007e60:	2301      	movs	r3, #1
 8007e62:	fb0c 2101 	mla	r1, ip, r1, r2
 8007e66:	e7f0      	b.n	8007e4a <_vfiprintf_r+0x1da>
 8007e68:	ab03      	add	r3, sp, #12
 8007e6a:	9300      	str	r3, [sp, #0]
 8007e6c:	462a      	mov	r2, r5
 8007e6e:	4630      	mov	r0, r6
 8007e70:	4b16      	ldr	r3, [pc, #88]	; (8007ecc <_vfiprintf_r+0x25c>)
 8007e72:	a904      	add	r1, sp, #16
 8007e74:	f7fc f892 	bl	8003f9c <_printf_float>
 8007e78:	4607      	mov	r7, r0
 8007e7a:	1c78      	adds	r0, r7, #1
 8007e7c:	d1d6      	bne.n	8007e2c <_vfiprintf_r+0x1bc>
 8007e7e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8007e80:	07d9      	lsls	r1, r3, #31
 8007e82:	d405      	bmi.n	8007e90 <_vfiprintf_r+0x220>
 8007e84:	89ab      	ldrh	r3, [r5, #12]
 8007e86:	059a      	lsls	r2, r3, #22
 8007e88:	d402      	bmi.n	8007e90 <_vfiprintf_r+0x220>
 8007e8a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007e8c:	f000 fad5 	bl	800843a <__retarget_lock_release_recursive>
 8007e90:	89ab      	ldrh	r3, [r5, #12]
 8007e92:	065b      	lsls	r3, r3, #25
 8007e94:	f53f af12 	bmi.w	8007cbc <_vfiprintf_r+0x4c>
 8007e98:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007e9a:	e711      	b.n	8007cc0 <_vfiprintf_r+0x50>
 8007e9c:	ab03      	add	r3, sp, #12
 8007e9e:	9300      	str	r3, [sp, #0]
 8007ea0:	462a      	mov	r2, r5
 8007ea2:	4630      	mov	r0, r6
 8007ea4:	4b09      	ldr	r3, [pc, #36]	; (8007ecc <_vfiprintf_r+0x25c>)
 8007ea6:	a904      	add	r1, sp, #16
 8007ea8:	f7fc fb14 	bl	80044d4 <_printf_i>
 8007eac:	e7e4      	b.n	8007e78 <_vfiprintf_r+0x208>
 8007eae:	bf00      	nop
 8007eb0:	08008cc8 	.word	0x08008cc8
 8007eb4:	08008ce8 	.word	0x08008ce8
 8007eb8:	08008ca8 	.word	0x08008ca8
 8007ebc:	08008c94 	.word	0x08008c94
 8007ec0:	08008c9a 	.word	0x08008c9a
 8007ec4:	08008c9e 	.word	0x08008c9e
 8007ec8:	08003f9d 	.word	0x08003f9d
 8007ecc:	08007c4b 	.word	0x08007c4b

08007ed0 <nan>:
 8007ed0:	2000      	movs	r0, #0
 8007ed2:	4901      	ldr	r1, [pc, #4]	; (8007ed8 <nan+0x8>)
 8007ed4:	4770      	bx	lr
 8007ed6:	bf00      	nop
 8007ed8:	7ff80000 	.word	0x7ff80000

08007edc <_sbrk_r>:
 8007edc:	b538      	push	{r3, r4, r5, lr}
 8007ede:	2300      	movs	r3, #0
 8007ee0:	4d05      	ldr	r5, [pc, #20]	; (8007ef8 <_sbrk_r+0x1c>)
 8007ee2:	4604      	mov	r4, r0
 8007ee4:	4608      	mov	r0, r1
 8007ee6:	602b      	str	r3, [r5, #0]
 8007ee8:	f7f9 fd5a 	bl	80019a0 <_sbrk>
 8007eec:	1c43      	adds	r3, r0, #1
 8007eee:	d102      	bne.n	8007ef6 <_sbrk_r+0x1a>
 8007ef0:	682b      	ldr	r3, [r5, #0]
 8007ef2:	b103      	cbz	r3, 8007ef6 <_sbrk_r+0x1a>
 8007ef4:	6023      	str	r3, [r4, #0]
 8007ef6:	bd38      	pop	{r3, r4, r5, pc}
 8007ef8:	2000055c 	.word	0x2000055c

08007efc <strncmp>:
 8007efc:	4603      	mov	r3, r0
 8007efe:	b510      	push	{r4, lr}
 8007f00:	b172      	cbz	r2, 8007f20 <strncmp+0x24>
 8007f02:	3901      	subs	r1, #1
 8007f04:	1884      	adds	r4, r0, r2
 8007f06:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007f0a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8007f0e:	4290      	cmp	r0, r2
 8007f10:	d101      	bne.n	8007f16 <strncmp+0x1a>
 8007f12:	42a3      	cmp	r3, r4
 8007f14:	d101      	bne.n	8007f1a <strncmp+0x1e>
 8007f16:	1a80      	subs	r0, r0, r2
 8007f18:	bd10      	pop	{r4, pc}
 8007f1a:	2800      	cmp	r0, #0
 8007f1c:	d1f3      	bne.n	8007f06 <strncmp+0xa>
 8007f1e:	e7fa      	b.n	8007f16 <strncmp+0x1a>
 8007f20:	4610      	mov	r0, r2
 8007f22:	e7f9      	b.n	8007f18 <strncmp+0x1c>

08007f24 <__swbuf_r>:
 8007f24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007f26:	460e      	mov	r6, r1
 8007f28:	4614      	mov	r4, r2
 8007f2a:	4605      	mov	r5, r0
 8007f2c:	b118      	cbz	r0, 8007f36 <__swbuf_r+0x12>
 8007f2e:	6983      	ldr	r3, [r0, #24]
 8007f30:	b90b      	cbnz	r3, 8007f36 <__swbuf_r+0x12>
 8007f32:	f000 f9e3 	bl	80082fc <__sinit>
 8007f36:	4b21      	ldr	r3, [pc, #132]	; (8007fbc <__swbuf_r+0x98>)
 8007f38:	429c      	cmp	r4, r3
 8007f3a:	d12b      	bne.n	8007f94 <__swbuf_r+0x70>
 8007f3c:	686c      	ldr	r4, [r5, #4]
 8007f3e:	69a3      	ldr	r3, [r4, #24]
 8007f40:	60a3      	str	r3, [r4, #8]
 8007f42:	89a3      	ldrh	r3, [r4, #12]
 8007f44:	071a      	lsls	r2, r3, #28
 8007f46:	d52f      	bpl.n	8007fa8 <__swbuf_r+0x84>
 8007f48:	6923      	ldr	r3, [r4, #16]
 8007f4a:	b36b      	cbz	r3, 8007fa8 <__swbuf_r+0x84>
 8007f4c:	6923      	ldr	r3, [r4, #16]
 8007f4e:	6820      	ldr	r0, [r4, #0]
 8007f50:	b2f6      	uxtb	r6, r6
 8007f52:	1ac0      	subs	r0, r0, r3
 8007f54:	6963      	ldr	r3, [r4, #20]
 8007f56:	4637      	mov	r7, r6
 8007f58:	4283      	cmp	r3, r0
 8007f5a:	dc04      	bgt.n	8007f66 <__swbuf_r+0x42>
 8007f5c:	4621      	mov	r1, r4
 8007f5e:	4628      	mov	r0, r5
 8007f60:	f000 f938 	bl	80081d4 <_fflush_r>
 8007f64:	bb30      	cbnz	r0, 8007fb4 <__swbuf_r+0x90>
 8007f66:	68a3      	ldr	r3, [r4, #8]
 8007f68:	3001      	adds	r0, #1
 8007f6a:	3b01      	subs	r3, #1
 8007f6c:	60a3      	str	r3, [r4, #8]
 8007f6e:	6823      	ldr	r3, [r4, #0]
 8007f70:	1c5a      	adds	r2, r3, #1
 8007f72:	6022      	str	r2, [r4, #0]
 8007f74:	701e      	strb	r6, [r3, #0]
 8007f76:	6963      	ldr	r3, [r4, #20]
 8007f78:	4283      	cmp	r3, r0
 8007f7a:	d004      	beq.n	8007f86 <__swbuf_r+0x62>
 8007f7c:	89a3      	ldrh	r3, [r4, #12]
 8007f7e:	07db      	lsls	r3, r3, #31
 8007f80:	d506      	bpl.n	8007f90 <__swbuf_r+0x6c>
 8007f82:	2e0a      	cmp	r6, #10
 8007f84:	d104      	bne.n	8007f90 <__swbuf_r+0x6c>
 8007f86:	4621      	mov	r1, r4
 8007f88:	4628      	mov	r0, r5
 8007f8a:	f000 f923 	bl	80081d4 <_fflush_r>
 8007f8e:	b988      	cbnz	r0, 8007fb4 <__swbuf_r+0x90>
 8007f90:	4638      	mov	r0, r7
 8007f92:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007f94:	4b0a      	ldr	r3, [pc, #40]	; (8007fc0 <__swbuf_r+0x9c>)
 8007f96:	429c      	cmp	r4, r3
 8007f98:	d101      	bne.n	8007f9e <__swbuf_r+0x7a>
 8007f9a:	68ac      	ldr	r4, [r5, #8]
 8007f9c:	e7cf      	b.n	8007f3e <__swbuf_r+0x1a>
 8007f9e:	4b09      	ldr	r3, [pc, #36]	; (8007fc4 <__swbuf_r+0xa0>)
 8007fa0:	429c      	cmp	r4, r3
 8007fa2:	bf08      	it	eq
 8007fa4:	68ec      	ldreq	r4, [r5, #12]
 8007fa6:	e7ca      	b.n	8007f3e <__swbuf_r+0x1a>
 8007fa8:	4621      	mov	r1, r4
 8007faa:	4628      	mov	r0, r5
 8007fac:	f000 f81a 	bl	8007fe4 <__swsetup_r>
 8007fb0:	2800      	cmp	r0, #0
 8007fb2:	d0cb      	beq.n	8007f4c <__swbuf_r+0x28>
 8007fb4:	f04f 37ff 	mov.w	r7, #4294967295
 8007fb8:	e7ea      	b.n	8007f90 <__swbuf_r+0x6c>
 8007fba:	bf00      	nop
 8007fbc:	08008cc8 	.word	0x08008cc8
 8007fc0:	08008ce8 	.word	0x08008ce8
 8007fc4:	08008ca8 	.word	0x08008ca8

08007fc8 <__ascii_wctomb>:
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4608      	mov	r0, r1
 8007fcc:	b141      	cbz	r1, 8007fe0 <__ascii_wctomb+0x18>
 8007fce:	2aff      	cmp	r2, #255	; 0xff
 8007fd0:	d904      	bls.n	8007fdc <__ascii_wctomb+0x14>
 8007fd2:	228a      	movs	r2, #138	; 0x8a
 8007fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8007fd8:	601a      	str	r2, [r3, #0]
 8007fda:	4770      	bx	lr
 8007fdc:	2001      	movs	r0, #1
 8007fde:	700a      	strb	r2, [r1, #0]
 8007fe0:	4770      	bx	lr
	...

08007fe4 <__swsetup_r>:
 8007fe4:	4b32      	ldr	r3, [pc, #200]	; (80080b0 <__swsetup_r+0xcc>)
 8007fe6:	b570      	push	{r4, r5, r6, lr}
 8007fe8:	681d      	ldr	r5, [r3, #0]
 8007fea:	4606      	mov	r6, r0
 8007fec:	460c      	mov	r4, r1
 8007fee:	b125      	cbz	r5, 8007ffa <__swsetup_r+0x16>
 8007ff0:	69ab      	ldr	r3, [r5, #24]
 8007ff2:	b913      	cbnz	r3, 8007ffa <__swsetup_r+0x16>
 8007ff4:	4628      	mov	r0, r5
 8007ff6:	f000 f981 	bl	80082fc <__sinit>
 8007ffa:	4b2e      	ldr	r3, [pc, #184]	; (80080b4 <__swsetup_r+0xd0>)
 8007ffc:	429c      	cmp	r4, r3
 8007ffe:	d10f      	bne.n	8008020 <__swsetup_r+0x3c>
 8008000:	686c      	ldr	r4, [r5, #4]
 8008002:	89a3      	ldrh	r3, [r4, #12]
 8008004:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008008:	0719      	lsls	r1, r3, #28
 800800a:	d42c      	bmi.n	8008066 <__swsetup_r+0x82>
 800800c:	06dd      	lsls	r5, r3, #27
 800800e:	d411      	bmi.n	8008034 <__swsetup_r+0x50>
 8008010:	2309      	movs	r3, #9
 8008012:	6033      	str	r3, [r6, #0]
 8008014:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008018:	f04f 30ff 	mov.w	r0, #4294967295
 800801c:	81a3      	strh	r3, [r4, #12]
 800801e:	e03e      	b.n	800809e <__swsetup_r+0xba>
 8008020:	4b25      	ldr	r3, [pc, #148]	; (80080b8 <__swsetup_r+0xd4>)
 8008022:	429c      	cmp	r4, r3
 8008024:	d101      	bne.n	800802a <__swsetup_r+0x46>
 8008026:	68ac      	ldr	r4, [r5, #8]
 8008028:	e7eb      	b.n	8008002 <__swsetup_r+0x1e>
 800802a:	4b24      	ldr	r3, [pc, #144]	; (80080bc <__swsetup_r+0xd8>)
 800802c:	429c      	cmp	r4, r3
 800802e:	bf08      	it	eq
 8008030:	68ec      	ldreq	r4, [r5, #12]
 8008032:	e7e6      	b.n	8008002 <__swsetup_r+0x1e>
 8008034:	0758      	lsls	r0, r3, #29
 8008036:	d512      	bpl.n	800805e <__swsetup_r+0x7a>
 8008038:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800803a:	b141      	cbz	r1, 800804e <__swsetup_r+0x6a>
 800803c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008040:	4299      	cmp	r1, r3
 8008042:	d002      	beq.n	800804a <__swsetup_r+0x66>
 8008044:	4630      	mov	r0, r6
 8008046:	f7ff fbb3 	bl	80077b0 <_free_r>
 800804a:	2300      	movs	r3, #0
 800804c:	6363      	str	r3, [r4, #52]	; 0x34
 800804e:	89a3      	ldrh	r3, [r4, #12]
 8008050:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008054:	81a3      	strh	r3, [r4, #12]
 8008056:	2300      	movs	r3, #0
 8008058:	6063      	str	r3, [r4, #4]
 800805a:	6923      	ldr	r3, [r4, #16]
 800805c:	6023      	str	r3, [r4, #0]
 800805e:	89a3      	ldrh	r3, [r4, #12]
 8008060:	f043 0308 	orr.w	r3, r3, #8
 8008064:	81a3      	strh	r3, [r4, #12]
 8008066:	6923      	ldr	r3, [r4, #16]
 8008068:	b94b      	cbnz	r3, 800807e <__swsetup_r+0x9a>
 800806a:	89a3      	ldrh	r3, [r4, #12]
 800806c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008070:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008074:	d003      	beq.n	800807e <__swsetup_r+0x9a>
 8008076:	4621      	mov	r1, r4
 8008078:	4630      	mov	r0, r6
 800807a:	f000 fa05 	bl	8008488 <__smakebuf_r>
 800807e:	89a0      	ldrh	r0, [r4, #12]
 8008080:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008084:	f010 0301 	ands.w	r3, r0, #1
 8008088:	d00a      	beq.n	80080a0 <__swsetup_r+0xbc>
 800808a:	2300      	movs	r3, #0
 800808c:	60a3      	str	r3, [r4, #8]
 800808e:	6963      	ldr	r3, [r4, #20]
 8008090:	425b      	negs	r3, r3
 8008092:	61a3      	str	r3, [r4, #24]
 8008094:	6923      	ldr	r3, [r4, #16]
 8008096:	b943      	cbnz	r3, 80080aa <__swsetup_r+0xc6>
 8008098:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800809c:	d1ba      	bne.n	8008014 <__swsetup_r+0x30>
 800809e:	bd70      	pop	{r4, r5, r6, pc}
 80080a0:	0781      	lsls	r1, r0, #30
 80080a2:	bf58      	it	pl
 80080a4:	6963      	ldrpl	r3, [r4, #20]
 80080a6:	60a3      	str	r3, [r4, #8]
 80080a8:	e7f4      	b.n	8008094 <__swsetup_r+0xb0>
 80080aa:	2000      	movs	r0, #0
 80080ac:	e7f7      	b.n	800809e <__swsetup_r+0xba>
 80080ae:	bf00      	nop
 80080b0:	2000000c 	.word	0x2000000c
 80080b4:	08008cc8 	.word	0x08008cc8
 80080b8:	08008ce8 	.word	0x08008ce8
 80080bc:	08008ca8 	.word	0x08008ca8

080080c0 <abort>:
 80080c0:	2006      	movs	r0, #6
 80080c2:	b508      	push	{r3, lr}
 80080c4:	f000 fa9e 	bl	8008604 <raise>
 80080c8:	2001      	movs	r0, #1
 80080ca:	f7f9 fc3b 	bl	8001944 <_exit>
	...

080080d0 <__sflush_r>:
 80080d0:	898a      	ldrh	r2, [r1, #12]
 80080d2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80080d4:	4605      	mov	r5, r0
 80080d6:	0710      	lsls	r0, r2, #28
 80080d8:	460c      	mov	r4, r1
 80080da:	d457      	bmi.n	800818c <__sflush_r+0xbc>
 80080dc:	684b      	ldr	r3, [r1, #4]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	dc04      	bgt.n	80080ec <__sflush_r+0x1c>
 80080e2:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	dc01      	bgt.n	80080ec <__sflush_r+0x1c>
 80080e8:	2000      	movs	r0, #0
 80080ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80080ec:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80080ee:	2e00      	cmp	r6, #0
 80080f0:	d0fa      	beq.n	80080e8 <__sflush_r+0x18>
 80080f2:	2300      	movs	r3, #0
 80080f4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80080f8:	682f      	ldr	r7, [r5, #0]
 80080fa:	602b      	str	r3, [r5, #0]
 80080fc:	d032      	beq.n	8008164 <__sflush_r+0x94>
 80080fe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008100:	89a3      	ldrh	r3, [r4, #12]
 8008102:	075a      	lsls	r2, r3, #29
 8008104:	d505      	bpl.n	8008112 <__sflush_r+0x42>
 8008106:	6863      	ldr	r3, [r4, #4]
 8008108:	1ac0      	subs	r0, r0, r3
 800810a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800810c:	b10b      	cbz	r3, 8008112 <__sflush_r+0x42>
 800810e:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008110:	1ac0      	subs	r0, r0, r3
 8008112:	2300      	movs	r3, #0
 8008114:	4602      	mov	r2, r0
 8008116:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008118:	4628      	mov	r0, r5
 800811a:	6a21      	ldr	r1, [r4, #32]
 800811c:	47b0      	blx	r6
 800811e:	1c43      	adds	r3, r0, #1
 8008120:	89a3      	ldrh	r3, [r4, #12]
 8008122:	d106      	bne.n	8008132 <__sflush_r+0x62>
 8008124:	6829      	ldr	r1, [r5, #0]
 8008126:	291d      	cmp	r1, #29
 8008128:	d82c      	bhi.n	8008184 <__sflush_r+0xb4>
 800812a:	4a29      	ldr	r2, [pc, #164]	; (80081d0 <__sflush_r+0x100>)
 800812c:	40ca      	lsrs	r2, r1
 800812e:	07d6      	lsls	r6, r2, #31
 8008130:	d528      	bpl.n	8008184 <__sflush_r+0xb4>
 8008132:	2200      	movs	r2, #0
 8008134:	6062      	str	r2, [r4, #4]
 8008136:	6922      	ldr	r2, [r4, #16]
 8008138:	04d9      	lsls	r1, r3, #19
 800813a:	6022      	str	r2, [r4, #0]
 800813c:	d504      	bpl.n	8008148 <__sflush_r+0x78>
 800813e:	1c42      	adds	r2, r0, #1
 8008140:	d101      	bne.n	8008146 <__sflush_r+0x76>
 8008142:	682b      	ldr	r3, [r5, #0]
 8008144:	b903      	cbnz	r3, 8008148 <__sflush_r+0x78>
 8008146:	6560      	str	r0, [r4, #84]	; 0x54
 8008148:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800814a:	602f      	str	r7, [r5, #0]
 800814c:	2900      	cmp	r1, #0
 800814e:	d0cb      	beq.n	80080e8 <__sflush_r+0x18>
 8008150:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008154:	4299      	cmp	r1, r3
 8008156:	d002      	beq.n	800815e <__sflush_r+0x8e>
 8008158:	4628      	mov	r0, r5
 800815a:	f7ff fb29 	bl	80077b0 <_free_r>
 800815e:	2000      	movs	r0, #0
 8008160:	6360      	str	r0, [r4, #52]	; 0x34
 8008162:	e7c2      	b.n	80080ea <__sflush_r+0x1a>
 8008164:	6a21      	ldr	r1, [r4, #32]
 8008166:	2301      	movs	r3, #1
 8008168:	4628      	mov	r0, r5
 800816a:	47b0      	blx	r6
 800816c:	1c41      	adds	r1, r0, #1
 800816e:	d1c7      	bne.n	8008100 <__sflush_r+0x30>
 8008170:	682b      	ldr	r3, [r5, #0]
 8008172:	2b00      	cmp	r3, #0
 8008174:	d0c4      	beq.n	8008100 <__sflush_r+0x30>
 8008176:	2b1d      	cmp	r3, #29
 8008178:	d001      	beq.n	800817e <__sflush_r+0xae>
 800817a:	2b16      	cmp	r3, #22
 800817c:	d101      	bne.n	8008182 <__sflush_r+0xb2>
 800817e:	602f      	str	r7, [r5, #0]
 8008180:	e7b2      	b.n	80080e8 <__sflush_r+0x18>
 8008182:	89a3      	ldrh	r3, [r4, #12]
 8008184:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008188:	81a3      	strh	r3, [r4, #12]
 800818a:	e7ae      	b.n	80080ea <__sflush_r+0x1a>
 800818c:	690f      	ldr	r7, [r1, #16]
 800818e:	2f00      	cmp	r7, #0
 8008190:	d0aa      	beq.n	80080e8 <__sflush_r+0x18>
 8008192:	0793      	lsls	r3, r2, #30
 8008194:	bf18      	it	ne
 8008196:	2300      	movne	r3, #0
 8008198:	680e      	ldr	r6, [r1, #0]
 800819a:	bf08      	it	eq
 800819c:	694b      	ldreq	r3, [r1, #20]
 800819e:	1bf6      	subs	r6, r6, r7
 80081a0:	600f      	str	r7, [r1, #0]
 80081a2:	608b      	str	r3, [r1, #8]
 80081a4:	2e00      	cmp	r6, #0
 80081a6:	dd9f      	ble.n	80080e8 <__sflush_r+0x18>
 80081a8:	4633      	mov	r3, r6
 80081aa:	463a      	mov	r2, r7
 80081ac:	4628      	mov	r0, r5
 80081ae:	6a21      	ldr	r1, [r4, #32]
 80081b0:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 80081b4:	47e0      	blx	ip
 80081b6:	2800      	cmp	r0, #0
 80081b8:	dc06      	bgt.n	80081c8 <__sflush_r+0xf8>
 80081ba:	89a3      	ldrh	r3, [r4, #12]
 80081bc:	f04f 30ff 	mov.w	r0, #4294967295
 80081c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80081c4:	81a3      	strh	r3, [r4, #12]
 80081c6:	e790      	b.n	80080ea <__sflush_r+0x1a>
 80081c8:	4407      	add	r7, r0
 80081ca:	1a36      	subs	r6, r6, r0
 80081cc:	e7ea      	b.n	80081a4 <__sflush_r+0xd4>
 80081ce:	bf00      	nop
 80081d0:	20400001 	.word	0x20400001

080081d4 <_fflush_r>:
 80081d4:	b538      	push	{r3, r4, r5, lr}
 80081d6:	690b      	ldr	r3, [r1, #16]
 80081d8:	4605      	mov	r5, r0
 80081da:	460c      	mov	r4, r1
 80081dc:	b913      	cbnz	r3, 80081e4 <_fflush_r+0x10>
 80081de:	2500      	movs	r5, #0
 80081e0:	4628      	mov	r0, r5
 80081e2:	bd38      	pop	{r3, r4, r5, pc}
 80081e4:	b118      	cbz	r0, 80081ee <_fflush_r+0x1a>
 80081e6:	6983      	ldr	r3, [r0, #24]
 80081e8:	b90b      	cbnz	r3, 80081ee <_fflush_r+0x1a>
 80081ea:	f000 f887 	bl	80082fc <__sinit>
 80081ee:	4b14      	ldr	r3, [pc, #80]	; (8008240 <_fflush_r+0x6c>)
 80081f0:	429c      	cmp	r4, r3
 80081f2:	d11b      	bne.n	800822c <_fflush_r+0x58>
 80081f4:	686c      	ldr	r4, [r5, #4]
 80081f6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d0ef      	beq.n	80081de <_fflush_r+0xa>
 80081fe:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008200:	07d0      	lsls	r0, r2, #31
 8008202:	d404      	bmi.n	800820e <_fflush_r+0x3a>
 8008204:	0599      	lsls	r1, r3, #22
 8008206:	d402      	bmi.n	800820e <_fflush_r+0x3a>
 8008208:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800820a:	f000 f915 	bl	8008438 <__retarget_lock_acquire_recursive>
 800820e:	4628      	mov	r0, r5
 8008210:	4621      	mov	r1, r4
 8008212:	f7ff ff5d 	bl	80080d0 <__sflush_r>
 8008216:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008218:	4605      	mov	r5, r0
 800821a:	07da      	lsls	r2, r3, #31
 800821c:	d4e0      	bmi.n	80081e0 <_fflush_r+0xc>
 800821e:	89a3      	ldrh	r3, [r4, #12]
 8008220:	059b      	lsls	r3, r3, #22
 8008222:	d4dd      	bmi.n	80081e0 <_fflush_r+0xc>
 8008224:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008226:	f000 f908 	bl	800843a <__retarget_lock_release_recursive>
 800822a:	e7d9      	b.n	80081e0 <_fflush_r+0xc>
 800822c:	4b05      	ldr	r3, [pc, #20]	; (8008244 <_fflush_r+0x70>)
 800822e:	429c      	cmp	r4, r3
 8008230:	d101      	bne.n	8008236 <_fflush_r+0x62>
 8008232:	68ac      	ldr	r4, [r5, #8]
 8008234:	e7df      	b.n	80081f6 <_fflush_r+0x22>
 8008236:	4b04      	ldr	r3, [pc, #16]	; (8008248 <_fflush_r+0x74>)
 8008238:	429c      	cmp	r4, r3
 800823a:	bf08      	it	eq
 800823c:	68ec      	ldreq	r4, [r5, #12]
 800823e:	e7da      	b.n	80081f6 <_fflush_r+0x22>
 8008240:	08008cc8 	.word	0x08008cc8
 8008244:	08008ce8 	.word	0x08008ce8
 8008248:	08008ca8 	.word	0x08008ca8

0800824c <std>:
 800824c:	2300      	movs	r3, #0
 800824e:	b510      	push	{r4, lr}
 8008250:	4604      	mov	r4, r0
 8008252:	e9c0 3300 	strd	r3, r3, [r0]
 8008256:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800825a:	6083      	str	r3, [r0, #8]
 800825c:	8181      	strh	r1, [r0, #12]
 800825e:	6643      	str	r3, [r0, #100]	; 0x64
 8008260:	81c2      	strh	r2, [r0, #14]
 8008262:	6183      	str	r3, [r0, #24]
 8008264:	4619      	mov	r1, r3
 8008266:	2208      	movs	r2, #8
 8008268:	305c      	adds	r0, #92	; 0x5c
 800826a:	f7fb fdf1 	bl	8003e50 <memset>
 800826e:	4b05      	ldr	r3, [pc, #20]	; (8008284 <std+0x38>)
 8008270:	6224      	str	r4, [r4, #32]
 8008272:	6263      	str	r3, [r4, #36]	; 0x24
 8008274:	4b04      	ldr	r3, [pc, #16]	; (8008288 <std+0x3c>)
 8008276:	62a3      	str	r3, [r4, #40]	; 0x28
 8008278:	4b04      	ldr	r3, [pc, #16]	; (800828c <std+0x40>)
 800827a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800827c:	4b04      	ldr	r3, [pc, #16]	; (8008290 <std+0x44>)
 800827e:	6323      	str	r3, [r4, #48]	; 0x30
 8008280:	bd10      	pop	{r4, pc}
 8008282:	bf00      	nop
 8008284:	0800863d 	.word	0x0800863d
 8008288:	0800865f 	.word	0x0800865f
 800828c:	08008697 	.word	0x08008697
 8008290:	080086bb 	.word	0x080086bb

08008294 <_cleanup_r>:
 8008294:	4901      	ldr	r1, [pc, #4]	; (800829c <_cleanup_r+0x8>)
 8008296:	f000 b8af 	b.w	80083f8 <_fwalk_reent>
 800829a:	bf00      	nop
 800829c:	080081d5 	.word	0x080081d5

080082a0 <__sfmoreglue>:
 80082a0:	2268      	movs	r2, #104	; 0x68
 80082a2:	b570      	push	{r4, r5, r6, lr}
 80082a4:	1e4d      	subs	r5, r1, #1
 80082a6:	4355      	muls	r5, r2
 80082a8:	460e      	mov	r6, r1
 80082aa:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80082ae:	f7ff fae7 	bl	8007880 <_malloc_r>
 80082b2:	4604      	mov	r4, r0
 80082b4:	b140      	cbz	r0, 80082c8 <__sfmoreglue+0x28>
 80082b6:	2100      	movs	r1, #0
 80082b8:	e9c0 1600 	strd	r1, r6, [r0]
 80082bc:	300c      	adds	r0, #12
 80082be:	60a0      	str	r0, [r4, #8]
 80082c0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80082c4:	f7fb fdc4 	bl	8003e50 <memset>
 80082c8:	4620      	mov	r0, r4
 80082ca:	bd70      	pop	{r4, r5, r6, pc}

080082cc <__sfp_lock_acquire>:
 80082cc:	4801      	ldr	r0, [pc, #4]	; (80082d4 <__sfp_lock_acquire+0x8>)
 80082ce:	f000 b8b3 	b.w	8008438 <__retarget_lock_acquire_recursive>
 80082d2:	bf00      	nop
 80082d4:	20000559 	.word	0x20000559

080082d8 <__sfp_lock_release>:
 80082d8:	4801      	ldr	r0, [pc, #4]	; (80082e0 <__sfp_lock_release+0x8>)
 80082da:	f000 b8ae 	b.w	800843a <__retarget_lock_release_recursive>
 80082de:	bf00      	nop
 80082e0:	20000559 	.word	0x20000559

080082e4 <__sinit_lock_acquire>:
 80082e4:	4801      	ldr	r0, [pc, #4]	; (80082ec <__sinit_lock_acquire+0x8>)
 80082e6:	f000 b8a7 	b.w	8008438 <__retarget_lock_acquire_recursive>
 80082ea:	bf00      	nop
 80082ec:	2000055a 	.word	0x2000055a

080082f0 <__sinit_lock_release>:
 80082f0:	4801      	ldr	r0, [pc, #4]	; (80082f8 <__sinit_lock_release+0x8>)
 80082f2:	f000 b8a2 	b.w	800843a <__retarget_lock_release_recursive>
 80082f6:	bf00      	nop
 80082f8:	2000055a 	.word	0x2000055a

080082fc <__sinit>:
 80082fc:	b510      	push	{r4, lr}
 80082fe:	4604      	mov	r4, r0
 8008300:	f7ff fff0 	bl	80082e4 <__sinit_lock_acquire>
 8008304:	69a3      	ldr	r3, [r4, #24]
 8008306:	b11b      	cbz	r3, 8008310 <__sinit+0x14>
 8008308:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800830c:	f7ff bff0 	b.w	80082f0 <__sinit_lock_release>
 8008310:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008314:	6523      	str	r3, [r4, #80]	; 0x50
 8008316:	4b13      	ldr	r3, [pc, #76]	; (8008364 <__sinit+0x68>)
 8008318:	4a13      	ldr	r2, [pc, #76]	; (8008368 <__sinit+0x6c>)
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	62a2      	str	r2, [r4, #40]	; 0x28
 800831e:	42a3      	cmp	r3, r4
 8008320:	bf08      	it	eq
 8008322:	2301      	moveq	r3, #1
 8008324:	4620      	mov	r0, r4
 8008326:	bf08      	it	eq
 8008328:	61a3      	streq	r3, [r4, #24]
 800832a:	f000 f81f 	bl	800836c <__sfp>
 800832e:	6060      	str	r0, [r4, #4]
 8008330:	4620      	mov	r0, r4
 8008332:	f000 f81b 	bl	800836c <__sfp>
 8008336:	60a0      	str	r0, [r4, #8]
 8008338:	4620      	mov	r0, r4
 800833a:	f000 f817 	bl	800836c <__sfp>
 800833e:	2200      	movs	r2, #0
 8008340:	2104      	movs	r1, #4
 8008342:	60e0      	str	r0, [r4, #12]
 8008344:	6860      	ldr	r0, [r4, #4]
 8008346:	f7ff ff81 	bl	800824c <std>
 800834a:	2201      	movs	r2, #1
 800834c:	2109      	movs	r1, #9
 800834e:	68a0      	ldr	r0, [r4, #8]
 8008350:	f7ff ff7c 	bl	800824c <std>
 8008354:	2202      	movs	r2, #2
 8008356:	2112      	movs	r1, #18
 8008358:	68e0      	ldr	r0, [r4, #12]
 800835a:	f7ff ff77 	bl	800824c <std>
 800835e:	2301      	movs	r3, #1
 8008360:	61a3      	str	r3, [r4, #24]
 8008362:	e7d1      	b.n	8008308 <__sinit+0xc>
 8008364:	08008804 	.word	0x08008804
 8008368:	08008295 	.word	0x08008295

0800836c <__sfp>:
 800836c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800836e:	4607      	mov	r7, r0
 8008370:	f7ff ffac 	bl	80082cc <__sfp_lock_acquire>
 8008374:	4b1e      	ldr	r3, [pc, #120]	; (80083f0 <__sfp+0x84>)
 8008376:	681e      	ldr	r6, [r3, #0]
 8008378:	69b3      	ldr	r3, [r6, #24]
 800837a:	b913      	cbnz	r3, 8008382 <__sfp+0x16>
 800837c:	4630      	mov	r0, r6
 800837e:	f7ff ffbd 	bl	80082fc <__sinit>
 8008382:	3648      	adds	r6, #72	; 0x48
 8008384:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008388:	3b01      	subs	r3, #1
 800838a:	d503      	bpl.n	8008394 <__sfp+0x28>
 800838c:	6833      	ldr	r3, [r6, #0]
 800838e:	b30b      	cbz	r3, 80083d4 <__sfp+0x68>
 8008390:	6836      	ldr	r6, [r6, #0]
 8008392:	e7f7      	b.n	8008384 <__sfp+0x18>
 8008394:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008398:	b9d5      	cbnz	r5, 80083d0 <__sfp+0x64>
 800839a:	4b16      	ldr	r3, [pc, #88]	; (80083f4 <__sfp+0x88>)
 800839c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80083a0:	60e3      	str	r3, [r4, #12]
 80083a2:	6665      	str	r5, [r4, #100]	; 0x64
 80083a4:	f000 f847 	bl	8008436 <__retarget_lock_init_recursive>
 80083a8:	f7ff ff96 	bl	80082d8 <__sfp_lock_release>
 80083ac:	2208      	movs	r2, #8
 80083ae:	4629      	mov	r1, r5
 80083b0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80083b4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80083b8:	6025      	str	r5, [r4, #0]
 80083ba:	61a5      	str	r5, [r4, #24]
 80083bc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80083c0:	f7fb fd46 	bl	8003e50 <memset>
 80083c4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80083c8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80083cc:	4620      	mov	r0, r4
 80083ce:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80083d0:	3468      	adds	r4, #104	; 0x68
 80083d2:	e7d9      	b.n	8008388 <__sfp+0x1c>
 80083d4:	2104      	movs	r1, #4
 80083d6:	4638      	mov	r0, r7
 80083d8:	f7ff ff62 	bl	80082a0 <__sfmoreglue>
 80083dc:	4604      	mov	r4, r0
 80083de:	6030      	str	r0, [r6, #0]
 80083e0:	2800      	cmp	r0, #0
 80083e2:	d1d5      	bne.n	8008390 <__sfp+0x24>
 80083e4:	f7ff ff78 	bl	80082d8 <__sfp_lock_release>
 80083e8:	230c      	movs	r3, #12
 80083ea:	603b      	str	r3, [r7, #0]
 80083ec:	e7ee      	b.n	80083cc <__sfp+0x60>
 80083ee:	bf00      	nop
 80083f0:	08008804 	.word	0x08008804
 80083f4:	ffff0001 	.word	0xffff0001

080083f8 <_fwalk_reent>:
 80083f8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80083fc:	4606      	mov	r6, r0
 80083fe:	4688      	mov	r8, r1
 8008400:	2700      	movs	r7, #0
 8008402:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008406:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800840a:	f1b9 0901 	subs.w	r9, r9, #1
 800840e:	d505      	bpl.n	800841c <_fwalk_reent+0x24>
 8008410:	6824      	ldr	r4, [r4, #0]
 8008412:	2c00      	cmp	r4, #0
 8008414:	d1f7      	bne.n	8008406 <_fwalk_reent+0xe>
 8008416:	4638      	mov	r0, r7
 8008418:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800841c:	89ab      	ldrh	r3, [r5, #12]
 800841e:	2b01      	cmp	r3, #1
 8008420:	d907      	bls.n	8008432 <_fwalk_reent+0x3a>
 8008422:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008426:	3301      	adds	r3, #1
 8008428:	d003      	beq.n	8008432 <_fwalk_reent+0x3a>
 800842a:	4629      	mov	r1, r5
 800842c:	4630      	mov	r0, r6
 800842e:	47c0      	blx	r8
 8008430:	4307      	orrs	r7, r0
 8008432:	3568      	adds	r5, #104	; 0x68
 8008434:	e7e9      	b.n	800840a <_fwalk_reent+0x12>

08008436 <__retarget_lock_init_recursive>:
 8008436:	4770      	bx	lr

08008438 <__retarget_lock_acquire_recursive>:
 8008438:	4770      	bx	lr

0800843a <__retarget_lock_release_recursive>:
 800843a:	4770      	bx	lr

0800843c <__swhatbuf_r>:
 800843c:	b570      	push	{r4, r5, r6, lr}
 800843e:	460e      	mov	r6, r1
 8008440:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008444:	4614      	mov	r4, r2
 8008446:	2900      	cmp	r1, #0
 8008448:	461d      	mov	r5, r3
 800844a:	b096      	sub	sp, #88	; 0x58
 800844c:	da08      	bge.n	8008460 <__swhatbuf_r+0x24>
 800844e:	2200      	movs	r2, #0
 8008450:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008454:	602a      	str	r2, [r5, #0]
 8008456:	061a      	lsls	r2, r3, #24
 8008458:	d410      	bmi.n	800847c <__swhatbuf_r+0x40>
 800845a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800845e:	e00e      	b.n	800847e <__swhatbuf_r+0x42>
 8008460:	466a      	mov	r2, sp
 8008462:	f000 f951 	bl	8008708 <_fstat_r>
 8008466:	2800      	cmp	r0, #0
 8008468:	dbf1      	blt.n	800844e <__swhatbuf_r+0x12>
 800846a:	9a01      	ldr	r2, [sp, #4]
 800846c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008470:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008474:	425a      	negs	r2, r3
 8008476:	415a      	adcs	r2, r3
 8008478:	602a      	str	r2, [r5, #0]
 800847a:	e7ee      	b.n	800845a <__swhatbuf_r+0x1e>
 800847c:	2340      	movs	r3, #64	; 0x40
 800847e:	2000      	movs	r0, #0
 8008480:	6023      	str	r3, [r4, #0]
 8008482:	b016      	add	sp, #88	; 0x58
 8008484:	bd70      	pop	{r4, r5, r6, pc}
	...

08008488 <__smakebuf_r>:
 8008488:	898b      	ldrh	r3, [r1, #12]
 800848a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800848c:	079d      	lsls	r5, r3, #30
 800848e:	4606      	mov	r6, r0
 8008490:	460c      	mov	r4, r1
 8008492:	d507      	bpl.n	80084a4 <__smakebuf_r+0x1c>
 8008494:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008498:	6023      	str	r3, [r4, #0]
 800849a:	6123      	str	r3, [r4, #16]
 800849c:	2301      	movs	r3, #1
 800849e:	6163      	str	r3, [r4, #20]
 80084a0:	b002      	add	sp, #8
 80084a2:	bd70      	pop	{r4, r5, r6, pc}
 80084a4:	466a      	mov	r2, sp
 80084a6:	ab01      	add	r3, sp, #4
 80084a8:	f7ff ffc8 	bl	800843c <__swhatbuf_r>
 80084ac:	9900      	ldr	r1, [sp, #0]
 80084ae:	4605      	mov	r5, r0
 80084b0:	4630      	mov	r0, r6
 80084b2:	f7ff f9e5 	bl	8007880 <_malloc_r>
 80084b6:	b948      	cbnz	r0, 80084cc <__smakebuf_r+0x44>
 80084b8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80084bc:	059a      	lsls	r2, r3, #22
 80084be:	d4ef      	bmi.n	80084a0 <__smakebuf_r+0x18>
 80084c0:	f023 0303 	bic.w	r3, r3, #3
 80084c4:	f043 0302 	orr.w	r3, r3, #2
 80084c8:	81a3      	strh	r3, [r4, #12]
 80084ca:	e7e3      	b.n	8008494 <__smakebuf_r+0xc>
 80084cc:	4b0d      	ldr	r3, [pc, #52]	; (8008504 <__smakebuf_r+0x7c>)
 80084ce:	62b3      	str	r3, [r6, #40]	; 0x28
 80084d0:	89a3      	ldrh	r3, [r4, #12]
 80084d2:	6020      	str	r0, [r4, #0]
 80084d4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084d8:	81a3      	strh	r3, [r4, #12]
 80084da:	9b00      	ldr	r3, [sp, #0]
 80084dc:	6120      	str	r0, [r4, #16]
 80084de:	6163      	str	r3, [r4, #20]
 80084e0:	9b01      	ldr	r3, [sp, #4]
 80084e2:	b15b      	cbz	r3, 80084fc <__smakebuf_r+0x74>
 80084e4:	4630      	mov	r0, r6
 80084e6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80084ea:	f000 f91f 	bl	800872c <_isatty_r>
 80084ee:	b128      	cbz	r0, 80084fc <__smakebuf_r+0x74>
 80084f0:	89a3      	ldrh	r3, [r4, #12]
 80084f2:	f023 0303 	bic.w	r3, r3, #3
 80084f6:	f043 0301 	orr.w	r3, r3, #1
 80084fa:	81a3      	strh	r3, [r4, #12]
 80084fc:	89a0      	ldrh	r0, [r4, #12]
 80084fe:	4305      	orrs	r5, r0
 8008500:	81a5      	strh	r5, [r4, #12]
 8008502:	e7cd      	b.n	80084a0 <__smakebuf_r+0x18>
 8008504:	08008295 	.word	0x08008295

08008508 <memmove>:
 8008508:	4288      	cmp	r0, r1
 800850a:	b510      	push	{r4, lr}
 800850c:	eb01 0402 	add.w	r4, r1, r2
 8008510:	d902      	bls.n	8008518 <memmove+0x10>
 8008512:	4284      	cmp	r4, r0
 8008514:	4623      	mov	r3, r4
 8008516:	d807      	bhi.n	8008528 <memmove+0x20>
 8008518:	1e43      	subs	r3, r0, #1
 800851a:	42a1      	cmp	r1, r4
 800851c:	d008      	beq.n	8008530 <memmove+0x28>
 800851e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008522:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008526:	e7f8      	b.n	800851a <memmove+0x12>
 8008528:	4601      	mov	r1, r0
 800852a:	4402      	add	r2, r0
 800852c:	428a      	cmp	r2, r1
 800852e:	d100      	bne.n	8008532 <memmove+0x2a>
 8008530:	bd10      	pop	{r4, pc}
 8008532:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008536:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800853a:	e7f7      	b.n	800852c <memmove+0x24>

0800853c <__malloc_lock>:
 800853c:	4801      	ldr	r0, [pc, #4]	; (8008544 <__malloc_lock+0x8>)
 800853e:	f7ff bf7b 	b.w	8008438 <__retarget_lock_acquire_recursive>
 8008542:	bf00      	nop
 8008544:	20000558 	.word	0x20000558

08008548 <__malloc_unlock>:
 8008548:	4801      	ldr	r0, [pc, #4]	; (8008550 <__malloc_unlock+0x8>)
 800854a:	f7ff bf76 	b.w	800843a <__retarget_lock_release_recursive>
 800854e:	bf00      	nop
 8008550:	20000558 	.word	0x20000558

08008554 <_realloc_r>:
 8008554:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008558:	4680      	mov	r8, r0
 800855a:	4614      	mov	r4, r2
 800855c:	460e      	mov	r6, r1
 800855e:	b921      	cbnz	r1, 800856a <_realloc_r+0x16>
 8008560:	4611      	mov	r1, r2
 8008562:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008566:	f7ff b98b 	b.w	8007880 <_malloc_r>
 800856a:	b92a      	cbnz	r2, 8008578 <_realloc_r+0x24>
 800856c:	f7ff f920 	bl	80077b0 <_free_r>
 8008570:	4625      	mov	r5, r4
 8008572:	4628      	mov	r0, r5
 8008574:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008578:	f000 f8fa 	bl	8008770 <_malloc_usable_size_r>
 800857c:	4284      	cmp	r4, r0
 800857e:	4607      	mov	r7, r0
 8008580:	d802      	bhi.n	8008588 <_realloc_r+0x34>
 8008582:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008586:	d812      	bhi.n	80085ae <_realloc_r+0x5a>
 8008588:	4621      	mov	r1, r4
 800858a:	4640      	mov	r0, r8
 800858c:	f7ff f978 	bl	8007880 <_malloc_r>
 8008590:	4605      	mov	r5, r0
 8008592:	2800      	cmp	r0, #0
 8008594:	d0ed      	beq.n	8008572 <_realloc_r+0x1e>
 8008596:	42bc      	cmp	r4, r7
 8008598:	4622      	mov	r2, r4
 800859a:	4631      	mov	r1, r6
 800859c:	bf28      	it	cs
 800859e:	463a      	movcs	r2, r7
 80085a0:	f7fe fc2c 	bl	8006dfc <memcpy>
 80085a4:	4631      	mov	r1, r6
 80085a6:	4640      	mov	r0, r8
 80085a8:	f7ff f902 	bl	80077b0 <_free_r>
 80085ac:	e7e1      	b.n	8008572 <_realloc_r+0x1e>
 80085ae:	4635      	mov	r5, r6
 80085b0:	e7df      	b.n	8008572 <_realloc_r+0x1e>

080085b2 <_raise_r>:
 80085b2:	291f      	cmp	r1, #31
 80085b4:	b538      	push	{r3, r4, r5, lr}
 80085b6:	4604      	mov	r4, r0
 80085b8:	460d      	mov	r5, r1
 80085ba:	d904      	bls.n	80085c6 <_raise_r+0x14>
 80085bc:	2316      	movs	r3, #22
 80085be:	6003      	str	r3, [r0, #0]
 80085c0:	f04f 30ff 	mov.w	r0, #4294967295
 80085c4:	bd38      	pop	{r3, r4, r5, pc}
 80085c6:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80085c8:	b112      	cbz	r2, 80085d0 <_raise_r+0x1e>
 80085ca:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80085ce:	b94b      	cbnz	r3, 80085e4 <_raise_r+0x32>
 80085d0:	4620      	mov	r0, r4
 80085d2:	f000 f831 	bl	8008638 <_getpid_r>
 80085d6:	462a      	mov	r2, r5
 80085d8:	4601      	mov	r1, r0
 80085da:	4620      	mov	r0, r4
 80085dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80085e0:	f000 b818 	b.w	8008614 <_kill_r>
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d00a      	beq.n	80085fe <_raise_r+0x4c>
 80085e8:	1c59      	adds	r1, r3, #1
 80085ea:	d103      	bne.n	80085f4 <_raise_r+0x42>
 80085ec:	2316      	movs	r3, #22
 80085ee:	6003      	str	r3, [r0, #0]
 80085f0:	2001      	movs	r0, #1
 80085f2:	e7e7      	b.n	80085c4 <_raise_r+0x12>
 80085f4:	2400      	movs	r4, #0
 80085f6:	4628      	mov	r0, r5
 80085f8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80085fc:	4798      	blx	r3
 80085fe:	2000      	movs	r0, #0
 8008600:	e7e0      	b.n	80085c4 <_raise_r+0x12>
	...

08008604 <raise>:
 8008604:	4b02      	ldr	r3, [pc, #8]	; (8008610 <raise+0xc>)
 8008606:	4601      	mov	r1, r0
 8008608:	6818      	ldr	r0, [r3, #0]
 800860a:	f7ff bfd2 	b.w	80085b2 <_raise_r>
 800860e:	bf00      	nop
 8008610:	2000000c 	.word	0x2000000c

08008614 <_kill_r>:
 8008614:	b538      	push	{r3, r4, r5, lr}
 8008616:	2300      	movs	r3, #0
 8008618:	4d06      	ldr	r5, [pc, #24]	; (8008634 <_kill_r+0x20>)
 800861a:	4604      	mov	r4, r0
 800861c:	4608      	mov	r0, r1
 800861e:	4611      	mov	r1, r2
 8008620:	602b      	str	r3, [r5, #0]
 8008622:	f7f9 f987 	bl	8001934 <_kill>
 8008626:	1c43      	adds	r3, r0, #1
 8008628:	d102      	bne.n	8008630 <_kill_r+0x1c>
 800862a:	682b      	ldr	r3, [r5, #0]
 800862c:	b103      	cbz	r3, 8008630 <_kill_r+0x1c>
 800862e:	6023      	str	r3, [r4, #0]
 8008630:	bd38      	pop	{r3, r4, r5, pc}
 8008632:	bf00      	nop
 8008634:	2000055c 	.word	0x2000055c

08008638 <_getpid_r>:
 8008638:	f7f9 b97a 	b.w	8001930 <_getpid>

0800863c <__sread>:
 800863c:	b510      	push	{r4, lr}
 800863e:	460c      	mov	r4, r1
 8008640:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008644:	f000 f89c 	bl	8008780 <_read_r>
 8008648:	2800      	cmp	r0, #0
 800864a:	bfab      	itete	ge
 800864c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800864e:	89a3      	ldrhlt	r3, [r4, #12]
 8008650:	181b      	addge	r3, r3, r0
 8008652:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008656:	bfac      	ite	ge
 8008658:	6563      	strge	r3, [r4, #84]	; 0x54
 800865a:	81a3      	strhlt	r3, [r4, #12]
 800865c:	bd10      	pop	{r4, pc}

0800865e <__swrite>:
 800865e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008662:	461f      	mov	r7, r3
 8008664:	898b      	ldrh	r3, [r1, #12]
 8008666:	4605      	mov	r5, r0
 8008668:	05db      	lsls	r3, r3, #23
 800866a:	460c      	mov	r4, r1
 800866c:	4616      	mov	r6, r2
 800866e:	d505      	bpl.n	800867c <__swrite+0x1e>
 8008670:	2302      	movs	r3, #2
 8008672:	2200      	movs	r2, #0
 8008674:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008678:	f000 f868 	bl	800874c <_lseek_r>
 800867c:	89a3      	ldrh	r3, [r4, #12]
 800867e:	4632      	mov	r2, r6
 8008680:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008684:	81a3      	strh	r3, [r4, #12]
 8008686:	4628      	mov	r0, r5
 8008688:	463b      	mov	r3, r7
 800868a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800868e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008692:	f000 b817 	b.w	80086c4 <_write_r>

08008696 <__sseek>:
 8008696:	b510      	push	{r4, lr}
 8008698:	460c      	mov	r4, r1
 800869a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800869e:	f000 f855 	bl	800874c <_lseek_r>
 80086a2:	1c43      	adds	r3, r0, #1
 80086a4:	89a3      	ldrh	r3, [r4, #12]
 80086a6:	bf15      	itete	ne
 80086a8:	6560      	strne	r0, [r4, #84]	; 0x54
 80086aa:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80086ae:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80086b2:	81a3      	strheq	r3, [r4, #12]
 80086b4:	bf18      	it	ne
 80086b6:	81a3      	strhne	r3, [r4, #12]
 80086b8:	bd10      	pop	{r4, pc}

080086ba <__sclose>:
 80086ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80086be:	f000 b813 	b.w	80086e8 <_close_r>
	...

080086c4 <_write_r>:
 80086c4:	b538      	push	{r3, r4, r5, lr}
 80086c6:	4604      	mov	r4, r0
 80086c8:	4608      	mov	r0, r1
 80086ca:	4611      	mov	r1, r2
 80086cc:	2200      	movs	r2, #0
 80086ce:	4d05      	ldr	r5, [pc, #20]	; (80086e4 <_write_r+0x20>)
 80086d0:	602a      	str	r2, [r5, #0]
 80086d2:	461a      	mov	r2, r3
 80086d4:	f7f9 f94a 	bl	800196c <_write>
 80086d8:	1c43      	adds	r3, r0, #1
 80086da:	d102      	bne.n	80086e2 <_write_r+0x1e>
 80086dc:	682b      	ldr	r3, [r5, #0]
 80086de:	b103      	cbz	r3, 80086e2 <_write_r+0x1e>
 80086e0:	6023      	str	r3, [r4, #0]
 80086e2:	bd38      	pop	{r3, r4, r5, pc}
 80086e4:	2000055c 	.word	0x2000055c

080086e8 <_close_r>:
 80086e8:	b538      	push	{r3, r4, r5, lr}
 80086ea:	2300      	movs	r3, #0
 80086ec:	4d05      	ldr	r5, [pc, #20]	; (8008704 <_close_r+0x1c>)
 80086ee:	4604      	mov	r4, r0
 80086f0:	4608      	mov	r0, r1
 80086f2:	602b      	str	r3, [r5, #0]
 80086f4:	f7f9 f948 	bl	8001988 <_close>
 80086f8:	1c43      	adds	r3, r0, #1
 80086fa:	d102      	bne.n	8008702 <_close_r+0x1a>
 80086fc:	682b      	ldr	r3, [r5, #0]
 80086fe:	b103      	cbz	r3, 8008702 <_close_r+0x1a>
 8008700:	6023      	str	r3, [r4, #0]
 8008702:	bd38      	pop	{r3, r4, r5, pc}
 8008704:	2000055c 	.word	0x2000055c

08008708 <_fstat_r>:
 8008708:	b538      	push	{r3, r4, r5, lr}
 800870a:	2300      	movs	r3, #0
 800870c:	4d06      	ldr	r5, [pc, #24]	; (8008728 <_fstat_r+0x20>)
 800870e:	4604      	mov	r4, r0
 8008710:	4608      	mov	r0, r1
 8008712:	4611      	mov	r1, r2
 8008714:	602b      	str	r3, [r5, #0]
 8008716:	f7f9 f93a 	bl	800198e <_fstat>
 800871a:	1c43      	adds	r3, r0, #1
 800871c:	d102      	bne.n	8008724 <_fstat_r+0x1c>
 800871e:	682b      	ldr	r3, [r5, #0]
 8008720:	b103      	cbz	r3, 8008724 <_fstat_r+0x1c>
 8008722:	6023      	str	r3, [r4, #0]
 8008724:	bd38      	pop	{r3, r4, r5, pc}
 8008726:	bf00      	nop
 8008728:	2000055c 	.word	0x2000055c

0800872c <_isatty_r>:
 800872c:	b538      	push	{r3, r4, r5, lr}
 800872e:	2300      	movs	r3, #0
 8008730:	4d05      	ldr	r5, [pc, #20]	; (8008748 <_isatty_r+0x1c>)
 8008732:	4604      	mov	r4, r0
 8008734:	4608      	mov	r0, r1
 8008736:	602b      	str	r3, [r5, #0]
 8008738:	f7f9 f92e 	bl	8001998 <_isatty>
 800873c:	1c43      	adds	r3, r0, #1
 800873e:	d102      	bne.n	8008746 <_isatty_r+0x1a>
 8008740:	682b      	ldr	r3, [r5, #0]
 8008742:	b103      	cbz	r3, 8008746 <_isatty_r+0x1a>
 8008744:	6023      	str	r3, [r4, #0]
 8008746:	bd38      	pop	{r3, r4, r5, pc}
 8008748:	2000055c 	.word	0x2000055c

0800874c <_lseek_r>:
 800874c:	b538      	push	{r3, r4, r5, lr}
 800874e:	4604      	mov	r4, r0
 8008750:	4608      	mov	r0, r1
 8008752:	4611      	mov	r1, r2
 8008754:	2200      	movs	r2, #0
 8008756:	4d05      	ldr	r5, [pc, #20]	; (800876c <_lseek_r+0x20>)
 8008758:	602a      	str	r2, [r5, #0]
 800875a:	461a      	mov	r2, r3
 800875c:	f7f9 f91e 	bl	800199c <_lseek>
 8008760:	1c43      	adds	r3, r0, #1
 8008762:	d102      	bne.n	800876a <_lseek_r+0x1e>
 8008764:	682b      	ldr	r3, [r5, #0]
 8008766:	b103      	cbz	r3, 800876a <_lseek_r+0x1e>
 8008768:	6023      	str	r3, [r4, #0]
 800876a:	bd38      	pop	{r3, r4, r5, pc}
 800876c:	2000055c 	.word	0x2000055c

08008770 <_malloc_usable_size_r>:
 8008770:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008774:	1f18      	subs	r0, r3, #4
 8008776:	2b00      	cmp	r3, #0
 8008778:	bfbc      	itt	lt
 800877a:	580b      	ldrlt	r3, [r1, r0]
 800877c:	18c0      	addlt	r0, r0, r3
 800877e:	4770      	bx	lr

08008780 <_read_r>:
 8008780:	b538      	push	{r3, r4, r5, lr}
 8008782:	4604      	mov	r4, r0
 8008784:	4608      	mov	r0, r1
 8008786:	4611      	mov	r1, r2
 8008788:	2200      	movs	r2, #0
 800878a:	4d05      	ldr	r5, [pc, #20]	; (80087a0 <_read_r+0x20>)
 800878c:	602a      	str	r2, [r5, #0]
 800878e:	461a      	mov	r2, r3
 8008790:	f7f9 f8de 	bl	8001950 <_read>
 8008794:	1c43      	adds	r3, r0, #1
 8008796:	d102      	bne.n	800879e <_read_r+0x1e>
 8008798:	682b      	ldr	r3, [r5, #0]
 800879a:	b103      	cbz	r3, 800879e <_read_r+0x1e>
 800879c:	6023      	str	r3, [r4, #0]
 800879e:	bd38      	pop	{r3, r4, r5, pc}
 80087a0:	2000055c 	.word	0x2000055c

080087a4 <_init>:
 80087a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087a6:	bf00      	nop
 80087a8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087aa:	bc08      	pop	{r3}
 80087ac:	469e      	mov	lr, r3
 80087ae:	4770      	bx	lr

080087b0 <_fini>:
 80087b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b2:	bf00      	nop
 80087b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b6:	bc08      	pop	{r3}
 80087b8:	469e      	mov	lr, r3
 80087ba:	4770      	bx	lr
