#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Apr 21 16:51:21 2021
# Process ID: 3152
# Current directory: C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.runs/synth_1
# Command line: vivado.exe -log CountDownTimer_part2.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CountDownTimer_part2.tcl
# Log file: C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.runs/synth_1/CountDownTimer_part2.vds
# Journal file: C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CountDownTimer_part2.tcl -notrace
Command: synth_design -top CountDownTimer_part2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 14412
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CountDownTimer_part2' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CountDownTimer_part2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'pulse_gen_1Hz' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_1Hz.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pulse_gen_1Hz' (1#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_1Hz.vhd:31]
INFO: [Synth 8-638] synthesizing module 'pulse_gen_2Hz' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_2Hz.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'pulse_gen_2Hz' (2#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_2Hz.vhd:31]
INFO: [Synth 8-638] synthesizing module 'pulse_gen_800Hz' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_800Hz.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'pulse_gen_800Hz' (3#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/pulse_gen_800Hz.vhd:11]
INFO: [Synth 8-638] synthesizing module 'ResetModule' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ResetModule.vhd:32]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ResetModule' (4#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ResetModule.vhd:32]
INFO: [Synth 8-638] synthesizing module 'DebounceUnit' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/DebounceUnit.vhd:36]
	Parameter kHzClkFreq bound to: 100000 - type: integer 
	Parameter mSecMinInWidth bound to: 100 - type: integer 
	Parameter inPolarity bound to: 1'b1 
	Parameter outPolarity bound to: 1'b1 
INFO: [Synth 8-256] done synthesizing module 'DebounceUnit' (5#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/DebounceUnit.vhd:36]
INFO: [Synth 8-638] synthesizing module 'ControlUnit2' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ControlUnit2.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'ControlUnit2' (6#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ControlUnit2.vhd:37]
INFO: [Synth 8-638] synthesizing module 'ExecutionUnit2' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ExecutionUnit2.vhd:43]
INFO: [Synth 8-638] synthesizing module 'CounterDown4_part2' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CounterDown4_part2.vhd:19]
	Parameter MAX bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterDown4_part2' (7#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CounterDown4_part2.vhd:19]
INFO: [Synth 8-638] synthesizing module 'CounterDown4_part2__parameterized0' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CounterDown4_part2.vhd:19]
	Parameter MAX bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'CounterDown4_part2__parameterized0' (7#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CounterDown4_part2.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'ExecutionUnit2' (8#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/ExecutionUnit2.vhd:43]
WARNING: [Synth 8-614] signal 's_display' is read in the process but is not in the sensitivity list [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CountDownTimer_part2.vhd:122]
INFO: [Synth 8-638] synthesizing module 'Nexys4DispDriver2' [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/Nexys4DispDriver.vhd:44]
INFO: [Synth 8-226] default block is never used [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/Nexys4DispDriver.vhd:120]
INFO: [Synth 8-256] done synthesizing module 'Nexys4DispDriver2' (9#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/Nexys4DispDriver.vhd:44]
INFO: [Synth 8-256] done synthesizing module 'CountDownTimer_part2' (10#1) [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/sources_1/new/CountDownTimer_part2.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 999.617 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/constrs_1/imports/labs/Nexys4_Master.xdc]
Finished Parsing XDC File [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/constrs_1/imports/labs/Nexys4_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.srcs/constrs_1/imports/labs/Nexys4_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CountDownTimer_part2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CountDownTimer_part2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'pState_reg' in module 'ControlUnit2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   pause |                           000001 |                              001
                      s1 |                           000010 |                              010
                      s2 |                           000100 |                              011
                      s3 |                           001000 |                              100
                      s4 |                           010000 |                              101
                     run |                           100000 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'pState_reg' using encoding 'one-hot' in module 'ControlUnit2'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   27 Bit       Adders := 1     
	   2 Input   26 Bit       Adders := 1     
	   2 Input   24 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    3 Bit       Adders := 5     
+---Registers : 
	               27 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               24 Bit    Registers := 3     
	               17 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input   27 Bit        Muxes := 1     
	   2 Input   26 Bit        Muxes := 1     
	   2 Input   24 Bit        Muxes := 6     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   17 Bit        Muxes := 1     
	   8 Input    8 Bit        Muxes := 1     
	  16 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 1     
	   6 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 9     
	   2 Input    4 Bit        Muxes := 8     
	  16 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 18    
	   6 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    36|
|3     |LUT1   |    84|
|4     |LUT2   |    58|
|5     |LUT3   |    21|
|6     |LUT4   |    61|
|7     |LUT5   |    36|
|8     |LUT6   |    36|
|9     |FDCE   |     4|
|10    |FDRE   |   172|
|11    |FDSE   |     9|
|12    |IBUF   |     6|
|13    |OBUF   |    17|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:47 . Memory (MB): peak = 999.617 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 999.617 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1010.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1013.297 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:04 . Memory (MB): peak = 1013.297 ; gain = 13.680
INFO: [Common 17-1381] The checkpoint 'C:/Users/pedra/Desktop/cr/labs/aula4/CountDownTimer/CountDownTimer.runs/synth_1/CountDownTimer_part2.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CountDownTimer_part2_utilization_synth.rpt -pb CountDownTimer_part2_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 16:52:30 2021...
