
skripsi_rev2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b150  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000380  0800b25c  0800b25c  0001b25c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b5dc  0800b5dc  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800b5dc  0800b5dc  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800b5dc  0800b5dc  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b5dc  0800b5dc  0001b5dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b5e0  0800b5e0  0001b5e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800b5e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001358  200001e8  0800b7cc  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001540  0800b7cc  00021540  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   000172ca  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003937  00000000  00000000  000374db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000015d0  00000000  00000000  0003ae18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001470  00000000  00000000  0003c3e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001c006  00000000  00000000  0003d858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a16e  00000000  00000000  0005985e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00092f52  00000000  00000000  000739cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0010691e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006964  00000000  00000000  00106970  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200001e8 	.word	0x200001e8
 8000128:	00000000 	.word	0x00000000
 800012c:	0800b244 	.word	0x0800b244

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200001ec 	.word	0x200001ec
 8000148:	0800b244 	.word	0x0800b244

0800014c <strcmp>:
 800014c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000150:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000154:	2a01      	cmp	r2, #1
 8000156:	bf28      	it	cs
 8000158:	429a      	cmpcs	r2, r3
 800015a:	d0f7      	beq.n	800014c <strcmp>
 800015c:	1ad0      	subs	r0, r2, r3
 800015e:	4770      	bx	lr

08000160 <strlen>:
 8000160:	4603      	mov	r3, r0
 8000162:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000166:	2a00      	cmp	r2, #0
 8000168:	d1fb      	bne.n	8000162 <strlen+0x2>
 800016a:	1a18      	subs	r0, r3, r0
 800016c:	3801      	subs	r0, #1
 800016e:	4770      	bx	lr

08000170 <MAP>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
uint32_t MAP(uint32_t au32_IN, uint32_t au32_INmin, uint32_t au32_INmax,
		uint32_t au32_OUTmin, uint32_t au32_OUTmax) {
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	60f8      	str	r0, [r7, #12]
 8000178:	60b9      	str	r1, [r7, #8]
 800017a:	607a      	str	r2, [r7, #4]
 800017c:	603b      	str	r3, [r7, #0]
	return ((((au32_IN - au32_INmin) * (au32_OUTmax - au32_OUTmin))
 800017e:	68fa      	ldr	r2, [r7, #12]
 8000180:	68bb      	ldr	r3, [r7, #8]
 8000182:	1ad3      	subs	r3, r2, r3
 8000184:	69b9      	ldr	r1, [r7, #24]
 8000186:	683a      	ldr	r2, [r7, #0]
 8000188:	1a8a      	subs	r2, r1, r2
 800018a:	fb03 f202 	mul.w	r2, r3, r2
			/ (au32_INmax - au32_INmin)) + au32_OUTmin);
 800018e:	6879      	ldr	r1, [r7, #4]
 8000190:	68bb      	ldr	r3, [r7, #8]
 8000192:	1acb      	subs	r3, r1, r3
 8000194:	fbb2 f2f3 	udiv	r2, r2, r3
 8000198:	683b      	ldr	r3, [r7, #0]
 800019a:	4413      	add	r3, r2
}
 800019c:	4618      	mov	r0, r3
 800019e:	3714      	adds	r7, #20
 80001a0:	46bd      	mov	sp, r7
 80001a2:	bc80      	pop	{r7}
 80001a4:	4770      	bx	lr
	...

080001a8 <delay_us>:

void delay_us(uint32_t us) {
 80001a8:	b480      	push	{r7}
 80001aa:	b083      	sub	sp, #12
 80001ac:	af00      	add	r7, sp, #0
 80001ae:	6078      	str	r0, [r7, #4]
	__HAL_TIM_SET_COUNTER(&htim1, 0);
 80001b0:	4b08      	ldr	r3, [pc, #32]	; (80001d4 <delay_us+0x2c>)
 80001b2:	681b      	ldr	r3, [r3, #0]
 80001b4:	2200      	movs	r2, #0
 80001b6:	625a      	str	r2, [r3, #36]	; 0x24
	while ((__HAL_TIM_GET_COUNTER(&htim1)) < us)
 80001b8:	bf00      	nop
 80001ba:	4b06      	ldr	r3, [pc, #24]	; (80001d4 <delay_us+0x2c>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80001c0:	687a      	ldr	r2, [r7, #4]
 80001c2:	429a      	cmp	r2, r3
 80001c4:	d8f9      	bhi.n	80001ba <delay_us+0x12>
		;
}
 80001c6:	bf00      	nop
 80001c8:	bf00      	nop
 80001ca:	370c      	adds	r7, #12
 80001cc:	46bd      	mov	sp, r7
 80001ce:	bc80      	pop	{r7}
 80001d0:	4770      	bx	lr
 80001d2:	bf00      	nop
 80001d4:	200002b0 	.word	0x200002b0

080001d8 <modeSoftStart>:

void modeSoftStart() {
 80001d8:	b580      	push	{r7, lr}
 80001da:	af00      	add	r7, sp, #0

	if (sign == -1) {
 80001dc:	4b1d      	ldr	r3, [pc, #116]	; (8000254 <modeSoftStart+0x7c>)
 80001de:	681b      	ldr	r3, [r3, #0]
 80001e0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80001e4:	d10e      	bne.n	8000204 <modeSoftStart+0x2c>

		HAL_TIM_Base_Start_IT(&htim2);
 80001e6:	481c      	ldr	r0, [pc, #112]	; (8000258 <modeSoftStart+0x80>)
 80001e8:	f003 fe56 	bl	8003e98 <HAL_TIM_Base_Start_IT>
		HAL_Delay(100);
 80001ec:	2064      	movs	r0, #100	; 0x64
 80001ee:	f000 ff99 	bl	8001124 <HAL_Delay>
		HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80001f2:	2006      	movs	r0, #6
 80001f4:	f001 f8d1 	bl	800139a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 80001f8:	2007      	movs	r0, #7
 80001fa:	f001 f8ce 	bl	800139a <HAL_NVIC_EnableIRQ>
		HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 80001fe:	2008      	movs	r0, #8
 8000200:	f001 f8cb 	bl	800139a <HAL_NVIC_EnableIRQ>

	}
	if (counter == 0) {
 8000204:	4b15      	ldr	r3, [pc, #84]	; (800025c <modeSoftStart+0x84>)
 8000206:	681b      	ldr	r3, [r3, #0]
 8000208:	2b00      	cmp	r3, #0
 800020a:	d120      	bne.n	800024e <modeSoftStart+0x76>
		sign = 0;
 800020c:	4b11      	ldr	r3, [pc, #68]	; (8000254 <modeSoftStart+0x7c>)
 800020e:	2200      	movs	r2, #0
 8000210:	601a      	str	r2, [r3, #0]
		HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 8000212:	2006      	movs	r0, #6
 8000214:	f001 f8cf 	bl	80013b6 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 8000218:	2007      	movs	r0, #7
 800021a:	f001 f8cc 	bl	80013b6 <HAL_NVIC_DisableIRQ>
		HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 800021e:	2008      	movs	r0, #8
 8000220:	f001 f8c9 	bl	80013b6 <HAL_NVIC_DisableIRQ>
		HAL_TIM_Base_Stop_IT(&htim2);
 8000224:	480c      	ldr	r0, [pc, #48]	; (8000258 <modeSoftStart+0x80>)
 8000226:	f003 fe89 	bl	8003f3c <HAL_TIM_Base_Stop_IT>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 800022a:	2201      	movs	r2, #1
 800022c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000230:	480b      	ldr	r0, [pc, #44]	; (8000260 <modeSoftStart+0x88>)
 8000232:	f001 fa76 	bl	8001722 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8000236:	2201      	movs	r2, #1
 8000238:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800023c:	4808      	ldr	r0, [pc, #32]	; (8000260 <modeSoftStart+0x88>)
 800023e:	f001 fa70 	bl	8001722 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8000242:	2201      	movs	r2, #1
 8000244:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000248:	4805      	ldr	r0, [pc, #20]	; (8000260 <modeSoftStart+0x88>)
 800024a:	f001 fa6a 	bl	8001722 <HAL_GPIO_WritePin>
	}
//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
}
 800024e:	bf00      	nop
 8000250:	bd80      	pop	{r7, pc}
 8000252:	bf00      	nop
 8000254:	20000000 	.word	0x20000000
 8000258:	200002f8 	.word	0x200002f8
 800025c:	20000210 	.word	0x20000210
 8000260:	40010c00 	.word	0x40010c00

08000264 <modeDOL>:

void modeDOL(void) {
 8000264:	b580      	push	{r7, lr}
 8000266:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, SET);
 8000268:	2201      	movs	r2, #1
 800026a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800026e:	480a      	ldr	r0, [pc, #40]	; (8000298 <modeDOL+0x34>)
 8000270:	f001 fa57 	bl	8001722 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, SET);
 8000274:	2201      	movs	r2, #1
 8000276:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800027a:	4807      	ldr	r0, [pc, #28]	; (8000298 <modeDOL+0x34>)
 800027c:	f001 fa51 	bl	8001722 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, SET);
 8000280:	2201      	movs	r2, #1
 8000282:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000286:	4804      	ldr	r0, [pc, #16]	; (8000298 <modeDOL+0x34>)
 8000288:	f001 fa4b 	bl	8001722 <HAL_GPIO_WritePin>
	HAL_Delay(10);
 800028c:	200a      	movs	r0, #10
 800028e:	f000 ff49 	bl	8001124 <HAL_Delay>
}
 8000292:	bf00      	nop
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40010c00 	.word	0x40010c00

0800029c <EXTI_Stop>:

void EXTI_Stop(void) {
 800029c:	b580      	push	{r7, lr}
 800029e:	af00      	add	r7, sp, #0
	HAL_NVIC_DisableIRQ(EXTI0_IRQn);
 80002a0:	2006      	movs	r0, #6
 80002a2:	f001 f888 	bl	80013b6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI1_IRQn);
 80002a6:	2007      	movs	r0, #7
 80002a8:	f001 f885 	bl	80013b6 <HAL_NVIC_DisableIRQ>
	HAL_NVIC_DisableIRQ(EXTI2_IRQn);
 80002ac:	2008      	movs	r0, #8
 80002ae:	f001 f882 	bl	80013b6 <HAL_NVIC_DisableIRQ>
}
 80002b2:	bf00      	nop
 80002b4:	bd80      	pop	{r7, pc}
	...

080002b8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80002b8:	b580      	push	{r7, lr}
 80002ba:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80002bc:	f000 fed0 	bl	8001060 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80002c0:	f000 f866 	bl	8000390 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80002c4:	f000 f9b4 	bl	8000630 <MX_GPIO_Init>
	MX_I2C1_Init();
 80002c8:	f000 f8bc 	bl	8000444 <MX_I2C1_Init>
	MX_TIM1_Init();
 80002cc:	f000 f8e8 	bl	80004a0 <MX_TIM1_Init>
	MX_USART1_UART_Init();
 80002d0:	f000 f984 	bl	80005dc <MX_USART1_UART_Init>
	MX_TIM2_Init();
 80002d4:	f000 f934 	bl	8000540 <MX_TIM2_Init>
	MX_USB_DEVICE_Init();
 80002d8:	f008 fbce 	bl	8008a78 <MX_USB_DEVICE_Init>
	/* USER CODE BEGIN 2 */
	EXTI_Stop();
 80002dc:	f7ff ffde 	bl	800029c <EXTI_Stop>
	HAL_TIM_Base_Start(&htim1);
 80002e0:	4824      	ldr	r0, [pc, #144]	; (8000374 <main+0xbc>)
 80002e2:	f003 fd8f 	bl	8003e04 <HAL_TIM_Base_Start>
	counter = time * 100;
 80002e6:	4b24      	ldr	r3, [pc, #144]	; (8000378 <main+0xc0>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2264      	movs	r2, #100	; 0x64
 80002ec:	fb02 f303 	mul.w	r3, r2, r3
 80002f0:	461a      	mov	r2, r3
 80002f2:	4b22      	ldr	r3, [pc, #136]	; (800037c <main+0xc4>)
 80002f4:	601a      	str	r2, [r3, #0]
	/* USER CODE BEGIN WHILE */
	while (1) {
		/* USER CODE END WHILE */

		/* USER CODE BEGIN 3 */
		if (mode == 1 && flag == 1) {
 80002f6:	4b22      	ldr	r3, [pc, #136]	; (8000380 <main+0xc8>)
 80002f8:	681b      	ldr	r3, [r3, #0]
 80002fa:	2b01      	cmp	r3, #1
 80002fc:	d109      	bne.n	8000312 <main+0x5a>
 80002fe:	4b21      	ldr	r3, [pc, #132]	; (8000384 <main+0xcc>)
 8000300:	681b      	ldr	r3, [r3, #0]
 8000302:	2b01      	cmp	r3, #1
 8000304:	d105      	bne.n	8000312 <main+0x5a>
			modeDOL();
 8000306:	f7ff ffad 	bl	8000264 <modeDOL>
			HAL_Delay(10);
 800030a:	200a      	movs	r0, #10
 800030c:	f000 ff0a 	bl	8001124 <HAL_Delay>
 8000310:	e02e      	b.n	8000370 <main+0xb8>
		}

		else if (mode == 2 && flag == 1) {
 8000312:	4b1b      	ldr	r3, [pc, #108]	; (8000380 <main+0xc8>)
 8000314:	681b      	ldr	r3, [r3, #0]
 8000316:	2b02      	cmp	r3, #2
 8000318:	d109      	bne.n	800032e <main+0x76>
 800031a:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <main+0xcc>)
 800031c:	681b      	ldr	r3, [r3, #0]
 800031e:	2b01      	cmp	r3, #1
 8000320:	d105      	bne.n	800032e <main+0x76>
			modeSoftStart();
 8000322:	f7ff ff59 	bl	80001d8 <modeSoftStart>
			HAL_Delay(10);
 8000326:	200a      	movs	r0, #10
 8000328:	f000 fefc 	bl	8001124 <HAL_Delay>
 800032c:	e020      	b.n	8000370 <main+0xb8>
		}

		else {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, RESET);
 800032e:	2200      	movs	r2, #0
 8000330:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000334:	4814      	ldr	r0, [pc, #80]	; (8000388 <main+0xd0>)
 8000336:	f001 f9f4 	bl	8001722 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, RESET);
 800033a:	2200      	movs	r2, #0
 800033c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000340:	4811      	ldr	r0, [pc, #68]	; (8000388 <main+0xd0>)
 8000342:	f001 f9ee 	bl	8001722 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, RESET);
 8000346:	2200      	movs	r2, #0
 8000348:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800034c:	480e      	ldr	r0, [pc, #56]	; (8000388 <main+0xd0>)
 800034e:	f001 f9e8 	bl	8001722 <HAL_GPIO_WritePin>
			sign = -1;
 8000352:	4b0e      	ldr	r3, [pc, #56]	; (800038c <main+0xd4>)
 8000354:	f04f 32ff 	mov.w	r2, #4294967295
 8000358:	601a      	str	r2, [r3, #0]
			counter = time * 100;
 800035a:	4b07      	ldr	r3, [pc, #28]	; (8000378 <main+0xc0>)
 800035c:	681b      	ldr	r3, [r3, #0]
 800035e:	2264      	movs	r2, #100	; 0x64
 8000360:	fb02 f303 	mul.w	r3, r2, r3
 8000364:	461a      	mov	r2, r3
 8000366:	4b05      	ldr	r3, [pc, #20]	; (800037c <main+0xc4>)
 8000368:	601a      	str	r2, [r3, #0]
			HAL_Delay(10);
 800036a:	200a      	movs	r0, #10
 800036c:	f000 feda 	bl	8001124 <HAL_Delay>
		if (mode == 1 && flag == 1) {
 8000370:	e7c1      	b.n	80002f6 <main+0x3e>
 8000372:	bf00      	nop
 8000374:	200002b0 	.word	0x200002b0
 8000378:	20000004 	.word	0x20000004
 800037c:	20000210 	.word	0x20000210
 8000380:	20000254 	.word	0x20000254
 8000384:	20000258 	.word	0x20000258
 8000388:	40010c00 	.word	0x40010c00
 800038c:	20000000 	.word	0x20000000

08000390 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8000390:	b580      	push	{r7, lr}
 8000392:	b094      	sub	sp, #80	; 0x50
 8000394:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 8000396:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800039a:	2228      	movs	r2, #40	; 0x28
 800039c:	2100      	movs	r1, #0
 800039e:	4618      	mov	r0, r3
 80003a0:	f009 f850 	bl	8009444 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80003a4:	f107 0314 	add.w	r3, r7, #20
 80003a8:	2200      	movs	r2, #0
 80003aa:	601a      	str	r2, [r3, #0]
 80003ac:	605a      	str	r2, [r3, #4]
 80003ae:	609a      	str	r2, [r3, #8]
 80003b0:	60da      	str	r2, [r3, #12]
 80003b2:	611a      	str	r2, [r3, #16]
	RCC_PeriphCLKInitTypeDef PeriphClkInit = { 0 };
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	2200      	movs	r2, #0
 80003b8:	601a      	str	r2, [r3, #0]
 80003ba:	605a      	str	r2, [r3, #4]
 80003bc:	609a      	str	r2, [r3, #8]
 80003be:	60da      	str	r2, [r3, #12]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80003c0:	2301      	movs	r3, #1
 80003c2:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80003c4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80003ca:	2300      	movs	r3, #0
 80003cc:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80003ce:	2301      	movs	r3, #1
 80003d0:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80003d2:	2302      	movs	r3, #2
 80003d4:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80003d6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80003da:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80003dc:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 80003e0:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 80003e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80003e6:	4618      	mov	r0, r3
 80003e8:	f002 ffec 	bl	80033c4 <HAL_RCC_OscConfig>
 80003ec:	4603      	mov	r3, r0
 80003ee:	2b00      	cmp	r3, #0
 80003f0:	d001      	beq.n	80003f6 <SystemClock_Config+0x66>
		Error_Handler();
 80003f2:	f000 fad9 	bl	80009a8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80003f6:	230f      	movs	r3, #15
 80003f8:	617b      	str	r3, [r7, #20]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80003fa:	2302      	movs	r3, #2
 80003fc:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80003fe:	2300      	movs	r3, #0
 8000400:	61fb      	str	r3, [r7, #28]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000402:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000406:	623b      	str	r3, [r7, #32]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000408:	2300      	movs	r3, #0
 800040a:	627b      	str	r3, [r7, #36]	; 0x24

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 800040c:	f107 0314 	add.w	r3, r7, #20
 8000410:	2102      	movs	r1, #2
 8000412:	4618      	mov	r0, r3
 8000414:	f003 fa58 	bl	80038c8 <HAL_RCC_ClockConfig>
 8000418:	4603      	mov	r3, r0
 800041a:	2b00      	cmp	r3, #0
 800041c:	d001      	beq.n	8000422 <SystemClock_Config+0x92>
		Error_Handler();
 800041e:	f000 fac3 	bl	80009a8 <Error_Handler>
	}
	PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 8000422:	2310      	movs	r3, #16
 8000424:	607b      	str	r3, [r7, #4]
	PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 8000426:	2300      	movs	r3, #0
 8000428:	613b      	str	r3, [r7, #16]
	if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK) {
 800042a:	1d3b      	adds	r3, r7, #4
 800042c:	4618      	mov	r0, r3
 800042e:	f003 fbe3 	bl	8003bf8 <HAL_RCCEx_PeriphCLKConfig>
 8000432:	4603      	mov	r3, r0
 8000434:	2b00      	cmp	r3, #0
 8000436:	d001      	beq.n	800043c <SystemClock_Config+0xac>
		Error_Handler();
 8000438:	f000 fab6 	bl	80009a8 <Error_Handler>
	}
}
 800043c:	bf00      	nop
 800043e:	3750      	adds	r7, #80	; 0x50
 8000440:	46bd      	mov	sp, r7
 8000442:	bd80      	pop	{r7, pc}

08000444 <MX_I2C1_Init>:
/**
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void) {
 8000444:	b580      	push	{r7, lr}
 8000446:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8000448:	4b12      	ldr	r3, [pc, #72]	; (8000494 <MX_I2C1_Init+0x50>)
 800044a:	4a13      	ldr	r2, [pc, #76]	; (8000498 <MX_I2C1_Init+0x54>)
 800044c:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 800044e:	4b11      	ldr	r3, [pc, #68]	; (8000494 <MX_I2C1_Init+0x50>)
 8000450:	4a12      	ldr	r2, [pc, #72]	; (800049c <MX_I2C1_Init+0x58>)
 8000452:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000454:	4b0f      	ldr	r3, [pc, #60]	; (8000494 <MX_I2C1_Init+0x50>)
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 800045a:	4b0e      	ldr	r3, [pc, #56]	; (8000494 <MX_I2C1_Init+0x50>)
 800045c:	2200      	movs	r2, #0
 800045e:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000460:	4b0c      	ldr	r3, [pc, #48]	; (8000494 <MX_I2C1_Init+0x50>)
 8000462:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8000466:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000468:	4b0a      	ldr	r3, [pc, #40]	; (8000494 <MX_I2C1_Init+0x50>)
 800046a:	2200      	movs	r2, #0
 800046c:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 800046e:	4b09      	ldr	r3, [pc, #36]	; (8000494 <MX_I2C1_Init+0x50>)
 8000470:	2200      	movs	r2, #0
 8000472:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000474:	4b07      	ldr	r3, [pc, #28]	; (8000494 <MX_I2C1_Init+0x50>)
 8000476:	2200      	movs	r2, #0
 8000478:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800047a:	4b06      	ldr	r3, [pc, #24]	; (8000494 <MX_I2C1_Init+0x50>)
 800047c:	2200      	movs	r2, #0
 800047e:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK) {
 8000480:	4804      	ldr	r0, [pc, #16]	; (8000494 <MX_I2C1_Init+0x50>)
 8000482:	f001 f997 	bl	80017b4 <HAL_I2C_Init>
 8000486:	4603      	mov	r3, r0
 8000488:	2b00      	cmp	r3, #0
 800048a:	d001      	beq.n	8000490 <MX_I2C1_Init+0x4c>
		Error_Handler();
 800048c:	f000 fa8c 	bl	80009a8 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8000490:	bf00      	nop
 8000492:	bd80      	pop	{r7, pc}
 8000494:	2000025c 	.word	0x2000025c
 8000498:	40005400 	.word	0x40005400
 800049c:	000186a0 	.word	0x000186a0

080004a0 <MX_TIM1_Init>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 80004a0:	b580      	push	{r7, lr}
 80004a2:	b086      	sub	sp, #24
 80004a4:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 80004a6:	f107 0308 	add.w	r3, r7, #8
 80004aa:	2200      	movs	r2, #0
 80004ac:	601a      	str	r2, [r3, #0]
 80004ae:	605a      	str	r2, [r3, #4]
 80004b0:	609a      	str	r2, [r3, #8]
 80004b2:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 80004b4:	463b      	mov	r3, r7
 80004b6:	2200      	movs	r2, #0
 80004b8:	601a      	str	r2, [r3, #0]
 80004ba:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 80004bc:	4b1e      	ldr	r3, [pc, #120]	; (8000538 <MX_TIM1_Init+0x98>)
 80004be:	4a1f      	ldr	r2, [pc, #124]	; (800053c <MX_TIM1_Init+0x9c>)
 80004c0:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 72 - 1;
 80004c2:	4b1d      	ldr	r3, [pc, #116]	; (8000538 <MX_TIM1_Init+0x98>)
 80004c4:	2247      	movs	r2, #71	; 0x47
 80004c6:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80004c8:	4b1b      	ldr	r3, [pc, #108]	; (8000538 <MX_TIM1_Init+0x98>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 65535 - 1;
 80004ce:	4b1a      	ldr	r3, [pc, #104]	; (8000538 <MX_TIM1_Init+0x98>)
 80004d0:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80004d4:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80004d6:	4b18      	ldr	r3, [pc, #96]	; (8000538 <MX_TIM1_Init+0x98>)
 80004d8:	2200      	movs	r2, #0
 80004da:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 80004dc:	4b16      	ldr	r3, [pc, #88]	; (8000538 <MX_TIM1_Init+0x98>)
 80004de:	2200      	movs	r2, #0
 80004e0:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80004e2:	4b15      	ldr	r3, [pc, #84]	; (8000538 <MX_TIM1_Init+0x98>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim1) != HAL_OK) {
 80004e8:	4813      	ldr	r0, [pc, #76]	; (8000538 <MX_TIM1_Init+0x98>)
 80004ea:	f003 fc3b 	bl	8003d64 <HAL_TIM_Base_Init>
 80004ee:	4603      	mov	r3, r0
 80004f0:	2b00      	cmp	r3, #0
 80004f2:	d001      	beq.n	80004f8 <MX_TIM1_Init+0x58>
		Error_Handler();
 80004f4:	f000 fa58 	bl	80009a8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80004f8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80004fc:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK) {
 80004fe:	f107 0308 	add.w	r3, r7, #8
 8000502:	4619      	mov	r1, r3
 8000504:	480c      	ldr	r0, [pc, #48]	; (8000538 <MX_TIM1_Init+0x98>)
 8000506:	f003 fe4f 	bl	80041a8 <HAL_TIM_ConfigClockSource>
 800050a:	4603      	mov	r3, r0
 800050c:	2b00      	cmp	r3, #0
 800050e:	d001      	beq.n	8000514 <MX_TIM1_Init+0x74>
		Error_Handler();
 8000510:	f000 fa4a 	bl	80009a8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000514:	2300      	movs	r3, #0
 8000516:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000518:	2300      	movs	r3, #0
 800051a:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 800051c:	463b      	mov	r3, r7
 800051e:	4619      	mov	r1, r3
 8000520:	4805      	ldr	r0, [pc, #20]	; (8000538 <MX_TIM1_Init+0x98>)
 8000522:	f004 f821 	bl	8004568 <HAL_TIMEx_MasterConfigSynchronization>
 8000526:	4603      	mov	r3, r0
 8000528:	2b00      	cmp	r3, #0
 800052a:	d001      	beq.n	8000530 <MX_TIM1_Init+0x90>
			!= HAL_OK) {
		Error_Handler();
 800052c:	f000 fa3c 	bl	80009a8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */

}
 8000530:	bf00      	nop
 8000532:	3718      	adds	r7, #24
 8000534:	46bd      	mov	sp, r7
 8000536:	bd80      	pop	{r7, pc}
 8000538:	200002b0 	.word	0x200002b0
 800053c:	40012c00 	.word	0x40012c00

08000540 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8000540:	b580      	push	{r7, lr}
 8000542:	b086      	sub	sp, #24
 8000544:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8000546:	f107 0308 	add.w	r3, r7, #8
 800054a:	2200      	movs	r2, #0
 800054c:	601a      	str	r2, [r3, #0]
 800054e:	605a      	str	r2, [r3, #4]
 8000550:	609a      	str	r2, [r3, #8]
 8000552:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8000554:	463b      	mov	r3, r7
 8000556:	2200      	movs	r2, #0
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800055c:	4b1e      	ldr	r3, [pc, #120]	; (80005d8 <MX_TIM2_Init+0x98>)
 800055e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000562:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 7200 - 1;
 8000564:	4b1c      	ldr	r3, [pc, #112]	; (80005d8 <MX_TIM2_Init+0x98>)
 8000566:	f641 421f 	movw	r2, #7199	; 0x1c1f
 800056a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800056c:	4b1a      	ldr	r3, [pc, #104]	; (80005d8 <MX_TIM2_Init+0x98>)
 800056e:	2200      	movs	r2, #0
 8000570:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 8000572:	4b19      	ldr	r3, [pc, #100]	; (80005d8 <MX_TIM2_Init+0x98>)
 8000574:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000578:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800057a:	4b17      	ldr	r3, [pc, #92]	; (80005d8 <MX_TIM2_Init+0x98>)
 800057c:	2200      	movs	r2, #0
 800057e:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000580:	4b15      	ldr	r3, [pc, #84]	; (80005d8 <MX_TIM2_Init+0x98>)
 8000582:	2200      	movs	r2, #0
 8000584:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8000586:	4814      	ldr	r0, [pc, #80]	; (80005d8 <MX_TIM2_Init+0x98>)
 8000588:	f003 fbec 	bl	8003d64 <HAL_TIM_Base_Init>
 800058c:	4603      	mov	r3, r0
 800058e:	2b00      	cmp	r3, #0
 8000590:	d001      	beq.n	8000596 <MX_TIM2_Init+0x56>
		Error_Handler();
 8000592:	f000 fa09 	bl	80009a8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000596:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800059a:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 800059c:	f107 0308 	add.w	r3, r7, #8
 80005a0:	4619      	mov	r1, r3
 80005a2:	480d      	ldr	r0, [pc, #52]	; (80005d8 <MX_TIM2_Init+0x98>)
 80005a4:	f003 fe00 	bl	80041a8 <HAL_TIM_ConfigClockSource>
 80005a8:	4603      	mov	r3, r0
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d001      	beq.n	80005b2 <MX_TIM2_Init+0x72>
		Error_Handler();
 80005ae:	f000 f9fb 	bl	80009a8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80005b2:	2300      	movs	r3, #0
 80005b4:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80005b6:	2300      	movs	r3, #0
 80005b8:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80005ba:	463b      	mov	r3, r7
 80005bc:	4619      	mov	r1, r3
 80005be:	4806      	ldr	r0, [pc, #24]	; (80005d8 <MX_TIM2_Init+0x98>)
 80005c0:	f003 ffd2 	bl	8004568 <HAL_TIMEx_MasterConfigSynchronization>
 80005c4:	4603      	mov	r3, r0
 80005c6:	2b00      	cmp	r3, #0
 80005c8:	d001      	beq.n	80005ce <MX_TIM2_Init+0x8e>
			!= HAL_OK) {
		Error_Handler();
 80005ca:	f000 f9ed 	bl	80009a8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80005ce:	bf00      	nop
 80005d0:	3718      	adds	r7, #24
 80005d2:	46bd      	mov	sp, r7
 80005d4:	bd80      	pop	{r7, pc}
 80005d6:	bf00      	nop
 80005d8:	200002f8 	.word	0x200002f8

080005dc <MX_USART1_UART_Init>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80005e0:	4b11      	ldr	r3, [pc, #68]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 80005e2:	4a12      	ldr	r2, [pc, #72]	; (800062c <MX_USART1_UART_Init+0x50>)
 80005e4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80005e6:	4b10      	ldr	r3, [pc, #64]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 80005e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80005ec:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80005ee:	4b0e      	ldr	r3, [pc, #56]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80005f4:	4b0c      	ldr	r3, [pc, #48]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 80005f6:	2200      	movs	r2, #0
 80005f8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80005fa:	4b0b      	ldr	r3, [pc, #44]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8000600:	4b09      	ldr	r3, [pc, #36]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 8000602:	220c      	movs	r2, #12
 8000604:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000606:	4b08      	ldr	r3, [pc, #32]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 8000608:	2200      	movs	r2, #0
 800060a:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800060c:	4b06      	ldr	r3, [pc, #24]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 800060e:	2200      	movs	r2, #0
 8000610:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8000612:	4805      	ldr	r0, [pc, #20]	; (8000628 <MX_USART1_UART_Init+0x4c>)
 8000614:	f004 f818 	bl	8004648 <HAL_UART_Init>
 8000618:	4603      	mov	r3, r0
 800061a:	2b00      	cmp	r3, #0
 800061c:	d001      	beq.n	8000622 <MX_USART1_UART_Init+0x46>
		Error_Handler();
 800061e:	f000 f9c3 	bl	80009a8 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	20000340 	.word	0x20000340
 800062c:	40013800 	.word	0x40013800

08000630 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b088      	sub	sp, #32
 8000634:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8000636:	f107 0310 	add.w	r3, r7, #16
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8000644:	4b40      	ldr	r3, [pc, #256]	; (8000748 <MX_GPIO_Init+0x118>)
 8000646:	699b      	ldr	r3, [r3, #24]
 8000648:	4a3f      	ldr	r2, [pc, #252]	; (8000748 <MX_GPIO_Init+0x118>)
 800064a:	f043 0310 	orr.w	r3, r3, #16
 800064e:	6193      	str	r3, [r2, #24]
 8000650:	4b3d      	ldr	r3, [pc, #244]	; (8000748 <MX_GPIO_Init+0x118>)
 8000652:	699b      	ldr	r3, [r3, #24]
 8000654:	f003 0310 	and.w	r3, r3, #16
 8000658:	60fb      	str	r3, [r7, #12]
 800065a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 800065c:	4b3a      	ldr	r3, [pc, #232]	; (8000748 <MX_GPIO_Init+0x118>)
 800065e:	699b      	ldr	r3, [r3, #24]
 8000660:	4a39      	ldr	r2, [pc, #228]	; (8000748 <MX_GPIO_Init+0x118>)
 8000662:	f043 0320 	orr.w	r3, r3, #32
 8000666:	6193      	str	r3, [r2, #24]
 8000668:	4b37      	ldr	r3, [pc, #220]	; (8000748 <MX_GPIO_Init+0x118>)
 800066a:	699b      	ldr	r3, [r3, #24]
 800066c:	f003 0320 	and.w	r3, r3, #32
 8000670:	60bb      	str	r3, [r7, #8]
 8000672:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000674:	4b34      	ldr	r3, [pc, #208]	; (8000748 <MX_GPIO_Init+0x118>)
 8000676:	699b      	ldr	r3, [r3, #24]
 8000678:	4a33      	ldr	r2, [pc, #204]	; (8000748 <MX_GPIO_Init+0x118>)
 800067a:	f043 0304 	orr.w	r3, r3, #4
 800067e:	6193      	str	r3, [r2, #24]
 8000680:	4b31      	ldr	r3, [pc, #196]	; (8000748 <MX_GPIO_Init+0x118>)
 8000682:	699b      	ldr	r3, [r3, #24]
 8000684:	f003 0304 	and.w	r3, r3, #4
 8000688:	607b      	str	r3, [r7, #4]
 800068a:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800068c:	4b2e      	ldr	r3, [pc, #184]	; (8000748 <MX_GPIO_Init+0x118>)
 800068e:	699b      	ldr	r3, [r3, #24]
 8000690:	4a2d      	ldr	r2, [pc, #180]	; (8000748 <MX_GPIO_Init+0x118>)
 8000692:	f043 0308 	orr.w	r3, r3, #8
 8000696:	6193      	str	r3, [r2, #24]
 8000698:	4b2b      	ldr	r3, [pc, #172]	; (8000748 <MX_GPIO_Init+0x118>)
 800069a:	699b      	ldr	r3, [r3, #24]
 800069c:	f003 0308 	and.w	r3, r3, #8
 80006a0:	603b      	str	r3, [r7, #0]
 80006a2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80006aa:	4828      	ldr	r0, [pc, #160]	; (800074c <MX_GPIO_Init+0x11c>)
 80006ac:	f001 f839 	bl	8001722 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15,
 80006b0:	2200      	movs	r2, #0
 80006b2:	f44f 4160 	mov.w	r1, #57344	; 0xe000
 80006b6:	4826      	ldr	r0, [pc, #152]	; (8000750 <MX_GPIO_Init+0x120>)
 80006b8:	f001 f833 	bl	8001722 <HAL_GPIO_WritePin>
			GPIO_PIN_RESET);

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 80006bc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80006c0:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c2:	2301      	movs	r3, #1
 80006c4:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c6:	2300      	movs	r3, #0
 80006c8:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006ca:	2302      	movs	r3, #2
 80006cc:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80006ce:	f107 0310 	add.w	r3, r7, #16
 80006d2:	4619      	mov	r1, r3
 80006d4:	481d      	ldr	r0, [pc, #116]	; (800074c <MX_GPIO_Init+0x11c>)
 80006d6:	f000 fe89 	bl	80013ec <HAL_GPIO_Init>

	/*Configure GPIO pins : PA0 PA1 PA2 */
	GPIO_InitStruct.Pin = GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2;
 80006da:	2307      	movs	r3, #7
 80006dc:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006de:	4b1d      	ldr	r3, [pc, #116]	; (8000754 <MX_GPIO_Init+0x124>)
 80006e0:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e2:	2301      	movs	r3, #1
 80006e4:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006e6:	f107 0310 	add.w	r3, r7, #16
 80006ea:	4619      	mov	r1, r3
 80006ec:	481a      	ldr	r0, [pc, #104]	; (8000758 <MX_GPIO_Init+0x128>)
 80006ee:	f000 fe7d 	bl	80013ec <HAL_GPIO_Init>

	/*Configure GPIO pins : PB13 PB14 PB15 */
	GPIO_InitStruct.Pin = GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
 80006f2:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80006f6:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006f8:	2301      	movs	r3, #1
 80006fa:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006fc:	2300      	movs	r3, #0
 80006fe:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000700:	2302      	movs	r3, #2
 8000702:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000704:	f107 0310 	add.w	r3, r7, #16
 8000708:	4619      	mov	r1, r3
 800070a:	4811      	ldr	r0, [pc, #68]	; (8000750 <MX_GPIO_Init+0x120>)
 800070c:	f000 fe6e 	bl	80013ec <HAL_GPIO_Init>

	/* EXTI interrupt init*/
	HAL_NVIC_SetPriority(EXTI0_IRQn, 0, 0);
 8000710:	2200      	movs	r2, #0
 8000712:	2100      	movs	r1, #0
 8000714:	2006      	movs	r0, #6
 8000716:	f000 fe24 	bl	8001362 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 800071a:	2006      	movs	r0, #6
 800071c:	f000 fe3d 	bl	800139a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI1_IRQn, 0, 0);
 8000720:	2200      	movs	r2, #0
 8000722:	2100      	movs	r1, #0
 8000724:	2007      	movs	r0, #7
 8000726:	f000 fe1c 	bl	8001362 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 800072a:	2007      	movs	r0, #7
 800072c:	f000 fe35 	bl	800139a <HAL_NVIC_EnableIRQ>

	HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000730:	2200      	movs	r2, #0
 8000732:	2100      	movs	r1, #0
 8000734:	2008      	movs	r0, #8
 8000736:	f000 fe14 	bl	8001362 <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 800073a:	2008      	movs	r0, #8
 800073c:	f000 fe2d 	bl	800139a <HAL_NVIC_EnableIRQ>

}
 8000740:	bf00      	nop
 8000742:	3720      	adds	r7, #32
 8000744:	46bd      	mov	sp, r7
 8000746:	bd80      	pop	{r7, pc}
 8000748:	40021000 	.word	0x40021000
 800074c:	40011000 	.word	0x40011000
 8000750:	40010c00 	.word	0x40010c00
 8000754:	10110000 	.word	0x10110000
 8000758:	40010800 	.word	0x40010800

0800075c <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 800075c:	b580      	push	{r7, lr}
 800075e:	b084      	sub	sp, #16
 8000760:	af02      	add	r7, sp, #8
 8000762:	6078      	str	r0, [r7, #4]
	counter = counter - 10;
 8000764:	4b13      	ldr	r3, [pc, #76]	; (80007b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000766:	681b      	ldr	r3, [r3, #0]
 8000768:	3b0a      	subs	r3, #10
 800076a:	4a12      	ldr	r2, [pc, #72]	; (80007b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 800076c:	6013      	str	r3, [r2, #0]
	delay1 = delay2 = delay3 = MAP(counter, 0, time * 100, 200, 2800);
 800076e:	4b11      	ldr	r3, [pc, #68]	; (80007b4 <HAL_TIM_PeriodElapsedCallback+0x58>)
 8000770:	6818      	ldr	r0, [r3, #0]
 8000772:	4b11      	ldr	r3, [pc, #68]	; (80007b8 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2264      	movs	r2, #100	; 0x64
 8000778:	fb02 f303 	mul.w	r3, r2, r3
 800077c:	461a      	mov	r2, r3
 800077e:	f44f 632f 	mov.w	r3, #2800	; 0xaf0
 8000782:	9300      	str	r3, [sp, #0]
 8000784:	23c8      	movs	r3, #200	; 0xc8
 8000786:	2100      	movs	r1, #0
 8000788:	f7ff fcf2 	bl	8000170 <MAP>
 800078c:	4603      	mov	r3, r0
 800078e:	4a0b      	ldr	r2, [pc, #44]	; (80007bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000790:	6013      	str	r3, [r2, #0]
 8000792:	4b0a      	ldr	r3, [pc, #40]	; (80007bc <HAL_TIM_PeriodElapsedCallback+0x60>)
 8000794:	681b      	ldr	r3, [r3, #0]
 8000796:	4a0a      	ldr	r2, [pc, #40]	; (80007c0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 8000798:	6013      	str	r3, [r2, #0]
 800079a:	4b09      	ldr	r3, [pc, #36]	; (80007c0 <HAL_TIM_PeriodElapsedCallback+0x64>)
 800079c:	681b      	ldr	r3, [r3, #0]
 800079e:	4a09      	ldr	r2, [pc, #36]	; (80007c4 <HAL_TIM_PeriodElapsedCallback+0x68>)
 80007a0:	6013      	str	r3, [r2, #0]
//	persen = MAP(counter, 0, time * 100, 0, 100);
//	sprintf(str, "%d persen\n", 100 - persen);
//	CDC_Transmit_FS(str, sizeof(str));
	HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 80007a2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007a6:	4808      	ldr	r0, [pc, #32]	; (80007c8 <HAL_TIM_PeriodElapsedCallback+0x6c>)
 80007a8:	f000 ffd3 	bl	8001752 <HAL_GPIO_TogglePin>

}
 80007ac:	bf00      	nop
 80007ae:	3708      	adds	r7, #8
 80007b0:	46bd      	mov	sp, r7
 80007b2:	bd80      	pop	{r7, pc}
 80007b4:	20000210 	.word	0x20000210
 80007b8:	20000004 	.word	0x20000004
 80007bc:	2000020c 	.word	0x2000020c
 80007c0:	20000208 	.word	0x20000208
 80007c4:	20000204 	.word	0x20000204
 80007c8:	40011000 	.word	0x40011000

080007cc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80007cc:	b580      	push	{r7, lr}
 80007ce:	b082      	sub	sp, #8
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	4603      	mov	r3, r0
 80007d4:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == GPIO_PIN_0) {
 80007d6:	88fb      	ldrh	r3, [r7, #6]
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d144      	bne.n	8000866 <HAL_GPIO_EXTI_Callback+0x9a>

		delay_us(delay1);
 80007dc:	4b6c      	ldr	r3, [pc, #432]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff fce1 	bl	80001a8 <delay_us>
		if (delay1 < 2800) {
 80007e6:	4b6a      	ldr	r3, [pc, #424]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 80007e8:	681b      	ldr	r3, [r3, #0]
 80007ea:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 80007ee:	d208      	bcs.n	8000802 <HAL_GPIO_EXTI_Callback+0x36>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80007f0:	2201      	movs	r2, #1
 80007f2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80007f6:	4867      	ldr	r0, [pc, #412]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80007f8:	f000 ff93 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 80007fc:	2032      	movs	r0, #50	; 0x32
 80007fe:	f7ff fcd3 	bl	80001a8 <delay_us>
		}
		if (delay2 + delay1 < 5600) {
 8000802:	4b65      	ldr	r3, [pc, #404]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8000804:	681a      	ldr	r2, [r3, #0]
 8000806:	4b62      	ldr	r3, [pc, #392]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8000808:	681b      	ldr	r3, [r3, #0]
 800080a:	4413      	add	r3, r2
 800080c:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 8000810:	d208      	bcs.n	8000824 <HAL_GPIO_EXTI_Callback+0x58>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000812:	2201      	movs	r2, #1
 8000814:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000818:	485e      	ldr	r0, [pc, #376]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800081a:	f000 ff82 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 800081e:	2032      	movs	r0, #50	; 0x32
 8000820:	f7ff fcc2 	bl	80001a8 <delay_us>
		}
		if (delay3 + delay1 + delay2 <= 8400) {
 8000824:	4b5d      	ldr	r3, [pc, #372]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000826:	681a      	ldr	r2, [r3, #0]
 8000828:	4b59      	ldr	r3, [pc, #356]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 800082a:	681b      	ldr	r3, [r3, #0]
 800082c:	441a      	add	r2, r3
 800082e:	4b5a      	ldr	r3, [pc, #360]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8000830:	681b      	ldr	r3, [r3, #0]
 8000832:	4413      	add	r3, r2
 8000834:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8000838:	4293      	cmp	r3, r2
 800083a:	d808      	bhi.n	800084e <HAL_GPIO_EXTI_Callback+0x82>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 800083c:	2201      	movs	r2, #1
 800083e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000842:	4854      	ldr	r0, [pc, #336]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000844:	f000 ff6d 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 8000848:	2032      	movs	r0, #50	; 0x32
 800084a:	f7ff fcad 	bl	80001a8 <delay_us>
		}
		if (counter > 0) {
 800084e:	4b54      	ldr	r3, [pc, #336]	; (80009a0 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8000850:	681b      	ldr	r3, [r3, #0]
 8000852:	2b00      	cmp	r3, #0
 8000854:	f000 8098 	beq.w	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8000858:	2200      	movs	r2, #0
 800085a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800085e:	484d      	ldr	r0, [pc, #308]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000860:	f000 ff5f 	bl	8001722 <HAL_GPIO_WritePin>
		}
		if (counter > 0) {
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
		}
	}
}
 8000864:	e090      	b.n	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
	else if (GPIO_Pin == GPIO_PIN_1) {
 8000866:	88fb      	ldrh	r3, [r7, #6]
 8000868:	2b02      	cmp	r3, #2
 800086a:	d143      	bne.n	80008f4 <HAL_GPIO_EXTI_Callback+0x128>
		delay_us(delay2);
 800086c:	4b4a      	ldr	r3, [pc, #296]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800086e:	681b      	ldr	r3, [r3, #0]
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fc99 	bl	80001a8 <delay_us>
		if (delay1 + delay2 + delay3 <= 8400) {
 8000876:	4b46      	ldr	r3, [pc, #280]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 8000878:	681a      	ldr	r2, [r3, #0]
 800087a:	4b47      	ldr	r3, [pc, #284]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800087c:	681b      	ldr	r3, [r3, #0]
 800087e:	441a      	add	r2, r3
 8000880:	4b46      	ldr	r3, [pc, #280]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4413      	add	r3, r2
 8000886:	f242 02d0 	movw	r2, #8400	; 0x20d0
 800088a:	4293      	cmp	r3, r2
 800088c:	d808      	bhi.n	80008a0 <HAL_GPIO_EXTI_Callback+0xd4>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800088e:	2201      	movs	r2, #1
 8000890:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000894:	483f      	ldr	r0, [pc, #252]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000896:	f000 ff44 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 800089a:	2032      	movs	r0, #50	; 0x32
 800089c:	f7ff fc84 	bl	80001a8 <delay_us>
		if (delay2 < 2800) {
 80008a0:	4b3d      	ldr	r3, [pc, #244]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 80008a8:	d208      	bcs.n	80008bc <HAL_GPIO_EXTI_Callback+0xf0>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80008aa:	2201      	movs	r2, #1
 80008ac:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008b0:	4838      	ldr	r0, [pc, #224]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80008b2:	f000 ff36 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 80008b6:	2032      	movs	r0, #50	; 0x32
 80008b8:	f7ff fc76 	bl	80001a8 <delay_us>
		if (delay3 + delay2 < 5600) {
 80008bc:	4b37      	ldr	r3, [pc, #220]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 80008be:	681a      	ldr	r2, [r3, #0]
 80008c0:	4b35      	ldr	r3, [pc, #212]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 80008c2:	681b      	ldr	r3, [r3, #0]
 80008c4:	4413      	add	r3, r2
 80008c6:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 80008ca:	d208      	bcs.n	80008de <HAL_GPIO_EXTI_Callback+0x112>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 80008cc:	2201      	movs	r2, #1
 80008ce:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80008d2:	4830      	ldr	r0, [pc, #192]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80008d4:	f000 ff25 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 80008d8:	2032      	movs	r0, #50	; 0x32
 80008da:	f7ff fc65 	bl	80001a8 <delay_us>
		if (counter > 0) {
 80008de:	4b30      	ldr	r3, [pc, #192]	; (80009a0 <HAL_GPIO_EXTI_Callback+0x1d4>)
 80008e0:	681b      	ldr	r3, [r3, #0]
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d050      	beq.n	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 80008e6:	2200      	movs	r2, #0
 80008e8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80008ec:	4829      	ldr	r0, [pc, #164]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 80008ee:	f000 ff18 	bl	8001722 <HAL_GPIO_WritePin>
}
 80008f2:	e049      	b.n	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
	else if (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_2)) {
 80008f4:	2104      	movs	r1, #4
 80008f6:	482b      	ldr	r0, [pc, #172]	; (80009a4 <HAL_GPIO_EXTI_Callback+0x1d8>)
 80008f8:	f000 fefc 	bl	80016f4 <HAL_GPIO_ReadPin>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d042      	beq.n	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
		delay_us(delay3);
 8000902:	4b26      	ldr	r3, [pc, #152]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	4618      	mov	r0, r3
 8000908:	f7ff fc4e 	bl	80001a8 <delay_us>
		if (delay1 + delay3 < 5600) {
 800090c:	4b20      	ldr	r3, [pc, #128]	; (8000990 <HAL_GPIO_EXTI_Callback+0x1c4>)
 800090e:	681a      	ldr	r2, [r3, #0]
 8000910:	4b22      	ldr	r3, [pc, #136]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000912:	681b      	ldr	r3, [r3, #0]
 8000914:	4413      	add	r3, r2
 8000916:	f5b3 5faf 	cmp.w	r3, #5600	; 0x15e0
 800091a:	d208      	bcs.n	800092e <HAL_GPIO_EXTI_Callback+0x162>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 800091c:	2201      	movs	r2, #1
 800091e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000922:	481c      	ldr	r0, [pc, #112]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000924:	f000 fefd 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 8000928:	2032      	movs	r0, #50	; 0x32
 800092a:	f7ff fc3d 	bl	80001a8 <delay_us>
		if (delay2 + delay3 + delay2 <= 8400) {
 800092e:	4b1a      	ldr	r3, [pc, #104]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 8000930:	681a      	ldr	r2, [r3, #0]
 8000932:	4b1a      	ldr	r3, [pc, #104]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	441a      	add	r2, r3
 8000938:	4b17      	ldr	r3, [pc, #92]	; (8000998 <HAL_GPIO_EXTI_Callback+0x1cc>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	4413      	add	r3, r2
 800093e:	f242 02d0 	movw	r2, #8400	; 0x20d0
 8000942:	4293      	cmp	r3, r2
 8000944:	d808      	bhi.n	8000958 <HAL_GPIO_EXTI_Callback+0x18c>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8000946:	2201      	movs	r2, #1
 8000948:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800094c:	4811      	ldr	r0, [pc, #68]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800094e:	f000 fee8 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 8000952:	2032      	movs	r0, #50	; 0x32
 8000954:	f7ff fc28 	bl	80001a8 <delay_us>
		if (delay3 < 2800) {
 8000958:	4b10      	ldr	r3, [pc, #64]	; (800099c <HAL_GPIO_EXTI_Callback+0x1d0>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	f5b3 6f2f 	cmp.w	r3, #2800	; 0xaf0
 8000960:	d208      	bcs.n	8000974 <HAL_GPIO_EXTI_Callback+0x1a8>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_SET);
 8000962:	2201      	movs	r2, #1
 8000964:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000968:	480a      	ldr	r0, [pc, #40]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 800096a:	f000 feda 	bl	8001722 <HAL_GPIO_WritePin>
			delay_us(50);
 800096e:	2032      	movs	r0, #50	; 0x32
 8000970:	f7ff fc1a 	bl	80001a8 <delay_us>
		if (counter > 0) {
 8000974:	4b0a      	ldr	r3, [pc, #40]	; (80009a0 <HAL_GPIO_EXTI_Callback+0x1d4>)
 8000976:	681b      	ldr	r3, [r3, #0]
 8000978:	2b00      	cmp	r3, #0
 800097a:	d005      	beq.n	8000988 <HAL_GPIO_EXTI_Callback+0x1bc>
			HAL_GPIO_WritePin(GPIOB, GPIO_PIN_15, GPIO_PIN_RESET);
 800097c:	2200      	movs	r2, #0
 800097e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000982:	4804      	ldr	r0, [pc, #16]	; (8000994 <HAL_GPIO_EXTI_Callback+0x1c8>)
 8000984:	f000 fecd 	bl	8001722 <HAL_GPIO_WritePin>
}
 8000988:	bf00      	nop
 800098a:	3708      	adds	r7, #8
 800098c:	46bd      	mov	sp, r7
 800098e:	bd80      	pop	{r7, pc}
 8000990:	20000204 	.word	0x20000204
 8000994:	40010c00 	.word	0x40010c00
 8000998:	20000208 	.word	0x20000208
 800099c:	2000020c 	.word	0x2000020c
 80009a0:	20000210 	.word	0x20000210
 80009a4:	40011000 	.word	0x40011000

080009a8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80009a8:	b480      	push	{r7}
 80009aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009ac:	b672      	cpsid	i
}
 80009ae:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80009b0:	e7fe      	b.n	80009b0 <Error_Handler+0x8>
	...

080009b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b085      	sub	sp, #20
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80009ba:	4b15      	ldr	r3, [pc, #84]	; (8000a10 <HAL_MspInit+0x5c>)
 80009bc:	699b      	ldr	r3, [r3, #24]
 80009be:	4a14      	ldr	r2, [pc, #80]	; (8000a10 <HAL_MspInit+0x5c>)
 80009c0:	f043 0301 	orr.w	r3, r3, #1
 80009c4:	6193      	str	r3, [r2, #24]
 80009c6:	4b12      	ldr	r3, [pc, #72]	; (8000a10 <HAL_MspInit+0x5c>)
 80009c8:	699b      	ldr	r3, [r3, #24]
 80009ca:	f003 0301 	and.w	r3, r3, #1
 80009ce:	60bb      	str	r3, [r7, #8]
 80009d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009d2:	4b0f      	ldr	r3, [pc, #60]	; (8000a10 <HAL_MspInit+0x5c>)
 80009d4:	69db      	ldr	r3, [r3, #28]
 80009d6:	4a0e      	ldr	r2, [pc, #56]	; (8000a10 <HAL_MspInit+0x5c>)
 80009d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80009dc:	61d3      	str	r3, [r2, #28]
 80009de:	4b0c      	ldr	r3, [pc, #48]	; (8000a10 <HAL_MspInit+0x5c>)
 80009e0:	69db      	ldr	r3, [r3, #28]
 80009e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80009e6:	607b      	str	r3, [r7, #4]
 80009e8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80009ea:	4b0a      	ldr	r3, [pc, #40]	; (8000a14 <HAL_MspInit+0x60>)
 80009ec:	685b      	ldr	r3, [r3, #4]
 80009ee:	60fb      	str	r3, [r7, #12]
 80009f0:	68fb      	ldr	r3, [r7, #12]
 80009f2:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80009f6:	60fb      	str	r3, [r7, #12]
 80009f8:	68fb      	ldr	r3, [r7, #12]
 80009fa:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80009fe:	60fb      	str	r3, [r7, #12]
 8000a00:	4a04      	ldr	r2, [pc, #16]	; (8000a14 <HAL_MspInit+0x60>)
 8000a02:	68fb      	ldr	r3, [r7, #12]
 8000a04:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a06:	bf00      	nop
 8000a08:	3714      	adds	r7, #20
 8000a0a:	46bd      	mov	sp, r7
 8000a0c:	bc80      	pop	{r7}
 8000a0e:	4770      	bx	lr
 8000a10:	40021000 	.word	0x40021000
 8000a14:	40010000 	.word	0x40010000

08000a18 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8000a18:	b580      	push	{r7, lr}
 8000a1a:	b088      	sub	sp, #32
 8000a1c:	af00      	add	r7, sp, #0
 8000a1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a20:	f107 0310 	add.w	r3, r7, #16
 8000a24:	2200      	movs	r2, #0
 8000a26:	601a      	str	r2, [r3, #0]
 8000a28:	605a      	str	r2, [r3, #4]
 8000a2a:	609a      	str	r2, [r3, #8]
 8000a2c:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	4a15      	ldr	r2, [pc, #84]	; (8000a88 <HAL_I2C_MspInit+0x70>)
 8000a34:	4293      	cmp	r3, r2
 8000a36:	d123      	bne.n	8000a80 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a38:	4b14      	ldr	r3, [pc, #80]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a3a:	699b      	ldr	r3, [r3, #24]
 8000a3c:	4a13      	ldr	r2, [pc, #76]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a3e:	f043 0308 	orr.w	r3, r3, #8
 8000a42:	6193      	str	r3, [r2, #24]
 8000a44:	4b11      	ldr	r3, [pc, #68]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a46:	699b      	ldr	r3, [r3, #24]
 8000a48:	f003 0308 	and.w	r3, r3, #8
 8000a4c:	60fb      	str	r3, [r7, #12]
 8000a4e:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8000a50:	23c0      	movs	r3, #192	; 0xc0
 8000a52:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000a54:	2312      	movs	r3, #18
 8000a56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000a58:	2303      	movs	r3, #3
 8000a5a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000a5c:	f107 0310 	add.w	r3, r7, #16
 8000a60:	4619      	mov	r1, r3
 8000a62:	480b      	ldr	r0, [pc, #44]	; (8000a90 <HAL_I2C_MspInit+0x78>)
 8000a64:	f000 fcc2 	bl	80013ec <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8000a68:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a6a:	69db      	ldr	r3, [r3, #28]
 8000a6c:	4a07      	ldr	r2, [pc, #28]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a6e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000a72:	61d3      	str	r3, [r2, #28]
 8000a74:	4b05      	ldr	r3, [pc, #20]	; (8000a8c <HAL_I2C_MspInit+0x74>)
 8000a76:	69db      	ldr	r3, [r3, #28]
 8000a78:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000a7c:	60bb      	str	r3, [r7, #8]
 8000a7e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8000a80:	bf00      	nop
 8000a82:	3720      	adds	r7, #32
 8000a84:	46bd      	mov	sp, r7
 8000a86:	bd80      	pop	{r7, pc}
 8000a88:	40005400 	.word	0x40005400
 8000a8c:	40021000 	.word	0x40021000
 8000a90:	40010c00 	.word	0x40010c00

08000a94 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b084      	sub	sp, #16
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000a9c:	687b      	ldr	r3, [r7, #4]
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a16      	ldr	r2, [pc, #88]	; (8000afc <HAL_TIM_Base_MspInit+0x68>)
 8000aa2:	4293      	cmp	r3, r2
 8000aa4:	d10c      	bne.n	8000ac0 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000aa6:	4b16      	ldr	r3, [pc, #88]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000aa8:	699b      	ldr	r3, [r3, #24]
 8000aaa:	4a15      	ldr	r2, [pc, #84]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000aac:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000ab0:	6193      	str	r3, [r2, #24]
 8000ab2:	4b13      	ldr	r3, [pc, #76]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000ab4:	699b      	ldr	r3, [r3, #24]
 8000ab6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8000aba:	60fb      	str	r3, [r7, #12]
 8000abc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000abe:	e018      	b.n	8000af2 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM2)
 8000ac0:	687b      	ldr	r3, [r7, #4]
 8000ac2:	681b      	ldr	r3, [r3, #0]
 8000ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000ac8:	d113      	bne.n	8000af2 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000aca:	4b0d      	ldr	r3, [pc, #52]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000acc:	69db      	ldr	r3, [r3, #28]
 8000ace:	4a0c      	ldr	r2, [pc, #48]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000ad0:	f043 0301 	orr.w	r3, r3, #1
 8000ad4:	61d3      	str	r3, [r2, #28]
 8000ad6:	4b0a      	ldr	r3, [pc, #40]	; (8000b00 <HAL_TIM_Base_MspInit+0x6c>)
 8000ad8:	69db      	ldr	r3, [r3, #28]
 8000ada:	f003 0301 	and.w	r3, r3, #1
 8000ade:	60bb      	str	r3, [r7, #8]
 8000ae0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	2100      	movs	r1, #0
 8000ae6:	201c      	movs	r0, #28
 8000ae8:	f000 fc3b 	bl	8001362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000aec:	201c      	movs	r0, #28
 8000aee:	f000 fc54 	bl	800139a <HAL_NVIC_EnableIRQ>
}
 8000af2:	bf00      	nop
 8000af4:	3710      	adds	r7, #16
 8000af6:	46bd      	mov	sp, r7
 8000af8:	bd80      	pop	{r7, pc}
 8000afa:	bf00      	nop
 8000afc:	40012c00 	.word	0x40012c00
 8000b00:	40021000 	.word	0x40021000

08000b04 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b04:	b580      	push	{r7, lr}
 8000b06:	b088      	sub	sp, #32
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b0c:	f107 0310 	add.w	r3, r7, #16
 8000b10:	2200      	movs	r2, #0
 8000b12:	601a      	str	r2, [r3, #0]
 8000b14:	605a      	str	r2, [r3, #4]
 8000b16:	609a      	str	r2, [r3, #8]
 8000b18:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	4a1c      	ldr	r2, [pc, #112]	; (8000b90 <HAL_UART_MspInit+0x8c>)
 8000b20:	4293      	cmp	r3, r2
 8000b22:	d131      	bne.n	8000b88 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000b24:	4b1b      	ldr	r3, [pc, #108]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b26:	699b      	ldr	r3, [r3, #24]
 8000b28:	4a1a      	ldr	r2, [pc, #104]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b2a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b2e:	6193      	str	r3, [r2, #24]
 8000b30:	4b18      	ldr	r3, [pc, #96]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b32:	699b      	ldr	r3, [r3, #24]
 8000b34:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b38:	60fb      	str	r3, [r7, #12]
 8000b3a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b3c:	4b15      	ldr	r3, [pc, #84]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b3e:	699b      	ldr	r3, [r3, #24]
 8000b40:	4a14      	ldr	r2, [pc, #80]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b42:	f043 0304 	orr.w	r3, r3, #4
 8000b46:	6193      	str	r3, [r2, #24]
 8000b48:	4b12      	ldr	r3, [pc, #72]	; (8000b94 <HAL_UART_MspInit+0x90>)
 8000b4a:	699b      	ldr	r3, [r3, #24]
 8000b4c:	f003 0304 	and.w	r3, r3, #4
 8000b50:	60bb      	str	r3, [r7, #8]
 8000b52:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8000b54:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000b58:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b5a:	2302      	movs	r3, #2
 8000b5c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000b5e:	2303      	movs	r3, #3
 8000b60:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b62:	f107 0310 	add.w	r3, r7, #16
 8000b66:	4619      	mov	r1, r3
 8000b68:	480b      	ldr	r0, [pc, #44]	; (8000b98 <HAL_UART_MspInit+0x94>)
 8000b6a:	f000 fc3f 	bl	80013ec <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000b6e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000b72:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000b74:	2300      	movs	r3, #0
 8000b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b7c:	f107 0310 	add.w	r3, r7, #16
 8000b80:	4619      	mov	r1, r3
 8000b82:	4805      	ldr	r0, [pc, #20]	; (8000b98 <HAL_UART_MspInit+0x94>)
 8000b84:	f000 fc32 	bl	80013ec <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8000b88:	bf00      	nop
 8000b8a:	3720      	adds	r7, #32
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40013800 	.word	0x40013800
 8000b94:	40021000 	.word	0x40021000
 8000b98:	40010800 	.word	0x40010800

08000b9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000ba0:	e7fe      	b.n	8000ba0 <NMI_Handler+0x4>

08000ba2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000ba2:	b480      	push	{r7}
 8000ba4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000ba6:	e7fe      	b.n	8000ba6 <HardFault_Handler+0x4>

08000ba8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bac:	e7fe      	b.n	8000bac <MemManage_Handler+0x4>

08000bae <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bb2:	e7fe      	b.n	8000bb2 <BusFault_Handler+0x4>

08000bb4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bb8:	e7fe      	b.n	8000bb8 <UsageFault_Handler+0x4>

08000bba <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000bbe:	bf00      	nop
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bc80      	pop	{r7}
 8000bc4:	4770      	bx	lr

08000bc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bc6:	b480      	push	{r7}
 8000bc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bca:	bf00      	nop
 8000bcc:	46bd      	mov	sp, r7
 8000bce:	bc80      	pop	{r7}
 8000bd0:	4770      	bx	lr

08000bd2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bd2:	b480      	push	{r7}
 8000bd4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bd6:	bf00      	nop
 8000bd8:	46bd      	mov	sp, r7
 8000bda:	bc80      	pop	{r7}
 8000bdc:	4770      	bx	lr

08000bde <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bde:	b580      	push	{r7, lr}
 8000be0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000be2:	f000 fa83 	bl	80010ec <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000be6:	bf00      	nop
 8000be8:	bd80      	pop	{r7, pc}

08000bea <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8000bea:	b580      	push	{r7, lr}
 8000bec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 8000bee:	2001      	movs	r0, #1
 8000bf0:	f000 fdc8 	bl	8001784 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 8000bf4:	bf00      	nop
 8000bf6:	bd80      	pop	{r7, pc}

08000bf8 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_1);
 8000bfc:	2002      	movs	r0, #2
 8000bfe:	f000 fdc1 	bl	8001784 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 8000c02:	bf00      	nop
 8000c04:	bd80      	pop	{r7, pc}

08000c06 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8000c06:	b580      	push	{r7, lr}
 8000c08:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8000c0a:	2004      	movs	r0, #4
 8000c0c:	f000 fdba 	bl	8001784 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 8000c10:	bf00      	nop
 8000c12:	bd80      	pop	{r7, pc}

08000c14 <USB_LP_CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN RX0 interrupts.
  */
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 8000c14:	b580      	push	{r7, lr}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8000c18:	4802      	ldr	r0, [pc, #8]	; (8000c24 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 8000c1a:	f001 f840 	bl	8001c9e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 8000c1e:	bf00      	nop
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	20001024 	.word	0x20001024

08000c28 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c2c:	4802      	ldr	r0, [pc, #8]	; (8000c38 <TIM2_IRQHandler+0x10>)
 8000c2e:	f003 f9b3 	bl	8003f98 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c32:	bf00      	nop
 8000c34:	bd80      	pop	{r7, pc}
 8000c36:	bf00      	nop
 8000c38:	200002f8 	.word	0x200002f8

08000c3c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000c3c:	b480      	push	{r7}
 8000c3e:	af00      	add	r7, sp, #0
	return 1;
 8000c40:	2301      	movs	r3, #1
}
 8000c42:	4618      	mov	r0, r3
 8000c44:	46bd      	mov	sp, r7
 8000c46:	bc80      	pop	{r7}
 8000c48:	4770      	bx	lr

08000c4a <_kill>:

int _kill(int pid, int sig)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
 8000c50:	6078      	str	r0, [r7, #4]
 8000c52:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8000c54:	f008 fbbe 	bl	80093d4 <__errno>
 8000c58:	4603      	mov	r3, r0
 8000c5a:	2216      	movs	r2, #22
 8000c5c:	601a      	str	r2, [r3, #0]
	return -1;
 8000c5e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000c62:	4618      	mov	r0, r3
 8000c64:	3708      	adds	r7, #8
 8000c66:	46bd      	mov	sp, r7
 8000c68:	bd80      	pop	{r7, pc}

08000c6a <_exit>:

void _exit (int status)
{
 8000c6a:	b580      	push	{r7, lr}
 8000c6c:	b082      	sub	sp, #8
 8000c6e:	af00      	add	r7, sp, #0
 8000c70:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8000c72:	f04f 31ff 	mov.w	r1, #4294967295
 8000c76:	6878      	ldr	r0, [r7, #4]
 8000c78:	f7ff ffe7 	bl	8000c4a <_kill>
	while (1) {}		/* Make sure we hang here */
 8000c7c:	e7fe      	b.n	8000c7c <_exit+0x12>

08000c7e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c7e:	b580      	push	{r7, lr}
 8000c80:	b086      	sub	sp, #24
 8000c82:	af00      	add	r7, sp, #0
 8000c84:	60f8      	str	r0, [r7, #12]
 8000c86:	60b9      	str	r1, [r7, #8]
 8000c88:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	617b      	str	r3, [r7, #20]
 8000c8e:	e00a      	b.n	8000ca6 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8000c90:	f3af 8000 	nop.w
 8000c94:	4601      	mov	r1, r0
 8000c96:	68bb      	ldr	r3, [r7, #8]
 8000c98:	1c5a      	adds	r2, r3, #1
 8000c9a:	60ba      	str	r2, [r7, #8]
 8000c9c:	b2ca      	uxtb	r2, r1
 8000c9e:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ca0:	697b      	ldr	r3, [r7, #20]
 8000ca2:	3301      	adds	r3, #1
 8000ca4:	617b      	str	r3, [r7, #20]
 8000ca6:	697a      	ldr	r2, [r7, #20]
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	429a      	cmp	r2, r3
 8000cac:	dbf0      	blt.n	8000c90 <_read+0x12>
	}

return len;
 8000cae:	687b      	ldr	r3, [r7, #4]
}
 8000cb0:	4618      	mov	r0, r3
 8000cb2:	3718      	adds	r7, #24
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	bd80      	pop	{r7, pc}

08000cb8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b086      	sub	sp, #24
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	60f8      	str	r0, [r7, #12]
 8000cc0:	60b9      	str	r1, [r7, #8]
 8000cc2:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cc4:	2300      	movs	r3, #0
 8000cc6:	617b      	str	r3, [r7, #20]
 8000cc8:	e009      	b.n	8000cde <_write+0x26>
	{
		__io_putchar(*ptr++);
 8000cca:	68bb      	ldr	r3, [r7, #8]
 8000ccc:	1c5a      	adds	r2, r3, #1
 8000cce:	60ba      	str	r2, [r7, #8]
 8000cd0:	781b      	ldrb	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cd8:	697b      	ldr	r3, [r7, #20]
 8000cda:	3301      	adds	r3, #1
 8000cdc:	617b      	str	r3, [r7, #20]
 8000cde:	697a      	ldr	r2, [r7, #20]
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	429a      	cmp	r2, r3
 8000ce4:	dbf1      	blt.n	8000cca <_write+0x12>
	}
	return len;
 8000ce6:	687b      	ldr	r3, [r7, #4]
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	3718      	adds	r7, #24
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}

08000cf0 <_close>:

int _close(int file)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b083      	sub	sp, #12
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
	return -1;
 8000cf8:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	bc80      	pop	{r7}
 8000d04:	4770      	bx	lr

08000d06 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000d06:	b480      	push	{r7}
 8000d08:	b083      	sub	sp, #12
 8000d0a:	af00      	add	r7, sp, #0
 8000d0c:	6078      	str	r0, [r7, #4]
 8000d0e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8000d10:	683b      	ldr	r3, [r7, #0]
 8000d12:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8000d16:	605a      	str	r2, [r3, #4]
	return 0;
 8000d18:	2300      	movs	r3, #0
}
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	370c      	adds	r7, #12
 8000d1e:	46bd      	mov	sp, r7
 8000d20:	bc80      	pop	{r7}
 8000d22:	4770      	bx	lr

08000d24 <_isatty>:

int _isatty(int file)
{
 8000d24:	b480      	push	{r7}
 8000d26:	b083      	sub	sp, #12
 8000d28:	af00      	add	r7, sp, #0
 8000d2a:	6078      	str	r0, [r7, #4]
	return 1;
 8000d2c:	2301      	movs	r3, #1
}
 8000d2e:	4618      	mov	r0, r3
 8000d30:	370c      	adds	r7, #12
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bc80      	pop	{r7}
 8000d36:	4770      	bx	lr

08000d38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	b085      	sub	sp, #20
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	60f8      	str	r0, [r7, #12]
 8000d40:	60b9      	str	r1, [r7, #8]
 8000d42:	607a      	str	r2, [r7, #4]
	return 0;
 8000d44:	2300      	movs	r3, #0
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	3714      	adds	r7, #20
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	bc80      	pop	{r7}
 8000d4e:	4770      	bx	lr

08000d50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b086      	sub	sp, #24
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d58:	4a14      	ldr	r2, [pc, #80]	; (8000dac <_sbrk+0x5c>)
 8000d5a:	4b15      	ldr	r3, [pc, #84]	; (8000db0 <_sbrk+0x60>)
 8000d5c:	1ad3      	subs	r3, r2, r3
 8000d5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d60:	697b      	ldr	r3, [r7, #20]
 8000d62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d64:	4b13      	ldr	r3, [pc, #76]	; (8000db4 <_sbrk+0x64>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	2b00      	cmp	r3, #0
 8000d6a:	d102      	bne.n	8000d72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d6c:	4b11      	ldr	r3, [pc, #68]	; (8000db4 <_sbrk+0x64>)
 8000d6e:	4a12      	ldr	r2, [pc, #72]	; (8000db8 <_sbrk+0x68>)
 8000d70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d72:	4b10      	ldr	r3, [pc, #64]	; (8000db4 <_sbrk+0x64>)
 8000d74:	681a      	ldr	r2, [r3, #0]
 8000d76:	687b      	ldr	r3, [r7, #4]
 8000d78:	4413      	add	r3, r2
 8000d7a:	693a      	ldr	r2, [r7, #16]
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	d207      	bcs.n	8000d90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d80:	f008 fb28 	bl	80093d4 <__errno>
 8000d84:	4603      	mov	r3, r0
 8000d86:	220c      	movs	r2, #12
 8000d88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d8a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d8e:	e009      	b.n	8000da4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d90:	4b08      	ldr	r3, [pc, #32]	; (8000db4 <_sbrk+0x64>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d96:	4b07      	ldr	r3, [pc, #28]	; (8000db4 <_sbrk+0x64>)
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	4413      	add	r3, r2
 8000d9e:	4a05      	ldr	r2, [pc, #20]	; (8000db4 <_sbrk+0x64>)
 8000da0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000da2:	68fb      	ldr	r3, [r7, #12]
}
 8000da4:	4618      	mov	r0, r3
 8000da6:	3718      	adds	r7, #24
 8000da8:	46bd      	mov	sp, r7
 8000daa:	bd80      	pop	{r7, pc}
 8000dac:	20005000 	.word	0x20005000
 8000db0:	00000400 	.word	0x00000400
 8000db4:	20000384 	.word	0x20000384
 8000db8:	20001540 	.word	0x20001540

08000dbc <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000dbc:	b480      	push	{r7}
 8000dbe:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000dc0:	bf00      	nop
 8000dc2:	46bd      	mov	sp, r7
 8000dc4:	bc80      	pop	{r7}
 8000dc6:	4770      	bx	lr

08000dc8 <command_printf>:

extern int mode;
extern int time;
extern int flag;

void command_printf(const char *format, ...) {
 8000dc8:	b40f      	push	{r0, r1, r2, r3}
 8000dca:	b580      	push	{r7, lr}
 8000dcc:	b0c2      	sub	sp, #264	; 0x108
 8000dce:	af00      	add	r7, sp, #0
	va_list arg;
	va_start(arg, format);
 8000dd0:	f507 738a 	add.w	r3, r7, #276	; 0x114
 8000dd4:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
	int len;
	unsigned char print_buffer[255];
	//char *buf;
	len = vsnprintf(print_buffer, 254, format, arg);
 8000dd8:	4638      	mov	r0, r7
 8000dda:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8000dde:	f8d7 2110 	ldr.w	r2, [r7, #272]	; 0x110
 8000de2:	21fe      	movs	r1, #254	; 0xfe
 8000de4:	f008 fc2e 	bl	8009644 <vsniprintf>
 8000de8:	f8c7 0104 	str.w	r0, [r7, #260]	; 0x104
	va_end(arg);
	if (len > 0) {
 8000dec:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	dd0c      	ble.n	8000e0e <command_printf+0x46>
		CDC_Transmit_FS((unsigned char*) print_buffer,
				(len < 254) ? len + 1 : 255);
 8000df4:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8000df8:	2bfe      	cmp	r3, #254	; 0xfe
 8000dfa:	bfa8      	it	ge
 8000dfc:	23fe      	movge	r3, #254	; 0xfe
		CDC_Transmit_FS((unsigned char*) print_buffer,
 8000dfe:	b29b      	uxth	r3, r3
 8000e00:	3301      	adds	r3, #1
 8000e02:	b29a      	uxth	r2, r3
 8000e04:	463b      	mov	r3, r7
 8000e06:	4611      	mov	r1, r2
 8000e08:	4618      	mov	r0, r3
 8000e0a:	f007 ff05 	bl	8008c18 <CDC_Transmit_FS>
	}
	//memset(print_buffer, 0, len);
}
 8000e0e:	bf00      	nop
 8000e10:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8000e14:	46bd      	mov	sp, r7
 8000e16:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000e1a:	b004      	add	sp, #16
 8000e1c:	4770      	bx	lr
	...

08000e20 <terminal_proses>:

void terminal_proses(uint8_t *str) {
 8000e20:	b580      	push	{r7, lr}
 8000e22:	b0c4      	sub	sp, #272	; 0x110
 8000e24:	af00      	add	r7, sp, #0
 8000e26:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000e2a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000e2e:	6018      	str	r0, [r3, #0]
	enum {
		kMaxArgs = 64
	};
	int argc = 0;
 8000e30:	2300      	movs	r3, #0
 8000e32:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
	char *argv[kMaxArgs];

	char *p2 = strtok(str, " ");
 8000e36:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000e3a:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8000e3e:	4962      	ldr	r1, [pc, #392]	; (8000fc8 <terminal_proses+0x1a8>)
 8000e40:	6818      	ldr	r0, [r3, #0]
 8000e42:	f008 fb77 	bl	8009534 <strtok>
 8000e46:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
	while (p2 && argc < kMaxArgs) {
 8000e4a:	e012      	b.n	8000e72 <terminal_proses+0x52>
		argv[argc++] = p2;
 8000e4c:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e50:	1c5a      	adds	r2, r3, #1
 8000e52:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8000e56:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8000e5a:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 8000e5e:	f8d7 1108 	ldr.w	r1, [r7, #264]	; 0x108
 8000e62:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		p2 = strtok(0, " ");
 8000e66:	4958      	ldr	r1, [pc, #352]	; (8000fc8 <terminal_proses+0x1a8>)
 8000e68:	2000      	movs	r0, #0
 8000e6a:	f008 fb63 	bl	8009534 <strtok>
 8000e6e:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108
	while (p2 && argc < kMaxArgs) {
 8000e72:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d003      	beq.n	8000e82 <terminal_proses+0x62>
 8000e7a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e7e:	2b3f      	cmp	r3, #63	; 0x3f
 8000e80:	dde4      	ble.n	8000e4c <terminal_proses+0x2c>
	}
	if (argc == 0) {
 8000e82:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000e86:	2b00      	cmp	r3, #0
 8000e88:	d103      	bne.n	8000e92 <terminal_proses+0x72>

		command_printf("tidak ada perintah\n");
 8000e8a:	4850      	ldr	r0, [pc, #320]	; (8000fcc <terminal_proses+0x1ac>)
 8000e8c:	f7ff ff9c 	bl	8000dc8 <command_printf>
		if (argc == 2) {
			sscanf(argv[1], "%d", &time);
			command_printf("Waktu Softstart = %d detik\n", time);
		}
	}
}
 8000e90:	e094      	b.n	8000fbc <terminal_proses+0x19c>
	else if (strcmp(argv[0], "param") == 0) {
 8000e92:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000e96:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	494c      	ldr	r1, [pc, #304]	; (8000fd0 <terminal_proses+0x1b0>)
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f7ff f954 	bl	800014c <strcmp>
 8000ea4:	4603      	mov	r3, r0
 8000ea6:	2b00      	cmp	r3, #0
 8000ea8:	d10c      	bne.n	8000ec4 <terminal_proses+0xa4>
		command_printf("Mode %d\n", mode);
 8000eaa:	4b4a      	ldr	r3, [pc, #296]	; (8000fd4 <terminal_proses+0x1b4>)
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	4619      	mov	r1, r3
 8000eb0:	4849      	ldr	r0, [pc, #292]	; (8000fd8 <terminal_proses+0x1b8>)
 8000eb2:	f7ff ff89 	bl	8000dc8 <command_printf>
		command_printf("Waktu %d\n\n", time);
 8000eb6:	4b49      	ldr	r3, [pc, #292]	; (8000fdc <terminal_proses+0x1bc>)
 8000eb8:	681b      	ldr	r3, [r3, #0]
 8000eba:	4619      	mov	r1, r3
 8000ebc:	4848      	ldr	r0, [pc, #288]	; (8000fe0 <terminal_proses+0x1c0>)
 8000ebe:	f7ff ff83 	bl	8000dc8 <command_printf>
}
 8000ec2:	e07b      	b.n	8000fbc <terminal_proses+0x19c>
	else if (strcmp(argv[0], "off") == 0) {
 8000ec4:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000ec8:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	4945      	ldr	r1, [pc, #276]	; (8000fe4 <terminal_proses+0x1c4>)
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff f93b 	bl	800014c <strcmp>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d10c      	bne.n	8000ef6 <terminal_proses+0xd6>
		flag = 0;
 8000edc:	4b42      	ldr	r3, [pc, #264]	; (8000fe8 <terminal_proses+0x1c8>)
 8000ede:	2200      	movs	r2, #0
 8000ee0:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8000ee2:	2201      	movs	r2, #1
 8000ee4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000ee8:	4840      	ldr	r0, [pc, #256]	; (8000fec <terminal_proses+0x1cc>)
 8000eea:	f000 fc1a 	bl	8001722 <HAL_GPIO_WritePin>
		command_printf("OFF\n");
 8000eee:	4840      	ldr	r0, [pc, #256]	; (8000ff0 <terminal_proses+0x1d0>)
 8000ef0:	f7ff ff6a 	bl	8000dc8 <command_printf>
}
 8000ef4:	e062      	b.n	8000fbc <terminal_proses+0x19c>
	else if (strcmp(argv[0], "on") == 0) {
 8000ef6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000efa:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	493c      	ldr	r1, [pc, #240]	; (8000ff4 <terminal_proses+0x1d4>)
 8000f02:	4618      	mov	r0, r3
 8000f04:	f7ff f922 	bl	800014c <strcmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d10c      	bne.n	8000f28 <terminal_proses+0x108>
		flag = 1;
 8000f0e:	4b36      	ldr	r3, [pc, #216]	; (8000fe8 <terminal_proses+0x1c8>)
 8000f10:	2201      	movs	r2, #1
 8000f12:	601a      	str	r2, [r3, #0]
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8000f14:	2200      	movs	r2, #0
 8000f16:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000f1a:	4834      	ldr	r0, [pc, #208]	; (8000fec <terminal_proses+0x1cc>)
 8000f1c:	f000 fc01 	bl	8001722 <HAL_GPIO_WritePin>
		command_printf("ON\n");
 8000f20:	4835      	ldr	r0, [pc, #212]	; (8000ff8 <terminal_proses+0x1d8>)
 8000f22:	f7ff ff51 	bl	8000dc8 <command_printf>
}
 8000f26:	e049      	b.n	8000fbc <terminal_proses+0x19c>
	else if (strcmp(argv[0], "setMode") == 0) {
 8000f28:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f2c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	4932      	ldr	r1, [pc, #200]	; (8000ffc <terminal_proses+0x1dc>)
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff f909 	bl	800014c <strcmp>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d11d      	bne.n	8000f7c <terminal_proses+0x15c>
		if (argc == 2) {
 8000f40:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d109      	bne.n	8000f5c <terminal_proses+0x13c>
			sscanf(argv[1], "%d", &mode);
 8000f48:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f4c:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000f50:	685b      	ldr	r3, [r3, #4]
 8000f52:	4a20      	ldr	r2, [pc, #128]	; (8000fd4 <terminal_proses+0x1b4>)
 8000f54:	492a      	ldr	r1, [pc, #168]	; (8001000 <terminal_proses+0x1e0>)
 8000f56:	4618      	mov	r0, r3
 8000f58:	f008 fa7c 	bl	8009454 <siscanf>
		if (mode == 1) {
 8000f5c:	4b1d      	ldr	r3, [pc, #116]	; (8000fd4 <terminal_proses+0x1b4>)
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	2b01      	cmp	r3, #1
 8000f62:	d103      	bne.n	8000f6c <terminal_proses+0x14c>
			command_printf("Mode DOL\n");
 8000f64:	4827      	ldr	r0, [pc, #156]	; (8001004 <terminal_proses+0x1e4>)
 8000f66:	f7ff ff2f 	bl	8000dc8 <command_printf>
}
 8000f6a:	e027      	b.n	8000fbc <terminal_proses+0x19c>
		} else if (mode == 2) {
 8000f6c:	4b19      	ldr	r3, [pc, #100]	; (8000fd4 <terminal_proses+0x1b4>)
 8000f6e:	681b      	ldr	r3, [r3, #0]
 8000f70:	2b02      	cmp	r3, #2
 8000f72:	d123      	bne.n	8000fbc <terminal_proses+0x19c>
			command_printf("Mode Soft Starting\n");
 8000f74:	4824      	ldr	r0, [pc, #144]	; (8001008 <terminal_proses+0x1e8>)
 8000f76:	f7ff ff27 	bl	8000dc8 <command_printf>
}
 8000f7a:	e01f      	b.n	8000fbc <terminal_proses+0x19c>
	else if (strcmp(argv[0], "setWaktu") == 0) {
 8000f7c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000f80:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000f84:	681b      	ldr	r3, [r3, #0]
 8000f86:	4921      	ldr	r1, [pc, #132]	; (800100c <terminal_proses+0x1ec>)
 8000f88:	4618      	mov	r0, r3
 8000f8a:	f7ff f8df 	bl	800014c <strcmp>
 8000f8e:	4603      	mov	r3, r0
 8000f90:	2b00      	cmp	r3, #0
 8000f92:	d113      	bne.n	8000fbc <terminal_proses+0x19c>
		if (argc == 2) {
 8000f94:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8000f98:	2b02      	cmp	r3, #2
 8000f9a:	d10f      	bne.n	8000fbc <terminal_proses+0x19c>
			sscanf(argv[1], "%d", &time);
 8000f9c:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8000fa0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8000fa4:	685b      	ldr	r3, [r3, #4]
 8000fa6:	4a0d      	ldr	r2, [pc, #52]	; (8000fdc <terminal_proses+0x1bc>)
 8000fa8:	4915      	ldr	r1, [pc, #84]	; (8001000 <terminal_proses+0x1e0>)
 8000faa:	4618      	mov	r0, r3
 8000fac:	f008 fa52 	bl	8009454 <siscanf>
			command_printf("Waktu Softstart = %d detik\n", time);
 8000fb0:	4b0a      	ldr	r3, [pc, #40]	; (8000fdc <terminal_proses+0x1bc>)
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4619      	mov	r1, r3
 8000fb6:	4816      	ldr	r0, [pc, #88]	; (8001010 <terminal_proses+0x1f0>)
 8000fb8:	f7ff ff06 	bl	8000dc8 <command_printf>
}
 8000fbc:	bf00      	nop
 8000fbe:	f507 7788 	add.w	r7, r7, #272	; 0x110
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	0800b25c 	.word	0x0800b25c
 8000fcc:	0800b260 	.word	0x0800b260
 8000fd0:	0800b274 	.word	0x0800b274
 8000fd4:	20000254 	.word	0x20000254
 8000fd8:	0800b27c 	.word	0x0800b27c
 8000fdc:	20000004 	.word	0x20000004
 8000fe0:	0800b288 	.word	0x0800b288
 8000fe4:	0800b294 	.word	0x0800b294
 8000fe8:	20000258 	.word	0x20000258
 8000fec:	40011000 	.word	0x40011000
 8000ff0:	0800b298 	.word	0x0800b298
 8000ff4:	0800b2a0 	.word	0x0800b2a0
 8000ff8:	0800b2a4 	.word	0x0800b2a4
 8000ffc:	0800b2a8 	.word	0x0800b2a8
 8001000:	0800b2b0 	.word	0x0800b2b0
 8001004:	0800b2b4 	.word	0x0800b2b4
 8001008:	0800b2c0 	.word	0x0800b2c0
 800100c:	0800b2d4 	.word	0x0800b2d4
 8001010:	0800b2e0 	.word	0x0800b2e0

08001014 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001014:	480c      	ldr	r0, [pc, #48]	; (8001048 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001016:	490d      	ldr	r1, [pc, #52]	; (800104c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001018:	4a0d      	ldr	r2, [pc, #52]	; (8001050 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800101a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800101c:	e002      	b.n	8001024 <LoopCopyDataInit>

0800101e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800101e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001020:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001022:	3304      	adds	r3, #4

08001024 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001024:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001026:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001028:	d3f9      	bcc.n	800101e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800102a:	4a0a      	ldr	r2, [pc, #40]	; (8001054 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800102c:	4c0a      	ldr	r4, [pc, #40]	; (8001058 <LoopFillZerobss+0x22>)
  movs r3, #0
 800102e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001030:	e001      	b.n	8001036 <LoopFillZerobss>

08001032 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001032:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001034:	3204      	adds	r2, #4

08001036 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001036:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001038:	d3fb      	bcc.n	8001032 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800103a:	f7ff febf 	bl	8000dbc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800103e:	f008 f9cf 	bl	80093e0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001042:	f7ff f939 	bl	80002b8 <main>
  bx lr
 8001046:	4770      	bx	lr
  ldr r0, =_sdata
 8001048:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800104c:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001050:	0800b5e4 	.word	0x0800b5e4
  ldr r2, =_sbss
 8001054:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001058:	20001540 	.word	0x20001540

0800105c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800105c:	e7fe      	b.n	800105c <ADC1_2_IRQHandler>
	...

08001060 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001060:	b580      	push	{r7, lr}
 8001062:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001064:	4b08      	ldr	r3, [pc, #32]	; (8001088 <HAL_Init+0x28>)
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	4a07      	ldr	r2, [pc, #28]	; (8001088 <HAL_Init+0x28>)
 800106a:	f043 0310 	orr.w	r3, r3, #16
 800106e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001070:	2003      	movs	r0, #3
 8001072:	f000 f96b 	bl	800134c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001076:	200f      	movs	r0, #15
 8001078:	f000 f808 	bl	800108c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800107c:	f7ff fc9a 	bl	80009b4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001080:	2300      	movs	r3, #0
}
 8001082:	4618      	mov	r0, r3
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	40022000 	.word	0x40022000

0800108c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b082      	sub	sp, #8
 8001090:	af00      	add	r7, sp, #0
 8001092:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001094:	4b12      	ldr	r3, [pc, #72]	; (80010e0 <HAL_InitTick+0x54>)
 8001096:	681a      	ldr	r2, [r3, #0]
 8001098:	4b12      	ldr	r3, [pc, #72]	; (80010e4 <HAL_InitTick+0x58>)
 800109a:	781b      	ldrb	r3, [r3, #0]
 800109c:	4619      	mov	r1, r3
 800109e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80010a2:	fbb3 f3f1 	udiv	r3, r3, r1
 80010a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80010aa:	4618      	mov	r0, r3
 80010ac:	f000 f991 	bl	80013d2 <HAL_SYSTICK_Config>
 80010b0:	4603      	mov	r3, r0
 80010b2:	2b00      	cmp	r3, #0
 80010b4:	d001      	beq.n	80010ba <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80010b6:	2301      	movs	r3, #1
 80010b8:	e00e      	b.n	80010d8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	2b0f      	cmp	r3, #15
 80010be:	d80a      	bhi.n	80010d6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80010c0:	2200      	movs	r2, #0
 80010c2:	6879      	ldr	r1, [r7, #4]
 80010c4:	f04f 30ff 	mov.w	r0, #4294967295
 80010c8:	f000 f94b 	bl	8001362 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80010cc:	4a06      	ldr	r2, [pc, #24]	; (80010e8 <HAL_InitTick+0x5c>)
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
 80010d4:	e000      	b.n	80010d8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80010d6:	2301      	movs	r3, #1
}
 80010d8:	4618      	mov	r0, r3
 80010da:	3708      	adds	r7, #8
 80010dc:	46bd      	mov	sp, r7
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	20000008 	.word	0x20000008
 80010e4:	20000010 	.word	0x20000010
 80010e8:	2000000c 	.word	0x2000000c

080010ec <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80010f0:	4b05      	ldr	r3, [pc, #20]	; (8001108 <HAL_IncTick+0x1c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	461a      	mov	r2, r3
 80010f6:	4b05      	ldr	r3, [pc, #20]	; (800110c <HAL_IncTick+0x20>)
 80010f8:	681b      	ldr	r3, [r3, #0]
 80010fa:	4413      	add	r3, r2
 80010fc:	4a03      	ldr	r2, [pc, #12]	; (800110c <HAL_IncTick+0x20>)
 80010fe:	6013      	str	r3, [r2, #0]
}
 8001100:	bf00      	nop
 8001102:	46bd      	mov	sp, r7
 8001104:	bc80      	pop	{r7}
 8001106:	4770      	bx	lr
 8001108:	20000010 	.word	0x20000010
 800110c:	20000388 	.word	0x20000388

08001110 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001110:	b480      	push	{r7}
 8001112:	af00      	add	r7, sp, #0
  return uwTick;
 8001114:	4b02      	ldr	r3, [pc, #8]	; (8001120 <HAL_GetTick+0x10>)
 8001116:	681b      	ldr	r3, [r3, #0]
}
 8001118:	4618      	mov	r0, r3
 800111a:	46bd      	mov	sp, r7
 800111c:	bc80      	pop	{r7}
 800111e:	4770      	bx	lr
 8001120:	20000388 	.word	0x20000388

08001124 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b084      	sub	sp, #16
 8001128:	af00      	add	r7, sp, #0
 800112a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800112c:	f7ff fff0 	bl	8001110 <HAL_GetTick>
 8001130:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	f1b3 3fff 	cmp.w	r3, #4294967295
 800113c:	d005      	beq.n	800114a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800113e:	4b0a      	ldr	r3, [pc, #40]	; (8001168 <HAL_Delay+0x44>)
 8001140:	781b      	ldrb	r3, [r3, #0]
 8001142:	461a      	mov	r2, r3
 8001144:	68fb      	ldr	r3, [r7, #12]
 8001146:	4413      	add	r3, r2
 8001148:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800114a:	bf00      	nop
 800114c:	f7ff ffe0 	bl	8001110 <HAL_GetTick>
 8001150:	4602      	mov	r2, r0
 8001152:	68bb      	ldr	r3, [r7, #8]
 8001154:	1ad3      	subs	r3, r2, r3
 8001156:	68fa      	ldr	r2, [r7, #12]
 8001158:	429a      	cmp	r2, r3
 800115a:	d8f7      	bhi.n	800114c <HAL_Delay+0x28>
  {
  }
}
 800115c:	bf00      	nop
 800115e:	bf00      	nop
 8001160:	3710      	adds	r7, #16
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	20000010 	.word	0x20000010

0800116c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800116c:	b480      	push	{r7}
 800116e:	b085      	sub	sp, #20
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	f003 0307 	and.w	r3, r3, #7
 800117a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800117c:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 800117e:	68db      	ldr	r3, [r3, #12]
 8001180:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001182:	68ba      	ldr	r2, [r7, #8]
 8001184:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001188:	4013      	ands	r3, r2
 800118a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 800118c:	68fb      	ldr	r3, [r7, #12]
 800118e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001190:	68bb      	ldr	r3, [r7, #8]
 8001192:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001194:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001198:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800119c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800119e:	4a04      	ldr	r2, [pc, #16]	; (80011b0 <__NVIC_SetPriorityGrouping+0x44>)
 80011a0:	68bb      	ldr	r3, [r7, #8]
 80011a2:	60d3      	str	r3, [r2, #12]
}
 80011a4:	bf00      	nop
 80011a6:	3714      	adds	r7, #20
 80011a8:	46bd      	mov	sp, r7
 80011aa:	bc80      	pop	{r7}
 80011ac:	4770      	bx	lr
 80011ae:	bf00      	nop
 80011b0:	e000ed00 	.word	0xe000ed00

080011b4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80011b4:	b480      	push	{r7}
 80011b6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80011b8:	4b04      	ldr	r3, [pc, #16]	; (80011cc <__NVIC_GetPriorityGrouping+0x18>)
 80011ba:	68db      	ldr	r3, [r3, #12]
 80011bc:	0a1b      	lsrs	r3, r3, #8
 80011be:	f003 0307 	and.w	r3, r3, #7
}
 80011c2:	4618      	mov	r0, r3
 80011c4:	46bd      	mov	sp, r7
 80011c6:	bc80      	pop	{r7}
 80011c8:	4770      	bx	lr
 80011ca:	bf00      	nop
 80011cc:	e000ed00 	.word	0xe000ed00

080011d0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011d0:	b480      	push	{r7}
 80011d2:	b083      	sub	sp, #12
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	4603      	mov	r3, r0
 80011d8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80011da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011de:	2b00      	cmp	r3, #0
 80011e0:	db0b      	blt.n	80011fa <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80011e2:	79fb      	ldrb	r3, [r7, #7]
 80011e4:	f003 021f 	and.w	r2, r3, #31
 80011e8:	4906      	ldr	r1, [pc, #24]	; (8001204 <__NVIC_EnableIRQ+0x34>)
 80011ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011ee:	095b      	lsrs	r3, r3, #5
 80011f0:	2001      	movs	r0, #1
 80011f2:	fa00 f202 	lsl.w	r2, r0, r2
 80011f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80011fa:	bf00      	nop
 80011fc:	370c      	adds	r7, #12
 80011fe:	46bd      	mov	sp, r7
 8001200:	bc80      	pop	{r7}
 8001202:	4770      	bx	lr
 8001204:	e000e100 	.word	0xe000e100

08001208 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001208:	b480      	push	{r7}
 800120a:	b083      	sub	sp, #12
 800120c:	af00      	add	r7, sp, #0
 800120e:	4603      	mov	r3, r0
 8001210:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001212:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001216:	2b00      	cmp	r3, #0
 8001218:	db12      	blt.n	8001240 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800121a:	79fb      	ldrb	r3, [r7, #7]
 800121c:	f003 021f 	and.w	r2, r3, #31
 8001220:	490a      	ldr	r1, [pc, #40]	; (800124c <__NVIC_DisableIRQ+0x44>)
 8001222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001226:	095b      	lsrs	r3, r3, #5
 8001228:	2001      	movs	r0, #1
 800122a:	fa00 f202 	lsl.w	r2, r0, r2
 800122e:	3320      	adds	r3, #32
 8001230:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001234:	f3bf 8f4f 	dsb	sy
}
 8001238:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800123a:	f3bf 8f6f 	isb	sy
}
 800123e:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001240:	bf00      	nop
 8001242:	370c      	adds	r7, #12
 8001244:	46bd      	mov	sp, r7
 8001246:	bc80      	pop	{r7}
 8001248:	4770      	bx	lr
 800124a:	bf00      	nop
 800124c:	e000e100 	.word	0xe000e100

08001250 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001250:	b480      	push	{r7}
 8001252:	b083      	sub	sp, #12
 8001254:	af00      	add	r7, sp, #0
 8001256:	4603      	mov	r3, r0
 8001258:	6039      	str	r1, [r7, #0]
 800125a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800125c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001260:	2b00      	cmp	r3, #0
 8001262:	db0a      	blt.n	800127a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	b2da      	uxtb	r2, r3
 8001268:	490c      	ldr	r1, [pc, #48]	; (800129c <__NVIC_SetPriority+0x4c>)
 800126a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800126e:	0112      	lsls	r2, r2, #4
 8001270:	b2d2      	uxtb	r2, r2
 8001272:	440b      	add	r3, r1
 8001274:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001278:	e00a      	b.n	8001290 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	b2da      	uxtb	r2, r3
 800127e:	4908      	ldr	r1, [pc, #32]	; (80012a0 <__NVIC_SetPriority+0x50>)
 8001280:	79fb      	ldrb	r3, [r7, #7]
 8001282:	f003 030f 	and.w	r3, r3, #15
 8001286:	3b04      	subs	r3, #4
 8001288:	0112      	lsls	r2, r2, #4
 800128a:	b2d2      	uxtb	r2, r2
 800128c:	440b      	add	r3, r1
 800128e:	761a      	strb	r2, [r3, #24]
}
 8001290:	bf00      	nop
 8001292:	370c      	adds	r7, #12
 8001294:	46bd      	mov	sp, r7
 8001296:	bc80      	pop	{r7}
 8001298:	4770      	bx	lr
 800129a:	bf00      	nop
 800129c:	e000e100 	.word	0xe000e100
 80012a0:	e000ed00 	.word	0xe000ed00

080012a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b089      	sub	sp, #36	; 0x24
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	60f8      	str	r0, [r7, #12]
 80012ac:	60b9      	str	r1, [r7, #8]
 80012ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80012b0:	68fb      	ldr	r3, [r7, #12]
 80012b2:	f003 0307 	and.w	r3, r3, #7
 80012b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80012b8:	69fb      	ldr	r3, [r7, #28]
 80012ba:	f1c3 0307 	rsb	r3, r3, #7
 80012be:	2b04      	cmp	r3, #4
 80012c0:	bf28      	it	cs
 80012c2:	2304      	movcs	r3, #4
 80012c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80012c6:	69fb      	ldr	r3, [r7, #28]
 80012c8:	3304      	adds	r3, #4
 80012ca:	2b06      	cmp	r3, #6
 80012cc:	d902      	bls.n	80012d4 <NVIC_EncodePriority+0x30>
 80012ce:	69fb      	ldr	r3, [r7, #28]
 80012d0:	3b03      	subs	r3, #3
 80012d2:	e000      	b.n	80012d6 <NVIC_EncodePriority+0x32>
 80012d4:	2300      	movs	r3, #0
 80012d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012d8:	f04f 32ff 	mov.w	r2, #4294967295
 80012dc:	69bb      	ldr	r3, [r7, #24]
 80012de:	fa02 f303 	lsl.w	r3, r2, r3
 80012e2:	43da      	mvns	r2, r3
 80012e4:	68bb      	ldr	r3, [r7, #8]
 80012e6:	401a      	ands	r2, r3
 80012e8:	697b      	ldr	r3, [r7, #20]
 80012ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80012ec:	f04f 31ff 	mov.w	r1, #4294967295
 80012f0:	697b      	ldr	r3, [r7, #20]
 80012f2:	fa01 f303 	lsl.w	r3, r1, r3
 80012f6:	43d9      	mvns	r1, r3
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80012fc:	4313      	orrs	r3, r2
         );
}
 80012fe:	4618      	mov	r0, r3
 8001300:	3724      	adds	r7, #36	; 0x24
 8001302:	46bd      	mov	sp, r7
 8001304:	bc80      	pop	{r7}
 8001306:	4770      	bx	lr

08001308 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
 800130e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001310:	687b      	ldr	r3, [r7, #4]
 8001312:	3b01      	subs	r3, #1
 8001314:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001318:	d301      	bcc.n	800131e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800131a:	2301      	movs	r3, #1
 800131c:	e00f      	b.n	800133e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800131e:	4a0a      	ldr	r2, [pc, #40]	; (8001348 <SysTick_Config+0x40>)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	3b01      	subs	r3, #1
 8001324:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001326:	210f      	movs	r1, #15
 8001328:	f04f 30ff 	mov.w	r0, #4294967295
 800132c:	f7ff ff90 	bl	8001250 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001330:	4b05      	ldr	r3, [pc, #20]	; (8001348 <SysTick_Config+0x40>)
 8001332:	2200      	movs	r2, #0
 8001334:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001336:	4b04      	ldr	r3, [pc, #16]	; (8001348 <SysTick_Config+0x40>)
 8001338:	2207      	movs	r2, #7
 800133a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800133c:	2300      	movs	r3, #0
}
 800133e:	4618      	mov	r0, r3
 8001340:	3708      	adds	r7, #8
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
 8001346:	bf00      	nop
 8001348:	e000e010 	.word	0xe000e010

0800134c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800134c:	b580      	push	{r7, lr}
 800134e:	b082      	sub	sp, #8
 8001350:	af00      	add	r7, sp, #0
 8001352:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001354:	6878      	ldr	r0, [r7, #4]
 8001356:	f7ff ff09 	bl	800116c <__NVIC_SetPriorityGrouping>
}
 800135a:	bf00      	nop
 800135c:	3708      	adds	r7, #8
 800135e:	46bd      	mov	sp, r7
 8001360:	bd80      	pop	{r7, pc}

08001362 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001362:	b580      	push	{r7, lr}
 8001364:	b086      	sub	sp, #24
 8001366:	af00      	add	r7, sp, #0
 8001368:	4603      	mov	r3, r0
 800136a:	60b9      	str	r1, [r7, #8]
 800136c:	607a      	str	r2, [r7, #4]
 800136e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001370:	2300      	movs	r3, #0
 8001372:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001374:	f7ff ff1e 	bl	80011b4 <__NVIC_GetPriorityGrouping>
 8001378:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800137a:	687a      	ldr	r2, [r7, #4]
 800137c:	68b9      	ldr	r1, [r7, #8]
 800137e:	6978      	ldr	r0, [r7, #20]
 8001380:	f7ff ff90 	bl	80012a4 <NVIC_EncodePriority>
 8001384:	4602      	mov	r2, r0
 8001386:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800138a:	4611      	mov	r1, r2
 800138c:	4618      	mov	r0, r3
 800138e:	f7ff ff5f 	bl	8001250 <__NVIC_SetPriority>
}
 8001392:	bf00      	nop
 8001394:	3718      	adds	r7, #24
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}

0800139a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	4603      	mov	r3, r0
 80013a2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80013a4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013a8:	4618      	mov	r0, r3
 80013aa:	f7ff ff11 	bl	80011d0 <__NVIC_EnableIRQ>
}
 80013ae:	bf00      	nop
 80013b0:	3708      	adds	r7, #8
 80013b2:	46bd      	mov	sp, r7
 80013b4:	bd80      	pop	{r7, pc}

080013b6 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))  
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80013b6:	b580      	push	{r7, lr}
 80013b8:	b082      	sub	sp, #8
 80013ba:	af00      	add	r7, sp, #0
 80013bc:	4603      	mov	r3, r0
 80013be:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80013c0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013c4:	4618      	mov	r0, r3
 80013c6:	f7ff ff1f 	bl	8001208 <__NVIC_DisableIRQ>
}
 80013ca:	bf00      	nop
 80013cc:	3708      	adds	r7, #8
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}

080013d2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80013d2:	b580      	push	{r7, lr}
 80013d4:	b082      	sub	sp, #8
 80013d6:	af00      	add	r7, sp, #0
 80013d8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80013da:	6878      	ldr	r0, [r7, #4]
 80013dc:	f7ff ff94 	bl	8001308 <SysTick_Config>
 80013e0:	4603      	mov	r3, r0
}
 80013e2:	4618      	mov	r0, r3
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
	...

080013ec <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80013ec:	b480      	push	{r7}
 80013ee:	b08b      	sub	sp, #44	; 0x2c
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
 80013f4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80013f6:	2300      	movs	r3, #0
 80013f8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80013fa:	2300      	movs	r3, #0
 80013fc:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013fe:	e169      	b.n	80016d4 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001400:	2201      	movs	r2, #1
 8001402:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001404:	fa02 f303 	lsl.w	r3, r2, r3
 8001408:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	69fa      	ldr	r2, [r7, #28]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001414:	69ba      	ldr	r2, [r7, #24]
 8001416:	69fb      	ldr	r3, [r7, #28]
 8001418:	429a      	cmp	r2, r3
 800141a:	f040 8158 	bne.w	80016ce <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800141e:	683b      	ldr	r3, [r7, #0]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	4a9a      	ldr	r2, [pc, #616]	; (800168c <HAL_GPIO_Init+0x2a0>)
 8001424:	4293      	cmp	r3, r2
 8001426:	d05e      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001428:	4a98      	ldr	r2, [pc, #608]	; (800168c <HAL_GPIO_Init+0x2a0>)
 800142a:	4293      	cmp	r3, r2
 800142c:	d875      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800142e:	4a98      	ldr	r2, [pc, #608]	; (8001690 <HAL_GPIO_Init+0x2a4>)
 8001430:	4293      	cmp	r3, r2
 8001432:	d058      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001434:	4a96      	ldr	r2, [pc, #600]	; (8001690 <HAL_GPIO_Init+0x2a4>)
 8001436:	4293      	cmp	r3, r2
 8001438:	d86f      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800143a:	4a96      	ldr	r2, [pc, #600]	; (8001694 <HAL_GPIO_Init+0x2a8>)
 800143c:	4293      	cmp	r3, r2
 800143e:	d052      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001440:	4a94      	ldr	r2, [pc, #592]	; (8001694 <HAL_GPIO_Init+0x2a8>)
 8001442:	4293      	cmp	r3, r2
 8001444:	d869      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001446:	4a94      	ldr	r2, [pc, #592]	; (8001698 <HAL_GPIO_Init+0x2ac>)
 8001448:	4293      	cmp	r3, r2
 800144a:	d04c      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 800144c:	4a92      	ldr	r2, [pc, #584]	; (8001698 <HAL_GPIO_Init+0x2ac>)
 800144e:	4293      	cmp	r3, r2
 8001450:	d863      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001452:	4a92      	ldr	r2, [pc, #584]	; (800169c <HAL_GPIO_Init+0x2b0>)
 8001454:	4293      	cmp	r3, r2
 8001456:	d046      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
 8001458:	4a90      	ldr	r2, [pc, #576]	; (800169c <HAL_GPIO_Init+0x2b0>)
 800145a:	4293      	cmp	r3, r2
 800145c:	d85d      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 800145e:	2b12      	cmp	r3, #18
 8001460:	d82a      	bhi.n	80014b8 <HAL_GPIO_Init+0xcc>
 8001462:	2b12      	cmp	r3, #18
 8001464:	d859      	bhi.n	800151a <HAL_GPIO_Init+0x12e>
 8001466:	a201      	add	r2, pc, #4	; (adr r2, 800146c <HAL_GPIO_Init+0x80>)
 8001468:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800146c:	080014e7 	.word	0x080014e7
 8001470:	080014c1 	.word	0x080014c1
 8001474:	080014d3 	.word	0x080014d3
 8001478:	08001515 	.word	0x08001515
 800147c:	0800151b 	.word	0x0800151b
 8001480:	0800151b 	.word	0x0800151b
 8001484:	0800151b 	.word	0x0800151b
 8001488:	0800151b 	.word	0x0800151b
 800148c:	0800151b 	.word	0x0800151b
 8001490:	0800151b 	.word	0x0800151b
 8001494:	0800151b 	.word	0x0800151b
 8001498:	0800151b 	.word	0x0800151b
 800149c:	0800151b 	.word	0x0800151b
 80014a0:	0800151b 	.word	0x0800151b
 80014a4:	0800151b 	.word	0x0800151b
 80014a8:	0800151b 	.word	0x0800151b
 80014ac:	0800151b 	.word	0x0800151b
 80014b0:	080014c9 	.word	0x080014c9
 80014b4:	080014dd 	.word	0x080014dd
 80014b8:	4a79      	ldr	r2, [pc, #484]	; (80016a0 <HAL_GPIO_Init+0x2b4>)
 80014ba:	4293      	cmp	r3, r2
 80014bc:	d013      	beq.n	80014e6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80014be:	e02c      	b.n	800151a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80014c0:	683b      	ldr	r3, [r7, #0]
 80014c2:	68db      	ldr	r3, [r3, #12]
 80014c4:	623b      	str	r3, [r7, #32]
          break;
 80014c6:	e029      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80014c8:	683b      	ldr	r3, [r7, #0]
 80014ca:	68db      	ldr	r3, [r3, #12]
 80014cc:	3304      	adds	r3, #4
 80014ce:	623b      	str	r3, [r7, #32]
          break;
 80014d0:	e024      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	68db      	ldr	r3, [r3, #12]
 80014d6:	3308      	adds	r3, #8
 80014d8:	623b      	str	r3, [r7, #32]
          break;
 80014da:	e01f      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80014dc:	683b      	ldr	r3, [r7, #0]
 80014de:	68db      	ldr	r3, [r3, #12]
 80014e0:	330c      	adds	r3, #12
 80014e2:	623b      	str	r3, [r7, #32]
          break;
 80014e4:	e01a      	b.n	800151c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80014e6:	683b      	ldr	r3, [r7, #0]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d102      	bne.n	80014f4 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80014ee:	2304      	movs	r3, #4
 80014f0:	623b      	str	r3, [r7, #32]
          break;
 80014f2:	e013      	b.n	800151c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80014f4:	683b      	ldr	r3, [r7, #0]
 80014f6:	689b      	ldr	r3, [r3, #8]
 80014f8:	2b01      	cmp	r3, #1
 80014fa:	d105      	bne.n	8001508 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80014fc:	2308      	movs	r3, #8
 80014fe:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	69fa      	ldr	r2, [r7, #28]
 8001504:	611a      	str	r2, [r3, #16]
          break;
 8001506:	e009      	b.n	800151c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001508:	2308      	movs	r3, #8
 800150a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800150c:	687b      	ldr	r3, [r7, #4]
 800150e:	69fa      	ldr	r2, [r7, #28]
 8001510:	615a      	str	r2, [r3, #20]
          break;
 8001512:	e003      	b.n	800151c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001514:	2300      	movs	r3, #0
 8001516:	623b      	str	r3, [r7, #32]
          break;
 8001518:	e000      	b.n	800151c <HAL_GPIO_Init+0x130>
          break;
 800151a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800151c:	69bb      	ldr	r3, [r7, #24]
 800151e:	2bff      	cmp	r3, #255	; 0xff
 8001520:	d801      	bhi.n	8001526 <HAL_GPIO_Init+0x13a>
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	e001      	b.n	800152a <HAL_GPIO_Init+0x13e>
 8001526:	687b      	ldr	r3, [r7, #4]
 8001528:	3304      	adds	r3, #4
 800152a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800152c:	69bb      	ldr	r3, [r7, #24]
 800152e:	2bff      	cmp	r3, #255	; 0xff
 8001530:	d802      	bhi.n	8001538 <HAL_GPIO_Init+0x14c>
 8001532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001534:	009b      	lsls	r3, r3, #2
 8001536:	e002      	b.n	800153e <HAL_GPIO_Init+0x152>
 8001538:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800153a:	3b08      	subs	r3, #8
 800153c:	009b      	lsls	r3, r3, #2
 800153e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	210f      	movs	r1, #15
 8001546:	693b      	ldr	r3, [r7, #16]
 8001548:	fa01 f303 	lsl.w	r3, r1, r3
 800154c:	43db      	mvns	r3, r3
 800154e:	401a      	ands	r2, r3
 8001550:	6a39      	ldr	r1, [r7, #32]
 8001552:	693b      	ldr	r3, [r7, #16]
 8001554:	fa01 f303 	lsl.w	r3, r1, r3
 8001558:	431a      	orrs	r2, r3
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	685b      	ldr	r3, [r3, #4]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	2b00      	cmp	r3, #0
 8001568:	f000 80b1 	beq.w	80016ce <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800156c:	4b4d      	ldr	r3, [pc, #308]	; (80016a4 <HAL_GPIO_Init+0x2b8>)
 800156e:	699b      	ldr	r3, [r3, #24]
 8001570:	4a4c      	ldr	r2, [pc, #304]	; (80016a4 <HAL_GPIO_Init+0x2b8>)
 8001572:	f043 0301 	orr.w	r3, r3, #1
 8001576:	6193      	str	r3, [r2, #24]
 8001578:	4b4a      	ldr	r3, [pc, #296]	; (80016a4 <HAL_GPIO_Init+0x2b8>)
 800157a:	699b      	ldr	r3, [r3, #24]
 800157c:	f003 0301 	and.w	r3, r3, #1
 8001580:	60bb      	str	r3, [r7, #8]
 8001582:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001584:	4a48      	ldr	r2, [pc, #288]	; (80016a8 <HAL_GPIO_Init+0x2bc>)
 8001586:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001588:	089b      	lsrs	r3, r3, #2
 800158a:	3302      	adds	r3, #2
 800158c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001590:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001592:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001594:	f003 0303 	and.w	r3, r3, #3
 8001598:	009b      	lsls	r3, r3, #2
 800159a:	220f      	movs	r2, #15
 800159c:	fa02 f303 	lsl.w	r3, r2, r3
 80015a0:	43db      	mvns	r3, r3
 80015a2:	68fa      	ldr	r2, [r7, #12]
 80015a4:	4013      	ands	r3, r2
 80015a6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	4a40      	ldr	r2, [pc, #256]	; (80016ac <HAL_GPIO_Init+0x2c0>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	d013      	beq.n	80015d8 <HAL_GPIO_Init+0x1ec>
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	4a3f      	ldr	r2, [pc, #252]	; (80016b0 <HAL_GPIO_Init+0x2c4>)
 80015b4:	4293      	cmp	r3, r2
 80015b6:	d00d      	beq.n	80015d4 <HAL_GPIO_Init+0x1e8>
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	4a3e      	ldr	r2, [pc, #248]	; (80016b4 <HAL_GPIO_Init+0x2c8>)
 80015bc:	4293      	cmp	r3, r2
 80015be:	d007      	beq.n	80015d0 <HAL_GPIO_Init+0x1e4>
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	4a3d      	ldr	r2, [pc, #244]	; (80016b8 <HAL_GPIO_Init+0x2cc>)
 80015c4:	4293      	cmp	r3, r2
 80015c6:	d101      	bne.n	80015cc <HAL_GPIO_Init+0x1e0>
 80015c8:	2303      	movs	r3, #3
 80015ca:	e006      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015cc:	2304      	movs	r3, #4
 80015ce:	e004      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d0:	2302      	movs	r3, #2
 80015d2:	e002      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d4:	2301      	movs	r3, #1
 80015d6:	e000      	b.n	80015da <HAL_GPIO_Init+0x1ee>
 80015d8:	2300      	movs	r3, #0
 80015da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015dc:	f002 0203 	and.w	r2, r2, #3
 80015e0:	0092      	lsls	r2, r2, #2
 80015e2:	4093      	lsls	r3, r2
 80015e4:	68fa      	ldr	r2, [r7, #12]
 80015e6:	4313      	orrs	r3, r2
 80015e8:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80015ea:	492f      	ldr	r1, [pc, #188]	; (80016a8 <HAL_GPIO_Init+0x2bc>)
 80015ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80015ee:	089b      	lsrs	r3, r3, #2
 80015f0:	3302      	adds	r3, #2
 80015f2:	68fa      	ldr	r2, [r7, #12]
 80015f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001600:	2b00      	cmp	r3, #0
 8001602:	d006      	beq.n	8001612 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001604:	4b2d      	ldr	r3, [pc, #180]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001606:	681a      	ldr	r2, [r3, #0]
 8001608:	492c      	ldr	r1, [pc, #176]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800160a:	69bb      	ldr	r3, [r7, #24]
 800160c:	4313      	orrs	r3, r2
 800160e:	600b      	str	r3, [r1, #0]
 8001610:	e006      	b.n	8001620 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001612:	4b2a      	ldr	r3, [pc, #168]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001614:	681a      	ldr	r2, [r3, #0]
 8001616:	69bb      	ldr	r3, [r7, #24]
 8001618:	43db      	mvns	r3, r3
 800161a:	4928      	ldr	r1, [pc, #160]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800161c:	4013      	ands	r3, r2
 800161e:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001620:	683b      	ldr	r3, [r7, #0]
 8001622:	685b      	ldr	r3, [r3, #4]
 8001624:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001628:	2b00      	cmp	r3, #0
 800162a:	d006      	beq.n	800163a <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800162c:	4b23      	ldr	r3, [pc, #140]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800162e:	685a      	ldr	r2, [r3, #4]
 8001630:	4922      	ldr	r1, [pc, #136]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001632:	69bb      	ldr	r3, [r7, #24]
 8001634:	4313      	orrs	r3, r2
 8001636:	604b      	str	r3, [r1, #4]
 8001638:	e006      	b.n	8001648 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800163a:	4b20      	ldr	r3, [pc, #128]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800163c:	685a      	ldr	r2, [r3, #4]
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	43db      	mvns	r3, r3
 8001642:	491e      	ldr	r1, [pc, #120]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001644:	4013      	ands	r3, r2
 8001646:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001648:	683b      	ldr	r3, [r7, #0]
 800164a:	685b      	ldr	r3, [r3, #4]
 800164c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001650:	2b00      	cmp	r3, #0
 8001652:	d006      	beq.n	8001662 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001654:	4b19      	ldr	r3, [pc, #100]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001656:	689a      	ldr	r2, [r3, #8]
 8001658:	4918      	ldr	r1, [pc, #96]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800165a:	69bb      	ldr	r3, [r7, #24]
 800165c:	4313      	orrs	r3, r2
 800165e:	608b      	str	r3, [r1, #8]
 8001660:	e006      	b.n	8001670 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001662:	4b16      	ldr	r3, [pc, #88]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001664:	689a      	ldr	r2, [r3, #8]
 8001666:	69bb      	ldr	r3, [r7, #24]
 8001668:	43db      	mvns	r3, r3
 800166a:	4914      	ldr	r1, [pc, #80]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800166c:	4013      	ands	r3, r2
 800166e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001678:	2b00      	cmp	r3, #0
 800167a:	d021      	beq.n	80016c0 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 800167c:	4b0f      	ldr	r3, [pc, #60]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 800167e:	68da      	ldr	r2, [r3, #12]
 8001680:	490e      	ldr	r1, [pc, #56]	; (80016bc <HAL_GPIO_Init+0x2d0>)
 8001682:	69bb      	ldr	r3, [r7, #24]
 8001684:	4313      	orrs	r3, r2
 8001686:	60cb      	str	r3, [r1, #12]
 8001688:	e021      	b.n	80016ce <HAL_GPIO_Init+0x2e2>
 800168a:	bf00      	nop
 800168c:	10320000 	.word	0x10320000
 8001690:	10310000 	.word	0x10310000
 8001694:	10220000 	.word	0x10220000
 8001698:	10210000 	.word	0x10210000
 800169c:	10120000 	.word	0x10120000
 80016a0:	10110000 	.word	0x10110000
 80016a4:	40021000 	.word	0x40021000
 80016a8:	40010000 	.word	0x40010000
 80016ac:	40010800 	.word	0x40010800
 80016b0:	40010c00 	.word	0x40010c00
 80016b4:	40011000 	.word	0x40011000
 80016b8:	40011400 	.word	0x40011400
 80016bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 80016c0:	4b0b      	ldr	r3, [pc, #44]	; (80016f0 <HAL_GPIO_Init+0x304>)
 80016c2:	68da      	ldr	r2, [r3, #12]
 80016c4:	69bb      	ldr	r3, [r7, #24]
 80016c6:	43db      	mvns	r3, r3
 80016c8:	4909      	ldr	r1, [pc, #36]	; (80016f0 <HAL_GPIO_Init+0x304>)
 80016ca:	4013      	ands	r3, r2
 80016cc:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 80016ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016d0:	3301      	adds	r3, #1
 80016d2:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681a      	ldr	r2, [r3, #0]
 80016d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80016da:	fa22 f303 	lsr.w	r3, r2, r3
 80016de:	2b00      	cmp	r3, #0
 80016e0:	f47f ae8e 	bne.w	8001400 <HAL_GPIO_Init+0x14>
  }
}
 80016e4:	bf00      	nop
 80016e6:	bf00      	nop
 80016e8:	372c      	adds	r7, #44	; 0x2c
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr
 80016f0:	40010400 	.word	0x40010400

080016f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80016f4:	b480      	push	{r7}
 80016f6:	b085      	sub	sp, #20
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
 80016fc:	460b      	mov	r3, r1
 80016fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	689a      	ldr	r2, [r3, #8]
 8001704:	887b      	ldrh	r3, [r7, #2]
 8001706:	4013      	ands	r3, r2
 8001708:	2b00      	cmp	r3, #0
 800170a:	d002      	beq.n	8001712 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800170c:	2301      	movs	r3, #1
 800170e:	73fb      	strb	r3, [r7, #15]
 8001710:	e001      	b.n	8001716 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001712:	2300      	movs	r3, #0
 8001714:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001716:	7bfb      	ldrb	r3, [r7, #15]
}
 8001718:	4618      	mov	r0, r3
 800171a:	3714      	adds	r7, #20
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr

08001722 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001722:	b480      	push	{r7}
 8001724:	b083      	sub	sp, #12
 8001726:	af00      	add	r7, sp, #0
 8001728:	6078      	str	r0, [r7, #4]
 800172a:	460b      	mov	r3, r1
 800172c:	807b      	strh	r3, [r7, #2]
 800172e:	4613      	mov	r3, r2
 8001730:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001732:	787b      	ldrb	r3, [r7, #1]
 8001734:	2b00      	cmp	r3, #0
 8001736:	d003      	beq.n	8001740 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001738:	887a      	ldrh	r2, [r7, #2]
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800173e:	e003      	b.n	8001748 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001740:	887b      	ldrh	r3, [r7, #2]
 8001742:	041a      	lsls	r2, r3, #16
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	611a      	str	r2, [r3, #16]
}
 8001748:	bf00      	nop
 800174a:	370c      	adds	r7, #12
 800174c:	46bd      	mov	sp, r7
 800174e:	bc80      	pop	{r7}
 8001750:	4770      	bx	lr

08001752 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001752:	b480      	push	{r7}
 8001754:	b085      	sub	sp, #20
 8001756:	af00      	add	r7, sp, #0
 8001758:	6078      	str	r0, [r7, #4]
 800175a:	460b      	mov	r3, r1
 800175c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 800175e:	687b      	ldr	r3, [r7, #4]
 8001760:	68db      	ldr	r3, [r3, #12]
 8001762:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001764:	887a      	ldrh	r2, [r7, #2]
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	4013      	ands	r3, r2
 800176a:	041a      	lsls	r2, r3, #16
 800176c:	68fb      	ldr	r3, [r7, #12]
 800176e:	43d9      	mvns	r1, r3
 8001770:	887b      	ldrh	r3, [r7, #2]
 8001772:	400b      	ands	r3, r1
 8001774:	431a      	orrs	r2, r3
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	611a      	str	r2, [r3, #16]
}
 800177a:	bf00      	nop
 800177c:	3714      	adds	r7, #20
 800177e:	46bd      	mov	sp, r7
 8001780:	bc80      	pop	{r7}
 8001782:	4770      	bx	lr

08001784 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	4603      	mov	r3, r0
 800178c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800178e:	4b08      	ldr	r3, [pc, #32]	; (80017b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001790:	695a      	ldr	r2, [r3, #20]
 8001792:	88fb      	ldrh	r3, [r7, #6]
 8001794:	4013      	ands	r3, r2
 8001796:	2b00      	cmp	r3, #0
 8001798:	d006      	beq.n	80017a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800179a:	4a05      	ldr	r2, [pc, #20]	; (80017b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800179c:	88fb      	ldrh	r3, [r7, #6]
 800179e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80017a0:	88fb      	ldrh	r3, [r7, #6]
 80017a2:	4618      	mov	r0, r3
 80017a4:	f7ff f812 	bl	80007cc <HAL_GPIO_EXTI_Callback>
  }
}
 80017a8:	bf00      	nop
 80017aa:	3708      	adds	r7, #8
 80017ac:	46bd      	mov	sp, r7
 80017ae:	bd80      	pop	{r7, pc}
 80017b0:	40010400 	.word	0x40010400

080017b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80017b4:	b580      	push	{r7, lr}
 80017b6:	b084      	sub	sp, #16
 80017b8:	af00      	add	r7, sp, #0
 80017ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	2b00      	cmp	r3, #0
 80017c0:	d101      	bne.n	80017c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80017c2:	2301      	movs	r3, #1
 80017c4:	e12b      	b.n	8001a1e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80017cc:	b2db      	uxtb	r3, r3
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d106      	bne.n	80017e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	2200      	movs	r2, #0
 80017d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80017da:	6878      	ldr	r0, [r7, #4]
 80017dc:	f7ff f91c 	bl	8000a18 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2224      	movs	r2, #36	; 0x24
 80017e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	681a      	ldr	r2, [r3, #0]
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	f022 0201 	bic.w	r2, r2, #1
 80017f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	681a      	ldr	r2, [r3, #0]
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001806:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001816:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8001818:	f002 f9a8 	bl	8003b6c <HAL_RCC_GetPCLK1Freq>
 800181c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	4a81      	ldr	r2, [pc, #516]	; (8001a28 <HAL_I2C_Init+0x274>)
 8001824:	4293      	cmp	r3, r2
 8001826:	d807      	bhi.n	8001838 <HAL_I2C_Init+0x84>
 8001828:	68fb      	ldr	r3, [r7, #12]
 800182a:	4a80      	ldr	r2, [pc, #512]	; (8001a2c <HAL_I2C_Init+0x278>)
 800182c:	4293      	cmp	r3, r2
 800182e:	bf94      	ite	ls
 8001830:	2301      	movls	r3, #1
 8001832:	2300      	movhi	r3, #0
 8001834:	b2db      	uxtb	r3, r3
 8001836:	e006      	b.n	8001846 <HAL_I2C_Init+0x92>
 8001838:	68fb      	ldr	r3, [r7, #12]
 800183a:	4a7d      	ldr	r2, [pc, #500]	; (8001a30 <HAL_I2C_Init+0x27c>)
 800183c:	4293      	cmp	r3, r2
 800183e:	bf94      	ite	ls
 8001840:	2301      	movls	r3, #1
 8001842:	2300      	movhi	r3, #0
 8001844:	b2db      	uxtb	r3, r3
 8001846:	2b00      	cmp	r3, #0
 8001848:	d001      	beq.n	800184e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800184a:	2301      	movs	r3, #1
 800184c:	e0e7      	b.n	8001a1e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	4a78      	ldr	r2, [pc, #480]	; (8001a34 <HAL_I2C_Init+0x280>)
 8001852:	fba2 2303 	umull	r2, r3, r2, r3
 8001856:	0c9b      	lsrs	r3, r3, #18
 8001858:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	68ba      	ldr	r2, [r7, #8]
 800186a:	430a      	orrs	r2, r1
 800186c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800186e:	687b      	ldr	r3, [r7, #4]
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	6a1b      	ldr	r3, [r3, #32]
 8001874:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685b      	ldr	r3, [r3, #4]
 800187c:	4a6a      	ldr	r2, [pc, #424]	; (8001a28 <HAL_I2C_Init+0x274>)
 800187e:	4293      	cmp	r3, r2
 8001880:	d802      	bhi.n	8001888 <HAL_I2C_Init+0xd4>
 8001882:	68bb      	ldr	r3, [r7, #8]
 8001884:	3301      	adds	r3, #1
 8001886:	e009      	b.n	800189c <HAL_I2C_Init+0xe8>
 8001888:	68bb      	ldr	r3, [r7, #8]
 800188a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800188e:	fb02 f303 	mul.w	r3, r2, r3
 8001892:	4a69      	ldr	r2, [pc, #420]	; (8001a38 <HAL_I2C_Init+0x284>)
 8001894:	fba2 2303 	umull	r2, r3, r2, r3
 8001898:	099b      	lsrs	r3, r3, #6
 800189a:	3301      	adds	r3, #1
 800189c:	687a      	ldr	r2, [r7, #4]
 800189e:	6812      	ldr	r2, [r2, #0]
 80018a0:	430b      	orrs	r3, r1
 80018a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	69db      	ldr	r3, [r3, #28]
 80018aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80018ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80018b2:	687b      	ldr	r3, [r7, #4]
 80018b4:	685b      	ldr	r3, [r3, #4]
 80018b6:	495c      	ldr	r1, [pc, #368]	; (8001a28 <HAL_I2C_Init+0x274>)
 80018b8:	428b      	cmp	r3, r1
 80018ba:	d819      	bhi.n	80018f0 <HAL_I2C_Init+0x13c>
 80018bc:	68fb      	ldr	r3, [r7, #12]
 80018be:	1e59      	subs	r1, r3, #1
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	005b      	lsls	r3, r3, #1
 80018c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80018ca:	1c59      	adds	r1, r3, #1
 80018cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80018d0:	400b      	ands	r3, r1
 80018d2:	2b00      	cmp	r3, #0
 80018d4:	d00a      	beq.n	80018ec <HAL_I2C_Init+0x138>
 80018d6:	68fb      	ldr	r3, [r7, #12]
 80018d8:	1e59      	subs	r1, r3, #1
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	685b      	ldr	r3, [r3, #4]
 80018de:	005b      	lsls	r3, r3, #1
 80018e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80018e4:	3301      	adds	r3, #1
 80018e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80018ea:	e051      	b.n	8001990 <HAL_I2C_Init+0x1dc>
 80018ec:	2304      	movs	r3, #4
 80018ee:	e04f      	b.n	8001990 <HAL_I2C_Init+0x1dc>
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	689b      	ldr	r3, [r3, #8]
 80018f4:	2b00      	cmp	r3, #0
 80018f6:	d111      	bne.n	800191c <HAL_I2C_Init+0x168>
 80018f8:	68fb      	ldr	r3, [r7, #12]
 80018fa:	1e58      	subs	r0, r3, #1
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	6859      	ldr	r1, [r3, #4]
 8001900:	460b      	mov	r3, r1
 8001902:	005b      	lsls	r3, r3, #1
 8001904:	440b      	add	r3, r1
 8001906:	fbb0 f3f3 	udiv	r3, r0, r3
 800190a:	3301      	adds	r3, #1
 800190c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001910:	2b00      	cmp	r3, #0
 8001912:	bf0c      	ite	eq
 8001914:	2301      	moveq	r3, #1
 8001916:	2300      	movne	r3, #0
 8001918:	b2db      	uxtb	r3, r3
 800191a:	e012      	b.n	8001942 <HAL_I2C_Init+0x18e>
 800191c:	68fb      	ldr	r3, [r7, #12]
 800191e:	1e58      	subs	r0, r3, #1
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	6859      	ldr	r1, [r3, #4]
 8001924:	460b      	mov	r3, r1
 8001926:	009b      	lsls	r3, r3, #2
 8001928:	440b      	add	r3, r1
 800192a:	0099      	lsls	r1, r3, #2
 800192c:	440b      	add	r3, r1
 800192e:	fbb0 f3f3 	udiv	r3, r0, r3
 8001932:	3301      	adds	r3, #1
 8001934:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001938:	2b00      	cmp	r3, #0
 800193a:	bf0c      	ite	eq
 800193c:	2301      	moveq	r3, #1
 800193e:	2300      	movne	r3, #0
 8001940:	b2db      	uxtb	r3, r3
 8001942:	2b00      	cmp	r3, #0
 8001944:	d001      	beq.n	800194a <HAL_I2C_Init+0x196>
 8001946:	2301      	movs	r3, #1
 8001948:	e022      	b.n	8001990 <HAL_I2C_Init+0x1dc>
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	689b      	ldr	r3, [r3, #8]
 800194e:	2b00      	cmp	r3, #0
 8001950:	d10e      	bne.n	8001970 <HAL_I2C_Init+0x1bc>
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	1e58      	subs	r0, r3, #1
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	6859      	ldr	r1, [r3, #4]
 800195a:	460b      	mov	r3, r1
 800195c:	005b      	lsls	r3, r3, #1
 800195e:	440b      	add	r3, r1
 8001960:	fbb0 f3f3 	udiv	r3, r0, r3
 8001964:	3301      	adds	r3, #1
 8001966:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800196a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800196e:	e00f      	b.n	8001990 <HAL_I2C_Init+0x1dc>
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	1e58      	subs	r0, r3, #1
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	6859      	ldr	r1, [r3, #4]
 8001978:	460b      	mov	r3, r1
 800197a:	009b      	lsls	r3, r3, #2
 800197c:	440b      	add	r3, r1
 800197e:	0099      	lsls	r1, r3, #2
 8001980:	440b      	add	r3, r1
 8001982:	fbb0 f3f3 	udiv	r3, r0, r3
 8001986:	3301      	adds	r3, #1
 8001988:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800198c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001990:	6879      	ldr	r1, [r7, #4]
 8001992:	6809      	ldr	r1, [r1, #0]
 8001994:	4313      	orrs	r3, r2
 8001996:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	681b      	ldr	r3, [r3, #0]
 800199e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	69da      	ldr	r2, [r3, #28]
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6a1b      	ldr	r3, [r3, #32]
 80019aa:	431a      	orrs	r2, r3
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	430a      	orrs	r2, r1
 80019b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	689b      	ldr	r3, [r3, #8]
 80019ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80019be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80019c2:	687a      	ldr	r2, [r7, #4]
 80019c4:	6911      	ldr	r1, [r2, #16]
 80019c6:	687a      	ldr	r2, [r7, #4]
 80019c8:	68d2      	ldr	r2, [r2, #12]
 80019ca:	4311      	orrs	r1, r2
 80019cc:	687a      	ldr	r2, [r7, #4]
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	430b      	orrs	r3, r1
 80019d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	681b      	ldr	r3, [r3, #0]
 80019d8:	68db      	ldr	r3, [r3, #12]
 80019da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80019de:	687b      	ldr	r3, [r7, #4]
 80019e0:	695a      	ldr	r2, [r3, #20]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	699b      	ldr	r3, [r3, #24]
 80019e6:	431a      	orrs	r2, r3
 80019e8:	687b      	ldr	r3, [r7, #4]
 80019ea:	681b      	ldr	r3, [r3, #0]
 80019ec:	430a      	orrs	r2, r1
 80019ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	681a      	ldr	r2, [r3, #0]
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f042 0201 	orr.w	r2, r2, #1
 80019fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001a00:	687b      	ldr	r3, [r7, #4]
 8001a02:	2200      	movs	r2, #0
 8001a04:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	2220      	movs	r2, #32
 8001a0a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	2200      	movs	r2, #0
 8001a12:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	2200      	movs	r2, #0
 8001a18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8001a1c:	2300      	movs	r3, #0
}
 8001a1e:	4618      	mov	r0, r3
 8001a20:	3710      	adds	r7, #16
 8001a22:	46bd      	mov	sp, r7
 8001a24:	bd80      	pop	{r7, pc}
 8001a26:	bf00      	nop
 8001a28:	000186a0 	.word	0x000186a0
 8001a2c:	001e847f 	.word	0x001e847f
 8001a30:	003d08ff 	.word	0x003d08ff
 8001a34:	431bde83 	.word	0x431bde83
 8001a38:	10624dd3 	.word	0x10624dd3

08001a3c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8001a3c:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001a3e:	b08b      	sub	sp, #44	; 0x2c
 8001a40:	af06      	add	r7, sp, #24
 8001a42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d101      	bne.n	8001a4e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8001a4a:	2301      	movs	r3, #1
 8001a4c:	e0fd      	b.n	8001c4a <HAL_PCD_Init+0x20e>

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	f893 32a9 	ldrb.w	r3, [r3, #681]	; 0x2a9
 8001a54:	b2db      	uxtb	r3, r3
 8001a56:	2b00      	cmp	r3, #0
 8001a58:	d106      	bne.n	8001a68 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	2200      	movs	r2, #0
 8001a5e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001a62:	6878      	ldr	r0, [r7, #4]
 8001a64:	f007 fa0c 	bl	8008e80 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	2203      	movs	r2, #3
 8001a6c:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    hpcd->Init.dma_enable = 0U;
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	4618      	mov	r0, r3
 8001a76:	f002 fee9 	bl	800484c <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	603b      	str	r3, [r7, #0]
 8001a80:	687e      	ldr	r6, [r7, #4]
 8001a82:	466d      	mov	r5, sp
 8001a84:	f106 0410 	add.w	r4, r6, #16
 8001a88:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a8a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a8c:	6823      	ldr	r3, [r4, #0]
 8001a8e:	602b      	str	r3, [r5, #0]
 8001a90:	1d33      	adds	r3, r6, #4
 8001a92:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001a94:	6838      	ldr	r0, [r7, #0]
 8001a96:	f002 feb3 	bl	8004800 <USB_CoreInit>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	2b00      	cmp	r3, #0
 8001a9e:	d005      	beq.n	8001aac <HAL_PCD_Init+0x70>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2202      	movs	r2, #2
 8001aa4:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001aa8:	2301      	movs	r3, #1
 8001aaa:	e0ce      	b.n	8001c4a <HAL_PCD_Init+0x20e>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	2100      	movs	r1, #0
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f002 fee4 	bl	8004880 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ab8:	2300      	movs	r3, #0
 8001aba:	73fb      	strb	r3, [r7, #15]
 8001abc:	e04c      	b.n	8001b58 <HAL_PCD_Init+0x11c>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001abe:	7bfb      	ldrb	r3, [r7, #15]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	1c5a      	adds	r2, r3, #1
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	009b      	lsls	r3, r3, #2
 8001ac8:	4413      	add	r3, r2
 8001aca:	00db      	lsls	r3, r3, #3
 8001acc:	440b      	add	r3, r1
 8001ace:	3301      	adds	r3, #1
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	6879      	ldr	r1, [r7, #4]
 8001ad8:	1c5a      	adds	r2, r3, #1
 8001ada:	4613      	mov	r3, r2
 8001adc:	009b      	lsls	r3, r3, #2
 8001ade:	4413      	add	r3, r2
 8001ae0:	00db      	lsls	r3, r3, #3
 8001ae2:	440b      	add	r3, r1
 8001ae4:	7bfa      	ldrb	r2, [r7, #15]
 8001ae6:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8001ae8:	7bfa      	ldrb	r2, [r7, #15]
 8001aea:	7bfb      	ldrb	r3, [r7, #15]
 8001aec:	b298      	uxth	r0, r3
 8001aee:	6879      	ldr	r1, [r7, #4]
 8001af0:	4613      	mov	r3, r2
 8001af2:	009b      	lsls	r3, r3, #2
 8001af4:	4413      	add	r3, r2
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	440b      	add	r3, r1
 8001afa:	3336      	adds	r3, #54	; 0x36
 8001afc:	4602      	mov	r2, r0
 8001afe:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8001b00:	7bfb      	ldrb	r3, [r7, #15]
 8001b02:	6879      	ldr	r1, [r7, #4]
 8001b04:	1c5a      	adds	r2, r3, #1
 8001b06:	4613      	mov	r3, r2
 8001b08:	009b      	lsls	r3, r3, #2
 8001b0a:	4413      	add	r3, r2
 8001b0c:	00db      	lsls	r3, r3, #3
 8001b0e:	440b      	add	r3, r1
 8001b10:	3303      	adds	r3, #3
 8001b12:	2200      	movs	r2, #0
 8001b14:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8001b16:	7bfa      	ldrb	r2, [r7, #15]
 8001b18:	6879      	ldr	r1, [r7, #4]
 8001b1a:	4613      	mov	r3, r2
 8001b1c:	009b      	lsls	r3, r3, #2
 8001b1e:	4413      	add	r3, r2
 8001b20:	00db      	lsls	r3, r3, #3
 8001b22:	440b      	add	r3, r1
 8001b24:	3338      	adds	r3, #56	; 0x38
 8001b26:	2200      	movs	r2, #0
 8001b28:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001b2a:	7bfa      	ldrb	r2, [r7, #15]
 8001b2c:	6879      	ldr	r1, [r7, #4]
 8001b2e:	4613      	mov	r3, r2
 8001b30:	009b      	lsls	r3, r3, #2
 8001b32:	4413      	add	r3, r2
 8001b34:	00db      	lsls	r3, r3, #3
 8001b36:	440b      	add	r3, r1
 8001b38:	333c      	adds	r3, #60	; 0x3c
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001b3e:	7bfa      	ldrb	r2, [r7, #15]
 8001b40:	6879      	ldr	r1, [r7, #4]
 8001b42:	4613      	mov	r3, r2
 8001b44:	009b      	lsls	r3, r3, #2
 8001b46:	4413      	add	r3, r2
 8001b48:	00db      	lsls	r3, r3, #3
 8001b4a:	440b      	add	r3, r1
 8001b4c:	3340      	adds	r3, #64	; 0x40
 8001b4e:	2200      	movs	r2, #0
 8001b50:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b52:	7bfb      	ldrb	r3, [r7, #15]
 8001b54:	3301      	adds	r3, #1
 8001b56:	73fb      	strb	r3, [r7, #15]
 8001b58:	7bfa      	ldrb	r2, [r7, #15]
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	685b      	ldr	r3, [r3, #4]
 8001b5e:	429a      	cmp	r2, r3
 8001b60:	d3ad      	bcc.n	8001abe <HAL_PCD_Init+0x82>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001b62:	2300      	movs	r3, #0
 8001b64:	73fb      	strb	r3, [r7, #15]
 8001b66:	e044      	b.n	8001bf2 <HAL_PCD_Init+0x1b6>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001b68:	7bfa      	ldrb	r2, [r7, #15]
 8001b6a:	6879      	ldr	r1, [r7, #4]
 8001b6c:	4613      	mov	r3, r2
 8001b6e:	009b      	lsls	r3, r3, #2
 8001b70:	4413      	add	r3, r2
 8001b72:	00db      	lsls	r3, r3, #3
 8001b74:	440b      	add	r3, r1
 8001b76:	f203 1369 	addw	r3, r3, #361	; 0x169
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001b7e:	7bfa      	ldrb	r2, [r7, #15]
 8001b80:	6879      	ldr	r1, [r7, #4]
 8001b82:	4613      	mov	r3, r2
 8001b84:	009b      	lsls	r3, r3, #2
 8001b86:	4413      	add	r3, r2
 8001b88:	00db      	lsls	r3, r3, #3
 8001b8a:	440b      	add	r3, r1
 8001b8c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001b90:	7bfa      	ldrb	r2, [r7, #15]
 8001b92:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001b94:	7bfa      	ldrb	r2, [r7, #15]
 8001b96:	6879      	ldr	r1, [r7, #4]
 8001b98:	4613      	mov	r3, r2
 8001b9a:	009b      	lsls	r3, r3, #2
 8001b9c:	4413      	add	r3, r2
 8001b9e:	00db      	lsls	r3, r3, #3
 8001ba0:	440b      	add	r3, r1
 8001ba2:	f203 136b 	addw	r3, r3, #363	; 0x16b
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001baa:	7bfa      	ldrb	r2, [r7, #15]
 8001bac:	6879      	ldr	r1, [r7, #4]
 8001bae:	4613      	mov	r3, r2
 8001bb0:	009b      	lsls	r3, r3, #2
 8001bb2:	4413      	add	r3, r2
 8001bb4:	00db      	lsls	r3, r3, #3
 8001bb6:	440b      	add	r3, r1
 8001bb8:	f503 73bc 	add.w	r3, r3, #376	; 0x178
 8001bbc:	2200      	movs	r2, #0
 8001bbe:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	6879      	ldr	r1, [r7, #4]
 8001bc4:	4613      	mov	r3, r2
 8001bc6:	009b      	lsls	r3, r3, #2
 8001bc8:	4413      	add	r3, r2
 8001bca:	00db      	lsls	r3, r3, #3
 8001bcc:	440b      	add	r3, r1
 8001bce:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001bd6:	7bfa      	ldrb	r2, [r7, #15]
 8001bd8:	6879      	ldr	r1, [r7, #4]
 8001bda:	4613      	mov	r3, r2
 8001bdc:	009b      	lsls	r3, r3, #2
 8001bde:	4413      	add	r3, r2
 8001be0:	00db      	lsls	r3, r3, #3
 8001be2:	440b      	add	r3, r1
 8001be4:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 8001be8:	2200      	movs	r2, #0
 8001bea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001bec:	7bfb      	ldrb	r3, [r7, #15]
 8001bee:	3301      	adds	r3, #1
 8001bf0:	73fb      	strb	r3, [r7, #15]
 8001bf2:	7bfa      	ldrb	r2, [r7, #15]
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	685b      	ldr	r3, [r3, #4]
 8001bf8:	429a      	cmp	r2, r3
 8001bfa:	d3b5      	bcc.n	8001b68 <HAL_PCD_Init+0x12c>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	681b      	ldr	r3, [r3, #0]
 8001c00:	603b      	str	r3, [r7, #0]
 8001c02:	687e      	ldr	r6, [r7, #4]
 8001c04:	466d      	mov	r5, sp
 8001c06:	f106 0410 	add.w	r4, r6, #16
 8001c0a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c0c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c0e:	6823      	ldr	r3, [r4, #0]
 8001c10:	602b      	str	r3, [r5, #0]
 8001c12:	1d33      	adds	r3, r6, #4
 8001c14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c16:	6838      	ldr	r0, [r7, #0]
 8001c18:	f002 fe3e 	bl	8004898 <USB_DevInit>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d005      	beq.n	8001c2e <HAL_PCD_Init+0x1f2>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	2202      	movs	r2, #2
 8001c26:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
    return HAL_ERROR;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	e00d      	b.n	8001c4a <HAL_PCD_Init+0x20e>
  }

  hpcd->USB_Address = 0U;
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	2200      	movs	r2, #0
 8001c32:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	2201      	movs	r2, #1
 8001c3a:	f883 22a9 	strb.w	r2, [r3, #681]	; 0x2a9
  (void)USB_DevDisconnect(hpcd->Instance);
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	4618      	mov	r0, r3
 8001c44:	f005 faf0 	bl	8007228 <USB_DevDisconnect>

  return HAL_OK;
 8001c48:	2300      	movs	r3, #0
}
 8001c4a:	4618      	mov	r0, r3
 8001c4c:	3714      	adds	r7, #20
 8001c4e:	46bd      	mov	sp, r7
 8001c50:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001c52 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001c60:	2b01      	cmp	r3, #1
 8001c62:	d101      	bne.n	8001c68 <HAL_PCD_Start+0x16>
 8001c64:	2302      	movs	r3, #2
 8001c66:	e016      	b.n	8001c96 <HAL_PCD_Start+0x44>
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	2201      	movs	r2, #1
 8001c6c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f002 fdd3 	bl	8004820 <USB_EnableGlobalInt>

#if defined (USB)
  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001c7a:	2101      	movs	r1, #1
 8001c7c:	6878      	ldr	r0, [r7, #4]
 8001c7e:	f007 fb72 	bl	8009366 <HAL_PCDEx_SetConnectionState>
#endif /* defined (USB) */

  (void)USB_DevConnect(hpcd->Instance);
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	4618      	mov	r0, r3
 8001c88:	f005 fac4 	bl	8007214 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2200      	movs	r2, #0
 8001c90:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001c94:	2300      	movs	r3, #0
}
 8001c96:	4618      	mov	r0, r3
 8001c98:	3708      	adds	r7, #8
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	bd80      	pop	{r7, pc}

08001c9e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001c9e:	b580      	push	{r7, lr}
 8001ca0:	b088      	sub	sp, #32
 8001ca2:	af00      	add	r7, sp, #0
 8001ca4:	6078      	str	r0, [r7, #4]
  uint16_t store_ep[8];
  uint8_t i;

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_CTR))
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	4618      	mov	r0, r3
 8001cac:	f005 fac6 	bl	800723c <USB_ReadInterrupts>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8001cb6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001cba:	d102      	bne.n	8001cc2 <HAL_PCD_IRQHandler+0x24>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001cbc:	6878      	ldr	r0, [r7, #4]
 8001cbe:	f000 fb5f 	bl	8002380 <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_RESET))
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	681b      	ldr	r3, [r3, #0]
 8001cc6:	4618      	mov	r0, r3
 8001cc8:	f005 fab8 	bl	800723c <USB_ReadInterrupts>
 8001ccc:	4603      	mov	r3, r0
 8001cce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001cd2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001cd6:	d112      	bne.n	8001cfe <HAL_PCD_IRQHandler+0x60>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001cd8:	687b      	ldr	r3, [r7, #4]
 8001cda:	681b      	ldr	r3, [r3, #0]
 8001cdc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ce0:	b29a      	uxth	r2, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001cea:	b292      	uxth	r2, r2
 8001cec:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f007 f940 	bl	8008f76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001cf6:	2100      	movs	r1, #0
 8001cf8:	6878      	ldr	r0, [r7, #4]
 8001cfa:	f000 f923 	bl	8001f44 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_PMAOVR))
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	681b      	ldr	r3, [r3, #0]
 8001d02:	4618      	mov	r0, r3
 8001d04:	f005 fa9a 	bl	800723c <USB_ReadInterrupts>
 8001d08:	4603      	mov	r3, r0
 8001d0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001d0e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001d12:	d10b      	bne.n	8001d2c <HAL_PCD_IRQHandler+0x8e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001d14:	687b      	ldr	r3, [r7, #4]
 8001d16:	681b      	ldr	r3, [r3, #0]
 8001d18:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d1c:	b29a      	uxth	r2, r3
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8001d26:	b292      	uxth	r2, r2
 8001d28:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ERR))
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	681b      	ldr	r3, [r3, #0]
 8001d30:	4618      	mov	r0, r3
 8001d32:	f005 fa83 	bl	800723c <USB_ReadInterrupts>
 8001d36:	4603      	mov	r3, r0
 8001d38:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001d3c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001d40:	d10b      	bne.n	8001d5a <HAL_PCD_IRQHandler+0xbc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001d4a:	b29a      	uxth	r2, r3
 8001d4c:	687b      	ldr	r3, [r7, #4]
 8001d4e:	681b      	ldr	r3, [r3, #0]
 8001d50:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001d54:	b292      	uxth	r2, r2
 8001d56:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_WKUP))
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	681b      	ldr	r3, [r3, #0]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f005 fa6c 	bl	800723c <USB_ReadInterrupts>
 8001d64:	4603      	mov	r3, r0
 8001d66:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001d6e:	d126      	bne.n	8001dbe <HAL_PCD_IRQHandler+0x120>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LP_MODE);
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d78:	b29a      	uxth	r2, r3
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f022 0204 	bic.w	r2, r2, #4
 8001d82:	b292      	uxth	r2, r2
 8001d84:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001d90:	b29a      	uxth	r2, r3
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	f022 0208 	bic.w	r2, r2, #8
 8001d9a:	b292      	uxth	r2, r2
 8001d9c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001da0:	6878      	ldr	r0, [r7, #4]
 8001da2:	f007 f921 	bl	8008fe8 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001dae:	b29a      	uxth	r2, r3
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8001db8:	b292      	uxth	r2, r2
 8001dba:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SUSP))
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	681b      	ldr	r3, [r3, #0]
 8001dc2:	4618      	mov	r0, r3
 8001dc4:	f005 fa3a 	bl	800723c <USB_ReadInterrupts>
 8001dc8:	4603      	mov	r3, r0
 8001dca:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001dce:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001dd2:	f040 8082 	bne.w	8001eda <HAL_PCD_IRQHandler+0x23c>
  {
    /* WA: To Clear Wakeup flag if raised with suspend signal */

    /* Store Endpoint register */
    for (i = 0U; i < 8U; i++)
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	77fb      	strb	r3, [r7, #31]
 8001dda:	e010      	b.n	8001dfe <HAL_PCD_IRQHandler+0x160>
    {
      store_ep[i] = PCD_GET_ENDPOINT(hpcd->Instance, i);
 8001ddc:	687b      	ldr	r3, [r7, #4]
 8001dde:	681b      	ldr	r3, [r3, #0]
 8001de0:	461a      	mov	r2, r3
 8001de2:	7ffb      	ldrb	r3, [r7, #31]
 8001de4:	009b      	lsls	r3, r3, #2
 8001de6:	441a      	add	r2, r3
 8001de8:	7ffb      	ldrb	r3, [r7, #31]
 8001dea:	8812      	ldrh	r2, [r2, #0]
 8001dec:	b292      	uxth	r2, r2
 8001dee:	005b      	lsls	r3, r3, #1
 8001df0:	3320      	adds	r3, #32
 8001df2:	443b      	add	r3, r7
 8001df4:	f823 2c14 	strh.w	r2, [r3, #-20]
    for (i = 0U; i < 8U; i++)
 8001df8:	7ffb      	ldrb	r3, [r7, #31]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	77fb      	strb	r3, [r7, #31]
 8001dfe:	7ffb      	ldrb	r3, [r7, #31]
 8001e00:	2b07      	cmp	r3, #7
 8001e02:	d9eb      	bls.n	8001ddc <HAL_PCD_IRQHandler+0x13e>
    }

    /* FORCE RESET */
    hpcd->Instance->CNTR |= (uint16_t)(USB_CNTR_FRES);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e0c:	b29a      	uxth	r2, r3
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f042 0201 	orr.w	r2, r2, #1
 8001e16:	b292      	uxth	r2, r2
 8001e18:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* CLEAR RESET */
    hpcd->Instance->CNTR &= (uint16_t)(~USB_CNTR_FRES);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e24:	b29a      	uxth	r2, r3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	f022 0201 	bic.w	r2, r2, #1
 8001e2e:	b292      	uxth	r2, r2
 8001e30:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* wait for reset flag in ISTR */
    while ((hpcd->Instance->ISTR & USB_ISTR_RESET) == 0U)
 8001e34:	bf00      	nop
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e3e:	b29b      	uxth	r3, r3
 8001e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d0f6      	beq.n	8001e36 <HAL_PCD_IRQHandler+0x198>
    {
    }

    /* Clear Reset Flag */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	681b      	ldr	r3, [r3, #0]
 8001e4c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e5a:	b292      	uxth	r2, r2
 8001e5c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    /* Restore Registre */
    for (i = 0U; i < 8U; i++)
 8001e60:	2300      	movs	r3, #0
 8001e62:	77fb      	strb	r3, [r7, #31]
 8001e64:	e00f      	b.n	8001e86 <HAL_PCD_IRQHandler+0x1e8>
    {
      PCD_SET_ENDPOINT(hpcd->Instance, i, store_ep[i]);
 8001e66:	7ffb      	ldrb	r3, [r7, #31]
 8001e68:	687a      	ldr	r2, [r7, #4]
 8001e6a:	6812      	ldr	r2, [r2, #0]
 8001e6c:	4611      	mov	r1, r2
 8001e6e:	7ffa      	ldrb	r2, [r7, #31]
 8001e70:	0092      	lsls	r2, r2, #2
 8001e72:	440a      	add	r2, r1
 8001e74:	005b      	lsls	r3, r3, #1
 8001e76:	3320      	adds	r3, #32
 8001e78:	443b      	add	r3, r7
 8001e7a:	f833 3c14 	ldrh.w	r3, [r3, #-20]
 8001e7e:	8013      	strh	r3, [r2, #0]
    for (i = 0U; i < 8U; i++)
 8001e80:	7ffb      	ldrb	r3, [r7, #31]
 8001e82:	3301      	adds	r3, #1
 8001e84:	77fb      	strb	r3, [r7, #31]
 8001e86:	7ffb      	ldrb	r3, [r7, #31]
 8001e88:	2b07      	cmp	r3, #7
 8001e8a:	d9ec      	bls.n	8001e66 <HAL_PCD_IRQHandler+0x1c8>
    }

    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001e94:	b29a      	uxth	r2, r3
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	f042 0208 	orr.w	r2, r2, #8
 8001e9e:	b292      	uxth	r2, r2
 8001ea0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001eac:	b29a      	uxth	r2, r3
 8001eae:	687b      	ldr	r3, [r7, #4]
 8001eb0:	681b      	ldr	r3, [r3, #0]
 8001eb2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001eb6:	b292      	uxth	r2, r2
 8001eb8:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LP_MODE;
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	681b      	ldr	r3, [r3, #0]
 8001ec0:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8001ec4:	b29a      	uxth	r2, r3
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f042 0204 	orr.w	r2, r2, #4
 8001ece:	b292      	uxth	r2, r2
 8001ed0:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f007 f86d 	bl	8008fb4 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_SOF))
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4618      	mov	r0, r3
 8001ee0:	f005 f9ac 	bl	800723c <USB_ReadInterrupts>
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001eea:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001eee:	d10e      	bne.n	8001f0e <HAL_PCD_IRQHandler+0x270>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001ef8:	b29a      	uxth	r2, r3
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8001f02:	b292      	uxth	r2, r2
 8001f04:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8001f08:	6878      	ldr	r0, [r7, #4]
 8001f0a:	f007 f826 	bl	8008f5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  if (__HAL_PCD_GET_FLAG(hpcd, USB_ISTR_ESOF))
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	681b      	ldr	r3, [r3, #0]
 8001f12:	4618      	mov	r0, r3
 8001f14:	f005 f992 	bl	800723c <USB_ReadInterrupts>
 8001f18:	4603      	mov	r3, r0
 8001f1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f1e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f22:	d10b      	bne.n	8001f3c <HAL_PCD_IRQHandler+0x29e>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001f36:	b292      	uxth	r2, r2
 8001f38:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8001f3c:	bf00      	nop
 8001f3e:	3720      	adds	r7, #32
 8001f40:	46bd      	mov	sp, r7
 8001f42:	bd80      	pop	{r7, pc}

08001f44 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b082      	sub	sp, #8
 8001f48:	af00      	add	r7, sp, #0
 8001f4a:	6078      	str	r0, [r7, #4]
 8001f4c:	460b      	mov	r3, r1
 8001f4e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8001f56:	2b01      	cmp	r3, #1
 8001f58:	d101      	bne.n	8001f5e <HAL_PCD_SetAddress+0x1a>
 8001f5a:	2302      	movs	r3, #2
 8001f5c:	e013      	b.n	8001f86 <HAL_PCD_SetAddress+0x42>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	2201      	movs	r2, #1
 8001f62:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  hpcd->USB_Address = address;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	78fa      	ldrb	r2, [r7, #3]
 8001f6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	78fa      	ldrb	r2, [r7, #3]
 8001f74:	4611      	mov	r1, r2
 8001f76:	4618      	mov	r0, r3
 8001f78:	f005 f939 	bl	80071ee <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2200      	movs	r2, #0
 8001f80:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8001f84:	2300      	movs	r3, #0
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b084      	sub	sp, #16
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	6078      	str	r0, [r7, #4]
 8001f96:	4608      	mov	r0, r1
 8001f98:	4611      	mov	r1, r2
 8001f9a:	461a      	mov	r2, r3
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	70fb      	strb	r3, [r7, #3]
 8001fa0:	460b      	mov	r3, r1
 8001fa2:	803b      	strh	r3, [r7, #0]
 8001fa4:	4613      	mov	r3, r2
 8001fa6:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001fac:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	da0e      	bge.n	8001fd2 <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001fb4:	78fb      	ldrb	r3, [r7, #3]
 8001fb6:	f003 0307 	and.w	r3, r3, #7
 8001fba:	1c5a      	adds	r2, r3, #1
 8001fbc:	4613      	mov	r3, r2
 8001fbe:	009b      	lsls	r3, r3, #2
 8001fc0:	4413      	add	r3, r2
 8001fc2:	00db      	lsls	r3, r3, #3
 8001fc4:	687a      	ldr	r2, [r7, #4]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001fca:	68fb      	ldr	r3, [r7, #12]
 8001fcc:	2201      	movs	r2, #1
 8001fce:	705a      	strb	r2, [r3, #1]
 8001fd0:	e00e      	b.n	8001ff0 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001fd2:	78fb      	ldrb	r3, [r7, #3]
 8001fd4:	f003 0207 	and.w	r2, r3, #7
 8001fd8:	4613      	mov	r3, r2
 8001fda:	009b      	lsls	r3, r3, #2
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8001fe4:	687a      	ldr	r2, [r7, #4]
 8001fe6:	4413      	add	r3, r2
 8001fe8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001fea:	68fb      	ldr	r3, [r7, #12]
 8001fec:	2200      	movs	r2, #0
 8001fee:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001ff0:	78fb      	ldrb	r3, [r7, #3]
 8001ff2:	f003 0307 	and.w	r3, r3, #7
 8001ff6:	b2da      	uxtb	r2, r3
 8001ff8:	68fb      	ldr	r3, [r7, #12]
 8001ffa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001ffc:	883a      	ldrh	r2, [r7, #0]
 8001ffe:	68fb      	ldr	r3, [r7, #12]
 8002000:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	78ba      	ldrb	r2, [r7, #2]
 8002006:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8002008:	68fb      	ldr	r3, [r7, #12]
 800200a:	785b      	ldrb	r3, [r3, #1]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d004      	beq.n	800201a <HAL_PCD_EP_Open+0x8c>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	781b      	ldrb	r3, [r3, #0]
 8002014:	b29a      	uxth	r2, r3
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	81da      	strh	r2, [r3, #14]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800201a:	78bb      	ldrb	r3, [r7, #2]
 800201c:	2b02      	cmp	r3, #2
 800201e:	d102      	bne.n	8002026 <HAL_PCD_EP_Open+0x98>
  {
    ep->data_pid_start = 0U;
 8002020:	68fb      	ldr	r3, [r7, #12]
 8002022:	2200      	movs	r2, #0
 8002024:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800202c:	2b01      	cmp	r3, #1
 800202e:	d101      	bne.n	8002034 <HAL_PCD_EP_Open+0xa6>
 8002030:	2302      	movs	r3, #2
 8002032:	e00e      	b.n	8002052 <HAL_PCD_EP_Open+0xc4>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	2201      	movs	r2, #1
 8002038:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	68f9      	ldr	r1, [r7, #12]
 8002042:	4618      	mov	r0, r3
 8002044:	f002 fc48 	bl	80048d8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return ret;
 8002050:	7afb      	ldrb	r3, [r7, #11]
}
 8002052:	4618      	mov	r0, r3
 8002054:	3710      	adds	r7, #16
 8002056:	46bd      	mov	sp, r7
 8002058:	bd80      	pop	{r7, pc}

0800205a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800205a:	b580      	push	{r7, lr}
 800205c:	b084      	sub	sp, #16
 800205e:	af00      	add	r7, sp, #0
 8002060:	6078      	str	r0, [r7, #4]
 8002062:	460b      	mov	r3, r1
 8002064:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002066:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800206a:	2b00      	cmp	r3, #0
 800206c:	da0e      	bge.n	800208c <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800206e:	78fb      	ldrb	r3, [r7, #3]
 8002070:	f003 0307 	and.w	r3, r3, #7
 8002074:	1c5a      	adds	r2, r3, #1
 8002076:	4613      	mov	r3, r2
 8002078:	009b      	lsls	r3, r3, #2
 800207a:	4413      	add	r3, r2
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	687a      	ldr	r2, [r7, #4]
 8002080:	4413      	add	r3, r2
 8002082:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2201      	movs	r2, #1
 8002088:	705a      	strb	r2, [r3, #1]
 800208a:	e00e      	b.n	80020aa <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800208c:	78fb      	ldrb	r3, [r7, #3]
 800208e:	f003 0207 	and.w	r2, r3, #7
 8002092:	4613      	mov	r3, r2
 8002094:	009b      	lsls	r3, r3, #2
 8002096:	4413      	add	r3, r2
 8002098:	00db      	lsls	r3, r3, #3
 800209a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800209e:	687a      	ldr	r2, [r7, #4]
 80020a0:	4413      	add	r3, r2
 80020a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80020a4:	68fb      	ldr	r3, [r7, #12]
 80020a6:	2200      	movs	r2, #0
 80020a8:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 80020aa:	78fb      	ldrb	r3, [r7, #3]
 80020ac:	f003 0307 	and.w	r3, r3, #7
 80020b0:	b2da      	uxtb	r2, r3
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 80020bc:	2b01      	cmp	r3, #1
 80020be:	d101      	bne.n	80020c4 <HAL_PCD_EP_Close+0x6a>
 80020c0:	2302      	movs	r3, #2
 80020c2:	e00e      	b.n	80020e2 <HAL_PCD_EP_Close+0x88>
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2201      	movs	r2, #1
 80020c8:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	68f9      	ldr	r1, [r7, #12]
 80020d2:	4618      	mov	r0, r3
 80020d4:	f002 ff6a 	bl	8004fac <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	2200      	movs	r2, #0
 80020dc:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  return HAL_OK;
 80020e0:	2300      	movs	r3, #0
}
 80020e2:	4618      	mov	r0, r3
 80020e4:	3710      	adds	r7, #16
 80020e6:	46bd      	mov	sp, r7
 80020e8:	bd80      	pop	{r7, pc}

080020ea <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80020ea:	b580      	push	{r7, lr}
 80020ec:	b086      	sub	sp, #24
 80020ee:	af00      	add	r7, sp, #0
 80020f0:	60f8      	str	r0, [r7, #12]
 80020f2:	607a      	str	r2, [r7, #4]
 80020f4:	603b      	str	r3, [r7, #0]
 80020f6:	460b      	mov	r3, r1
 80020f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80020fa:	7afb      	ldrb	r3, [r7, #11]
 80020fc:	f003 0207 	and.w	r2, r3, #7
 8002100:	4613      	mov	r3, r2
 8002102:	009b      	lsls	r3, r3, #2
 8002104:	4413      	add	r3, r2
 8002106:	00db      	lsls	r3, r3, #3
 8002108:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800210c:	68fa      	ldr	r2, [r7, #12]
 800210e:	4413      	add	r3, r2
 8002110:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002112:	697b      	ldr	r3, [r7, #20]
 8002114:	687a      	ldr	r2, [r7, #4]
 8002116:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8002118:	697b      	ldr	r3, [r7, #20]
 800211a:	683a      	ldr	r2, [r7, #0]
 800211c:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800211e:	697b      	ldr	r3, [r7, #20]
 8002120:	2200      	movs	r2, #0
 8002122:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	2200      	movs	r2, #0
 8002128:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800212a:	7afb      	ldrb	r3, [r7, #11]
 800212c:	f003 0307 	and.w	r3, r3, #7
 8002130:	b2da      	uxtb	r2, r3
 8002132:	697b      	ldr	r3, [r7, #20]
 8002134:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8002136:	7afb      	ldrb	r3, [r7, #11]
 8002138:	f003 0307 	and.w	r3, r3, #7
 800213c:	2b00      	cmp	r3, #0
 800213e:	d106      	bne.n	800214e <HAL_PCD_EP_Receive+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	6979      	ldr	r1, [r7, #20]
 8002146:	4618      	mov	r0, r3
 8002148:	f003 f91c 	bl	8005384 <USB_EPStartXfer>
 800214c:	e005      	b.n	800215a <HAL_PCD_EP_Receive+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	6979      	ldr	r1, [r7, #20]
 8002154:	4618      	mov	r0, r3
 8002156:	f003 f915 	bl	8005384 <USB_EPStartXfer>
  }

  return HAL_OK;
 800215a:	2300      	movs	r3, #0
}
 800215c:	4618      	mov	r0, r3
 800215e:	3718      	adds	r7, #24
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}

08002164 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002164:	b480      	push	{r7}
 8002166:	b083      	sub	sp, #12
 8002168:	af00      	add	r7, sp, #0
 800216a:	6078      	str	r0, [r7, #4]
 800216c:	460b      	mov	r3, r1
 800216e:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8002170:	78fb      	ldrb	r3, [r7, #3]
 8002172:	f003 0207 	and.w	r2, r3, #7
 8002176:	6879      	ldr	r1, [r7, #4]
 8002178:	4613      	mov	r3, r2
 800217a:	009b      	lsls	r3, r3, #2
 800217c:	4413      	add	r3, r2
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	440b      	add	r3, r1
 8002182:	f503 73c2 	add.w	r3, r3, #388	; 0x184
 8002186:	681b      	ldr	r3, [r3, #0]
}
 8002188:	4618      	mov	r0, r3
 800218a:	370c      	adds	r7, #12
 800218c:	46bd      	mov	sp, r7
 800218e:	bc80      	pop	{r7}
 8002190:	4770      	bx	lr

08002192 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002192:	b580      	push	{r7, lr}
 8002194:	b086      	sub	sp, #24
 8002196:	af00      	add	r7, sp, #0
 8002198:	60f8      	str	r0, [r7, #12]
 800219a:	607a      	str	r2, [r7, #4]
 800219c:	603b      	str	r3, [r7, #0]
 800219e:	460b      	mov	r3, r1
 80021a0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80021a2:	7afb      	ldrb	r3, [r7, #11]
 80021a4:	f003 0307 	and.w	r3, r3, #7
 80021a8:	1c5a      	adds	r2, r3, #1
 80021aa:	4613      	mov	r3, r2
 80021ac:	009b      	lsls	r3, r3, #2
 80021ae:	4413      	add	r3, r2
 80021b0:	00db      	lsls	r3, r3, #3
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	4413      	add	r3, r2
 80021b6:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80021b8:	697b      	ldr	r3, [r7, #20]
 80021ba:	687a      	ldr	r2, [r7, #4]
 80021bc:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80021be:	697b      	ldr	r3, [r7, #20]
 80021c0:	683a      	ldr	r2, [r7, #0]
 80021c2:	619a      	str	r2, [r3, #24]
#if defined (USB)
  ep->xfer_fill_db = 1U;
 80021c4:	697b      	ldr	r3, [r7, #20]
 80021c6:	2201      	movs	r2, #1
 80021c8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  ep->xfer_len_db = len;
 80021cc:	697b      	ldr	r3, [r7, #20]
 80021ce:	683a      	ldr	r2, [r7, #0]
 80021d0:	621a      	str	r2, [r3, #32]
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 80021d2:	697b      	ldr	r3, [r7, #20]
 80021d4:	2200      	movs	r2, #0
 80021d6:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 80021d8:	697b      	ldr	r3, [r7, #20]
 80021da:	2201      	movs	r2, #1
 80021dc:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80021de:	7afb      	ldrb	r3, [r7, #11]
 80021e0:	f003 0307 	and.w	r3, r3, #7
 80021e4:	b2da      	uxtb	r2, r3
 80021e6:	697b      	ldr	r3, [r7, #20]
 80021e8:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80021ea:	7afb      	ldrb	r3, [r7, #11]
 80021ec:	f003 0307 	and.w	r3, r3, #7
 80021f0:	2b00      	cmp	r3, #0
 80021f2:	d106      	bne.n	8002202 <HAL_PCD_EP_Transmit+0x70>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	681b      	ldr	r3, [r3, #0]
 80021f8:	6979      	ldr	r1, [r7, #20]
 80021fa:	4618      	mov	r0, r3
 80021fc:	f003 f8c2 	bl	8005384 <USB_EPStartXfer>
 8002200:	e005      	b.n	800220e <HAL_PCD_EP_Transmit+0x7c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6979      	ldr	r1, [r7, #20]
 8002208:	4618      	mov	r0, r3
 800220a:	f003 f8bb 	bl	8005384 <USB_EPStartXfer>
  }

  return HAL_OK;
 800220e:	2300      	movs	r3, #0
}
 8002210:	4618      	mov	r0, r3
 8002212:	3718      	adds	r7, #24
 8002214:	46bd      	mov	sp, r7
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b084      	sub	sp, #16
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	460b      	mov	r3, r1
 8002222:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8002224:	78fb      	ldrb	r3, [r7, #3]
 8002226:	f003 0207 	and.w	r2, r3, #7
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	685b      	ldr	r3, [r3, #4]
 800222e:	429a      	cmp	r2, r3
 8002230:	d901      	bls.n	8002236 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e04c      	b.n	80022d0 <HAL_PCD_EP_SetStall+0xb8>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002236:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800223a:	2b00      	cmp	r3, #0
 800223c:	da0e      	bge.n	800225c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800223e:	78fb      	ldrb	r3, [r7, #3]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	1c5a      	adds	r2, r3, #1
 8002246:	4613      	mov	r3, r2
 8002248:	009b      	lsls	r3, r3, #2
 800224a:	4413      	add	r3, r2
 800224c:	00db      	lsls	r3, r3, #3
 800224e:	687a      	ldr	r2, [r7, #4]
 8002250:	4413      	add	r3, r2
 8002252:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002254:	68fb      	ldr	r3, [r7, #12]
 8002256:	2201      	movs	r2, #1
 8002258:	705a      	strb	r2, [r3, #1]
 800225a:	e00c      	b.n	8002276 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800225c:	78fa      	ldrb	r2, [r7, #3]
 800225e:	4613      	mov	r3, r2
 8002260:	009b      	lsls	r3, r3, #2
 8002262:	4413      	add	r3, r2
 8002264:	00db      	lsls	r3, r3, #3
 8002266:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	4413      	add	r3, r2
 800226e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	2200      	movs	r2, #0
 8002274:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	2201      	movs	r2, #1
 800227a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800227c:	78fb      	ldrb	r3, [r7, #3]
 800227e:	f003 0307 	and.w	r3, r3, #7
 8002282:	b2da      	uxtb	r2, r3
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 800228e:	2b01      	cmp	r3, #1
 8002290:	d101      	bne.n	8002296 <HAL_PCD_EP_SetStall+0x7e>
 8002292:	2302      	movs	r3, #2
 8002294:	e01c      	b.n	80022d0 <HAL_PCD_EP_SetStall+0xb8>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	2201      	movs	r2, #1
 800229a:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	681b      	ldr	r3, [r3, #0]
 80022a2:	68f9      	ldr	r1, [r7, #12]
 80022a4:	4618      	mov	r0, r3
 80022a6:	f004 fea5 	bl	8006ff4 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80022aa:	78fb      	ldrb	r3, [r7, #3]
 80022ac:	f003 0307 	and.w	r3, r3, #7
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d108      	bne.n	80022c6 <HAL_PCD_EP_SetStall+0xae>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	681a      	ldr	r2, [r3, #0]
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 80022be:	4619      	mov	r1, r3
 80022c0:	4610      	mov	r0, r2
 80022c2:	f004 ffca 	bl	800725a <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2200      	movs	r2, #0
 80022ca:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 80022ce:	2300      	movs	r3, #0
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3710      	adds	r7, #16
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd80      	pop	{r7, pc}

080022d8 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80022d8:	b580      	push	{r7, lr}
 80022da:	b084      	sub	sp, #16
 80022dc:	af00      	add	r7, sp, #0
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80022e4:	78fb      	ldrb	r3, [r7, #3]
 80022e6:	f003 020f 	and.w	r2, r3, #15
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	685b      	ldr	r3, [r3, #4]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d901      	bls.n	80022f6 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e040      	b.n	8002378 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80022f6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	da0e      	bge.n	800231c <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80022fe:	78fb      	ldrb	r3, [r7, #3]
 8002300:	f003 0307 	and.w	r3, r3, #7
 8002304:	1c5a      	adds	r2, r3, #1
 8002306:	4613      	mov	r3, r2
 8002308:	009b      	lsls	r3, r3, #2
 800230a:	4413      	add	r3, r2
 800230c:	00db      	lsls	r3, r3, #3
 800230e:	687a      	ldr	r2, [r7, #4]
 8002310:	4413      	add	r3, r2
 8002312:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	2201      	movs	r2, #1
 8002318:	705a      	strb	r2, [r3, #1]
 800231a:	e00e      	b.n	800233a <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800231c:	78fb      	ldrb	r3, [r7, #3]
 800231e:	f003 0207 	and.w	r2, r3, #7
 8002322:	4613      	mov	r3, r2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 800232e:	687a      	ldr	r2, [r7, #4]
 8002330:	4413      	add	r3, r2
 8002332:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	2200      	movs	r2, #0
 8002338:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	2200      	movs	r2, #0
 800233e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002340:	78fb      	ldrb	r3, [r7, #3]
 8002342:	f003 0307 	and.w	r3, r3, #7
 8002346:	b2da      	uxtb	r2, r3
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8002352:	2b01      	cmp	r3, #1
 8002354:	d101      	bne.n	800235a <HAL_PCD_EP_ClrStall+0x82>
 8002356:	2302      	movs	r3, #2
 8002358:	e00e      	b.n	8002378 <HAL_PCD_EP_ClrStall+0xa0>
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	2201      	movs	r2, #1
 800235e:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002362:	687b      	ldr	r3, [r7, #4]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	68f9      	ldr	r1, [r7, #12]
 8002368:	4618      	mov	r0, r3
 800236a:	f004 fe93 	bl	8007094 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 22a8 	strb.w	r2, [r3, #680]	; 0x2a8

  return HAL_OK;
 8002376:	2300      	movs	r3, #0
}
 8002378:	4618      	mov	r0, r3
 800237a:	3710      	adds	r7, #16
 800237c:	46bd      	mov	sp, r7
 800237e:	bd80      	pop	{r7, pc}

08002380 <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8002380:	b580      	push	{r7, lr}
 8002382:	b08e      	sub	sp, #56	; 0x38
 8002384:	af00      	add	r7, sp, #0
 8002386:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep;
  uint16_t count, wIstr, wEPVal, TxByteNbre;
  uint8_t epindex;

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002388:	e2ec      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
  {
    wIstr = hpcd->Instance->ISTR;
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8002392:	85fb      	strh	r3, [r7, #46]	; 0x2e

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8002394:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002396:	b2db      	uxtb	r3, r3
 8002398:	f003 030f 	and.w	r3, r3, #15
 800239c:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    if (epindex == 0U)
 80023a0:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	f040 8161 	bne.w	800266c <PCD_EP_ISR_Handler+0x2ec>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 80023aa:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 80023ac:	f003 0310 	and.w	r3, r3, #16
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d152      	bne.n	800245a <PCD_EP_ISR_Handler+0xda>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	881b      	ldrh	r3, [r3, #0]
 80023ba:	b29b      	uxth	r3, r3
 80023bc:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80023c0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80023c4:	81fb      	strh	r3, [r7, #14]
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	89fb      	ldrh	r3, [r7, #14]
 80023cc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80023d0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80023d4:	b29b      	uxth	r3, r3
 80023d6:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80023d8:	687b      	ldr	r3, [r7, #4]
 80023da:	3328      	adds	r3, #40	; 0x28
 80023dc:	627b      	str	r3, [r7, #36]	; 0x24

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80023e6:	b29b      	uxth	r3, r3
 80023e8:	461a      	mov	r2, r3
 80023ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80023ec:	781b      	ldrb	r3, [r3, #0]
 80023ee:	00db      	lsls	r3, r3, #3
 80023f0:	4413      	add	r3, r2
 80023f2:	3302      	adds	r3, #2
 80023f4:	005b      	lsls	r3, r3, #1
 80023f6:	687a      	ldr	r2, [r7, #4]
 80023f8:	6812      	ldr	r2, [r2, #0]
 80023fa:	4413      	add	r3, r2
 80023fc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002400:	881b      	ldrh	r3, [r3, #0]
 8002402:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8002406:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002408:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800240a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800240c:	695a      	ldr	r2, [r3, #20]
 800240e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002410:	69db      	ldr	r3, [r3, #28]
 8002412:	441a      	add	r2, r3
 8002414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002416:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8002418:	2100      	movs	r1, #0
 800241a:	6878      	ldr	r0, [r7, #4]
 800241c:	f006 fd83 	bl	8008f26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002426:	b2db      	uxtb	r3, r3
 8002428:	2b00      	cmp	r3, #0
 800242a:	f000 829b 	beq.w	8002964 <PCD_EP_ISR_Handler+0x5e4>
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	699b      	ldr	r3, [r3, #24]
 8002432:	2b00      	cmp	r3, #0
 8002434:	f040 8296 	bne.w	8002964 <PCD_EP_ISR_Handler+0x5e4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800243e:	b2db      	uxtb	r3, r3
 8002440:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002444:	b2da      	uxtb	r2, r3
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	b292      	uxth	r2, r2
 800244c:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	2200      	movs	r2, #0
 8002454:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002458:	e284      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8002460:	627b      	str	r3, [r7, #36]	; 0x24
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	881b      	ldrh	r3, [r3, #0]
 8002468:	857b      	strh	r3, [r7, #42]	; 0x2a

        if ((wEPVal & USB_EP_SETUP) != 0U)
 800246a:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800246c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002470:	2b00      	cmp	r3, #0
 8002472:	d034      	beq.n	80024de <PCD_EP_ISR_Handler+0x15e>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002474:	687b      	ldr	r3, [r7, #4]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800247c:	b29b      	uxth	r3, r3
 800247e:	461a      	mov	r2, r3
 8002480:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	00db      	lsls	r3, r3, #3
 8002486:	4413      	add	r3, r2
 8002488:	3306      	adds	r3, #6
 800248a:	005b      	lsls	r3, r3, #1
 800248c:	687a      	ldr	r2, [r7, #4]
 800248e:	6812      	ldr	r2, [r2, #0]
 8002490:	4413      	add	r3, r2
 8002492:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002496:	881b      	ldrh	r3, [r3, #0]
 8002498:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800249c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800249e:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6818      	ldr	r0, [r3, #0]
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	f503 712c 	add.w	r1, r3, #688	; 0x2b0
 80024aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024ac:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80024ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80024b0:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80024b2:	b29b      	uxth	r3, r3
 80024b4:	f004 ff21 	bl	80072fa <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	881b      	ldrh	r3, [r3, #0]
 80024be:	b29a      	uxth	r2, r3
 80024c0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80024c4:	4013      	ands	r3, r2
 80024c6:	823b      	strh	r3, [r7, #16]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	8a3a      	ldrh	r2, [r7, #16]
 80024ce:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80024d2:	b292      	uxth	r2, r2
 80024d4:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80024d6:	6878      	ldr	r0, [r7, #4]
 80024d8:	f006 fcf8 	bl	8008ecc <HAL_PCD_SetupStageCallback>
 80024dc:	e242      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80024de:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	f280 823e 	bge.w	8002964 <PCD_EP_ISR_Handler+0x5e4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	881b      	ldrh	r3, [r3, #0]
 80024ee:	b29a      	uxth	r2, r3
 80024f0:	f640 738f 	movw	r3, #3983	; 0xf8f
 80024f4:	4013      	ands	r3, r2
 80024f6:	83bb      	strh	r3, [r7, #28]
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	8bba      	ldrh	r2, [r7, #28]
 80024fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8002502:	b292      	uxth	r2, r2
 8002504:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800250e:	b29b      	uxth	r3, r3
 8002510:	461a      	mov	r2, r3
 8002512:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002514:	781b      	ldrb	r3, [r3, #0]
 8002516:	00db      	lsls	r3, r3, #3
 8002518:	4413      	add	r3, r2
 800251a:	3306      	adds	r3, #6
 800251c:	005b      	lsls	r3, r3, #1
 800251e:	687a      	ldr	r2, [r7, #4]
 8002520:	6812      	ldr	r2, [r2, #0]
 8002522:	4413      	add	r3, r2
 8002524:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002528:	881b      	ldrh	r3, [r3, #0]
 800252a:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800252e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002530:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8002532:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002534:	69db      	ldr	r3, [r3, #28]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d019      	beq.n	800256e <PCD_EP_ISR_Handler+0x1ee>
 800253a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800253c:	695b      	ldr	r3, [r3, #20]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d015      	beq.n	800256e <PCD_EP_ISR_Handler+0x1ee>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	6818      	ldr	r0, [r3, #0]
 8002546:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002548:	6959      	ldr	r1, [r3, #20]
 800254a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800254c:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 800254e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002550:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8002552:	b29b      	uxth	r3, r3
 8002554:	f004 fed1 	bl	80072fa <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8002558:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255a:	695a      	ldr	r2, [r3, #20]
 800255c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800255e:	69db      	ldr	r3, [r3, #28]
 8002560:	441a      	add	r2, r3
 8002562:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002564:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8002566:	2100      	movs	r1, #0
 8002568:	6878      	ldr	r0, [r7, #4]
 800256a:	f006 fcc1 	bl	8008ef0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	881b      	ldrh	r3, [r3, #0]
 8002574:	b29b      	uxth	r3, r3
 8002576:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800257a:	2b00      	cmp	r3, #0
 800257c:	f040 81f2 	bne.w	8002964 <PCD_EP_ISR_Handler+0x5e4>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8002580:	687b      	ldr	r3, [r7, #4]
 8002582:	681b      	ldr	r3, [r3, #0]
 8002584:	61bb      	str	r3, [r7, #24]
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800258e:	b29b      	uxth	r3, r3
 8002590:	461a      	mov	r2, r3
 8002592:	69bb      	ldr	r3, [r7, #24]
 8002594:	4413      	add	r3, r2
 8002596:	61bb      	str	r3, [r7, #24]
 8002598:	69bb      	ldr	r3, [r7, #24]
 800259a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 800259e:	617b      	str	r3, [r7, #20]
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d112      	bne.n	80025ce <PCD_EP_ISR_Handler+0x24e>
 80025a8:	697b      	ldr	r3, [r7, #20]
 80025aa:	881b      	ldrh	r3, [r3, #0]
 80025ac:	b29b      	uxth	r3, r3
 80025ae:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80025b2:	b29a      	uxth	r2, r3
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	801a      	strh	r2, [r3, #0]
 80025b8:	697b      	ldr	r3, [r7, #20]
 80025ba:	881b      	ldrh	r3, [r3, #0]
 80025bc:	b29b      	uxth	r3, r3
 80025be:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80025c2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80025c6:	b29a      	uxth	r2, r3
 80025c8:	697b      	ldr	r3, [r7, #20]
 80025ca:	801a      	strh	r2, [r3, #0]
 80025cc:	e02f      	b.n	800262e <PCD_EP_ISR_Handler+0x2ae>
 80025ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d0:	691b      	ldr	r3, [r3, #16]
 80025d2:	2b3e      	cmp	r3, #62	; 0x3e
 80025d4:	d813      	bhi.n	80025fe <PCD_EP_ISR_Handler+0x27e>
 80025d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025d8:	691b      	ldr	r3, [r3, #16]
 80025da:	085b      	lsrs	r3, r3, #1
 80025dc:	633b      	str	r3, [r7, #48]	; 0x30
 80025de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025e0:	691b      	ldr	r3, [r3, #16]
 80025e2:	f003 0301 	and.w	r3, r3, #1
 80025e6:	2b00      	cmp	r3, #0
 80025e8:	d002      	beq.n	80025f0 <PCD_EP_ISR_Handler+0x270>
 80025ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025ec:	3301      	adds	r3, #1
 80025ee:	633b      	str	r3, [r7, #48]	; 0x30
 80025f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80025f2:	b29b      	uxth	r3, r3
 80025f4:	029b      	lsls	r3, r3, #10
 80025f6:	b29a      	uxth	r2, r3
 80025f8:	697b      	ldr	r3, [r7, #20]
 80025fa:	801a      	strh	r2, [r3, #0]
 80025fc:	e017      	b.n	800262e <PCD_EP_ISR_Handler+0x2ae>
 80025fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002600:	691b      	ldr	r3, [r3, #16]
 8002602:	095b      	lsrs	r3, r3, #5
 8002604:	633b      	str	r3, [r7, #48]	; 0x30
 8002606:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002608:	691b      	ldr	r3, [r3, #16]
 800260a:	f003 031f 	and.w	r3, r3, #31
 800260e:	2b00      	cmp	r3, #0
 8002610:	d102      	bne.n	8002618 <PCD_EP_ISR_Handler+0x298>
 8002612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002614:	3b01      	subs	r3, #1
 8002616:	633b      	str	r3, [r7, #48]	; 0x30
 8002618:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800261a:	b29b      	uxth	r3, r3
 800261c:	029b      	lsls	r3, r3, #10
 800261e:	b29b      	uxth	r3, r3
 8002620:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002624:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002628:	b29a      	uxth	r2, r3
 800262a:	697b      	ldr	r3, [r7, #20]
 800262c:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	881b      	ldrh	r3, [r3, #0]
 8002634:	b29b      	uxth	r3, r3
 8002636:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800263a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800263e:	827b      	strh	r3, [r7, #18]
 8002640:	8a7b      	ldrh	r3, [r7, #18]
 8002642:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8002646:	827b      	strh	r3, [r7, #18]
 8002648:	8a7b      	ldrh	r3, [r7, #18]
 800264a:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 800264e:	827b      	strh	r3, [r7, #18]
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	681a      	ldr	r2, [r3, #0]
 8002654:	8a7b      	ldrh	r3, [r7, #18]
 8002656:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800265a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800265e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002662:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002666:	b29b      	uxth	r3, r3
 8002668:	8013      	strh	r3, [r2, #0]
 800266a:	e17b      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	461a      	mov	r2, r3
 8002672:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	4413      	add	r3, r2
 800267a:	881b      	ldrh	r3, [r3, #0]
 800267c:	857b      	strh	r3, [r7, #42]	; 0x2a

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800267e:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	; 0x2a
 8002682:	2b00      	cmp	r3, #0
 8002684:	f280 80ea 	bge.w	800285c <PCD_EP_ISR_Handler+0x4dc>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	461a      	mov	r2, r3
 800268e:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002692:	009b      	lsls	r3, r3, #2
 8002694:	4413      	add	r3, r2
 8002696:	881b      	ldrh	r3, [r3, #0]
 8002698:	b29a      	uxth	r2, r3
 800269a:	f640 738f 	movw	r3, #3983	; 0xf8f
 800269e:	4013      	ands	r3, r2
 80026a0:	853b      	strh	r3, [r7, #40]	; 0x28
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	461a      	mov	r2, r3
 80026a8:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80026ac:	009b      	lsls	r3, r3, #2
 80026ae:	4413      	add	r3, r2
 80026b0:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80026b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80026b6:	b292      	uxth	r2, r2
 80026b8:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80026ba:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	00db      	lsls	r3, r3, #3
 80026c6:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 80026ca:	687a      	ldr	r2, [r7, #4]
 80026cc:	4413      	add	r3, r2
 80026ce:	627b      	str	r3, [r7, #36]	; 0x24

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 80026d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026d2:	7b1b      	ldrb	r3, [r3, #12]
 80026d4:	2b00      	cmp	r3, #0
 80026d6:	d122      	bne.n	800271e <PCD_EP_ISR_Handler+0x39e>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80026e0:	b29b      	uxth	r3, r3
 80026e2:	461a      	mov	r2, r3
 80026e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80026e6:	781b      	ldrb	r3, [r3, #0]
 80026e8:	00db      	lsls	r3, r3, #3
 80026ea:	4413      	add	r3, r2
 80026ec:	3306      	adds	r3, #6
 80026ee:	005b      	lsls	r3, r3, #1
 80026f0:	687a      	ldr	r2, [r7, #4]
 80026f2:	6812      	ldr	r2, [r2, #0]
 80026f4:	4413      	add	r3, r2
 80026f6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80026fa:	881b      	ldrh	r3, [r3, #0]
 80026fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002700:	86fb      	strh	r3, [r7, #54]	; 0x36

          if (count != 0U)
 8002702:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002704:	2b00      	cmp	r3, #0
 8002706:	f000 8087 	beq.w	8002818 <PCD_EP_ISR_Handler+0x498>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	6818      	ldr	r0, [r3, #0]
 800270e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002710:	6959      	ldr	r1, [r3, #20]
 8002712:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002714:	88da      	ldrh	r2, [r3, #6]
 8002716:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002718:	f004 fdef 	bl	80072fa <USB_ReadPMA>
 800271c:	e07c      	b.n	8002818 <PCD_EP_ISR_Handler+0x498>
          }
        }
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 800271e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002720:	78db      	ldrb	r3, [r3, #3]
 8002722:	2b02      	cmp	r3, #2
 8002724:	d108      	bne.n	8002738 <PCD_EP_ISR_Handler+0x3b8>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8002726:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8002728:	461a      	mov	r2, r3
 800272a:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800272c:	6878      	ldr	r0, [r7, #4]
 800272e:	f000 f927 	bl	8002980 <HAL_PCD_EP_DB_Receive>
 8002732:	4603      	mov	r3, r0
 8002734:	86fb      	strh	r3, [r7, #54]	; 0x36
 8002736:	e06f      	b.n	8002818 <PCD_EP_ISR_Handler+0x498>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	461a      	mov	r2, r3
 800273e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002740:	781b      	ldrb	r3, [r3, #0]
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	4413      	add	r3, r2
 8002746:	881b      	ldrh	r3, [r3, #0]
 8002748:	b29b      	uxth	r3, r3
 800274a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800274e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002752:	847b      	strh	r3, [r7, #34]	; 0x22
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	461a      	mov	r2, r3
 800275a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800275c:	781b      	ldrb	r3, [r3, #0]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	441a      	add	r2, r3
 8002762:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8002764:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002768:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800276c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002770:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002774:	b29b      	uxth	r3, r3
 8002776:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	461a      	mov	r2, r3
 800277e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002780:	781b      	ldrb	r3, [r3, #0]
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	4413      	add	r3, r2
 8002786:	881b      	ldrh	r3, [r3, #0]
 8002788:	b29b      	uxth	r3, r3
 800278a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800278e:	2b00      	cmp	r3, #0
 8002790:	d021      	beq.n	80027d6 <PCD_EP_ISR_Handler+0x456>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800279a:	b29b      	uxth	r3, r3
 800279c:	461a      	mov	r2, r3
 800279e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027a0:	781b      	ldrb	r3, [r3, #0]
 80027a2:	00db      	lsls	r3, r3, #3
 80027a4:	4413      	add	r3, r2
 80027a6:	3302      	adds	r3, #2
 80027a8:	005b      	lsls	r3, r3, #1
 80027aa:	687a      	ldr	r2, [r7, #4]
 80027ac:	6812      	ldr	r2, [r2, #0]
 80027ae:	4413      	add	r3, r2
 80027b0:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027b4:	881b      	ldrh	r3, [r3, #0]
 80027b6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027ba:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 80027bc:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027be:	2b00      	cmp	r3, #0
 80027c0:	d02a      	beq.n	8002818 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027c8:	6959      	ldr	r1, [r3, #20]
 80027ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027cc:	891a      	ldrh	r2, [r3, #8]
 80027ce:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 80027d0:	f004 fd93 	bl	80072fa <USB_ReadPMA>
 80027d4:	e020      	b.n	8002818 <PCD_EP_ISR_Handler+0x498>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80027de:	b29b      	uxth	r3, r3
 80027e0:	461a      	mov	r2, r3
 80027e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80027e4:	781b      	ldrb	r3, [r3, #0]
 80027e6:	00db      	lsls	r3, r3, #3
 80027e8:	4413      	add	r3, r2
 80027ea:	3306      	adds	r3, #6
 80027ec:	005b      	lsls	r3, r3, #1
 80027ee:	687a      	ldr	r2, [r7, #4]
 80027f0:	6812      	ldr	r2, [r2, #0]
 80027f2:	4413      	add	r3, r2
 80027f4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80027f8:	881b      	ldrh	r3, [r3, #0]
 80027fa:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80027fe:	86fb      	strh	r3, [r7, #54]	; 0x36

              if (count != 0U)
 8002800:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002802:	2b00      	cmp	r3, #0
 8002804:	d008      	beq.n	8002818 <PCD_EP_ISR_Handler+0x498>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	6818      	ldr	r0, [r3, #0]
 800280a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800280c:	6959      	ldr	r1, [r3, #20]
 800280e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002810:	895a      	ldrh	r2, [r3, #10]
 8002812:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8002814:	f004 fd71 	bl	80072fa <USB_ReadPMA>
              }
            }
          }
        }
        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002818:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800281a:	69da      	ldr	r2, [r3, #28]
 800281c:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800281e:	441a      	add	r2, r3
 8002820:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002822:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002824:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002826:	695a      	ldr	r2, [r3, #20]
 8002828:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 800282a:	441a      	add	r2, r3
 800282c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800282e:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002830:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002832:	699b      	ldr	r3, [r3, #24]
 8002834:	2b00      	cmp	r3, #0
 8002836:	d004      	beq.n	8002842 <PCD_EP_ISR_Handler+0x4c2>
 8002838:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 800283a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800283c:	691b      	ldr	r3, [r3, #16]
 800283e:	429a      	cmp	r2, r3
 8002840:	d206      	bcs.n	8002850 <PCD_EP_ISR_Handler+0x4d0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8002842:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002844:	781b      	ldrb	r3, [r3, #0]
 8002846:	4619      	mov	r1, r3
 8002848:	6878      	ldr	r0, [r7, #4]
 800284a:	f006 fb51 	bl	8008ef0 <HAL_PCD_DataOutStageCallback>
 800284e:	e005      	b.n	800285c <PCD_EP_ISR_Handler+0x4dc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002856:	4618      	mov	r0, r3
 8002858:	f002 fd94 	bl	8005384 <USB_EPStartXfer>
        }

      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 800285c:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800285e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002862:	2b00      	cmp	r3, #0
 8002864:	d07e      	beq.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
      {
        ep = &hpcd->IN_ep[epindex];
 8002866:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 800286a:	1c5a      	adds	r2, r3, #1
 800286c:	4613      	mov	r3, r2
 800286e:	009b      	lsls	r3, r3, #2
 8002870:	4413      	add	r3, r2
 8002872:	00db      	lsls	r3, r3, #3
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	4413      	add	r3, r2
 8002878:	627b      	str	r3, [r7, #36]	; 0x24

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	461a      	mov	r2, r3
 8002880:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	4413      	add	r3, r2
 8002888:	881b      	ldrh	r3, [r3, #0]
 800288a:	b29b      	uxth	r3, r3
 800288c:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 8002890:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002894:	843b      	strh	r3, [r7, #32]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	461a      	mov	r2, r3
 800289c:	f897 302d 	ldrb.w	r3, [r7, #45]	; 0x2d
 80028a0:	009b      	lsls	r3, r3, #2
 80028a2:	441a      	add	r2, r3
 80028a4:	8c3b      	ldrh	r3, [r7, #32]
 80028a6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80028aa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80028ae:	b29b      	uxth	r3, r3
 80028b0:	8013      	strh	r3, [r2, #0]

        /* Manage all non bulk/isoc transaction Bulk Single Buffer Transaction */
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	78db      	ldrb	r3, [r3, #3]
 80028b6:	2b03      	cmp	r3, #3
 80028b8:	d00c      	beq.n	80028d4 <PCD_EP_ISR_Handler+0x554>
 80028ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028bc:	78db      	ldrb	r3, [r3, #3]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d008      	beq.n	80028d4 <PCD_EP_ISR_Handler+0x554>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80028c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028c4:	78db      	ldrb	r3, [r3, #3]
        if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_CTRL) ||
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d146      	bne.n	8002958 <PCD_EP_ISR_Handler+0x5d8>
           ((ep->type == EP_TYPE_BULK) && ((wEPVal & USB_EP_KIND) == 0U)))
 80028ca:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80028cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d141      	bne.n	8002958 <PCD_EP_ISR_Handler+0x5d8>
        {
          /* multi-packet on the NON control IN endpoint */
          TxByteNbre = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80028dc:	b29b      	uxth	r3, r3
 80028de:	461a      	mov	r2, r3
 80028e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028e2:	781b      	ldrb	r3, [r3, #0]
 80028e4:	00db      	lsls	r3, r3, #3
 80028e6:	4413      	add	r3, r2
 80028e8:	3302      	adds	r3, #2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	687a      	ldr	r2, [r7, #4]
 80028ee:	6812      	ldr	r2, [r2, #0]
 80028f0:	4413      	add	r3, r2
 80028f2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80028f6:	881b      	ldrh	r3, [r3, #0]
 80028f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80028fc:	83fb      	strh	r3, [r7, #30]

          if (ep->xfer_len > TxByteNbre)
 80028fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002900:	699a      	ldr	r2, [r3, #24]
 8002902:	8bfb      	ldrh	r3, [r7, #30]
 8002904:	429a      	cmp	r2, r3
 8002906:	d906      	bls.n	8002916 <PCD_EP_ISR_Handler+0x596>
          {
            ep->xfer_len -= TxByteNbre;
 8002908:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800290a:	699a      	ldr	r2, [r3, #24]
 800290c:	8bfb      	ldrh	r3, [r7, #30]
 800290e:	1ad2      	subs	r2, r2, r3
 8002910:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002912:	619a      	str	r2, [r3, #24]
 8002914:	e002      	b.n	800291c <PCD_EP_ISR_Handler+0x59c>
          }
          else
          {
            ep->xfer_len = 0U;
 8002916:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002918:	2200      	movs	r2, #0
 800291a:	619a      	str	r2, [r3, #24]
          }

          /* Zero Length Packet? */
          if (ep->xfer_len == 0U)
 800291c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800291e:	699b      	ldr	r3, [r3, #24]
 8002920:	2b00      	cmp	r3, #0
 8002922:	d106      	bne.n	8002932 <PCD_EP_ISR_Handler+0x5b2>
          {
            /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, ep->num);
#else
            HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002924:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	4619      	mov	r1, r3
 800292a:	6878      	ldr	r0, [r7, #4]
 800292c:	f006 fafb 	bl	8008f26 <HAL_PCD_DataInStageCallback>
 8002930:	e018      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          else
          {
            /* Transfer is not yet Done */
            ep->xfer_buff += TxByteNbre;
 8002932:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002934:	695a      	ldr	r2, [r3, #20]
 8002936:	8bfb      	ldrh	r3, [r7, #30]
 8002938:	441a      	add	r2, r3
 800293a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800293c:	615a      	str	r2, [r3, #20]
            ep->xfer_count += TxByteNbre;
 800293e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002940:	69da      	ldr	r2, [r3, #28]
 8002942:	8bfb      	ldrh	r3, [r7, #30]
 8002944:	441a      	add	r2, r3
 8002946:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002948:	61da      	str	r2, [r3, #28]
            (void)USB_EPStartXfer(hpcd->Instance, ep);
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8002950:	4618      	mov	r0, r3
 8002952:	f002 fd17 	bl	8005384 <USB_EPStartXfer>
          if (ep->xfer_len == 0U)
 8002956:	e005      	b.n	8002964 <PCD_EP_ISR_Handler+0x5e4>
          }
        }
        /* Double Buffer Iso/bulk IN (bulk transfer Len > Ep_Mps) */
        else
        {
          (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002958:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 800295a:	461a      	mov	r2, r3
 800295c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800295e:	6878      	ldr	r0, [r7, #4]
 8002960:	f000 f91b 	bl	8002b9a <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800296c:	b29b      	uxth	r3, r3
 800296e:	b21b      	sxth	r3, r3
 8002970:	2b00      	cmp	r3, #0
 8002972:	f6ff ad0a 	blt.w	800238a <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002976:	2300      	movs	r3, #0
}
 8002978:	4618      	mov	r0, r3
 800297a:	3738      	adds	r7, #56	; 0x38
 800297c:	46bd      	mov	sp, r7
 800297e:	bd80      	pop	{r7, pc}

08002980 <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	b088      	sub	sp, #32
 8002984:	af00      	add	r7, sp, #0
 8002986:	60f8      	str	r0, [r7, #12]
 8002988:	60b9      	str	r1, [r7, #8]
 800298a:	4613      	mov	r3, r2
 800298c:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800298e:	88fb      	ldrh	r3, [r7, #6]
 8002990:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002994:	2b00      	cmp	r3, #0
 8002996:	d07e      	beq.n	8002a96 <HAL_PCD_EP_DB_Receive+0x116>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002998:	68fb      	ldr	r3, [r7, #12]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80029a0:	b29b      	uxth	r3, r3
 80029a2:	461a      	mov	r2, r3
 80029a4:	68bb      	ldr	r3, [r7, #8]
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	00db      	lsls	r3, r3, #3
 80029aa:	4413      	add	r3, r2
 80029ac:	3302      	adds	r3, #2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	68fa      	ldr	r2, [r7, #12]
 80029b2:	6812      	ldr	r2, [r2, #0]
 80029b4:	4413      	add	r3, r2
 80029b6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80029ba:	881b      	ldrh	r3, [r3, #0]
 80029bc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80029c0:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 80029c2:	68bb      	ldr	r3, [r7, #8]
 80029c4:	699a      	ldr	r2, [r3, #24]
 80029c6:	8b7b      	ldrh	r3, [r7, #26]
 80029c8:	429a      	cmp	r2, r3
 80029ca:	d306      	bcc.n	80029da <HAL_PCD_EP_DB_Receive+0x5a>
    {
      ep->xfer_len -= count;
 80029cc:	68bb      	ldr	r3, [r7, #8]
 80029ce:	699a      	ldr	r2, [r3, #24]
 80029d0:	8b7b      	ldrh	r3, [r7, #26]
 80029d2:	1ad2      	subs	r2, r2, r3
 80029d4:	68bb      	ldr	r3, [r7, #8]
 80029d6:	619a      	str	r2, [r3, #24]
 80029d8:	e002      	b.n	80029e0 <HAL_PCD_EP_DB_Receive+0x60>
    }
    else
    {
      ep->xfer_len = 0U;
 80029da:	68bb      	ldr	r3, [r7, #8]
 80029dc:	2200      	movs	r2, #0
 80029de:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	699b      	ldr	r3, [r3, #24]
 80029e4:	2b00      	cmp	r3, #0
 80029e6:	d123      	bne.n	8002a30 <HAL_PCD_EP_DB_Receive+0xb0>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	461a      	mov	r2, r3
 80029ee:	68bb      	ldr	r3, [r7, #8]
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	009b      	lsls	r3, r3, #2
 80029f4:	4413      	add	r3, r2
 80029f6:	881b      	ldrh	r3, [r3, #0]
 80029f8:	b29b      	uxth	r3, r3
 80029fa:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80029fe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a02:	833b      	strh	r3, [r7, #24]
 8002a04:	8b3b      	ldrh	r3, [r7, #24]
 8002a06:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002a0a:	833b      	strh	r3, [r7, #24]
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	461a      	mov	r2, r3
 8002a12:	68bb      	ldr	r3, [r7, #8]
 8002a14:	781b      	ldrb	r3, [r3, #0]
 8002a16:	009b      	lsls	r3, r3, #2
 8002a18:	441a      	add	r2, r3
 8002a1a:	8b3b      	ldrh	r3, [r7, #24]
 8002a1c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a20:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a24:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a28:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002a2c:	b29b      	uxth	r3, r3
 8002a2e:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked sate which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002a30:	88fb      	ldrh	r3, [r7, #6]
 8002a32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d01f      	beq.n	8002a7a <HAL_PCD_EP_DB_Receive+0xfa>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	461a      	mov	r2, r3
 8002a40:	68bb      	ldr	r3, [r7, #8]
 8002a42:	781b      	ldrb	r3, [r3, #0]
 8002a44:	009b      	lsls	r3, r3, #2
 8002a46:	4413      	add	r3, r2
 8002a48:	881b      	ldrh	r3, [r3, #0]
 8002a4a:	b29b      	uxth	r3, r3
 8002a4c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002a50:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a54:	82fb      	strh	r3, [r7, #22]
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	681b      	ldr	r3, [r3, #0]
 8002a5a:	461a      	mov	r2, r3
 8002a5c:	68bb      	ldr	r3, [r7, #8]
 8002a5e:	781b      	ldrb	r3, [r3, #0]
 8002a60:	009b      	lsls	r3, r3, #2
 8002a62:	441a      	add	r2, r3
 8002a64:	8afb      	ldrh	r3, [r7, #22]
 8002a66:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002a6a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002a6e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a72:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002a76:	b29b      	uxth	r3, r3
 8002a78:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002a7a:	8b7b      	ldrh	r3, [r7, #26]
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	f000 8087 	beq.w	8002b90 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	6818      	ldr	r0, [r3, #0]
 8002a86:	68bb      	ldr	r3, [r7, #8]
 8002a88:	6959      	ldr	r1, [r3, #20]
 8002a8a:	68bb      	ldr	r3, [r7, #8]
 8002a8c:	891a      	ldrh	r2, [r3, #8]
 8002a8e:	8b7b      	ldrh	r3, [r7, #26]
 8002a90:	f004 fc33 	bl	80072fa <USB_ReadPMA>
 8002a94:	e07c      	b.n	8002b90 <HAL_PCD_EP_DB_Receive+0x210>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002a9e:	b29b      	uxth	r3, r3
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	781b      	ldrb	r3, [r3, #0]
 8002aa6:	00db      	lsls	r3, r3, #3
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3306      	adds	r3, #6
 8002aac:	005b      	lsls	r3, r3, #1
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	6812      	ldr	r2, [r2, #0]
 8002ab2:	4413      	add	r3, r2
 8002ab4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002ab8:	881b      	ldrh	r3, [r3, #0]
 8002aba:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002abe:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	699a      	ldr	r2, [r3, #24]
 8002ac4:	8b7b      	ldrh	r3, [r7, #26]
 8002ac6:	429a      	cmp	r2, r3
 8002ac8:	d306      	bcc.n	8002ad8 <HAL_PCD_EP_DB_Receive+0x158>
    {
      ep->xfer_len -= count;
 8002aca:	68bb      	ldr	r3, [r7, #8]
 8002acc:	699a      	ldr	r2, [r3, #24]
 8002ace:	8b7b      	ldrh	r3, [r7, #26]
 8002ad0:	1ad2      	subs	r2, r2, r3
 8002ad2:	68bb      	ldr	r3, [r7, #8]
 8002ad4:	619a      	str	r2, [r3, #24]
 8002ad6:	e002      	b.n	8002ade <HAL_PCD_EP_DB_Receive+0x15e>
    }
    else
    {
      ep->xfer_len = 0U;
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	2200      	movs	r2, #0
 8002adc:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002ade:	68bb      	ldr	r3, [r7, #8]
 8002ae0:	699b      	ldr	r3, [r3, #24]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d123      	bne.n	8002b2e <HAL_PCD_EP_DB_Receive+0x1ae>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002ae6:	68fb      	ldr	r3, [r7, #12]
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	461a      	mov	r2, r3
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	781b      	ldrb	r3, [r3, #0]
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	4413      	add	r3, r2
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002afc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b00:	83fb      	strh	r3, [r7, #30]
 8002b02:	8bfb      	ldrh	r3, [r7, #30]
 8002b04:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8002b08:	83fb      	strh	r3, [r7, #30]
 8002b0a:	68fb      	ldr	r3, [r7, #12]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	461a      	mov	r2, r3
 8002b10:	68bb      	ldr	r3, [r7, #8]
 8002b12:	781b      	ldrb	r3, [r3, #0]
 8002b14:	009b      	lsls	r3, r3, #2
 8002b16:	441a      	add	r2, r3
 8002b18:	8bfb      	ldrh	r3, [r7, #30]
 8002b1a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b1e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b22:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b26:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002b2a:	b29b      	uxth	r3, r3
 8002b2c:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8002b2e:	88fb      	ldrh	r3, [r7, #6]
 8002b30:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d11f      	bne.n	8002b78 <HAL_PCD_EP_DB_Receive+0x1f8>
    {
      PCD_FreeUserBuffer(hpcd->Instance, ep->num, 0U);
 8002b38:	68fb      	ldr	r3, [r7, #12]
 8002b3a:	681b      	ldr	r3, [r3, #0]
 8002b3c:	461a      	mov	r2, r3
 8002b3e:	68bb      	ldr	r3, [r7, #8]
 8002b40:	781b      	ldrb	r3, [r3, #0]
 8002b42:	009b      	lsls	r3, r3, #2
 8002b44:	4413      	add	r3, r2
 8002b46:	881b      	ldrh	r3, [r3, #0]
 8002b48:	b29b      	uxth	r3, r3
 8002b4a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002b4e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b52:	83bb      	strh	r3, [r7, #28]
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	461a      	mov	r2, r3
 8002b5a:	68bb      	ldr	r3, [r7, #8]
 8002b5c:	781b      	ldrb	r3, [r3, #0]
 8002b5e:	009b      	lsls	r3, r3, #2
 8002b60:	441a      	add	r2, r3
 8002b62:	8bbb      	ldrh	r3, [r7, #28]
 8002b64:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002b68:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002b6c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002b70:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8002b74:	b29b      	uxth	r3, r3
 8002b76:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002b78:	8b7b      	ldrh	r3, [r7, #26]
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d008      	beq.n	8002b90 <HAL_PCD_EP_DB_Receive+0x210>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002b7e:	68fb      	ldr	r3, [r7, #12]
 8002b80:	6818      	ldr	r0, [r3, #0]
 8002b82:	68bb      	ldr	r3, [r7, #8]
 8002b84:	6959      	ldr	r1, [r3, #20]
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	895a      	ldrh	r2, [r3, #10]
 8002b8a:	8b7b      	ldrh	r3, [r7, #26]
 8002b8c:	f004 fbb5 	bl	80072fa <USB_ReadPMA>
    }
  }

  return count;
 8002b90:	8b7b      	ldrh	r3, [r7, #26]
}
 8002b92:	4618      	mov	r0, r3
 8002b94:	3720      	adds	r7, #32
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bd80      	pop	{r7, pc}

08002b9a <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002b9a:	b580      	push	{r7, lr}
 8002b9c:	b0a2      	sub	sp, #136	; 0x88
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	60f8      	str	r0, [r7, #12]
 8002ba2:	60b9      	str	r1, [r7, #8]
 8002ba4:	4613      	mov	r3, r2
 8002ba6:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxByteNbre;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8002ba8:	88fb      	ldrh	r3, [r7, #6]
 8002baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	f000 81c7 	beq.w	8002f42 <HAL_PCD_EP_DB_Transmit+0x3a8>
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002bbc:	b29b      	uxth	r3, r3
 8002bbe:	461a      	mov	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	781b      	ldrb	r3, [r3, #0]
 8002bc4:	00db      	lsls	r3, r3, #3
 8002bc6:	4413      	add	r3, r2
 8002bc8:	3302      	adds	r3, #2
 8002bca:	005b      	lsls	r3, r3, #1
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	6812      	ldr	r2, [r2, #0]
 8002bd0:	4413      	add	r3, r2
 8002bd2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002bd6:	881b      	ldrh	r3, [r3, #0]
 8002bd8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002bdc:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len > TxByteNbre)
 8002be0:	68bb      	ldr	r3, [r7, #8]
 8002be2:	699a      	ldr	r2, [r3, #24]
 8002be4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002be8:	429a      	cmp	r2, r3
 8002bea:	d907      	bls.n	8002bfc <HAL_PCD_EP_DB_Transmit+0x62>
    {
      ep->xfer_len -= TxByteNbre;
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	699a      	ldr	r2, [r3, #24]
 8002bf0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002bf4:	1ad2      	subs	r2, r2, r3
 8002bf6:	68bb      	ldr	r3, [r7, #8]
 8002bf8:	619a      	str	r2, [r3, #24]
 8002bfa:	e002      	b.n	8002c02 <HAL_PCD_EP_DB_Transmit+0x68>
    }
    else
    {
      ep->xfer_len = 0U;
 8002bfc:	68bb      	ldr	r3, [r7, #8]
 8002bfe:	2200      	movs	r2, #0
 8002c00:	619a      	str	r2, [r3, #24]
    }
    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002c02:	68bb      	ldr	r3, [r7, #8]
 8002c04:	699b      	ldr	r3, [r3, #24]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	f040 80b9 	bne.w	8002d7e <HAL_PCD_EP_DB_Transmit+0x1e4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c0c:	68bb      	ldr	r3, [r7, #8]
 8002c0e:	785b      	ldrb	r3, [r3, #1]
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d126      	bne.n	8002c62 <HAL_PCD_EP_DB_Transmit+0xc8>
 8002c14:	68fb      	ldr	r3, [r7, #12]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c22:	b29b      	uxth	r3, r3
 8002c24:	461a      	mov	r2, r3
 8002c26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c28:	4413      	add	r3, r2
 8002c2a:	62bb      	str	r3, [r7, #40]	; 0x28
 8002c2c:	68bb      	ldr	r3, [r7, #8]
 8002c2e:	781b      	ldrb	r3, [r3, #0]
 8002c30:	011a      	lsls	r2, r3, #4
 8002c32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002c34:	4413      	add	r3, r2
 8002c36:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c3a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c3e:	881b      	ldrh	r3, [r3, #0]
 8002c40:	b29b      	uxth	r3, r3
 8002c42:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002c46:	b29a      	uxth	r2, r3
 8002c48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4a:	801a      	strh	r2, [r3, #0]
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	881b      	ldrh	r3, [r3, #0]
 8002c50:	b29b      	uxth	r3, r3
 8002c52:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002c56:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002c5a:	b29a      	uxth	r2, r3
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	801a      	strh	r2, [r3, #0]
 8002c60:	e01a      	b.n	8002c98 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c62:	68bb      	ldr	r3, [r7, #8]
 8002c64:	785b      	ldrb	r3, [r3, #1]
 8002c66:	2b01      	cmp	r3, #1
 8002c68:	d116      	bne.n	8002c98 <HAL_PCD_EP_DB_Transmit+0xfe>
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	633b      	str	r3, [r7, #48]	; 0x30
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002c78:	b29b      	uxth	r3, r3
 8002c7a:	461a      	mov	r2, r3
 8002c7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c7e:	4413      	add	r3, r2
 8002c80:	633b      	str	r3, [r7, #48]	; 0x30
 8002c82:	68bb      	ldr	r3, [r7, #8]
 8002c84:	781b      	ldrb	r3, [r3, #0]
 8002c86:	011a      	lsls	r2, r3, #4
 8002c88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c8a:	4413      	add	r3, r2
 8002c8c:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002c90:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002c94:	2200      	movs	r2, #0
 8002c96:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	623b      	str	r3, [r7, #32]
 8002c9e:	68bb      	ldr	r3, [r7, #8]
 8002ca0:	785b      	ldrb	r3, [r3, #1]
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d126      	bne.n	8002cf4 <HAL_PCD_EP_DB_Transmit+0x15a>
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	61bb      	str	r3, [r7, #24]
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002cb4:	b29b      	uxth	r3, r3
 8002cb6:	461a      	mov	r2, r3
 8002cb8:	69bb      	ldr	r3, [r7, #24]
 8002cba:	4413      	add	r3, r2
 8002cbc:	61bb      	str	r3, [r7, #24]
 8002cbe:	68bb      	ldr	r3, [r7, #8]
 8002cc0:	781b      	ldrb	r3, [r3, #0]
 8002cc2:	011a      	lsls	r2, r3, #4
 8002cc4:	69bb      	ldr	r3, [r7, #24]
 8002cc6:	4413      	add	r3, r2
 8002cc8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002ccc:	617b      	str	r3, [r7, #20]
 8002cce:	697b      	ldr	r3, [r7, #20]
 8002cd0:	881b      	ldrh	r3, [r3, #0]
 8002cd2:	b29b      	uxth	r3, r3
 8002cd4:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	697b      	ldr	r3, [r7, #20]
 8002cdc:	801a      	strh	r2, [r3, #0]
 8002cde:	697b      	ldr	r3, [r7, #20]
 8002ce0:	881b      	ldrh	r3, [r3, #0]
 8002ce2:	b29b      	uxth	r3, r3
 8002ce4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ce8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002cec:	b29a      	uxth	r2, r3
 8002cee:	697b      	ldr	r3, [r7, #20]
 8002cf0:	801a      	strh	r2, [r3, #0]
 8002cf2:	e017      	b.n	8002d24 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002cf4:	68bb      	ldr	r3, [r7, #8]
 8002cf6:	785b      	ldrb	r3, [r3, #1]
 8002cf8:	2b01      	cmp	r3, #1
 8002cfa:	d113      	bne.n	8002d24 <HAL_PCD_EP_DB_Transmit+0x18a>
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002d04:	b29b      	uxth	r3, r3
 8002d06:	461a      	mov	r2, r3
 8002d08:	6a3b      	ldr	r3, [r7, #32]
 8002d0a:	4413      	add	r3, r2
 8002d0c:	623b      	str	r3, [r7, #32]
 8002d0e:	68bb      	ldr	r3, [r7, #8]
 8002d10:	781b      	ldrb	r3, [r3, #0]
 8002d12:	011a      	lsls	r2, r3, #4
 8002d14:	6a3b      	ldr	r3, [r7, #32]
 8002d16:	4413      	add	r3, r2
 8002d18:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8002d1c:	61fb      	str	r3, [r7, #28]
 8002d1e:	69fb      	ldr	r3, [r7, #28]
 8002d20:	2200      	movs	r2, #0
 8002d22:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002d24:	68bb      	ldr	r3, [r7, #8]
 8002d26:	781b      	ldrb	r3, [r3, #0]
 8002d28:	4619      	mov	r1, r3
 8002d2a:	68f8      	ldr	r0, [r7, #12]
 8002d2c:	f006 f8fb 	bl	8008f26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d30:	88fb      	ldrh	r3, [r7, #6]
 8002d32:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	f000 82d4 	beq.w	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	461a      	mov	r2, r3
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	781b      	ldrb	r3, [r3, #0]
 8002d46:	009b      	lsls	r3, r3, #2
 8002d48:	4413      	add	r3, r2
 8002d4a:	881b      	ldrh	r3, [r3, #0]
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d52:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d56:	827b      	strh	r3, [r7, #18]
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	461a      	mov	r2, r3
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	781b      	ldrb	r3, [r3, #0]
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	441a      	add	r2, r3
 8002d66:	8a7b      	ldrh	r3, [r7, #18]
 8002d68:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002d6c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002d70:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002d74:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002d78:	b29b      	uxth	r3, r3
 8002d7a:	8013      	strh	r3, [r2, #0]
 8002d7c:	e2b2      	b.n	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002d7e:	88fb      	ldrh	r3, [r7, #6]
 8002d80:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d021      	beq.n	8002dcc <HAL_PCD_EP_DB_Transmit+0x232>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	461a      	mov	r2, r3
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	781b      	ldrb	r3, [r3, #0]
 8002d92:	009b      	lsls	r3, r3, #2
 8002d94:	4413      	add	r3, r2
 8002d96:	881b      	ldrh	r3, [r3, #0]
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8002d9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002da2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	461a      	mov	r2, r3
 8002dac:	68bb      	ldr	r3, [r7, #8]
 8002dae:	781b      	ldrb	r3, [r3, #0]
 8002db0:	009b      	lsls	r3, r3, #2
 8002db2:	441a      	add	r2, r3
 8002db4:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8002db8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8002dbc:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8002dc0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8002dc4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002dc8:	b29b      	uxth	r3, r3
 8002dca:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002dcc:	68bb      	ldr	r3, [r7, #8]
 8002dce:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002dd2:	2b01      	cmp	r3, #1
 8002dd4:	f040 8286 	bne.w	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	695a      	ldr	r2, [r3, #20]
 8002ddc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002de0:	441a      	add	r2, r3
 8002de2:	68bb      	ldr	r3, [r7, #8]
 8002de4:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	69da      	ldr	r2, [r3, #28]
 8002dea:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002dee:	441a      	add	r2, r3
 8002df0:	68bb      	ldr	r3, [r7, #8]
 8002df2:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002df4:	68bb      	ldr	r3, [r7, #8]
 8002df6:	6a1a      	ldr	r2, [r3, #32]
 8002df8:	68bb      	ldr	r3, [r7, #8]
 8002dfa:	691b      	ldr	r3, [r3, #16]
 8002dfc:	429a      	cmp	r2, r3
 8002dfe:	d309      	bcc.n	8002e14 <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 8002e00:	68bb      	ldr	r3, [r7, #8]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 8002e06:	68bb      	ldr	r3, [r7, #8]
 8002e08:	6a1a      	ldr	r2, [r3, #32]
 8002e0a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e0c:	1ad2      	subs	r2, r2, r3
 8002e0e:	68bb      	ldr	r3, [r7, #8]
 8002e10:	621a      	str	r2, [r3, #32]
 8002e12:	e015      	b.n	8002e40 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else if (ep->xfer_len_db == 0U)
 8002e14:	68bb      	ldr	r3, [r7, #8]
 8002e16:	6a1b      	ldr	r3, [r3, #32]
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d107      	bne.n	8002e2c <HAL_PCD_EP_DB_Transmit+0x292>
        {
          len = TxByteNbre;
 8002e1c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002e20:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 8002e22:	68bb      	ldr	r3, [r7, #8]
 8002e24:	2200      	movs	r2, #0
 8002e26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8002e2a:	e009      	b.n	8002e40 <HAL_PCD_EP_DB_Transmit+0x2a6>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
          len = ep->xfer_len_db;
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	6a1b      	ldr	r3, [r3, #32]
 8002e38:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	2200      	movs	r2, #0
 8002e3e:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002e40:	68bb      	ldr	r3, [r7, #8]
 8002e42:	785b      	ldrb	r3, [r3, #1]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d155      	bne.n	8002ef4 <HAL_PCD_EP_DB_Transmit+0x35a>
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	681b      	ldr	r3, [r3, #0]
 8002e52:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002e56:	b29b      	uxth	r3, r3
 8002e58:	461a      	mov	r2, r3
 8002e5a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e5c:	4413      	add	r3, r2
 8002e5e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002e60:	68bb      	ldr	r3, [r7, #8]
 8002e62:	781b      	ldrb	r3, [r3, #0]
 8002e64:	011a      	lsls	r2, r3, #4
 8002e66:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002e68:	4413      	add	r3, r2
 8002e6a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002e6e:	637b      	str	r3, [r7, #52]	; 0x34
 8002e70:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e72:	2b00      	cmp	r3, #0
 8002e74:	d112      	bne.n	8002e9c <HAL_PCD_EP_DB_Transmit+0x302>
 8002e76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e78:	881b      	ldrh	r3, [r3, #0]
 8002e7a:	b29b      	uxth	r3, r3
 8002e7c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002e80:	b29a      	uxth	r2, r3
 8002e82:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e84:	801a      	strh	r2, [r3, #0]
 8002e86:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e88:	881b      	ldrh	r3, [r3, #0]
 8002e8a:	b29b      	uxth	r3, r3
 8002e8c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002e90:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002e98:	801a      	strh	r2, [r3, #0]
 8002e9a:	e047      	b.n	8002f2c <HAL_PCD_EP_DB_Transmit+0x392>
 8002e9c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002e9e:	2b3e      	cmp	r3, #62	; 0x3e
 8002ea0:	d811      	bhi.n	8002ec6 <HAL_PCD_EP_DB_Transmit+0x32c>
 8002ea2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ea4:	085b      	lsrs	r3, r3, #1
 8002ea6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ea8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002eaa:	f003 0301 	and.w	r3, r3, #1
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d002      	beq.n	8002eb8 <HAL_PCD_EP_DB_Transmit+0x31e>
 8002eb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eb4:	3301      	adds	r3, #1
 8002eb6:	64bb      	str	r3, [r7, #72]	; 0x48
 8002eb8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002eba:	b29b      	uxth	r3, r3
 8002ebc:	029b      	lsls	r3, r3, #10
 8002ebe:	b29a      	uxth	r2, r3
 8002ec0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ec2:	801a      	strh	r2, [r3, #0]
 8002ec4:	e032      	b.n	8002f2c <HAL_PCD_EP_DB_Transmit+0x392>
 8002ec6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ec8:	095b      	lsrs	r3, r3, #5
 8002eca:	64bb      	str	r3, [r7, #72]	; 0x48
 8002ecc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002ece:	f003 031f 	and.w	r3, r3, #31
 8002ed2:	2b00      	cmp	r3, #0
 8002ed4:	d102      	bne.n	8002edc <HAL_PCD_EP_DB_Transmit+0x342>
 8002ed6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ed8:	3b01      	subs	r3, #1
 8002eda:	64bb      	str	r3, [r7, #72]	; 0x48
 8002edc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002ede:	b29b      	uxth	r3, r3
 8002ee0:	029b      	lsls	r3, r3, #10
 8002ee2:	b29b      	uxth	r3, r3
 8002ee4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002ee8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002eec:	b29a      	uxth	r2, r3
 8002eee:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002ef0:	801a      	strh	r2, [r3, #0]
 8002ef2:	e01b      	b.n	8002f2c <HAL_PCD_EP_DB_Transmit+0x392>
 8002ef4:	68bb      	ldr	r3, [r7, #8]
 8002ef6:	785b      	ldrb	r3, [r3, #1]
 8002ef8:	2b01      	cmp	r3, #1
 8002efa:	d117      	bne.n	8002f2c <HAL_PCD_EP_DB_Transmit+0x392>
 8002efc:	68fb      	ldr	r3, [r7, #12]
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	643b      	str	r3, [r7, #64]	; 0x40
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f0a:	b29b      	uxth	r3, r3
 8002f0c:	461a      	mov	r2, r3
 8002f0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f10:	4413      	add	r3, r2
 8002f12:	643b      	str	r3, [r7, #64]	; 0x40
 8002f14:	68bb      	ldr	r3, [r7, #8]
 8002f16:	781b      	ldrb	r3, [r3, #0]
 8002f18:	011a      	lsls	r2, r3, #4
 8002f1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002f1c:	4413      	add	r3, r2
 8002f1e:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002f22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8002f24:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f26:	b29a      	uxth	r2, r3
 8002f28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002f2a:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	6818      	ldr	r0, [r3, #0]
 8002f30:	68bb      	ldr	r3, [r7, #8]
 8002f32:	6959      	ldr	r1, [r3, #20]
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	891a      	ldrh	r2, [r3, #8]
 8002f38:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f3a:	b29b      	uxth	r3, r3
 8002f3c:	f004 f998 	bl	8007270 <USB_WritePMA>
 8002f40:	e1d0      	b.n	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxByteNbre = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002f4a:	b29b      	uxth	r3, r3
 8002f4c:	461a      	mov	r2, r3
 8002f4e:	68bb      	ldr	r3, [r7, #8]
 8002f50:	781b      	ldrb	r3, [r3, #0]
 8002f52:	00db      	lsls	r3, r3, #3
 8002f54:	4413      	add	r3, r2
 8002f56:	3306      	adds	r3, #6
 8002f58:	005b      	lsls	r3, r3, #1
 8002f5a:	68fa      	ldr	r2, [r7, #12]
 8002f5c:	6812      	ldr	r2, [r2, #0]
 8002f5e:	4413      	add	r3, r2
 8002f60:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8002f64:	881b      	ldrh	r3, [r3, #0]
 8002f66:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002f6a:	f8a7 304e 	strh.w	r3, [r7, #78]	; 0x4e

    if (ep->xfer_len >= TxByteNbre)
 8002f6e:	68bb      	ldr	r3, [r7, #8]
 8002f70:	699a      	ldr	r2, [r3, #24]
 8002f72:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002f76:	429a      	cmp	r2, r3
 8002f78:	d307      	bcc.n	8002f8a <HAL_PCD_EP_DB_Transmit+0x3f0>
    {
      ep->xfer_len -= TxByteNbre;
 8002f7a:	68bb      	ldr	r3, [r7, #8]
 8002f7c:	699a      	ldr	r2, [r3, #24]
 8002f7e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8002f82:	1ad2      	subs	r2, r2, r3
 8002f84:	68bb      	ldr	r3, [r7, #8]
 8002f86:	619a      	str	r2, [r3, #24]
 8002f88:	e002      	b.n	8002f90 <HAL_PCD_EP_DB_Transmit+0x3f6>
    }
    else
    {
      ep->xfer_len = 0U;
 8002f8a:	68bb      	ldr	r3, [r7, #8]
 8002f8c:	2200      	movs	r2, #0
 8002f8e:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002f90:	68bb      	ldr	r3, [r7, #8]
 8002f92:	699b      	ldr	r3, [r3, #24]
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	f040 80c4 	bne.w	8003122 <HAL_PCD_EP_DB_Transmit+0x588>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002f9a:	68bb      	ldr	r3, [r7, #8]
 8002f9c:	785b      	ldrb	r3, [r3, #1]
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d126      	bne.n	8002ff0 <HAL_PCD_EP_DB_Transmit+0x456>
 8002fa2:	68fb      	ldr	r3, [r7, #12]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002fa8:	68fb      	ldr	r3, [r7, #12]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8002fb0:	b29b      	uxth	r3, r3
 8002fb2:	461a      	mov	r2, r3
 8002fb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fb6:	4413      	add	r3, r2
 8002fb8:	66fb      	str	r3, [r7, #108]	; 0x6c
 8002fba:	68bb      	ldr	r3, [r7, #8]
 8002fbc:	781b      	ldrb	r3, [r3, #0]
 8002fbe:	011a      	lsls	r2, r3, #4
 8002fc0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002fc2:	4413      	add	r3, r2
 8002fc4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8002fc8:	66bb      	str	r3, [r7, #104]	; 0x68
 8002fca:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fcc:	881b      	ldrh	r3, [r3, #0]
 8002fce:	b29b      	uxth	r3, r3
 8002fd0:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fd8:	801a      	strh	r2, [r3, #0]
 8002fda:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fdc:	881b      	ldrh	r3, [r3, #0]
 8002fde:	b29b      	uxth	r3, r3
 8002fe0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002fe4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002fe8:	b29a      	uxth	r2, r3
 8002fea:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002fec:	801a      	strh	r2, [r3, #0]
 8002fee:	e01a      	b.n	8003026 <HAL_PCD_EP_DB_Transmit+0x48c>
 8002ff0:	68bb      	ldr	r3, [r7, #8]
 8002ff2:	785b      	ldrb	r3, [r3, #1]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d116      	bne.n	8003026 <HAL_PCD_EP_DB_Transmit+0x48c>
 8002ff8:	68fb      	ldr	r3, [r7, #12]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	677b      	str	r3, [r7, #116]	; 0x74
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003006:	b29b      	uxth	r3, r3
 8003008:	461a      	mov	r2, r3
 800300a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800300c:	4413      	add	r3, r2
 800300e:	677b      	str	r3, [r7, #116]	; 0x74
 8003010:	68bb      	ldr	r3, [r7, #8]
 8003012:	781b      	ldrb	r3, [r3, #0]
 8003014:	011a      	lsls	r2, r3, #4
 8003016:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003018:	4413      	add	r3, r2
 800301a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800301e:	673b      	str	r3, [r7, #112]	; 0x70
 8003020:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003022:	2200      	movs	r2, #0
 8003024:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	67bb      	str	r3, [r7, #120]	; 0x78
 800302c:	68bb      	ldr	r3, [r7, #8]
 800302e:	785b      	ldrb	r3, [r3, #1]
 8003030:	2b00      	cmp	r3, #0
 8003032:	d12f      	bne.n	8003094 <HAL_PCD_EP_DB_Transmit+0x4fa>
 8003034:	68fb      	ldr	r3, [r7, #12]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800303c:	68fb      	ldr	r3, [r7, #12]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003044:	b29b      	uxth	r3, r3
 8003046:	461a      	mov	r2, r3
 8003048:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800304c:	4413      	add	r3, r2
 800304e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003052:	68bb      	ldr	r3, [r7, #8]
 8003054:	781b      	ldrb	r3, [r3, #0]
 8003056:	011a      	lsls	r2, r3, #4
 8003058:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800305c:	4413      	add	r3, r2
 800305e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003062:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8003066:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800306a:	881b      	ldrh	r3, [r3, #0]
 800306c:	b29b      	uxth	r3, r3
 800306e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8003072:	b29a      	uxth	r2, r3
 8003074:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003078:	801a      	strh	r2, [r3, #0]
 800307a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800307e:	881b      	ldrh	r3, [r3, #0]
 8003080:	b29b      	uxth	r3, r3
 8003082:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003086:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800308a:	b29a      	uxth	r2, r3
 800308c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003090:	801a      	strh	r2, [r3, #0]
 8003092:	e017      	b.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x52a>
 8003094:	68bb      	ldr	r3, [r7, #8]
 8003096:	785b      	ldrb	r3, [r3, #1]
 8003098:	2b01      	cmp	r3, #1
 800309a:	d113      	bne.n	80030c4 <HAL_PCD_EP_DB_Transmit+0x52a>
 800309c:	68fb      	ldr	r3, [r7, #12]
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80030a4:	b29b      	uxth	r3, r3
 80030a6:	461a      	mov	r2, r3
 80030a8:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030aa:	4413      	add	r3, r2
 80030ac:	67bb      	str	r3, [r7, #120]	; 0x78
 80030ae:	68bb      	ldr	r3, [r7, #8]
 80030b0:	781b      	ldrb	r3, [r3, #0]
 80030b2:	011a      	lsls	r2, r3, #4
 80030b4:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80030b6:	4413      	add	r3, r2
 80030b8:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80030bc:	67fb      	str	r3, [r7, #124]	; 0x7c
 80030be:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80030c0:	2200      	movs	r2, #0
 80030c2:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80030c4:	68bb      	ldr	r3, [r7, #8]
 80030c6:	781b      	ldrb	r3, [r3, #0]
 80030c8:	4619      	mov	r1, r3
 80030ca:	68f8      	ldr	r0, [r7, #12]
 80030cc:	f005 ff2b 	bl	8008f26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 80030d0:	88fb      	ldrh	r3, [r7, #6]
 80030d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	f040 8104 	bne.w	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	461a      	mov	r2, r3
 80030e2:	68bb      	ldr	r3, [r7, #8]
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	009b      	lsls	r3, r3, #2
 80030e8:	4413      	add	r3, r2
 80030ea:	881b      	ldrh	r3, [r3, #0]
 80030ec:	b29b      	uxth	r3, r3
 80030ee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80030f2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80030f6:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	461a      	mov	r2, r3
 8003100:	68bb      	ldr	r3, [r7, #8]
 8003102:	781b      	ldrb	r3, [r3, #0]
 8003104:	009b      	lsls	r3, r3, #2
 8003106:	441a      	add	r2, r3
 8003108:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 800310c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003110:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003114:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003118:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800311c:	b29b      	uxth	r3, r3
 800311e:	8013      	strh	r3, [r2, #0]
 8003120:	e0e0      	b.n	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003128:	2b00      	cmp	r3, #0
 800312a:	d121      	bne.n	8003170 <HAL_PCD_EP_DB_Transmit+0x5d6>
      {
        PCD_FreeUserBuffer(hpcd->Instance, ep->num, 1U);
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	461a      	mov	r2, r3
 8003132:	68bb      	ldr	r3, [r7, #8]
 8003134:	781b      	ldrb	r3, [r3, #0]
 8003136:	009b      	lsls	r3, r3, #2
 8003138:	4413      	add	r3, r2
 800313a:	881b      	ldrh	r3, [r3, #0]
 800313c:	b29b      	uxth	r3, r3
 800313e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003142:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003146:	f8a7 304c 	strh.w	r3, [r7, #76]	; 0x4c
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	461a      	mov	r2, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	781b      	ldrb	r3, [r3, #0]
 8003154:	009b      	lsls	r3, r3, #2
 8003156:	441a      	add	r2, r3
 8003158:	f8b7 304c 	ldrh.w	r3, [r7, #76]	; 0x4c
 800315c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003160:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003164:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003168:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800316c:	b29b      	uxth	r3, r3
 800316e:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8003170:	68bb      	ldr	r3, [r7, #8]
 8003172:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003176:	2b01      	cmp	r3, #1
 8003178:	f040 80b4 	bne.w	80032e4 <HAL_PCD_EP_DB_Transmit+0x74a>
      {
        ep->xfer_buff += TxByteNbre;
 800317c:	68bb      	ldr	r3, [r7, #8]
 800317e:	695a      	ldr	r2, [r3, #20]
 8003180:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003184:	441a      	add	r2, r3
 8003186:	68bb      	ldr	r3, [r7, #8]
 8003188:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxByteNbre;
 800318a:	68bb      	ldr	r3, [r7, #8]
 800318c:	69da      	ldr	r2, [r3, #28]
 800318e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 8003192:	441a      	add	r2, r3
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	6a1a      	ldr	r2, [r3, #32]
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	691b      	ldr	r3, [r3, #16]
 80031a0:	429a      	cmp	r2, r3
 80031a2:	d309      	bcc.n	80031b8 <HAL_PCD_EP_DB_Transmit+0x61e>
        {
          len = ep->maxpacket;
 80031a4:	68bb      	ldr	r3, [r7, #8]
 80031a6:	691b      	ldr	r3, [r3, #16]
 80031a8:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db -= len;
 80031aa:	68bb      	ldr	r3, [r7, #8]
 80031ac:	6a1a      	ldr	r2, [r3, #32]
 80031ae:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80031b0:	1ad2      	subs	r2, r2, r3
 80031b2:	68bb      	ldr	r3, [r7, #8]
 80031b4:	621a      	str	r2, [r3, #32]
 80031b6:	e015      	b.n	80031e4 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else if (ep->xfer_len_db == 0U)
 80031b8:	68bb      	ldr	r3, [r7, #8]
 80031ba:	6a1b      	ldr	r3, [r3, #32]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d107      	bne.n	80031d0 <HAL_PCD_EP_DB_Transmit+0x636>
        {
          len = TxByteNbre;
 80031c0:	f8b7 304e 	ldrh.w	r3, [r7, #78]	; 0x4e
 80031c4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_fill_db = 0U;
 80031c6:	68bb      	ldr	r3, [r7, #8]
 80031c8:	2200      	movs	r2, #0
 80031ca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 80031ce:	e009      	b.n	80031e4 <HAL_PCD_EP_DB_Transmit+0x64a>
        }
        else
        {
          len = ep->xfer_len_db;
 80031d0:	68bb      	ldr	r3, [r7, #8]
 80031d2:	6a1b      	ldr	r3, [r3, #32]
 80031d4:	653b      	str	r3, [r7, #80]	; 0x50
          ep->xfer_len_db = 0U;
 80031d6:	68bb      	ldr	r3, [r7, #8]
 80031d8:	2200      	movs	r2, #0
 80031da:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 80031dc:	68bb      	ldr	r3, [r7, #8]
 80031de:	2200      	movs	r2, #0
 80031e0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80031e4:	68fb      	ldr	r3, [r7, #12]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	667b      	str	r3, [r7, #100]	; 0x64
 80031ea:	68bb      	ldr	r3, [r7, #8]
 80031ec:	785b      	ldrb	r3, [r3, #1]
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d155      	bne.n	800329e <HAL_PCD_EP_DB_Transmit+0x704>
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	65fb      	str	r3, [r7, #92]	; 0x5c
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003200:	b29b      	uxth	r3, r3
 8003202:	461a      	mov	r2, r3
 8003204:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003206:	4413      	add	r3, r2
 8003208:	65fb      	str	r3, [r7, #92]	; 0x5c
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	781b      	ldrb	r3, [r3, #0]
 800320e:	011a      	lsls	r2, r3, #4
 8003210:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003212:	4413      	add	r3, r2
 8003214:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8003218:	65bb      	str	r3, [r7, #88]	; 0x58
 800321a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800321c:	2b00      	cmp	r3, #0
 800321e:	d112      	bne.n	8003246 <HAL_PCD_EP_DB_Transmit+0x6ac>
 8003220:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003222:	881b      	ldrh	r3, [r3, #0]
 8003224:	b29b      	uxth	r3, r3
 8003226:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800322a:	b29a      	uxth	r2, r3
 800322c:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800322e:	801a      	strh	r2, [r3, #0]
 8003230:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003232:	881b      	ldrh	r3, [r3, #0]
 8003234:	b29b      	uxth	r3, r3
 8003236:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800323a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800323e:	b29a      	uxth	r2, r3
 8003240:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003242:	801a      	strh	r2, [r3, #0]
 8003244:	e044      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x736>
 8003246:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003248:	2b3e      	cmp	r3, #62	; 0x3e
 800324a:	d811      	bhi.n	8003270 <HAL_PCD_EP_DB_Transmit+0x6d6>
 800324c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800324e:	085b      	lsrs	r3, r3, #1
 8003250:	657b      	str	r3, [r7, #84]	; 0x54
 8003252:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003254:	f003 0301 	and.w	r3, r3, #1
 8003258:	2b00      	cmp	r3, #0
 800325a:	d002      	beq.n	8003262 <HAL_PCD_EP_DB_Transmit+0x6c8>
 800325c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800325e:	3301      	adds	r3, #1
 8003260:	657b      	str	r3, [r7, #84]	; 0x54
 8003262:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003264:	b29b      	uxth	r3, r3
 8003266:	029b      	lsls	r3, r3, #10
 8003268:	b29a      	uxth	r2, r3
 800326a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800326c:	801a      	strh	r2, [r3, #0]
 800326e:	e02f      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x736>
 8003270:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003272:	095b      	lsrs	r3, r3, #5
 8003274:	657b      	str	r3, [r7, #84]	; 0x54
 8003276:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003278:	f003 031f 	and.w	r3, r3, #31
 800327c:	2b00      	cmp	r3, #0
 800327e:	d102      	bne.n	8003286 <HAL_PCD_EP_DB_Transmit+0x6ec>
 8003280:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003282:	3b01      	subs	r3, #1
 8003284:	657b      	str	r3, [r7, #84]	; 0x54
 8003286:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003288:	b29b      	uxth	r3, r3
 800328a:	029b      	lsls	r3, r3, #10
 800328c:	b29b      	uxth	r3, r3
 800328e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8003292:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8003296:	b29a      	uxth	r2, r3
 8003298:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800329a:	801a      	strh	r2, [r3, #0]
 800329c:	e018      	b.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x736>
 800329e:	68bb      	ldr	r3, [r7, #8]
 80032a0:	785b      	ldrb	r3, [r3, #1]
 80032a2:	2b01      	cmp	r3, #1
 80032a4:	d114      	bne.n	80032d0 <HAL_PCD_EP_DB_Transmit+0x736>
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80032ae:	b29b      	uxth	r3, r3
 80032b0:	461a      	mov	r2, r3
 80032b2:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80032b4:	4413      	add	r3, r2
 80032b6:	667b      	str	r3, [r7, #100]	; 0x64
 80032b8:	68bb      	ldr	r3, [r7, #8]
 80032ba:	781b      	ldrb	r3, [r3, #0]
 80032bc:	011a      	lsls	r2, r3, #4
 80032be:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80032c0:	4413      	add	r3, r2
 80032c2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80032c6:	663b      	str	r3, [r7, #96]	; 0x60
 80032c8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032ca:	b29a      	uxth	r2, r3
 80032cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80032ce:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 80032d0:	68fb      	ldr	r3, [r7, #12]
 80032d2:	6818      	ldr	r0, [r3, #0]
 80032d4:	68bb      	ldr	r3, [r7, #8]
 80032d6:	6959      	ldr	r1, [r3, #20]
 80032d8:	68bb      	ldr	r3, [r7, #8]
 80032da:	895a      	ldrh	r2, [r3, #10]
 80032dc:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80032de:	b29b      	uxth	r3, r3
 80032e0:	f003 ffc6 	bl	8007270 <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	681b      	ldr	r3, [r3, #0]
 80032e8:	461a      	mov	r2, r3
 80032ea:	68bb      	ldr	r3, [r7, #8]
 80032ec:	781b      	ldrb	r3, [r3, #0]
 80032ee:	009b      	lsls	r3, r3, #2
 80032f0:	4413      	add	r3, r2
 80032f2:	881b      	ldrh	r3, [r3, #0]
 80032f4:	b29b      	uxth	r3, r3
 80032f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80032fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80032fe:	823b      	strh	r3, [r7, #16]
 8003300:	8a3b      	ldrh	r3, [r7, #16]
 8003302:	f083 0310 	eor.w	r3, r3, #16
 8003306:	823b      	strh	r3, [r7, #16]
 8003308:	8a3b      	ldrh	r3, [r7, #16]
 800330a:	f083 0320 	eor.w	r3, r3, #32
 800330e:	823b      	strh	r3, [r7, #16]
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	461a      	mov	r2, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	781b      	ldrb	r3, [r3, #0]
 800331a:	009b      	lsls	r3, r3, #2
 800331c:	441a      	add	r2, r3
 800331e:	8a3b      	ldrh	r3, [r7, #16]
 8003320:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8003324:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8003328:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800332c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003330:	b29b      	uxth	r3, r3
 8003332:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8003334:	2300      	movs	r3, #0
}
 8003336:	4618      	mov	r0, r3
 8003338:	3788      	adds	r7, #136	; 0x88
 800333a:	46bd      	mov	sp, r7
 800333c:	bd80      	pop	{r7, pc}

0800333e <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 800333e:	b480      	push	{r7}
 8003340:	b087      	sub	sp, #28
 8003342:	af00      	add	r7, sp, #0
 8003344:	60f8      	str	r0, [r7, #12]
 8003346:	607b      	str	r3, [r7, #4]
 8003348:	460b      	mov	r3, r1
 800334a:	817b      	strh	r3, [r7, #10]
 800334c:	4613      	mov	r3, r2
 800334e:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8003350:	897b      	ldrh	r3, [r7, #10]
 8003352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003356:	b29b      	uxth	r3, r3
 8003358:	2b00      	cmp	r3, #0
 800335a:	d00b      	beq.n	8003374 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800335c:	897b      	ldrh	r3, [r7, #10]
 800335e:	f003 0307 	and.w	r3, r3, #7
 8003362:	1c5a      	adds	r2, r3, #1
 8003364:	4613      	mov	r3, r2
 8003366:	009b      	lsls	r3, r3, #2
 8003368:	4413      	add	r3, r2
 800336a:	00db      	lsls	r3, r3, #3
 800336c:	68fa      	ldr	r2, [r7, #12]
 800336e:	4413      	add	r3, r2
 8003370:	617b      	str	r3, [r7, #20]
 8003372:	e009      	b.n	8003388 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003374:	897a      	ldrh	r2, [r7, #10]
 8003376:	4613      	mov	r3, r2
 8003378:	009b      	lsls	r3, r3, #2
 800337a:	4413      	add	r3, r2
 800337c:	00db      	lsls	r3, r3, #3
 800337e:	f503 73b4 	add.w	r3, r3, #360	; 0x168
 8003382:	68fa      	ldr	r2, [r7, #12]
 8003384:	4413      	add	r3, r2
 8003386:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003388:	893b      	ldrh	r3, [r7, #8]
 800338a:	2b00      	cmp	r3, #0
 800338c:	d107      	bne.n	800339e <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 800338e:	697b      	ldr	r3, [r7, #20]
 8003390:	2200      	movs	r2, #0
 8003392:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	b29a      	uxth	r2, r3
 8003398:	697b      	ldr	r3, [r7, #20]
 800339a:	80da      	strh	r2, [r3, #6]
 800339c:	e00b      	b.n	80033b6 <HAL_PCDEx_PMAConfig+0x78>
  }
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 800339e:	697b      	ldr	r3, [r7, #20]
 80033a0:	2201      	movs	r2, #1
 80033a2:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	b29a      	uxth	r2, r3
 80033a8:	697b      	ldr	r3, [r7, #20]
 80033aa:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	0c1b      	lsrs	r3, r3, #16
 80033b0:	b29a      	uxth	r2, r3
 80033b2:	697b      	ldr	r3, [r7, #20]
 80033b4:	815a      	strh	r2, [r3, #10]
  }

  return HAL_OK;
 80033b6:	2300      	movs	r3, #0
}
 80033b8:	4618      	mov	r0, r3
 80033ba:	371c      	adds	r7, #28
 80033bc:	46bd      	mov	sp, r7
 80033be:	bc80      	pop	{r7}
 80033c0:	4770      	bx	lr
	...

080033c4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	b086      	sub	sp, #24
 80033c8:	af00      	add	r7, sp, #0
 80033ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d101      	bne.n	80033d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80033d2:	2301      	movs	r3, #1
 80033d4:	e272      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f003 0301 	and.w	r3, r3, #1
 80033de:	2b00      	cmp	r3, #0
 80033e0:	f000 8087 	beq.w	80034f2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80033e4:	4b92      	ldr	r3, [pc, #584]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033e6:	685b      	ldr	r3, [r3, #4]
 80033e8:	f003 030c 	and.w	r3, r3, #12
 80033ec:	2b04      	cmp	r3, #4
 80033ee:	d00c      	beq.n	800340a <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80033f0:	4b8f      	ldr	r3, [pc, #572]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033f2:	685b      	ldr	r3, [r3, #4]
 80033f4:	f003 030c 	and.w	r3, r3, #12
 80033f8:	2b08      	cmp	r3, #8
 80033fa:	d112      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
 80033fc:	4b8c      	ldr	r3, [pc, #560]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	685b      	ldr	r3, [r3, #4]
 8003400:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003404:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003408:	d10b      	bne.n	8003422 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800340a:	4b89      	ldr	r3, [pc, #548]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003412:	2b00      	cmp	r3, #0
 8003414:	d06c      	beq.n	80034f0 <HAL_RCC_OscConfig+0x12c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	685b      	ldr	r3, [r3, #4]
 800341a:	2b00      	cmp	r3, #0
 800341c:	d168      	bne.n	80034f0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 800341e:	2301      	movs	r3, #1
 8003420:	e24c      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	685b      	ldr	r3, [r3, #4]
 8003426:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800342a:	d106      	bne.n	800343a <HAL_RCC_OscConfig+0x76>
 800342c:	4b80      	ldr	r3, [pc, #512]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	4a7f      	ldr	r2, [pc, #508]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003432:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003436:	6013      	str	r3, [r2, #0]
 8003438:	e02e      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	685b      	ldr	r3, [r3, #4]
 800343e:	2b00      	cmp	r3, #0
 8003440:	d10c      	bne.n	800345c <HAL_RCC_OscConfig+0x98>
 8003442:	4b7b      	ldr	r3, [pc, #492]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a7a      	ldr	r2, [pc, #488]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003448:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800344c:	6013      	str	r3, [r2, #0]
 800344e:	4b78      	ldr	r3, [pc, #480]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a77      	ldr	r2, [pc, #476]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003454:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003458:	6013      	str	r3, [r2, #0]
 800345a:	e01d      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	685b      	ldr	r3, [r3, #4]
 8003460:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003464:	d10c      	bne.n	8003480 <HAL_RCC_OscConfig+0xbc>
 8003466:	4b72      	ldr	r3, [pc, #456]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	4a71      	ldr	r2, [pc, #452]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800346c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003470:	6013      	str	r3, [r2, #0]
 8003472:	4b6f      	ldr	r3, [pc, #444]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	4a6e      	ldr	r2, [pc, #440]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003478:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800347c:	6013      	str	r3, [r2, #0]
 800347e:	e00b      	b.n	8003498 <HAL_RCC_OscConfig+0xd4>
 8003480:	4b6b      	ldr	r3, [pc, #428]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a6a      	ldr	r2, [pc, #424]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003486:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	4b68      	ldr	r3, [pc, #416]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	4a67      	ldr	r2, [pc, #412]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003492:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003496:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	685b      	ldr	r3, [r3, #4]
 800349c:	2b00      	cmp	r3, #0
 800349e:	d013      	beq.n	80034c8 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034a0:	f7fd fe36 	bl	8001110 <HAL_GetTick>
 80034a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034a6:	e008      	b.n	80034ba <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034a8:	f7fd fe32 	bl	8001110 <HAL_GetTick>
 80034ac:	4602      	mov	r2, r0
 80034ae:	693b      	ldr	r3, [r7, #16]
 80034b0:	1ad3      	subs	r3, r2, r3
 80034b2:	2b64      	cmp	r3, #100	; 0x64
 80034b4:	d901      	bls.n	80034ba <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80034b6:	2303      	movs	r3, #3
 80034b8:	e200      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034ba:	4b5d      	ldr	r3, [pc, #372]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d0f0      	beq.n	80034a8 <HAL_RCC_OscConfig+0xe4>
 80034c6:	e014      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034c8:	f7fd fe22 	bl	8001110 <HAL_GetTick>
 80034cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034ce:	e008      	b.n	80034e2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80034d0:	f7fd fe1e 	bl	8001110 <HAL_GetTick>
 80034d4:	4602      	mov	r2, r0
 80034d6:	693b      	ldr	r3, [r7, #16]
 80034d8:	1ad3      	subs	r3, r2, r3
 80034da:	2b64      	cmp	r3, #100	; 0x64
 80034dc:	d901      	bls.n	80034e2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80034de:	2303      	movs	r3, #3
 80034e0:	e1ec      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80034e2:	4b53      	ldr	r3, [pc, #332]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d1f0      	bne.n	80034d0 <HAL_RCC_OscConfig+0x10c>
 80034ee:	e000      	b.n	80034f2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80034f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 0302 	and.w	r3, r3, #2
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d063      	beq.n	80035c6 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80034fe:	4b4c      	ldr	r3, [pc, #304]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003500:	685b      	ldr	r3, [r3, #4]
 8003502:	f003 030c 	and.w	r3, r3, #12
 8003506:	2b00      	cmp	r3, #0
 8003508:	d00b      	beq.n	8003522 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800350a:	4b49      	ldr	r3, [pc, #292]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800350c:	685b      	ldr	r3, [r3, #4]
 800350e:	f003 030c 	and.w	r3, r3, #12
 8003512:	2b08      	cmp	r3, #8
 8003514:	d11c      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
 8003516:	4b46      	ldr	r3, [pc, #280]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d116      	bne.n	8003550 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003522:	4b43      	ldr	r3, [pc, #268]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003524:	681b      	ldr	r3, [r3, #0]
 8003526:	f003 0302 	and.w	r3, r3, #2
 800352a:	2b00      	cmp	r3, #0
 800352c:	d005      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	691b      	ldr	r3, [r3, #16]
 8003532:	2b01      	cmp	r3, #1
 8003534:	d001      	beq.n	800353a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003536:	2301      	movs	r3, #1
 8003538:	e1c0      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800353a:	4b3d      	ldr	r3, [pc, #244]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	695b      	ldr	r3, [r3, #20]
 8003546:	00db      	lsls	r3, r3, #3
 8003548:	4939      	ldr	r1, [pc, #228]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800354a:	4313      	orrs	r3, r2
 800354c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800354e:	e03a      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	691b      	ldr	r3, [r3, #16]
 8003554:	2b00      	cmp	r3, #0
 8003556:	d020      	beq.n	800359a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003558:	4b36      	ldr	r3, [pc, #216]	; (8003634 <HAL_RCC_OscConfig+0x270>)
 800355a:	2201      	movs	r2, #1
 800355c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800355e:	f7fd fdd7 	bl	8001110 <HAL_GetTick>
 8003562:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003564:	e008      	b.n	8003578 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003566:	f7fd fdd3 	bl	8001110 <HAL_GetTick>
 800356a:	4602      	mov	r2, r0
 800356c:	693b      	ldr	r3, [r7, #16]
 800356e:	1ad3      	subs	r3, r2, r3
 8003570:	2b02      	cmp	r3, #2
 8003572:	d901      	bls.n	8003578 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003574:	2303      	movs	r3, #3
 8003576:	e1a1      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003578:	4b2d      	ldr	r3, [pc, #180]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f003 0302 	and.w	r3, r3, #2
 8003580:	2b00      	cmp	r3, #0
 8003582:	d0f0      	beq.n	8003566 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003584:	4b2a      	ldr	r3, [pc, #168]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	695b      	ldr	r3, [r3, #20]
 8003590:	00db      	lsls	r3, r3, #3
 8003592:	4927      	ldr	r1, [pc, #156]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 8003594:	4313      	orrs	r3, r2
 8003596:	600b      	str	r3, [r1, #0]
 8003598:	e015      	b.n	80035c6 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800359a:	4b26      	ldr	r3, [pc, #152]	; (8003634 <HAL_RCC_OscConfig+0x270>)
 800359c:	2200      	movs	r2, #0
 800359e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80035a0:	f7fd fdb6 	bl	8001110 <HAL_GetTick>
 80035a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035a6:	e008      	b.n	80035ba <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80035a8:	f7fd fdb2 	bl	8001110 <HAL_GetTick>
 80035ac:	4602      	mov	r2, r0
 80035ae:	693b      	ldr	r3, [r7, #16]
 80035b0:	1ad3      	subs	r3, r2, r3
 80035b2:	2b02      	cmp	r3, #2
 80035b4:	d901      	bls.n	80035ba <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80035b6:	2303      	movs	r3, #3
 80035b8:	e180      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80035ba:	4b1d      	ldr	r3, [pc, #116]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f003 0302 	and.w	r3, r3, #2
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d1f0      	bne.n	80035a8 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	681b      	ldr	r3, [r3, #0]
 80035ca:	f003 0308 	and.w	r3, r3, #8
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	d03a      	beq.n	8003648 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	699b      	ldr	r3, [r3, #24]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d019      	beq.n	800360e <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80035da:	4b17      	ldr	r3, [pc, #92]	; (8003638 <HAL_RCC_OscConfig+0x274>)
 80035dc:	2201      	movs	r2, #1
 80035de:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80035e0:	f7fd fd96 	bl	8001110 <HAL_GetTick>
 80035e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035e6:	e008      	b.n	80035fa <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80035e8:	f7fd fd92 	bl	8001110 <HAL_GetTick>
 80035ec:	4602      	mov	r2, r0
 80035ee:	693b      	ldr	r3, [r7, #16]
 80035f0:	1ad3      	subs	r3, r2, r3
 80035f2:	2b02      	cmp	r3, #2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e160      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80035fa:	4b0d      	ldr	r3, [pc, #52]	; (8003630 <HAL_RCC_OscConfig+0x26c>)
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	f003 0302 	and.w	r3, r3, #2
 8003602:	2b00      	cmp	r3, #0
 8003604:	d0f0      	beq.n	80035e8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003606:	2001      	movs	r0, #1
 8003608:	f000 fad8 	bl	8003bbc <RCC_Delay>
 800360c:	e01c      	b.n	8003648 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800360e:	4b0a      	ldr	r3, [pc, #40]	; (8003638 <HAL_RCC_OscConfig+0x274>)
 8003610:	2200      	movs	r2, #0
 8003612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003614:	f7fd fd7c 	bl	8001110 <HAL_GetTick>
 8003618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800361a:	e00f      	b.n	800363c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800361c:	f7fd fd78 	bl	8001110 <HAL_GetTick>
 8003620:	4602      	mov	r2, r0
 8003622:	693b      	ldr	r3, [r7, #16]
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d908      	bls.n	800363c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	e146      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
 800362e:	bf00      	nop
 8003630:	40021000 	.word	0x40021000
 8003634:	42420000 	.word	0x42420000
 8003638:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800363c:	4b92      	ldr	r3, [pc, #584]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800363e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003640:	f003 0302 	and.w	r3, r3, #2
 8003644:	2b00      	cmp	r3, #0
 8003646:	d1e9      	bne.n	800361c <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	f003 0304 	and.w	r3, r3, #4
 8003650:	2b00      	cmp	r3, #0
 8003652:	f000 80a6 	beq.w	80037a2 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003656:	2300      	movs	r3, #0
 8003658:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800365a:	4b8b      	ldr	r3, [pc, #556]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	69db      	ldr	r3, [r3, #28]
 800365e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003662:	2b00      	cmp	r3, #0
 8003664:	d10d      	bne.n	8003682 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003666:	4b88      	ldr	r3, [pc, #544]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	69db      	ldr	r3, [r3, #28]
 800366a:	4a87      	ldr	r2, [pc, #540]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800366c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003670:	61d3      	str	r3, [r2, #28]
 8003672:	4b85      	ldr	r3, [pc, #532]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003674:	69db      	ldr	r3, [r3, #28]
 8003676:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800367a:	60bb      	str	r3, [r7, #8]
 800367c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800367e:	2301      	movs	r3, #1
 8003680:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003682:	4b82      	ldr	r3, [pc, #520]	; (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800368a:	2b00      	cmp	r3, #0
 800368c:	d118      	bne.n	80036c0 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800368e:	4b7f      	ldr	r3, [pc, #508]	; (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	4a7e      	ldr	r2, [pc, #504]	; (800388c <HAL_RCC_OscConfig+0x4c8>)
 8003694:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003698:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800369a:	f7fd fd39 	bl	8001110 <HAL_GetTick>
 800369e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036a0:	e008      	b.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a2:	f7fd fd35 	bl	8001110 <HAL_GetTick>
 80036a6:	4602      	mov	r2, r0
 80036a8:	693b      	ldr	r3, [r7, #16]
 80036aa:	1ad3      	subs	r3, r2, r3
 80036ac:	2b64      	cmp	r3, #100	; 0x64
 80036ae:	d901      	bls.n	80036b4 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80036b0:	2303      	movs	r3, #3
 80036b2:	e103      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80036b4:	4b75      	ldr	r3, [pc, #468]	; (800388c <HAL_RCC_OscConfig+0x4c8>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80036bc:	2b00      	cmp	r3, #0
 80036be:	d0f0      	beq.n	80036a2 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80036c0:	687b      	ldr	r3, [r7, #4]
 80036c2:	68db      	ldr	r3, [r3, #12]
 80036c4:	2b01      	cmp	r3, #1
 80036c6:	d106      	bne.n	80036d6 <HAL_RCC_OscConfig+0x312>
 80036c8:	4b6f      	ldr	r3, [pc, #444]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4a6e      	ldr	r2, [pc, #440]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ce:	f043 0301 	orr.w	r3, r3, #1
 80036d2:	6213      	str	r3, [r2, #32]
 80036d4:	e02d      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	68db      	ldr	r3, [r3, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	d10c      	bne.n	80036f8 <HAL_RCC_OscConfig+0x334>
 80036de:	4b6a      	ldr	r3, [pc, #424]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036e0:	6a1b      	ldr	r3, [r3, #32]
 80036e2:	4a69      	ldr	r2, [pc, #420]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036e4:	f023 0301 	bic.w	r3, r3, #1
 80036e8:	6213      	str	r3, [r2, #32]
 80036ea:	4b67      	ldr	r3, [pc, #412]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036ec:	6a1b      	ldr	r3, [r3, #32]
 80036ee:	4a66      	ldr	r2, [pc, #408]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80036f0:	f023 0304 	bic.w	r3, r3, #4
 80036f4:	6213      	str	r3, [r2, #32]
 80036f6:	e01c      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b05      	cmp	r3, #5
 80036fe:	d10c      	bne.n	800371a <HAL_RCC_OscConfig+0x356>
 8003700:	4b61      	ldr	r3, [pc, #388]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003702:	6a1b      	ldr	r3, [r3, #32]
 8003704:	4a60      	ldr	r2, [pc, #384]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003706:	f043 0304 	orr.w	r3, r3, #4
 800370a:	6213      	str	r3, [r2, #32]
 800370c:	4b5e      	ldr	r3, [pc, #376]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800370e:	6a1b      	ldr	r3, [r3, #32]
 8003710:	4a5d      	ldr	r2, [pc, #372]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003712:	f043 0301 	orr.w	r3, r3, #1
 8003716:	6213      	str	r3, [r2, #32]
 8003718:	e00b      	b.n	8003732 <HAL_RCC_OscConfig+0x36e>
 800371a:	4b5b      	ldr	r3, [pc, #364]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800371c:	6a1b      	ldr	r3, [r3, #32]
 800371e:	4a5a      	ldr	r2, [pc, #360]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003720:	f023 0301 	bic.w	r3, r3, #1
 8003724:	6213      	str	r3, [r2, #32]
 8003726:	4b58      	ldr	r3, [pc, #352]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003728:	6a1b      	ldr	r3, [r3, #32]
 800372a:	4a57      	ldr	r2, [pc, #348]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800372c:	f023 0304 	bic.w	r3, r3, #4
 8003730:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003732:	687b      	ldr	r3, [r7, #4]
 8003734:	68db      	ldr	r3, [r3, #12]
 8003736:	2b00      	cmp	r3, #0
 8003738:	d015      	beq.n	8003766 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800373a:	f7fd fce9 	bl	8001110 <HAL_GetTick>
 800373e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003740:	e00a      	b.n	8003758 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003742:	f7fd fce5 	bl	8001110 <HAL_GetTick>
 8003746:	4602      	mov	r2, r0
 8003748:	693b      	ldr	r3, [r7, #16]
 800374a:	1ad3      	subs	r3, r2, r3
 800374c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003750:	4293      	cmp	r3, r2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e0b1      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003758:	4b4b      	ldr	r3, [pc, #300]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800375a:	6a1b      	ldr	r3, [r3, #32]
 800375c:	f003 0302 	and.w	r3, r3, #2
 8003760:	2b00      	cmp	r3, #0
 8003762:	d0ee      	beq.n	8003742 <HAL_RCC_OscConfig+0x37e>
 8003764:	e014      	b.n	8003790 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003766:	f7fd fcd3 	bl	8001110 <HAL_GetTick>
 800376a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800376c:	e00a      	b.n	8003784 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800376e:	f7fd fccf 	bl	8001110 <HAL_GetTick>
 8003772:	4602      	mov	r2, r0
 8003774:	693b      	ldr	r3, [r7, #16]
 8003776:	1ad3      	subs	r3, r2, r3
 8003778:	f241 3288 	movw	r2, #5000	; 0x1388
 800377c:	4293      	cmp	r3, r2
 800377e:	d901      	bls.n	8003784 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003780:	2303      	movs	r3, #3
 8003782:	e09b      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003784:	4b40      	ldr	r3, [pc, #256]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003786:	6a1b      	ldr	r3, [r3, #32]
 8003788:	f003 0302 	and.w	r3, r3, #2
 800378c:	2b00      	cmp	r3, #0
 800378e:	d1ee      	bne.n	800376e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003790:	7dfb      	ldrb	r3, [r7, #23]
 8003792:	2b01      	cmp	r3, #1
 8003794:	d105      	bne.n	80037a2 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003796:	4b3c      	ldr	r3, [pc, #240]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003798:	69db      	ldr	r3, [r3, #28]
 800379a:	4a3b      	ldr	r2, [pc, #236]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800379c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80037a0:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	69db      	ldr	r3, [r3, #28]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	f000 8087 	beq.w	80038ba <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037ac:	4b36      	ldr	r3, [pc, #216]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	f003 030c 	and.w	r3, r3, #12
 80037b4:	2b08      	cmp	r3, #8
 80037b6:	d061      	beq.n	800387c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	69db      	ldr	r3, [r3, #28]
 80037bc:	2b02      	cmp	r3, #2
 80037be:	d146      	bne.n	800384e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c0:	4b33      	ldr	r3, [pc, #204]	; (8003890 <HAL_RCC_OscConfig+0x4cc>)
 80037c2:	2200      	movs	r2, #0
 80037c4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037c6:	f7fd fca3 	bl	8001110 <HAL_GetTick>
 80037ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037cc:	e008      	b.n	80037e0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037ce:	f7fd fc9f 	bl	8001110 <HAL_GetTick>
 80037d2:	4602      	mov	r2, r0
 80037d4:	693b      	ldr	r3, [r7, #16]
 80037d6:	1ad3      	subs	r3, r2, r3
 80037d8:	2b02      	cmp	r3, #2
 80037da:	d901      	bls.n	80037e0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80037dc:	2303      	movs	r3, #3
 80037de:	e06d      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e0:	4b29      	ldr	r3, [pc, #164]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d1f0      	bne.n	80037ce <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	6a1b      	ldr	r3, [r3, #32]
 80037f0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037f4:	d108      	bne.n	8003808 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80037f6:	4b24      	ldr	r3, [pc, #144]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 80037f8:	685b      	ldr	r3, [r3, #4]
 80037fa:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	689b      	ldr	r3, [r3, #8]
 8003802:	4921      	ldr	r1, [pc, #132]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003804:	4313      	orrs	r3, r2
 8003806:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003808:	4b1f      	ldr	r3, [pc, #124]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800380a:	685b      	ldr	r3, [r3, #4]
 800380c:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a19      	ldr	r1, [r3, #32]
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003818:	430b      	orrs	r3, r1
 800381a:	491b      	ldr	r1, [pc, #108]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 800381c:	4313      	orrs	r3, r2
 800381e:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003820:	4b1b      	ldr	r3, [pc, #108]	; (8003890 <HAL_RCC_OscConfig+0x4cc>)
 8003822:	2201      	movs	r2, #1
 8003824:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003826:	f7fd fc73 	bl	8001110 <HAL_GetTick>
 800382a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800382c:	e008      	b.n	8003840 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800382e:	f7fd fc6f 	bl	8001110 <HAL_GetTick>
 8003832:	4602      	mov	r2, r0
 8003834:	693b      	ldr	r3, [r7, #16]
 8003836:	1ad3      	subs	r3, r2, r3
 8003838:	2b02      	cmp	r3, #2
 800383a:	d901      	bls.n	8003840 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e03d      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003840:	4b11      	ldr	r3, [pc, #68]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003848:	2b00      	cmp	r3, #0
 800384a:	d0f0      	beq.n	800382e <HAL_RCC_OscConfig+0x46a>
 800384c:	e035      	b.n	80038ba <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800384e:	4b10      	ldr	r3, [pc, #64]	; (8003890 <HAL_RCC_OscConfig+0x4cc>)
 8003850:	2200      	movs	r2, #0
 8003852:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003854:	f7fd fc5c 	bl	8001110 <HAL_GetTick>
 8003858:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800385a:	e008      	b.n	800386e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800385c:	f7fd fc58 	bl	8001110 <HAL_GetTick>
 8003860:	4602      	mov	r2, r0
 8003862:	693b      	ldr	r3, [r7, #16]
 8003864:	1ad3      	subs	r3, r2, r3
 8003866:	2b02      	cmp	r3, #2
 8003868:	d901      	bls.n	800386e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800386a:	2303      	movs	r3, #3
 800386c:	e026      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800386e:	4b06      	ldr	r3, [pc, #24]	; (8003888 <HAL_RCC_OscConfig+0x4c4>)
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d1f0      	bne.n	800385c <HAL_RCC_OscConfig+0x498>
 800387a:	e01e      	b.n	80038ba <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	69db      	ldr	r3, [r3, #28]
 8003880:	2b01      	cmp	r3, #1
 8003882:	d107      	bne.n	8003894 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003884:	2301      	movs	r3, #1
 8003886:	e019      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
 8003888:	40021000 	.word	0x40021000
 800388c:	40007000 	.word	0x40007000
 8003890:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003894:	4b0b      	ldr	r3, [pc, #44]	; (80038c4 <HAL_RCC_OscConfig+0x500>)
 8003896:	685b      	ldr	r3, [r3, #4]
 8003898:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6a1b      	ldr	r3, [r3, #32]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d106      	bne.n	80038b6 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80038a8:	68fb      	ldr	r3, [r7, #12]
 80038aa:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80038b2:	429a      	cmp	r2, r3
 80038b4:	d001      	beq.n	80038ba <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80038b6:	2301      	movs	r3, #1
 80038b8:	e000      	b.n	80038bc <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80038ba:	2300      	movs	r3, #0
}
 80038bc:	4618      	mov	r0, r3
 80038be:	3718      	adds	r7, #24
 80038c0:	46bd      	mov	sp, r7
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40021000 	.word	0x40021000

080038c8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80038c8:	b580      	push	{r7, lr}
 80038ca:	b084      	sub	sp, #16
 80038cc:	af00      	add	r7, sp, #0
 80038ce:	6078      	str	r0, [r7, #4]
 80038d0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d101      	bne.n	80038dc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80038d8:	2301      	movs	r3, #1
 80038da:	e0d0      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80038dc:	4b6a      	ldr	r3, [pc, #424]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0307 	and.w	r3, r3, #7
 80038e4:	683a      	ldr	r2, [r7, #0]
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d910      	bls.n	800390c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80038ea:	4b67      	ldr	r3, [pc, #412]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038ec:	681b      	ldr	r3, [r3, #0]
 80038ee:	f023 0207 	bic.w	r2, r3, #7
 80038f2:	4965      	ldr	r1, [pc, #404]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038f4:	683b      	ldr	r3, [r7, #0]
 80038f6:	4313      	orrs	r3, r2
 80038f8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80038fa:	4b63      	ldr	r3, [pc, #396]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	f003 0307 	and.w	r3, r3, #7
 8003902:	683a      	ldr	r2, [r7, #0]
 8003904:	429a      	cmp	r2, r3
 8003906:	d001      	beq.n	800390c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003908:	2301      	movs	r3, #1
 800390a:	e0b8      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d020      	beq.n	800395a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f003 0304 	and.w	r3, r3, #4
 8003920:	2b00      	cmp	r3, #0
 8003922:	d005      	beq.n	8003930 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003924:	4b59      	ldr	r3, [pc, #356]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003926:	685b      	ldr	r3, [r3, #4]
 8003928:	4a58      	ldr	r2, [pc, #352]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800392a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800392e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0308 	and.w	r3, r3, #8
 8003938:	2b00      	cmp	r3, #0
 800393a:	d005      	beq.n	8003948 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800393c:	4b53      	ldr	r3, [pc, #332]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	4a52      	ldr	r2, [pc, #328]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003942:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8003946:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003948:	4b50      	ldr	r3, [pc, #320]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 800394a:	685b      	ldr	r3, [r3, #4]
 800394c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	689b      	ldr	r3, [r3, #8]
 8003954:	494d      	ldr	r1, [pc, #308]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003956:	4313      	orrs	r3, r2
 8003958:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0301 	and.w	r3, r3, #1
 8003962:	2b00      	cmp	r3, #0
 8003964:	d040      	beq.n	80039e8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	685b      	ldr	r3, [r3, #4]
 800396a:	2b01      	cmp	r3, #1
 800396c:	d107      	bne.n	800397e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800396e:	4b47      	ldr	r3, [pc, #284]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003976:	2b00      	cmp	r3, #0
 8003978:	d115      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800397a:	2301      	movs	r3, #1
 800397c:	e07f      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	2b02      	cmp	r3, #2
 8003984:	d107      	bne.n	8003996 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003986:	4b41      	ldr	r3, [pc, #260]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800398e:	2b00      	cmp	r3, #0
 8003990:	d109      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003992:	2301      	movs	r3, #1
 8003994:	e073      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003996:	4b3d      	ldr	r3, [pc, #244]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	f003 0302 	and.w	r3, r3, #2
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d101      	bne.n	80039a6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80039a2:	2301      	movs	r3, #1
 80039a4:	e06b      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80039a6:	4b39      	ldr	r3, [pc, #228]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039a8:	685b      	ldr	r3, [r3, #4]
 80039aa:	f023 0203 	bic.w	r2, r3, #3
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	4936      	ldr	r1, [pc, #216]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039b4:	4313      	orrs	r3, r2
 80039b6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80039b8:	f7fd fbaa 	bl	8001110 <HAL_GetTick>
 80039bc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039be:	e00a      	b.n	80039d6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80039c0:	f7fd fba6 	bl	8001110 <HAL_GetTick>
 80039c4:	4602      	mov	r2, r0
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	1ad3      	subs	r3, r2, r3
 80039ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d901      	bls.n	80039d6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80039d2:	2303      	movs	r3, #3
 80039d4:	e053      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80039d6:	4b2d      	ldr	r3, [pc, #180]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 80039d8:	685b      	ldr	r3, [r3, #4]
 80039da:	f003 020c 	and.w	r2, r3, #12
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	685b      	ldr	r3, [r3, #4]
 80039e2:	009b      	lsls	r3, r3, #2
 80039e4:	429a      	cmp	r2, r3
 80039e6:	d1eb      	bne.n	80039c0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80039e8:	4b27      	ldr	r3, [pc, #156]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f003 0307 	and.w	r3, r3, #7
 80039f0:	683a      	ldr	r2, [r7, #0]
 80039f2:	429a      	cmp	r2, r3
 80039f4:	d210      	bcs.n	8003a18 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80039f6:	4b24      	ldr	r3, [pc, #144]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f023 0207 	bic.w	r2, r3, #7
 80039fe:	4922      	ldr	r1, [pc, #136]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 8003a00:	683b      	ldr	r3, [r7, #0]
 8003a02:	4313      	orrs	r3, r2
 8003a04:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003a06:	4b20      	ldr	r3, [pc, #128]	; (8003a88 <HAL_RCC_ClockConfig+0x1c0>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f003 0307 	and.w	r3, r3, #7
 8003a0e:	683a      	ldr	r2, [r7, #0]
 8003a10:	429a      	cmp	r2, r3
 8003a12:	d001      	beq.n	8003a18 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	e032      	b.n	8003a7e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	f003 0304 	and.w	r3, r3, #4
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d008      	beq.n	8003a36 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003a24:	4b19      	ldr	r3, [pc, #100]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a26:	685b      	ldr	r3, [r3, #4]
 8003a28:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	68db      	ldr	r3, [r3, #12]
 8003a30:	4916      	ldr	r1, [pc, #88]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0308 	and.w	r3, r3, #8
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d009      	beq.n	8003a56 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003a42:	4b12      	ldr	r3, [pc, #72]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	691b      	ldr	r3, [r3, #16]
 8003a4e:	00db      	lsls	r3, r3, #3
 8003a50:	490e      	ldr	r1, [pc, #56]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003a56:	f000 f821 	bl	8003a9c <HAL_RCC_GetSysClockFreq>
 8003a5a:	4602      	mov	r2, r0
 8003a5c:	4b0b      	ldr	r3, [pc, #44]	; (8003a8c <HAL_RCC_ClockConfig+0x1c4>)
 8003a5e:	685b      	ldr	r3, [r3, #4]
 8003a60:	091b      	lsrs	r3, r3, #4
 8003a62:	f003 030f 	and.w	r3, r3, #15
 8003a66:	490a      	ldr	r1, [pc, #40]	; (8003a90 <HAL_RCC_ClockConfig+0x1c8>)
 8003a68:	5ccb      	ldrb	r3, [r1, r3]
 8003a6a:	fa22 f303 	lsr.w	r3, r2, r3
 8003a6e:	4a09      	ldr	r2, [pc, #36]	; (8003a94 <HAL_RCC_ClockConfig+0x1cc>)
 8003a70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003a72:	4b09      	ldr	r3, [pc, #36]	; (8003a98 <HAL_RCC_ClockConfig+0x1d0>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	4618      	mov	r0, r3
 8003a78:	f7fd fb08 	bl	800108c <HAL_InitTick>

  return HAL_OK;
 8003a7c:	2300      	movs	r3, #0
}
 8003a7e:	4618      	mov	r0, r3
 8003a80:	3710      	adds	r7, #16
 8003a82:	46bd      	mov	sp, r7
 8003a84:	bd80      	pop	{r7, pc}
 8003a86:	bf00      	nop
 8003a88:	40022000 	.word	0x40022000
 8003a8c:	40021000 	.word	0x40021000
 8003a90:	0800b360 	.word	0x0800b360
 8003a94:	20000008 	.word	0x20000008
 8003a98:	2000000c 	.word	0x2000000c

08003a9c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a9c:	b490      	push	{r4, r7}
 8003a9e:	b08a      	sub	sp, #40	; 0x28
 8003aa0:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003aa2:	4b29      	ldr	r3, [pc, #164]	; (8003b48 <HAL_RCC_GetSysClockFreq+0xac>)
 8003aa4:	1d3c      	adds	r4, r7, #4
 8003aa6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003aa8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003aac:	f240 2301 	movw	r3, #513	; 0x201
 8003ab0:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	61fb      	str	r3, [r7, #28]
 8003ab6:	2300      	movs	r3, #0
 8003ab8:	61bb      	str	r3, [r7, #24]
 8003aba:	2300      	movs	r3, #0
 8003abc:	627b      	str	r3, [r7, #36]	; 0x24
 8003abe:	2300      	movs	r3, #0
 8003ac0:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003ac6:	4b21      	ldr	r3, [pc, #132]	; (8003b4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003ac8:	685b      	ldr	r3, [r3, #4]
 8003aca:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003acc:	69fb      	ldr	r3, [r7, #28]
 8003ace:	f003 030c 	and.w	r3, r3, #12
 8003ad2:	2b04      	cmp	r3, #4
 8003ad4:	d002      	beq.n	8003adc <HAL_RCC_GetSysClockFreq+0x40>
 8003ad6:	2b08      	cmp	r3, #8
 8003ad8:	d003      	beq.n	8003ae2 <HAL_RCC_GetSysClockFreq+0x46>
 8003ada:	e02b      	b.n	8003b34 <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003adc:	4b1c      	ldr	r3, [pc, #112]	; (8003b50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003ade:	623b      	str	r3, [r7, #32]
      break;
 8003ae0:	e02b      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003ae2:	69fb      	ldr	r3, [r7, #28]
 8003ae4:	0c9b      	lsrs	r3, r3, #18
 8003ae6:	f003 030f 	and.w	r3, r3, #15
 8003aea:	3328      	adds	r3, #40	; 0x28
 8003aec:	443b      	add	r3, r7
 8003aee:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003af2:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003af4:	69fb      	ldr	r3, [r7, #28]
 8003af6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d012      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003afe:	4b13      	ldr	r3, [pc, #76]	; (8003b4c <HAL_RCC_GetSysClockFreq+0xb0>)
 8003b00:	685b      	ldr	r3, [r3, #4]
 8003b02:	0c5b      	lsrs	r3, r3, #17
 8003b04:	f003 0301 	and.w	r3, r3, #1
 8003b08:	3328      	adds	r3, #40	; 0x28
 8003b0a:	443b      	add	r3, r7
 8003b0c:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003b10:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003b12:	697b      	ldr	r3, [r7, #20]
 8003b14:	4a0e      	ldr	r2, [pc, #56]	; (8003b50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b16:	fb03 f202 	mul.w	r2, r3, r2
 8003b1a:	69bb      	ldr	r3, [r7, #24]
 8003b1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b20:	627b      	str	r3, [r7, #36]	; 0x24
 8003b22:	e004      	b.n	8003b2e <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	4a0b      	ldr	r2, [pc, #44]	; (8003b54 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003b28:	fb02 f303 	mul.w	r3, r2, r3
 8003b2c:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003b2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b30:	623b      	str	r3, [r7, #32]
      break;
 8003b32:	e002      	b.n	8003b3a <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003b34:	4b06      	ldr	r3, [pc, #24]	; (8003b50 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003b36:	623b      	str	r3, [r7, #32]
      break;
 8003b38:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003b3a:	6a3b      	ldr	r3, [r7, #32]
}
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	3728      	adds	r7, #40	; 0x28
 8003b40:	46bd      	mov	sp, r7
 8003b42:	bc90      	pop	{r4, r7}
 8003b44:	4770      	bx	lr
 8003b46:	bf00      	nop
 8003b48:	0800b2fc 	.word	0x0800b2fc
 8003b4c:	40021000 	.word	0x40021000
 8003b50:	007a1200 	.word	0x007a1200
 8003b54:	003d0900 	.word	0x003d0900

08003b58 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003b5c:	4b02      	ldr	r3, [pc, #8]	; (8003b68 <HAL_RCC_GetHCLKFreq+0x10>)
 8003b5e:	681b      	ldr	r3, [r3, #0]
}
 8003b60:	4618      	mov	r0, r3
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr
 8003b68:	20000008 	.word	0x20000008

08003b6c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003b6c:	b580      	push	{r7, lr}
 8003b6e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003b70:	f7ff fff2 	bl	8003b58 <HAL_RCC_GetHCLKFreq>
 8003b74:	4602      	mov	r2, r0
 8003b76:	4b05      	ldr	r3, [pc, #20]	; (8003b8c <HAL_RCC_GetPCLK1Freq+0x20>)
 8003b78:	685b      	ldr	r3, [r3, #4]
 8003b7a:	0a1b      	lsrs	r3, r3, #8
 8003b7c:	f003 0307 	and.w	r3, r3, #7
 8003b80:	4903      	ldr	r1, [pc, #12]	; (8003b90 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b82:	5ccb      	ldrb	r3, [r1, r3]
 8003b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b88:	4618      	mov	r0, r3
 8003b8a:	bd80      	pop	{r7, pc}
 8003b8c:	40021000 	.word	0x40021000
 8003b90:	0800b370 	.word	0x0800b370

08003b94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b94:	b580      	push	{r7, lr}
 8003b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b98:	f7ff ffde 	bl	8003b58 <HAL_RCC_GetHCLKFreq>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	4b05      	ldr	r3, [pc, #20]	; (8003bb4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003ba0:	685b      	ldr	r3, [r3, #4]
 8003ba2:	0adb      	lsrs	r3, r3, #11
 8003ba4:	f003 0307 	and.w	r3, r3, #7
 8003ba8:	4903      	ldr	r1, [pc, #12]	; (8003bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003baa:	5ccb      	ldrb	r3, [r1, r3]
 8003bac:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	bd80      	pop	{r7, pc}
 8003bb4:	40021000 	.word	0x40021000
 8003bb8:	0800b370 	.word	0x0800b370

08003bbc <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003bbc:	b480      	push	{r7}
 8003bbe:	b085      	sub	sp, #20
 8003bc0:	af00      	add	r7, sp, #0
 8003bc2:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003bc4:	4b0a      	ldr	r3, [pc, #40]	; (8003bf0 <RCC_Delay+0x34>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a0a      	ldr	r2, [pc, #40]	; (8003bf4 <RCC_Delay+0x38>)
 8003bca:	fba2 2303 	umull	r2, r3, r2, r3
 8003bce:	0a5b      	lsrs	r3, r3, #9
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	fb02 f303 	mul.w	r3, r2, r3
 8003bd6:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003bd8:	bf00      	nop
  }
  while (Delay --);
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	1e5a      	subs	r2, r3, #1
 8003bde:	60fa      	str	r2, [r7, #12]
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1f9      	bne.n	8003bd8 <RCC_Delay+0x1c>
}
 8003be4:	bf00      	nop
 8003be6:	bf00      	nop
 8003be8:	3714      	adds	r7, #20
 8003bea:	46bd      	mov	sp, r7
 8003bec:	bc80      	pop	{r7}
 8003bee:	4770      	bx	lr
 8003bf0:	20000008 	.word	0x20000008
 8003bf4:	10624dd3 	.word	0x10624dd3

08003bf8 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b086      	sub	sp, #24
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003c00:	2300      	movs	r3, #0
 8003c02:	613b      	str	r3, [r7, #16]
 8003c04:	2300      	movs	r3, #0
 8003c06:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d07d      	beq.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003c14:	2300      	movs	r3, #0
 8003c16:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c18:	4b4f      	ldr	r3, [pc, #316]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c1a:	69db      	ldr	r3, [r3, #28]
 8003c1c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10d      	bne.n	8003c40 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003c24:	4b4c      	ldr	r3, [pc, #304]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c26:	69db      	ldr	r3, [r3, #28]
 8003c28:	4a4b      	ldr	r2, [pc, #300]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003c2e:	61d3      	str	r3, [r2, #28]
 8003c30:	4b49      	ldr	r3, [pc, #292]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c32:	69db      	ldr	r3, [r3, #28]
 8003c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c38:	60bb      	str	r3, [r7, #8]
 8003c3a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c40:	4b46      	ldr	r3, [pc, #280]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d118      	bne.n	8003c7e <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c4c:	4b43      	ldr	r3, [pc, #268]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c4e:	681b      	ldr	r3, [r3, #0]
 8003c50:	4a42      	ldr	r2, [pc, #264]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c52:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c56:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c58:	f7fd fa5a 	bl	8001110 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c5e:	e008      	b.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c60:	f7fd fa56 	bl	8001110 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	; 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e06d      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c72:	4b3a      	ldr	r3, [pc, #232]	; (8003d5c <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d0f0      	beq.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003c7e:	4b36      	ldr	r3, [pc, #216]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c80:	6a1b      	ldr	r3, [r3, #32]
 8003c82:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c86:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d02e      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	685b      	ldr	r3, [r3, #4]
 8003c92:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c96:	68fa      	ldr	r2, [r7, #12]
 8003c98:	429a      	cmp	r2, r3
 8003c9a:	d027      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c9c:	4b2e      	ldr	r3, [pc, #184]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c9e:	6a1b      	ldr	r3, [r3, #32]
 8003ca0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003ca4:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003ca6:	4b2e      	ldr	r3, [pc, #184]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003ca8:	2201      	movs	r2, #1
 8003caa:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003cac:	4b2c      	ldr	r3, [pc, #176]	; (8003d60 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003cb2:	4a29      	ldr	r2, [pc, #164]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	f003 0301 	and.w	r3, r3, #1
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d014      	beq.n	8003cec <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003cc2:	f7fd fa25 	bl	8001110 <HAL_GetTick>
 8003cc6:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc8:	e00a      	b.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cca:	f7fd fa21 	bl	8001110 <HAL_GetTick>
 8003cce:	4602      	mov	r2, r0
 8003cd0:	693b      	ldr	r3, [r7, #16]
 8003cd2:	1ad3      	subs	r3, r2, r3
 8003cd4:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d901      	bls.n	8003ce0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003cdc:	2303      	movs	r3, #3
 8003cde:	e036      	b.n	8003d4e <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ce0:	4b1d      	ldr	r3, [pc, #116]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ce2:	6a1b      	ldr	r3, [r3, #32]
 8003ce4:	f003 0302 	and.w	r3, r3, #2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d0ee      	beq.n	8003cca <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003cec:	4b1a      	ldr	r3, [pc, #104]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cee:	6a1b      	ldr	r3, [r3, #32]
 8003cf0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	685b      	ldr	r3, [r3, #4]
 8003cf8:	4917      	ldr	r1, [pc, #92]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003cfe:	7dfb      	ldrb	r3, [r7, #23]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d105      	bne.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d04:	4b14      	ldr	r3, [pc, #80]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d06:	69db      	ldr	r3, [r3, #28]
 8003d08:	4a13      	ldr	r2, [pc, #76]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d0a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d0e:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	f003 0302 	and.w	r3, r3, #2
 8003d18:	2b00      	cmp	r3, #0
 8003d1a:	d008      	beq.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003d1c:	4b0e      	ldr	r3, [pc, #56]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d1e:	685b      	ldr	r3, [r3, #4]
 8003d20:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	689b      	ldr	r3, [r3, #8]
 8003d28:	490b      	ldr	r1, [pc, #44]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	f003 0310 	and.w	r3, r3, #16
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d008      	beq.n	8003d4c <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d3a:	4b07      	ldr	r3, [pc, #28]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d3c:	685b      	ldr	r3, [r3, #4]
 8003d3e:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	4904      	ldr	r1, [pc, #16]	; (8003d58 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003d48:	4313      	orrs	r3, r2
 8003d4a:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003d4c:	2300      	movs	r3, #0
}
 8003d4e:	4618      	mov	r0, r3
 8003d50:	3718      	adds	r7, #24
 8003d52:	46bd      	mov	sp, r7
 8003d54:	bd80      	pop	{r7, pc}
 8003d56:	bf00      	nop
 8003d58:	40021000 	.word	0x40021000
 8003d5c:	40007000 	.word	0x40007000
 8003d60:	42420440 	.word	0x42420440

08003d64 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003d64:	b580      	push	{r7, lr}
 8003d66:	b082      	sub	sp, #8
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d101      	bne.n	8003d76 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003d72:	2301      	movs	r3, #1
 8003d74:	e041      	b.n	8003dfa <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d7c:	b2db      	uxtb	r3, r3
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d106      	bne.n	8003d90 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	2200      	movs	r2, #0
 8003d86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003d8a:	6878      	ldr	r0, [r7, #4]
 8003d8c:	f7fc fe82 	bl	8000a94 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	2202      	movs	r2, #2
 8003d94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681a      	ldr	r2, [r3, #0]
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	3304      	adds	r3, #4
 8003da0:	4619      	mov	r1, r3
 8003da2:	4610      	mov	r0, r2
 8003da4:	f000 fae8 	bl	8004378 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	2201      	movs	r2, #1
 8003dac:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	2201      	movs	r2, #1
 8003db4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	2201      	movs	r2, #1
 8003dbc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	2201      	movs	r2, #1
 8003dc4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2201      	movs	r2, #1
 8003dd4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	2201      	movs	r2, #1
 8003ddc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	2201      	movs	r2, #1
 8003de4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	2201      	movs	r2, #1
 8003dec:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2201      	movs	r2, #1
 8003df4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003df8:	2300      	movs	r3, #0
}
 8003dfa:	4618      	mov	r0, r3
 8003dfc:	3708      	adds	r7, #8
 8003dfe:	46bd      	mov	sp, r7
 8003e00:	bd80      	pop	{r7, pc}
	...

08003e04 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003e04:	b480      	push	{r7}
 8003e06:	b085      	sub	sp, #20
 8003e08:	af00      	add	r7, sp, #0
 8003e0a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e12:	b2db      	uxtb	r3, r3
 8003e14:	2b01      	cmp	r3, #1
 8003e16:	d001      	beq.n	8003e1c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8003e18:	2301      	movs	r3, #1
 8003e1a:	e032      	b.n	8003e82 <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2202      	movs	r2, #2
 8003e20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	4a18      	ldr	r2, [pc, #96]	; (8003e8c <HAL_TIM_Base_Start+0x88>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d00e      	beq.n	8003e4c <HAL_TIM_Base_Start+0x48>
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003e36:	d009      	beq.n	8003e4c <HAL_TIM_Base_Start+0x48>
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	4a14      	ldr	r2, [pc, #80]	; (8003e90 <HAL_TIM_Base_Start+0x8c>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d004      	beq.n	8003e4c <HAL_TIM_Base_Start+0x48>
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	4a13      	ldr	r2, [pc, #76]	; (8003e94 <HAL_TIM_Base_Start+0x90>)
 8003e48:	4293      	cmp	r3, r2
 8003e4a:	d111      	bne.n	8003e70 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	689b      	ldr	r3, [r3, #8]
 8003e52:	f003 0307 	and.w	r3, r3, #7
 8003e56:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	2b06      	cmp	r3, #6
 8003e5c:	d010      	beq.n	8003e80 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	681a      	ldr	r2, [r3, #0]
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	681b      	ldr	r3, [r3, #0]
 8003e68:	f042 0201 	orr.w	r2, r2, #1
 8003e6c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003e6e:	e007      	b.n	8003e80 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	681a      	ldr	r2, [r3, #0]
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	f042 0201 	orr.w	r2, r2, #1
 8003e7e:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003e80:	2300      	movs	r3, #0
}
 8003e82:	4618      	mov	r0, r3
 8003e84:	3714      	adds	r7, #20
 8003e86:	46bd      	mov	sp, r7
 8003e88:	bc80      	pop	{r7}
 8003e8a:	4770      	bx	lr
 8003e8c:	40012c00 	.word	0x40012c00
 8003e90:	40000400 	.word	0x40000400
 8003e94:	40000800 	.word	0x40000800

08003e98 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003e98:	b480      	push	{r7}
 8003e9a:	b085      	sub	sp, #20
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	2b01      	cmp	r3, #1
 8003eaa:	d001      	beq.n	8003eb0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003eac:	2301      	movs	r3, #1
 8003eae:	e03a      	b.n	8003f26 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2202      	movs	r2, #2
 8003eb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	68da      	ldr	r2, [r3, #12]
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	f042 0201 	orr.w	r2, r2, #1
 8003ec6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	4a18      	ldr	r2, [pc, #96]	; (8003f30 <HAL_TIM_Base_Start_IT+0x98>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d00e      	beq.n	8003ef0 <HAL_TIM_Base_Start_IT+0x58>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003eda:	d009      	beq.n	8003ef0 <HAL_TIM_Base_Start_IT+0x58>
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	681b      	ldr	r3, [r3, #0]
 8003ee0:	4a14      	ldr	r2, [pc, #80]	; (8003f34 <HAL_TIM_Base_Start_IT+0x9c>)
 8003ee2:	4293      	cmp	r3, r2
 8003ee4:	d004      	beq.n	8003ef0 <HAL_TIM_Base_Start_IT+0x58>
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4a13      	ldr	r2, [pc, #76]	; (8003f38 <HAL_TIM_Base_Start_IT+0xa0>)
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d111      	bne.n	8003f14 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	689b      	ldr	r3, [r3, #8]
 8003ef6:	f003 0307 	and.w	r3, r3, #7
 8003efa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003efc:	68fb      	ldr	r3, [r7, #12]
 8003efe:	2b06      	cmp	r3, #6
 8003f00:	d010      	beq.n	8003f24 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	681a      	ldr	r2, [r3, #0]
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	f042 0201 	orr.w	r2, r2, #1
 8003f10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f12:	e007      	b.n	8003f24 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	681a      	ldr	r2, [r3, #0]
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	681b      	ldr	r3, [r3, #0]
 8003f1e:	f042 0201 	orr.w	r2, r2, #1
 8003f22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f24:	2300      	movs	r3, #0
}
 8003f26:	4618      	mov	r0, r3
 8003f28:	3714      	adds	r7, #20
 8003f2a:	46bd      	mov	sp, r7
 8003f2c:	bc80      	pop	{r7}
 8003f2e:	4770      	bx	lr
 8003f30:	40012c00 	.word	0x40012c00
 8003f34:	40000400 	.word	0x40000400
 8003f38:	40000800 	.word	0x40000800

08003f3c <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8003f3c:	b480      	push	{r7}
 8003f3e:	b083      	sub	sp, #12
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	68da      	ldr	r2, [r3, #12]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	6a1a      	ldr	r2, [r3, #32]
 8003f5a:	f241 1311 	movw	r3, #4369	; 0x1111
 8003f5e:	4013      	ands	r3, r2
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d10f      	bne.n	8003f84 <HAL_TIM_Base_Stop_IT+0x48>
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6a1a      	ldr	r2, [r3, #32]
 8003f6a:	f240 4344 	movw	r3, #1092	; 0x444
 8003f6e:	4013      	ands	r3, r2
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d107      	bne.n	8003f84 <HAL_TIM_Base_Stop_IT+0x48>
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	681a      	ldr	r2, [r3, #0]
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	681b      	ldr	r3, [r3, #0]
 8003f7e:	f022 0201 	bic.w	r2, r2, #1
 8003f82:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	2201      	movs	r2, #1
 8003f88:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8003f8c:	2300      	movs	r3, #0
}
 8003f8e:	4618      	mov	r0, r3
 8003f90:	370c      	adds	r7, #12
 8003f92:	46bd      	mov	sp, r7
 8003f94:	bc80      	pop	{r7}
 8003f96:	4770      	bx	lr

08003f98 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	b082      	sub	sp, #8
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	681b      	ldr	r3, [r3, #0]
 8003fa4:	691b      	ldr	r3, [r3, #16]
 8003fa6:	f003 0302 	and.w	r3, r3, #2
 8003faa:	2b02      	cmp	r3, #2
 8003fac:	d122      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	68db      	ldr	r3, [r3, #12]
 8003fb4:	f003 0302 	and.w	r3, r3, #2
 8003fb8:	2b02      	cmp	r3, #2
 8003fba:	d11b      	bne.n	8003ff4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f06f 0202 	mvn.w	r2, #2
 8003fc4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	2201      	movs	r2, #1
 8003fca:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	681b      	ldr	r3, [r3, #0]
 8003fd0:	699b      	ldr	r3, [r3, #24]
 8003fd2:	f003 0303 	and.w	r3, r3, #3
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d003      	beq.n	8003fe2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fda:	6878      	ldr	r0, [r7, #4]
 8003fdc:	f000 f9b1 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8003fe0:	e005      	b.n	8003fee <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fe2:	6878      	ldr	r0, [r7, #4]
 8003fe4:	f000 f9a4 	bl	8004330 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fe8:	6878      	ldr	r0, [r7, #4]
 8003fea:	f000 f9b3 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	691b      	ldr	r3, [r3, #16]
 8003ffa:	f003 0304 	and.w	r3, r3, #4
 8003ffe:	2b04      	cmp	r3, #4
 8004000:	d122      	bne.n	8004048 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	68db      	ldr	r3, [r3, #12]
 8004008:	f003 0304 	and.w	r3, r3, #4
 800400c:	2b04      	cmp	r3, #4
 800400e:	d11b      	bne.n	8004048 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	f06f 0204 	mvn.w	r2, #4
 8004018:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	2202      	movs	r2, #2
 800401e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	699b      	ldr	r3, [r3, #24]
 8004026:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800402a:	2b00      	cmp	r3, #0
 800402c:	d003      	beq.n	8004036 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f000 f987 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8004034:	e005      	b.n	8004042 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004036:	6878      	ldr	r0, [r7, #4]
 8004038:	f000 f97a 	bl	8004330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800403c:	6878      	ldr	r0, [r7, #4]
 800403e:	f000 f989 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	2200      	movs	r2, #0
 8004046:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	681b      	ldr	r3, [r3, #0]
 800404c:	691b      	ldr	r3, [r3, #16]
 800404e:	f003 0308 	and.w	r3, r3, #8
 8004052:	2b08      	cmp	r3, #8
 8004054:	d122      	bne.n	800409c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	68db      	ldr	r3, [r3, #12]
 800405c:	f003 0308 	and.w	r3, r3, #8
 8004060:	2b08      	cmp	r3, #8
 8004062:	d11b      	bne.n	800409c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	f06f 0208 	mvn.w	r2, #8
 800406c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	2204      	movs	r2, #4
 8004072:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	69db      	ldr	r3, [r3, #28]
 800407a:	f003 0303 	and.w	r3, r3, #3
 800407e:	2b00      	cmp	r3, #0
 8004080:	d003      	beq.n	800408a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 f95d 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 8004088:	e005      	b.n	8004096 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	f000 f950 	bl	8004330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004090:	6878      	ldr	r0, [r7, #4]
 8004092:	f000 f95f 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	691b      	ldr	r3, [r3, #16]
 80040a2:	f003 0310 	and.w	r3, r3, #16
 80040a6:	2b10      	cmp	r3, #16
 80040a8:	d122      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68db      	ldr	r3, [r3, #12]
 80040b0:	f003 0310 	and.w	r3, r3, #16
 80040b4:	2b10      	cmp	r3, #16
 80040b6:	d11b      	bne.n	80040f0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	f06f 0210 	mvn.w	r2, #16
 80040c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	2208      	movs	r2, #8
 80040c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	69db      	ldr	r3, [r3, #28]
 80040ce:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d003      	beq.n	80040de <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040d6:	6878      	ldr	r0, [r7, #4]
 80040d8:	f000 f933 	bl	8004342 <HAL_TIM_IC_CaptureCallback>
 80040dc:	e005      	b.n	80040ea <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040de:	6878      	ldr	r0, [r7, #4]
 80040e0:	f000 f926 	bl	8004330 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f000 f935 	bl	8004354 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	2200      	movs	r2, #0
 80040ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	691b      	ldr	r3, [r3, #16]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b01      	cmp	r3, #1
 80040fc:	d10e      	bne.n	800411c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	f003 0301 	and.w	r3, r3, #1
 8004108:	2b01      	cmp	r3, #1
 800410a:	d107      	bne.n	800411c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	f06f 0201 	mvn.w	r2, #1
 8004114:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004116:	6878      	ldr	r0, [r7, #4]
 8004118:	f7fc fb20 	bl	800075c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	691b      	ldr	r3, [r3, #16]
 8004122:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004126:	2b80      	cmp	r3, #128	; 0x80
 8004128:	d10e      	bne.n	8004148 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	68db      	ldr	r3, [r3, #12]
 8004130:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004134:	2b80      	cmp	r3, #128	; 0x80
 8004136:	d107      	bne.n	8004148 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004140:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004142:	6878      	ldr	r0, [r7, #4]
 8004144:	f000 fa77 	bl	8004636 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	691b      	ldr	r3, [r3, #16]
 800414e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004152:	2b40      	cmp	r3, #64	; 0x40
 8004154:	d10e      	bne.n	8004174 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004160:	2b40      	cmp	r3, #64	; 0x40
 8004162:	d107      	bne.n	8004174 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800416c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800416e:	6878      	ldr	r0, [r7, #4]
 8004170:	f000 f8f9 	bl	8004366 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	f003 0320 	and.w	r3, r3, #32
 800417e:	2b20      	cmp	r3, #32
 8004180:	d10e      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	68db      	ldr	r3, [r3, #12]
 8004188:	f003 0320 	and.w	r3, r3, #32
 800418c:	2b20      	cmp	r3, #32
 800418e:	d107      	bne.n	80041a0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	f06f 0220 	mvn.w	r2, #32
 8004198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800419a:	6878      	ldr	r0, [r7, #4]
 800419c:	f000 fa42 	bl	8004624 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80041a0:	bf00      	nop
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b084      	sub	sp, #16
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
 80041b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d101      	bne.n	80041c0 <HAL_TIM_ConfigClockSource+0x18>
 80041bc:	2302      	movs	r3, #2
 80041be:	e0b3      	b.n	8004328 <HAL_TIM_ConfigClockSource+0x180>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2201      	movs	r2, #1
 80041c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	2202      	movs	r2, #2
 80041cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	689b      	ldr	r3, [r3, #8]
 80041d6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80041de:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80041e0:	68fb      	ldr	r3, [r7, #12]
 80041e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80041e6:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	68fa      	ldr	r2, [r7, #12]
 80041ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041f8:	d03e      	beq.n	8004278 <HAL_TIM_ConfigClockSource+0xd0>
 80041fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80041fe:	f200 8087 	bhi.w	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004202:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004206:	f000 8085 	beq.w	8004314 <HAL_TIM_ConfigClockSource+0x16c>
 800420a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800420e:	d87f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004210:	2b70      	cmp	r3, #112	; 0x70
 8004212:	d01a      	beq.n	800424a <HAL_TIM_ConfigClockSource+0xa2>
 8004214:	2b70      	cmp	r3, #112	; 0x70
 8004216:	d87b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004218:	2b60      	cmp	r3, #96	; 0x60
 800421a:	d050      	beq.n	80042be <HAL_TIM_ConfigClockSource+0x116>
 800421c:	2b60      	cmp	r3, #96	; 0x60
 800421e:	d877      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004220:	2b50      	cmp	r3, #80	; 0x50
 8004222:	d03c      	beq.n	800429e <HAL_TIM_ConfigClockSource+0xf6>
 8004224:	2b50      	cmp	r3, #80	; 0x50
 8004226:	d873      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004228:	2b40      	cmp	r3, #64	; 0x40
 800422a:	d058      	beq.n	80042de <HAL_TIM_ConfigClockSource+0x136>
 800422c:	2b40      	cmp	r3, #64	; 0x40
 800422e:	d86f      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004230:	2b30      	cmp	r3, #48	; 0x30
 8004232:	d064      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x156>
 8004234:	2b30      	cmp	r3, #48	; 0x30
 8004236:	d86b      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004238:	2b20      	cmp	r3, #32
 800423a:	d060      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x156>
 800423c:	2b20      	cmp	r3, #32
 800423e:	d867      	bhi.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
 8004240:	2b00      	cmp	r3, #0
 8004242:	d05c      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x156>
 8004244:	2b10      	cmp	r3, #16
 8004246:	d05a      	beq.n	80042fe <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004248:	e062      	b.n	8004310 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6818      	ldr	r0, [r3, #0]
 800424e:	683b      	ldr	r3, [r7, #0]
 8004250:	6899      	ldr	r1, [r3, #8]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	685a      	ldr	r2, [r3, #4]
 8004256:	683b      	ldr	r3, [r7, #0]
 8004258:	68db      	ldr	r3, [r3, #12]
 800425a:	f000 f966 	bl	800452a <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	689b      	ldr	r3, [r3, #8]
 8004264:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800426c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	609a      	str	r2, [r3, #8]
      break;
 8004276:	e04e      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	6818      	ldr	r0, [r3, #0]
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	6899      	ldr	r1, [r3, #8]
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685a      	ldr	r2, [r3, #4]
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	68db      	ldr	r3, [r3, #12]
 8004288:	f000 f94f 	bl	800452a <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	689a      	ldr	r2, [r3, #8]
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800429a:	609a      	str	r2, [r3, #8]
      break;
 800429c:	e03b      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	6818      	ldr	r0, [r3, #0]
 80042a2:	683b      	ldr	r3, [r7, #0]
 80042a4:	6859      	ldr	r1, [r3, #4]
 80042a6:	683b      	ldr	r3, [r7, #0]
 80042a8:	68db      	ldr	r3, [r3, #12]
 80042aa:	461a      	mov	r2, r3
 80042ac:	f000 f8c6 	bl	800443c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	2150      	movs	r1, #80	; 0x50
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f91d 	bl	80044f6 <TIM_ITRx_SetConfig>
      break;
 80042bc:	e02b      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	6818      	ldr	r0, [r3, #0]
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	6859      	ldr	r1, [r3, #4]
 80042c6:	683b      	ldr	r3, [r7, #0]
 80042c8:	68db      	ldr	r3, [r3, #12]
 80042ca:	461a      	mov	r2, r3
 80042cc:	f000 f8e4 	bl	8004498 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	2160      	movs	r1, #96	; 0x60
 80042d6:	4618      	mov	r0, r3
 80042d8:	f000 f90d 	bl	80044f6 <TIM_ITRx_SetConfig>
      break;
 80042dc:	e01b      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	6818      	ldr	r0, [r3, #0]
 80042e2:	683b      	ldr	r3, [r7, #0]
 80042e4:	6859      	ldr	r1, [r3, #4]
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	68db      	ldr	r3, [r3, #12]
 80042ea:	461a      	mov	r2, r3
 80042ec:	f000 f8a6 	bl	800443c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	681b      	ldr	r3, [r3, #0]
 80042f4:	2140      	movs	r1, #64	; 0x40
 80042f6:	4618      	mov	r0, r3
 80042f8:	f000 f8fd 	bl	80044f6 <TIM_ITRx_SetConfig>
      break;
 80042fc:	e00b      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681a      	ldr	r2, [r3, #0]
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	4619      	mov	r1, r3
 8004308:	4610      	mov	r0, r2
 800430a:	f000 f8f4 	bl	80044f6 <TIM_ITRx_SetConfig>
        break;
 800430e:	e002      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004310:	bf00      	nop
 8004312:	e000      	b.n	8004316 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004314:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2201      	movs	r2, #1
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004326:	2300      	movs	r3, #0
}
 8004328:	4618      	mov	r0, r3
 800432a:	3710      	adds	r7, #16
 800432c:	46bd      	mov	sp, r7
 800432e:	bd80      	pop	{r7, pc}

08004330 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004330:	b480      	push	{r7}
 8004332:	b083      	sub	sp, #12
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004338:	bf00      	nop
 800433a:	370c      	adds	r7, #12
 800433c:	46bd      	mov	sp, r7
 800433e:	bc80      	pop	{r7}
 8004340:	4770      	bx	lr

08004342 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004342:	b480      	push	{r7}
 8004344:	b083      	sub	sp, #12
 8004346:	af00      	add	r7, sp, #0
 8004348:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800434a:	bf00      	nop
 800434c:	370c      	adds	r7, #12
 800434e:	46bd      	mov	sp, r7
 8004350:	bc80      	pop	{r7}
 8004352:	4770      	bx	lr

08004354 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004354:	b480      	push	{r7}
 8004356:	b083      	sub	sp, #12
 8004358:	af00      	add	r7, sp, #0
 800435a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800435c:	bf00      	nop
 800435e:	370c      	adds	r7, #12
 8004360:	46bd      	mov	sp, r7
 8004362:	bc80      	pop	{r7}
 8004364:	4770      	bx	lr

08004366 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004366:	b480      	push	{r7}
 8004368:	b083      	sub	sp, #12
 800436a:	af00      	add	r7, sp, #0
 800436c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800436e:	bf00      	nop
 8004370:	370c      	adds	r7, #12
 8004372:	46bd      	mov	sp, r7
 8004374:	bc80      	pop	{r7}
 8004376:	4770      	bx	lr

08004378 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	4a29      	ldr	r2, [pc, #164]	; (8004430 <TIM_Base_SetConfig+0xb8>)
 800438c:	4293      	cmp	r3, r2
 800438e:	d00b      	beq.n	80043a8 <TIM_Base_SetConfig+0x30>
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004396:	d007      	beq.n	80043a8 <TIM_Base_SetConfig+0x30>
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	4a26      	ldr	r2, [pc, #152]	; (8004434 <TIM_Base_SetConfig+0xbc>)
 800439c:	4293      	cmp	r3, r2
 800439e:	d003      	beq.n	80043a8 <TIM_Base_SetConfig+0x30>
 80043a0:	687b      	ldr	r3, [r7, #4]
 80043a2:	4a25      	ldr	r2, [pc, #148]	; (8004438 <TIM_Base_SetConfig+0xc0>)
 80043a4:	4293      	cmp	r3, r2
 80043a6:	d108      	bne.n	80043ba <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80043ae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80043b0:	683b      	ldr	r3, [r7, #0]
 80043b2:	685b      	ldr	r3, [r3, #4]
 80043b4:	68fa      	ldr	r2, [r7, #12]
 80043b6:	4313      	orrs	r3, r2
 80043b8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	4a1c      	ldr	r2, [pc, #112]	; (8004430 <TIM_Base_SetConfig+0xb8>)
 80043be:	4293      	cmp	r3, r2
 80043c0:	d00b      	beq.n	80043da <TIM_Base_SetConfig+0x62>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80043c8:	d007      	beq.n	80043da <TIM_Base_SetConfig+0x62>
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	4a19      	ldr	r2, [pc, #100]	; (8004434 <TIM_Base_SetConfig+0xbc>)
 80043ce:	4293      	cmp	r3, r2
 80043d0:	d003      	beq.n	80043da <TIM_Base_SetConfig+0x62>
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	4a18      	ldr	r2, [pc, #96]	; (8004438 <TIM_Base_SetConfig+0xc0>)
 80043d6:	4293      	cmp	r3, r2
 80043d8:	d108      	bne.n	80043ec <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80043e0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80043e2:	683b      	ldr	r3, [r7, #0]
 80043e4:	68db      	ldr	r3, [r3, #12]
 80043e6:	68fa      	ldr	r2, [r7, #12]
 80043e8:	4313      	orrs	r3, r2
 80043ea:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80043f2:	683b      	ldr	r3, [r7, #0]
 80043f4:	695b      	ldr	r3, [r3, #20]
 80043f6:	4313      	orrs	r3, r2
 80043f8:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	68fa      	ldr	r2, [r7, #12]
 80043fe:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004400:	683b      	ldr	r3, [r7, #0]
 8004402:	689a      	ldr	r2, [r3, #8]
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004408:	683b      	ldr	r3, [r7, #0]
 800440a:	681a      	ldr	r2, [r3, #0]
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	4a07      	ldr	r2, [pc, #28]	; (8004430 <TIM_Base_SetConfig+0xb8>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d103      	bne.n	8004420 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	691a      	ldr	r2, [r3, #16]
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2201      	movs	r2, #1
 8004424:	615a      	str	r2, [r3, #20]
}
 8004426:	bf00      	nop
 8004428:	3714      	adds	r7, #20
 800442a:	46bd      	mov	sp, r7
 800442c:	bc80      	pop	{r7}
 800442e:	4770      	bx	lr
 8004430:	40012c00 	.word	0x40012c00
 8004434:	40000400 	.word	0x40000400
 8004438:	40000800 	.word	0x40000800

0800443c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	60b9      	str	r1, [r7, #8]
 8004446:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6a1b      	ldr	r3, [r3, #32]
 8004452:	f023 0201 	bic.w	r2, r3, #1
 8004456:	68fb      	ldr	r3, [r7, #12]
 8004458:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	699b      	ldr	r3, [r3, #24]
 800445e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004460:	693b      	ldr	r3, [r7, #16]
 8004462:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004466:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	011b      	lsls	r3, r3, #4
 800446c:	693a      	ldr	r2, [r7, #16]
 800446e:	4313      	orrs	r3, r2
 8004470:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004472:	697b      	ldr	r3, [r7, #20]
 8004474:	f023 030a 	bic.w	r3, r3, #10
 8004478:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800447a:	697a      	ldr	r2, [r7, #20]
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	4313      	orrs	r3, r2
 8004480:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	693a      	ldr	r2, [r7, #16]
 8004486:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004488:	68fb      	ldr	r3, [r7, #12]
 800448a:	697a      	ldr	r2, [r7, #20]
 800448c:	621a      	str	r2, [r3, #32]
}
 800448e:	bf00      	nop
 8004490:	371c      	adds	r7, #28
 8004492:	46bd      	mov	sp, r7
 8004494:	bc80      	pop	{r7}
 8004496:	4770      	bx	lr

08004498 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004498:	b480      	push	{r7}
 800449a:	b087      	sub	sp, #28
 800449c:	af00      	add	r7, sp, #0
 800449e:	60f8      	str	r0, [r7, #12]
 80044a0:	60b9      	str	r1, [r7, #8]
 80044a2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	6a1b      	ldr	r3, [r3, #32]
 80044a8:	f023 0210 	bic.w	r2, r3, #16
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	699b      	ldr	r3, [r3, #24]
 80044b4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	6a1b      	ldr	r3, [r3, #32]
 80044ba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80044bc:	697b      	ldr	r3, [r7, #20]
 80044be:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80044c2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	031b      	lsls	r3, r3, #12
 80044c8:	697a      	ldr	r2, [r7, #20]
 80044ca:	4313      	orrs	r3, r2
 80044cc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80044d4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80044d6:	68bb      	ldr	r3, [r7, #8]
 80044d8:	011b      	lsls	r3, r3, #4
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	4313      	orrs	r3, r2
 80044de:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	693a      	ldr	r2, [r7, #16]
 80044ea:	621a      	str	r2, [r3, #32]
}
 80044ec:	bf00      	nop
 80044ee:	371c      	adds	r7, #28
 80044f0:	46bd      	mov	sp, r7
 80044f2:	bc80      	pop	{r7}
 80044f4:	4770      	bx	lr

080044f6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80044f6:	b480      	push	{r7}
 80044f8:	b085      	sub	sp, #20
 80044fa:	af00      	add	r7, sp, #0
 80044fc:	6078      	str	r0, [r7, #4]
 80044fe:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800450c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800450e:	683a      	ldr	r2, [r7, #0]
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	4313      	orrs	r3, r2
 8004514:	f043 0307 	orr.w	r3, r3, #7
 8004518:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800451a:	687b      	ldr	r3, [r7, #4]
 800451c:	68fa      	ldr	r2, [r7, #12]
 800451e:	609a      	str	r2, [r3, #8]
}
 8004520:	bf00      	nop
 8004522:	3714      	adds	r7, #20
 8004524:	46bd      	mov	sp, r7
 8004526:	bc80      	pop	{r7}
 8004528:	4770      	bx	lr

0800452a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800452a:	b480      	push	{r7}
 800452c:	b087      	sub	sp, #28
 800452e:	af00      	add	r7, sp, #0
 8004530:	60f8      	str	r0, [r7, #12]
 8004532:	60b9      	str	r1, [r7, #8]
 8004534:	607a      	str	r2, [r7, #4]
 8004536:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	689b      	ldr	r3, [r3, #8]
 800453c:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004544:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	021a      	lsls	r2, r3, #8
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	431a      	orrs	r2, r3
 800454e:	68bb      	ldr	r3, [r7, #8]
 8004550:	4313      	orrs	r3, r2
 8004552:	697a      	ldr	r2, [r7, #20]
 8004554:	4313      	orrs	r3, r2
 8004556:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	697a      	ldr	r2, [r7, #20]
 800455c:	609a      	str	r2, [r3, #8]
}
 800455e:	bf00      	nop
 8004560:	371c      	adds	r7, #28
 8004562:	46bd      	mov	sp, r7
 8004564:	bc80      	pop	{r7}
 8004566:	4770      	bx	lr

08004568 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004568:	b480      	push	{r7}
 800456a:	b085      	sub	sp, #20
 800456c:	af00      	add	r7, sp, #0
 800456e:	6078      	str	r0, [r7, #4]
 8004570:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004578:	2b01      	cmp	r3, #1
 800457a:	d101      	bne.n	8004580 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800457c:	2302      	movs	r3, #2
 800457e:	e046      	b.n	800460e <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	2201      	movs	r2, #1
 8004584:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	2202      	movs	r2, #2
 800458c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	685b      	ldr	r3, [r3, #4]
 8004596:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	689b      	ldr	r3, [r3, #8]
 800459e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80045a6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80045a8:	683b      	ldr	r3, [r7, #0]
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	68fa      	ldr	r2, [r7, #12]
 80045ae:	4313      	orrs	r3, r2
 80045b0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	68fa      	ldr	r2, [r7, #12]
 80045b8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	4a16      	ldr	r2, [pc, #88]	; (8004618 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d00e      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045cc:	d009      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80045ce:	687b      	ldr	r3, [r7, #4]
 80045d0:	681b      	ldr	r3, [r3, #0]
 80045d2:	4a12      	ldr	r2, [pc, #72]	; (800461c <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 80045d4:	4293      	cmp	r3, r2
 80045d6:	d004      	beq.n	80045e2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	4a10      	ldr	r2, [pc, #64]	; (8004620 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80045de:	4293      	cmp	r3, r2
 80045e0:	d10c      	bne.n	80045fc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80045e2:	68bb      	ldr	r3, [r7, #8]
 80045e4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80045e8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	685b      	ldr	r3, [r3, #4]
 80045ee:	68ba      	ldr	r2, [r7, #8]
 80045f0:	4313      	orrs	r3, r2
 80045f2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68ba      	ldr	r2, [r7, #8]
 80045fa:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	2201      	movs	r2, #1
 8004600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	2200      	movs	r2, #0
 8004608:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800460c:	2300      	movs	r3, #0
}
 800460e:	4618      	mov	r0, r3
 8004610:	3714      	adds	r7, #20
 8004612:	46bd      	mov	sp, r7
 8004614:	bc80      	pop	{r7}
 8004616:	4770      	bx	lr
 8004618:	40012c00 	.word	0x40012c00
 800461c:	40000400 	.word	0x40000400
 8004620:	40000800 	.word	0x40000800

08004624 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004624:	b480      	push	{r7}
 8004626:	b083      	sub	sp, #12
 8004628:	af00      	add	r7, sp, #0
 800462a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800462c:	bf00      	nop
 800462e:	370c      	adds	r7, #12
 8004630:	46bd      	mov	sp, r7
 8004632:	bc80      	pop	{r7}
 8004634:	4770      	bx	lr

08004636 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004636:	b480      	push	{r7}
 8004638:	b083      	sub	sp, #12
 800463a:	af00      	add	r7, sp, #0
 800463c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800463e:	bf00      	nop
 8004640:	370c      	adds	r7, #12
 8004642:	46bd      	mov	sp, r7
 8004644:	bc80      	pop	{r7}
 8004646:	4770      	bx	lr

08004648 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004648:	b580      	push	{r7, lr}
 800464a:	b082      	sub	sp, #8
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d101      	bne.n	800465a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e03f      	b.n	80046da <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004660:	b2db      	uxtb	r3, r3
 8004662:	2b00      	cmp	r3, #0
 8004664:	d106      	bne.n	8004674 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	2200      	movs	r2, #0
 800466a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800466e:	6878      	ldr	r0, [r7, #4]
 8004670:	f7fc fa48 	bl	8000b04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	2224      	movs	r2, #36	; 0x24
 8004678:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	68da      	ldr	r2, [r3, #12]
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800468a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800468c:	6878      	ldr	r0, [r7, #4]
 800468e:	f000 f829 	bl	80046e4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	691a      	ldr	r2, [r3, #16]
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	681b      	ldr	r3, [r3, #0]
 800469c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80046a0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	695a      	ldr	r2, [r3, #20]
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80046b0:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	68da      	ldr	r2, [r3, #12]
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80046c0:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	2200      	movs	r2, #0
 80046c6:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2220      	movs	r2, #32
 80046cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2220      	movs	r2, #32
 80046d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80046d8:	2300      	movs	r3, #0
}
 80046da:	4618      	mov	r0, r3
 80046dc:	3708      	adds	r7, #8
 80046de:	46bd      	mov	sp, r7
 80046e0:	bd80      	pop	{r7, pc}
	...

080046e4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b084      	sub	sp, #16
 80046e8:	af00      	add	r7, sp, #0
 80046ea:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	691b      	ldr	r3, [r3, #16]
 80046f2:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	68da      	ldr	r2, [r3, #12]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	430a      	orrs	r2, r1
 8004700:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	689a      	ldr	r2, [r3, #8]
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	431a      	orrs	r2, r3
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	695b      	ldr	r3, [r3, #20]
 8004710:	4313      	orrs	r3, r2
 8004712:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	681b      	ldr	r3, [r3, #0]
 8004718:	68db      	ldr	r3, [r3, #12]
 800471a:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 800471e:	f023 030c 	bic.w	r3, r3, #12
 8004722:	687a      	ldr	r2, [r7, #4]
 8004724:	6812      	ldr	r2, [r2, #0]
 8004726:	68b9      	ldr	r1, [r7, #8]
 8004728:	430b      	orrs	r3, r1
 800472a:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	695b      	ldr	r3, [r3, #20]
 8004732:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	699a      	ldr	r2, [r3, #24]
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	681b      	ldr	r3, [r3, #0]
 800473e:	430a      	orrs	r2, r1
 8004740:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	4a2c      	ldr	r2, [pc, #176]	; (80047f8 <UART_SetConfig+0x114>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d103      	bne.n	8004754 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 800474c:	f7ff fa22 	bl	8003b94 <HAL_RCC_GetPCLK2Freq>
 8004750:	60f8      	str	r0, [r7, #12]
 8004752:	e002      	b.n	800475a <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8004754:	f7ff fa0a 	bl	8003b6c <HAL_RCC_GetPCLK1Freq>
 8004758:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800475a:	68fa      	ldr	r2, [r7, #12]
 800475c:	4613      	mov	r3, r2
 800475e:	009b      	lsls	r3, r3, #2
 8004760:	4413      	add	r3, r2
 8004762:	009a      	lsls	r2, r3, #2
 8004764:	441a      	add	r2, r3
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	685b      	ldr	r3, [r3, #4]
 800476a:	009b      	lsls	r3, r3, #2
 800476c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004770:	4a22      	ldr	r2, [pc, #136]	; (80047fc <UART_SetConfig+0x118>)
 8004772:	fba2 2303 	umull	r2, r3, r2, r3
 8004776:	095b      	lsrs	r3, r3, #5
 8004778:	0119      	lsls	r1, r3, #4
 800477a:	68fa      	ldr	r2, [r7, #12]
 800477c:	4613      	mov	r3, r2
 800477e:	009b      	lsls	r3, r3, #2
 8004780:	4413      	add	r3, r2
 8004782:	009a      	lsls	r2, r3, #2
 8004784:	441a      	add	r2, r3
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	685b      	ldr	r3, [r3, #4]
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004790:	4b1a      	ldr	r3, [pc, #104]	; (80047fc <UART_SetConfig+0x118>)
 8004792:	fba3 0302 	umull	r0, r3, r3, r2
 8004796:	095b      	lsrs	r3, r3, #5
 8004798:	2064      	movs	r0, #100	; 0x64
 800479a:	fb00 f303 	mul.w	r3, r0, r3
 800479e:	1ad3      	subs	r3, r2, r3
 80047a0:	011b      	lsls	r3, r3, #4
 80047a2:	3332      	adds	r3, #50	; 0x32
 80047a4:	4a15      	ldr	r2, [pc, #84]	; (80047fc <UART_SetConfig+0x118>)
 80047a6:	fba2 2303 	umull	r2, r3, r2, r3
 80047aa:	095b      	lsrs	r3, r3, #5
 80047ac:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80047b0:	4419      	add	r1, r3
 80047b2:	68fa      	ldr	r2, [r7, #12]
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009a      	lsls	r2, r3, #2
 80047bc:	441a      	add	r2, r3
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	685b      	ldr	r3, [r3, #4]
 80047c2:	009b      	lsls	r3, r3, #2
 80047c4:	fbb2 f2f3 	udiv	r2, r2, r3
 80047c8:	4b0c      	ldr	r3, [pc, #48]	; (80047fc <UART_SetConfig+0x118>)
 80047ca:	fba3 0302 	umull	r0, r3, r3, r2
 80047ce:	095b      	lsrs	r3, r3, #5
 80047d0:	2064      	movs	r0, #100	; 0x64
 80047d2:	fb00 f303 	mul.w	r3, r0, r3
 80047d6:	1ad3      	subs	r3, r2, r3
 80047d8:	011b      	lsls	r3, r3, #4
 80047da:	3332      	adds	r3, #50	; 0x32
 80047dc:	4a07      	ldr	r2, [pc, #28]	; (80047fc <UART_SetConfig+0x118>)
 80047de:	fba2 2303 	umull	r2, r3, r2, r3
 80047e2:	095b      	lsrs	r3, r3, #5
 80047e4:	f003 020f 	and.w	r2, r3, #15
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	440a      	add	r2, r1
 80047ee:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80047f0:	bf00      	nop
 80047f2:	3710      	adds	r7, #16
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}
 80047f8:	40013800 	.word	0x40013800
 80047fc:	51eb851f 	.word	0x51eb851f

08004800 <USB_CoreInit>:
  * @param  cfg pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004800:	b084      	sub	sp, #16
 8004802:	b480      	push	{r7}
 8004804:	b083      	sub	sp, #12
 8004806:	af00      	add	r7, sp, #0
 8004808:	6078      	str	r0, [r7, #4]
 800480a:	f107 0014 	add.w	r0, r7, #20
 800480e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8004812:	2300      	movs	r3, #0
}
 8004814:	4618      	mov	r0, r3
 8004816:	370c      	adds	r7, #12
 8004818:	46bd      	mov	sp, r7
 800481a:	bc80      	pop	{r7}
 800481c:	b004      	add	sp, #16
 800481e:	4770      	bx	lr

08004820 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8004820:	b480      	push	{r7}
 8004822:	b085      	sub	sp, #20
 8004824:	af00      	add	r7, sp, #0
 8004826:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	2200      	movs	r2, #0
 800482c:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004830:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004834:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	b29a      	uxth	r2, r3
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004840:	2300      	movs	r3, #0
}
 8004842:	4618      	mov	r0, r3
 8004844:	3714      	adds	r7, #20
 8004846:	46bd      	mov	sp, r7
 8004848:	bc80      	pop	{r7}
 800484a:	4770      	bx	lr

0800484c <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800484c:	b480      	push	{r7}
 800484e:	b085      	sub	sp, #20
 8004850:	af00      	add	r7, sp, #0
 8004852:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8004854:	f44f 433f 	mov.w	r3, #48896	; 0xbf00
 8004858:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8004860:	b29a      	uxth	r2, r3
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	b29b      	uxth	r3, r3
 8004866:	43db      	mvns	r3, r3
 8004868:	b29b      	uxth	r3, r3
 800486a:	4013      	ands	r3, r2
 800486c:	b29a      	uxth	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 8004874:	2300      	movs	r3, #0
}
 8004876:	4618      	mov	r0, r3
 8004878:	3714      	adds	r7, #20
 800487a:	46bd      	mov	sp, r7
 800487c:	bc80      	pop	{r7}
 800487e:	4770      	bx	lr

08004880 <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE Peripheral mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx, USB_ModeTypeDef mode)
{
 8004880:	b480      	push	{r7}
 8004882:	b083      	sub	sp, #12
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	460b      	mov	r3, r1
 800488a:	70fb      	strb	r3, [r7, #3]

  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 800488c:	2300      	movs	r3, #0
}
 800488e:	4618      	mov	r0, r3
 8004890:	370c      	adds	r7, #12
 8004892:	46bd      	mov	sp, r7
 8004894:	bc80      	pop	{r7}
 8004896:	4770      	bx	lr

08004898 <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8004898:	b084      	sub	sp, #16
 800489a:	b480      	push	{r7}
 800489c:	b083      	sub	sp, #12
 800489e:	af00      	add	r7, sp, #0
 80048a0:	6078      	str	r0, [r7, #4]
 80048a2:	f107 0014 	add.w	r0, r7, #20
 80048a6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	2201      	movs	r2, #1
 80048ae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	2200      	movs	r2, #0
 80048b6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2200      	movs	r2, #0
 80048be:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2200      	movs	r2, #0
 80048c6:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50

  return HAL_OK;
 80048ca:	2300      	movs	r3, #0
}
 80048cc:	4618      	mov	r0, r3
 80048ce:	370c      	adds	r7, #12
 80048d0:	46bd      	mov	sp, r7
 80048d2:	bc80      	pop	{r7}
 80048d4:	b004      	add	sp, #16
 80048d6:	4770      	bx	lr

080048d8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80048d8:	b480      	push	{r7}
 80048da:	b09b      	sub	sp, #108	; 0x6c
 80048dc:	af00      	add	r7, sp, #0
 80048de:	6078      	str	r0, [r7, #4]
 80048e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80048e2:	2300      	movs	r3, #0
 80048e4:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80048e8:	687a      	ldr	r2, [r7, #4]
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	781b      	ldrb	r3, [r3, #0]
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	881b      	ldrh	r3, [r3, #0]
 80048f4:	b29b      	uxth	r3, r3
 80048f6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 80048fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80048fe:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64

  /* initialize Endpoint */
  switch (ep->type)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	78db      	ldrb	r3, [r3, #3]
 8004906:	2b03      	cmp	r3, #3
 8004908:	d81f      	bhi.n	800494a <USB_ActivateEndpoint+0x72>
 800490a:	a201      	add	r2, pc, #4	; (adr r2, 8004910 <USB_ActivateEndpoint+0x38>)
 800490c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004910:	08004921 	.word	0x08004921
 8004914:	0800493d 	.word	0x0800493d
 8004918:	08004953 	.word	0x08004953
 800491c:	0800492f 	.word	0x0800492f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8004920:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004924:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004928:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800492c:	e012      	b.n	8004954 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800492e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004932:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8004936:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 800493a:	e00b      	b.n	8004954 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800493c:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004940:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004944:	f8a7 3064 	strh.w	r3, [r7, #100]	; 0x64
      break;
 8004948:	e004      	b.n	8004954 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800494a:	2301      	movs	r3, #1
 800494c:	f887 3067 	strb.w	r3, [r7, #103]	; 0x67
      break;
 8004950:	e000      	b.n	8004954 <USB_ActivateEndpoint+0x7c>
      break;
 8004952:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8004954:	687a      	ldr	r2, [r7, #4]
 8004956:	683b      	ldr	r3, [r7, #0]
 8004958:	781b      	ldrb	r3, [r3, #0]
 800495a:	009b      	lsls	r3, r3, #2
 800495c:	441a      	add	r2, r3
 800495e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	; 0x64
 8004962:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004966:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800496a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800496e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004972:	b29b      	uxth	r3, r3
 8004974:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8004976:	687a      	ldr	r2, [r7, #4]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	781b      	ldrb	r3, [r3, #0]
 800497c:	009b      	lsls	r3, r3, #2
 800497e:	4413      	add	r3, r2
 8004980:	881b      	ldrh	r3, [r3, #0]
 8004982:	b29b      	uxth	r3, r3
 8004984:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004988:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800498c:	b29a      	uxth	r2, r3
 800498e:	683b      	ldr	r3, [r7, #0]
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	b29b      	uxth	r3, r3
 8004994:	4313      	orrs	r3, r2
 8004996:	f8a7 305e 	strh.w	r3, [r7, #94]	; 0x5e
 800499a:	687a      	ldr	r2, [r7, #4]
 800499c:	683b      	ldr	r3, [r7, #0]
 800499e:	781b      	ldrb	r3, [r3, #0]
 80049a0:	009b      	lsls	r3, r3, #2
 80049a2:	441a      	add	r2, r3
 80049a4:	f8b7 305e 	ldrh.w	r3, [r7, #94]	; 0x5e
 80049a8:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80049ac:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80049b0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80049b4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80049b8:	b29b      	uxth	r3, r3
 80049ba:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	7b1b      	ldrb	r3, [r3, #12]
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	f040 8149 	bne.w	8004c58 <USB_ActivateEndpoint+0x380>
  {
    if (ep->is_in != 0U)
 80049c6:	683b      	ldr	r3, [r7, #0]
 80049c8:	785b      	ldrb	r3, [r3, #1]
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	f000 8084 	beq.w	8004ad8 <USB_ActivateEndpoint+0x200>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	617b      	str	r3, [r7, #20]
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80049da:	b29b      	uxth	r3, r3
 80049dc:	461a      	mov	r2, r3
 80049de:	697b      	ldr	r3, [r7, #20]
 80049e0:	4413      	add	r3, r2
 80049e2:	617b      	str	r3, [r7, #20]
 80049e4:	683b      	ldr	r3, [r7, #0]
 80049e6:	781b      	ldrb	r3, [r3, #0]
 80049e8:	011a      	lsls	r2, r3, #4
 80049ea:	697b      	ldr	r3, [r7, #20]
 80049ec:	4413      	add	r3, r2
 80049ee:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80049f2:	613b      	str	r3, [r7, #16]
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	88db      	ldrh	r3, [r3, #6]
 80049f8:	085b      	lsrs	r3, r3, #1
 80049fa:	b29b      	uxth	r3, r3
 80049fc:	005b      	lsls	r3, r3, #1
 80049fe:	b29a      	uxth	r2, r3
 8004a00:	693b      	ldr	r3, [r7, #16]
 8004a02:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	683b      	ldr	r3, [r7, #0]
 8004a08:	781b      	ldrb	r3, [r3, #0]
 8004a0a:	009b      	lsls	r3, r3, #2
 8004a0c:	4413      	add	r3, r2
 8004a0e:	881b      	ldrh	r3, [r3, #0]
 8004a10:	81fb      	strh	r3, [r7, #14]
 8004a12:	89fb      	ldrh	r3, [r7, #14]
 8004a14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004a18:	2b00      	cmp	r3, #0
 8004a1a:	d01b      	beq.n	8004a54 <USB_ActivateEndpoint+0x17c>
 8004a1c:	687a      	ldr	r2, [r7, #4]
 8004a1e:	683b      	ldr	r3, [r7, #0]
 8004a20:	781b      	ldrb	r3, [r3, #0]
 8004a22:	009b      	lsls	r3, r3, #2
 8004a24:	4413      	add	r3, r2
 8004a26:	881b      	ldrh	r3, [r3, #0]
 8004a28:	b29b      	uxth	r3, r3
 8004a2a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a2e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a32:	81bb      	strh	r3, [r7, #12]
 8004a34:	687a      	ldr	r2, [r7, #4]
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	781b      	ldrb	r3, [r3, #0]
 8004a3a:	009b      	lsls	r3, r3, #2
 8004a3c:	441a      	add	r2, r3
 8004a3e:	89bb      	ldrh	r3, [r7, #12]
 8004a40:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a44:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a48:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a4c:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004a50:	b29b      	uxth	r3, r3
 8004a52:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004a54:	683b      	ldr	r3, [r7, #0]
 8004a56:	78db      	ldrb	r3, [r3, #3]
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d020      	beq.n	8004a9e <USB_ActivateEndpoint+0x1c6>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004a5c:	687a      	ldr	r2, [r7, #4]
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	781b      	ldrb	r3, [r3, #0]
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	4413      	add	r3, r2
 8004a66:	881b      	ldrh	r3, [r3, #0]
 8004a68:	b29b      	uxth	r3, r3
 8004a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004a72:	813b      	strh	r3, [r7, #8]
 8004a74:	893b      	ldrh	r3, [r7, #8]
 8004a76:	f083 0320 	eor.w	r3, r3, #32
 8004a7a:	813b      	strh	r3, [r7, #8]
 8004a7c:	687a      	ldr	r2, [r7, #4]
 8004a7e:	683b      	ldr	r3, [r7, #0]
 8004a80:	781b      	ldrb	r3, [r3, #0]
 8004a82:	009b      	lsls	r3, r3, #2
 8004a84:	441a      	add	r2, r3
 8004a86:	893b      	ldrh	r3, [r7, #8]
 8004a88:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004a8c:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004a90:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004a94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a98:	b29b      	uxth	r3, r3
 8004a9a:	8013      	strh	r3, [r2, #0]
 8004a9c:	e27f      	b.n	8004f9e <USB_ActivateEndpoint+0x6c6>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004a9e:	687a      	ldr	r2, [r7, #4]
 8004aa0:	683b      	ldr	r3, [r7, #0]
 8004aa2:	781b      	ldrb	r3, [r3, #0]
 8004aa4:	009b      	lsls	r3, r3, #2
 8004aa6:	4413      	add	r3, r2
 8004aa8:	881b      	ldrh	r3, [r3, #0]
 8004aaa:	b29b      	uxth	r3, r3
 8004aac:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ab0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ab4:	817b      	strh	r3, [r7, #10]
 8004ab6:	687a      	ldr	r2, [r7, #4]
 8004ab8:	683b      	ldr	r3, [r7, #0]
 8004aba:	781b      	ldrb	r3, [r3, #0]
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	441a      	add	r2, r3
 8004ac0:	897b      	ldrh	r3, [r7, #10]
 8004ac2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ac6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004aca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ace:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004ad2:	b29b      	uxth	r3, r3
 8004ad4:	8013      	strh	r3, [r2, #0]
 8004ad6:	e262      	b.n	8004f9e <USB_ActivateEndpoint+0x6c6>
      }
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004ae2:	b29b      	uxth	r3, r3
 8004ae4:	461a      	mov	r2, r3
 8004ae6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ae8:	4413      	add	r3, r2
 8004aea:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	781b      	ldrb	r3, [r3, #0]
 8004af0:	011a      	lsls	r2, r3, #4
 8004af2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004af4:	4413      	add	r3, r2
 8004af6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004afa:	62bb      	str	r3, [r7, #40]	; 0x28
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	88db      	ldrh	r3, [r3, #6]
 8004b00:	085b      	lsrs	r3, r3, #1
 8004b02:	b29b      	uxth	r3, r3
 8004b04:	005b      	lsls	r3, r3, #1
 8004b06:	b29a      	uxth	r2, r3
 8004b08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b0a:	801a      	strh	r2, [r3, #0]

      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004b16:	b29b      	uxth	r3, r3
 8004b18:	461a      	mov	r2, r3
 8004b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1c:	4413      	add	r3, r2
 8004b1e:	627b      	str	r3, [r7, #36]	; 0x24
 8004b20:	683b      	ldr	r3, [r7, #0]
 8004b22:	781b      	ldrb	r3, [r3, #0]
 8004b24:	011a      	lsls	r2, r3, #4
 8004b26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b28:	4413      	add	r3, r2
 8004b2a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8004b2e:	623b      	str	r3, [r7, #32]
 8004b30:	683b      	ldr	r3, [r7, #0]
 8004b32:	691b      	ldr	r3, [r3, #16]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d112      	bne.n	8004b5e <USB_ActivateEndpoint+0x286>
 8004b38:	6a3b      	ldr	r3, [r7, #32]
 8004b3a:	881b      	ldrh	r3, [r3, #0]
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8004b42:	b29a      	uxth	r2, r3
 8004b44:	6a3b      	ldr	r3, [r7, #32]
 8004b46:	801a      	strh	r2, [r3, #0]
 8004b48:	6a3b      	ldr	r3, [r7, #32]
 8004b4a:	881b      	ldrh	r3, [r3, #0]
 8004b4c:	b29b      	uxth	r3, r3
 8004b4e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004b52:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004b56:	b29a      	uxth	r2, r3
 8004b58:	6a3b      	ldr	r3, [r7, #32]
 8004b5a:	801a      	strh	r2, [r3, #0]
 8004b5c:	e02f      	b.n	8004bbe <USB_ActivateEndpoint+0x2e6>
 8004b5e:	683b      	ldr	r3, [r7, #0]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	2b3e      	cmp	r3, #62	; 0x3e
 8004b64:	d813      	bhi.n	8004b8e <USB_ActivateEndpoint+0x2b6>
 8004b66:	683b      	ldr	r3, [r7, #0]
 8004b68:	691b      	ldr	r3, [r3, #16]
 8004b6a:	085b      	lsrs	r3, r3, #1
 8004b6c:	663b      	str	r3, [r7, #96]	; 0x60
 8004b6e:	683b      	ldr	r3, [r7, #0]
 8004b70:	691b      	ldr	r3, [r3, #16]
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	2b00      	cmp	r3, #0
 8004b78:	d002      	beq.n	8004b80 <USB_ActivateEndpoint+0x2a8>
 8004b7a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b7c:	3301      	adds	r3, #1
 8004b7e:	663b      	str	r3, [r7, #96]	; 0x60
 8004b80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	029b      	lsls	r3, r3, #10
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	6a3b      	ldr	r3, [r7, #32]
 8004b8a:	801a      	strh	r2, [r3, #0]
 8004b8c:	e017      	b.n	8004bbe <USB_ActivateEndpoint+0x2e6>
 8004b8e:	683b      	ldr	r3, [r7, #0]
 8004b90:	691b      	ldr	r3, [r3, #16]
 8004b92:	095b      	lsrs	r3, r3, #5
 8004b94:	663b      	str	r3, [r7, #96]	; 0x60
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	691b      	ldr	r3, [r3, #16]
 8004b9a:	f003 031f 	and.w	r3, r3, #31
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d102      	bne.n	8004ba8 <USB_ActivateEndpoint+0x2d0>
 8004ba2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004ba4:	3b01      	subs	r3, #1
 8004ba6:	663b      	str	r3, [r7, #96]	; 0x60
 8004ba8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8004baa:	b29b      	uxth	r3, r3
 8004bac:	029b      	lsls	r3, r3, #10
 8004bae:	b29b      	uxth	r3, r3
 8004bb0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8004bb4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8004bb8:	b29a      	uxth	r2, r3
 8004bba:	6a3b      	ldr	r3, [r7, #32]
 8004bbc:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004bbe:	687a      	ldr	r2, [r7, #4]
 8004bc0:	683b      	ldr	r3, [r7, #0]
 8004bc2:	781b      	ldrb	r3, [r3, #0]
 8004bc4:	009b      	lsls	r3, r3, #2
 8004bc6:	4413      	add	r3, r2
 8004bc8:	881b      	ldrh	r3, [r3, #0]
 8004bca:	83fb      	strh	r3, [r7, #30]
 8004bcc:	8bfb      	ldrh	r3, [r7, #30]
 8004bce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	d01b      	beq.n	8004c0e <USB_ActivateEndpoint+0x336>
 8004bd6:	687a      	ldr	r2, [r7, #4]
 8004bd8:	683b      	ldr	r3, [r7, #0]
 8004bda:	781b      	ldrb	r3, [r3, #0]
 8004bdc:	009b      	lsls	r3, r3, #2
 8004bde:	4413      	add	r3, r2
 8004be0:	881b      	ldrh	r3, [r3, #0]
 8004be2:	b29b      	uxth	r3, r3
 8004be4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004be8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bec:	83bb      	strh	r3, [r7, #28]
 8004bee:	687a      	ldr	r2, [r7, #4]
 8004bf0:	683b      	ldr	r3, [r7, #0]
 8004bf2:	781b      	ldrb	r3, [r3, #0]
 8004bf4:	009b      	lsls	r3, r3, #2
 8004bf6:	441a      	add	r2, r3
 8004bf8:	8bbb      	ldrh	r3, [r7, #28]
 8004bfa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004bfe:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c02:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004c06:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c0a:	b29b      	uxth	r3, r3
 8004c0c:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004c0e:	687a      	ldr	r2, [r7, #4]
 8004c10:	683b      	ldr	r3, [r7, #0]
 8004c12:	781b      	ldrb	r3, [r3, #0]
 8004c14:	009b      	lsls	r3, r3, #2
 8004c16:	4413      	add	r3, r2
 8004c18:	881b      	ldrh	r3, [r3, #0]
 8004c1a:	b29b      	uxth	r3, r3
 8004c1c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004c20:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c24:	837b      	strh	r3, [r7, #26]
 8004c26:	8b7b      	ldrh	r3, [r7, #26]
 8004c28:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004c2c:	837b      	strh	r3, [r7, #26]
 8004c2e:	8b7b      	ldrh	r3, [r7, #26]
 8004c30:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004c34:	837b      	strh	r3, [r7, #26]
 8004c36:	687a      	ldr	r2, [r7, #4]
 8004c38:	683b      	ldr	r3, [r7, #0]
 8004c3a:	781b      	ldrb	r3, [r3, #0]
 8004c3c:	009b      	lsls	r3, r3, #2
 8004c3e:	441a      	add	r2, r3
 8004c40:	8b7b      	ldrh	r3, [r7, #26]
 8004c42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004c4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c52:	b29b      	uxth	r3, r3
 8004c54:	8013      	strh	r3, [r2, #0]
 8004c56:	e1a2      	b.n	8004f9e <USB_ActivateEndpoint+0x6c6>
  }
  /*Double Buffer*/
  else
  {
    /* Set the endpoint as double buffered */
    PCD_SET_EP_DBUF(USBx, ep->num);
 8004c58:	687a      	ldr	r2, [r7, #4]
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	781b      	ldrb	r3, [r3, #0]
 8004c5e:	009b      	lsls	r3, r3, #2
 8004c60:	4413      	add	r3, r2
 8004c62:	881b      	ldrh	r3, [r3, #0]
 8004c64:	b29b      	uxth	r3, r3
 8004c66:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004c6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c6e:	f8a7 305c 	strh.w	r3, [r7, #92]	; 0x5c
 8004c72:	687a      	ldr	r2, [r7, #4]
 8004c74:	683b      	ldr	r3, [r7, #0]
 8004c76:	781b      	ldrb	r3, [r3, #0]
 8004c78:	009b      	lsls	r3, r3, #2
 8004c7a:	441a      	add	r2, r3
 8004c7c:	f8b7 305c 	ldrh.w	r3, [r7, #92]	; 0x5c
 8004c80:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004c84:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004c88:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8004c8c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004c90:	b29b      	uxth	r3, r3
 8004c92:	8013      	strh	r3, [r2, #0]

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	65bb      	str	r3, [r7, #88]	; 0x58
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004c9e:	b29b      	uxth	r3, r3
 8004ca0:	461a      	mov	r2, r3
 8004ca2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004ca4:	4413      	add	r3, r2
 8004ca6:	65bb      	str	r3, [r7, #88]	; 0x58
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	781b      	ldrb	r3, [r3, #0]
 8004cac:	011a      	lsls	r2, r3, #4
 8004cae:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004cb6:	657b      	str	r3, [r7, #84]	; 0x54
 8004cb8:	683b      	ldr	r3, [r7, #0]
 8004cba:	891b      	ldrh	r3, [r3, #8]
 8004cbc:	085b      	lsrs	r3, r3, #1
 8004cbe:	b29b      	uxth	r3, r3
 8004cc0:	005b      	lsls	r3, r3, #1
 8004cc2:	b29a      	uxth	r2, r3
 8004cc4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004cc6:	801a      	strh	r2, [r3, #0]
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	653b      	str	r3, [r7, #80]	; 0x50
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	461a      	mov	r2, r3
 8004cd6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004cd8:	4413      	add	r3, r2
 8004cda:	653b      	str	r3, [r7, #80]	; 0x50
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	781b      	ldrb	r3, [r3, #0]
 8004ce0:	011a      	lsls	r2, r3, #4
 8004ce2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004ce4:	4413      	add	r3, r2
 8004ce6:	f503 6381 	add.w	r3, r3, #1032	; 0x408
 8004cea:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004cec:	683b      	ldr	r3, [r7, #0]
 8004cee:	895b      	ldrh	r3, [r3, #10]
 8004cf0:	085b      	lsrs	r3, r3, #1
 8004cf2:	b29b      	uxth	r3, r3
 8004cf4:	005b      	lsls	r3, r3, #1
 8004cf6:	b29a      	uxth	r2, r3
 8004cf8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004cfa:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8004cfc:	683b      	ldr	r3, [r7, #0]
 8004cfe:	785b      	ldrb	r3, [r3, #1]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	f040 8091 	bne.w	8004e28 <USB_ActivateEndpoint+0x550>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004d06:	687a      	ldr	r2, [r7, #4]
 8004d08:	683b      	ldr	r3, [r7, #0]
 8004d0a:	781b      	ldrb	r3, [r3, #0]
 8004d0c:	009b      	lsls	r3, r3, #2
 8004d0e:	4413      	add	r3, r2
 8004d10:	881b      	ldrh	r3, [r3, #0]
 8004d12:	87bb      	strh	r3, [r7, #60]	; 0x3c
 8004d14:	8fbb      	ldrh	r3, [r7, #60]	; 0x3c
 8004d16:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d01b      	beq.n	8004d56 <USB_ActivateEndpoint+0x47e>
 8004d1e:	687a      	ldr	r2, [r7, #4]
 8004d20:	683b      	ldr	r3, [r7, #0]
 8004d22:	781b      	ldrb	r3, [r3, #0]
 8004d24:	009b      	lsls	r3, r3, #2
 8004d26:	4413      	add	r3, r2
 8004d28:	881b      	ldrh	r3, [r3, #0]
 8004d2a:	b29b      	uxth	r3, r3
 8004d2c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d34:	877b      	strh	r3, [r7, #58]	; 0x3a
 8004d36:	687a      	ldr	r2, [r7, #4]
 8004d38:	683b      	ldr	r3, [r7, #0]
 8004d3a:	781b      	ldrb	r3, [r3, #0]
 8004d3c:	009b      	lsls	r3, r3, #2
 8004d3e:	441a      	add	r2, r3
 8004d40:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8004d42:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d46:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d4a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004d4e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004d52:	b29b      	uxth	r3, r3
 8004d54:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004d56:	687a      	ldr	r2, [r7, #4]
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	781b      	ldrb	r3, [r3, #0]
 8004d5c:	009b      	lsls	r3, r3, #2
 8004d5e:	4413      	add	r3, r2
 8004d60:	881b      	ldrh	r3, [r3, #0]
 8004d62:	873b      	strh	r3, [r7, #56]	; 0x38
 8004d64:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 8004d66:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d01b      	beq.n	8004da6 <USB_ActivateEndpoint+0x4ce>
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	683b      	ldr	r3, [r7, #0]
 8004d72:	781b      	ldrb	r3, [r3, #0]
 8004d74:	009b      	lsls	r3, r3, #2
 8004d76:	4413      	add	r3, r2
 8004d78:	881b      	ldrh	r3, [r3, #0]
 8004d7a:	b29b      	uxth	r3, r3
 8004d7c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004d80:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004d84:	86fb      	strh	r3, [r7, #54]	; 0x36
 8004d86:	687a      	ldr	r2, [r7, #4]
 8004d88:	683b      	ldr	r3, [r7, #0]
 8004d8a:	781b      	ldrb	r3, [r3, #0]
 8004d8c:	009b      	lsls	r3, r3, #2
 8004d8e:	441a      	add	r2, r3
 8004d90:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8004d92:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004d96:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004d9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d9e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004da2:	b29b      	uxth	r3, r3
 8004da4:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8004da6:	687a      	ldr	r2, [r7, #4]
 8004da8:	683b      	ldr	r3, [r7, #0]
 8004daa:	781b      	ldrb	r3, [r3, #0]
 8004dac:	009b      	lsls	r3, r3, #2
 8004dae:	4413      	add	r3, r2
 8004db0:	881b      	ldrh	r3, [r3, #0]
 8004db2:	b29b      	uxth	r3, r3
 8004db4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004db8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004dbc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004dbe:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004dc0:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8004dc4:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004dc6:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004dc8:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8004dcc:	86bb      	strh	r3, [r7, #52]	; 0x34
 8004dce:	687a      	ldr	r2, [r7, #4]
 8004dd0:	683b      	ldr	r3, [r7, #0]
 8004dd2:	781b      	ldrb	r3, [r3, #0]
 8004dd4:	009b      	lsls	r3, r3, #2
 8004dd6:	441a      	add	r2, r3
 8004dd8:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8004dda:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004dde:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004de2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004de6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004dea:	b29b      	uxth	r3, r3
 8004dec:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004dee:	687a      	ldr	r2, [r7, #4]
 8004df0:	683b      	ldr	r3, [r7, #0]
 8004df2:	781b      	ldrb	r3, [r3, #0]
 8004df4:	009b      	lsls	r3, r3, #2
 8004df6:	4413      	add	r3, r2
 8004df8:	881b      	ldrh	r3, [r3, #0]
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004e04:	867b      	strh	r3, [r7, #50]	; 0x32
 8004e06:	687a      	ldr	r2, [r7, #4]
 8004e08:	683b      	ldr	r3, [r7, #0]
 8004e0a:	781b      	ldrb	r3, [r3, #0]
 8004e0c:	009b      	lsls	r3, r3, #2
 8004e0e:	441a      	add	r2, r3
 8004e10:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8004e12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e16:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e1e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e22:	b29b      	uxth	r3, r3
 8004e24:	8013      	strh	r3, [r2, #0]
 8004e26:	e0ba      	b.n	8004f9e <USB_ActivateEndpoint+0x6c6>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8004e28:	687a      	ldr	r2, [r7, #4]
 8004e2a:	683b      	ldr	r3, [r7, #0]
 8004e2c:	781b      	ldrb	r3, [r3, #0]
 8004e2e:	009b      	lsls	r3, r3, #2
 8004e30:	4413      	add	r3, r2
 8004e32:	881b      	ldrh	r3, [r3, #0]
 8004e34:	f8a7 304a 	strh.w	r3, [r7, #74]	; 0x4a
 8004e38:	f8b7 304a 	ldrh.w	r3, [r7, #74]	; 0x4a
 8004e3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d01d      	beq.n	8004e80 <USB_ActivateEndpoint+0x5a8>
 8004e44:	687a      	ldr	r2, [r7, #4]
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	781b      	ldrb	r3, [r3, #0]
 8004e4a:	009b      	lsls	r3, r3, #2
 8004e4c:	4413      	add	r3, r2
 8004e4e:	881b      	ldrh	r3, [r3, #0]
 8004e50:	b29b      	uxth	r3, r3
 8004e52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004e56:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e5a:	f8a7 3048 	strh.w	r3, [r7, #72]	; 0x48
 8004e5e:	687a      	ldr	r2, [r7, #4]
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	781b      	ldrb	r3, [r3, #0]
 8004e64:	009b      	lsls	r3, r3, #2
 8004e66:	441a      	add	r2, r3
 8004e68:	f8b7 3048 	ldrh.w	r3, [r7, #72]	; 0x48
 8004e6c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004e70:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004e74:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004e78:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004e7c:	b29b      	uxth	r3, r3
 8004e7e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004e80:	687a      	ldr	r2, [r7, #4]
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	781b      	ldrb	r3, [r3, #0]
 8004e86:	009b      	lsls	r3, r3, #2
 8004e88:	4413      	add	r3, r2
 8004e8a:	881b      	ldrh	r3, [r3, #0]
 8004e8c:	f8a7 3046 	strh.w	r3, [r7, #70]	; 0x46
 8004e90:	f8b7 3046 	ldrh.w	r3, [r7, #70]	; 0x46
 8004e94:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e98:	2b00      	cmp	r3, #0
 8004e9a:	d01d      	beq.n	8004ed8 <USB_ActivateEndpoint+0x600>
 8004e9c:	687a      	ldr	r2, [r7, #4]
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	781b      	ldrb	r3, [r3, #0]
 8004ea2:	009b      	lsls	r3, r3, #2
 8004ea4:	4413      	add	r3, r2
 8004ea6:	881b      	ldrh	r3, [r3, #0]
 8004ea8:	b29b      	uxth	r3, r3
 8004eaa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004eae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004eb2:	f8a7 3044 	strh.w	r3, [r7, #68]	; 0x44
 8004eb6:	687a      	ldr	r2, [r7, #4]
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	781b      	ldrb	r3, [r3, #0]
 8004ebc:	009b      	lsls	r3, r3, #2
 8004ebe:	441a      	add	r2, r3
 8004ec0:	f8b7 3044 	ldrh.w	r3, [r7, #68]	; 0x44
 8004ec4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004ec8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004ecc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004ed0:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8004ed4:	b29b      	uxth	r3, r3
 8004ed6:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	78db      	ldrb	r3, [r3, #3]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d024      	beq.n	8004f2a <USB_ActivateEndpoint+0x652>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8004ee0:	687a      	ldr	r2, [r7, #4]
 8004ee2:	683b      	ldr	r3, [r7, #0]
 8004ee4:	781b      	ldrb	r3, [r3, #0]
 8004ee6:	009b      	lsls	r3, r3, #2
 8004ee8:	4413      	add	r3, r2
 8004eea:	881b      	ldrh	r3, [r3, #0]
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ef2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004ef6:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8004efa:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004efe:	f083 0320 	eor.w	r3, r3, #32
 8004f02:	f8a7 3040 	strh.w	r3, [r7, #64]	; 0x40
 8004f06:	687a      	ldr	r2, [r7, #4]
 8004f08:	683b      	ldr	r3, [r7, #0]
 8004f0a:	781b      	ldrb	r3, [r3, #0]
 8004f0c:	009b      	lsls	r3, r3, #2
 8004f0e:	441a      	add	r2, r3
 8004f10:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8004f14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f20:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f24:	b29b      	uxth	r3, r3
 8004f26:	8013      	strh	r3, [r2, #0]
 8004f28:	e01d      	b.n	8004f66 <USB_ActivateEndpoint+0x68e>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8004f2a:	687a      	ldr	r2, [r7, #4]
 8004f2c:	683b      	ldr	r3, [r7, #0]
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	009b      	lsls	r3, r3, #2
 8004f32:	4413      	add	r3, r2
 8004f34:	881b      	ldrh	r3, [r3, #0]
 8004f36:	b29b      	uxth	r3, r3
 8004f38:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004f3c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004f40:	f8a7 3042 	strh.w	r3, [r7, #66]	; 0x42
 8004f44:	687a      	ldr	r2, [r7, #4]
 8004f46:	683b      	ldr	r3, [r7, #0]
 8004f48:	781b      	ldrb	r3, [r3, #0]
 8004f4a:	009b      	lsls	r3, r3, #2
 8004f4c:	441a      	add	r2, r3
 8004f4e:	f8b7 3042 	ldrh.w	r3, [r7, #66]	; 0x42
 8004f52:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f56:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f5a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f5e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f62:	b29b      	uxth	r3, r3
 8004f64:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8004f66:	687a      	ldr	r2, [r7, #4]
 8004f68:	683b      	ldr	r3, [r7, #0]
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	009b      	lsls	r3, r3, #2
 8004f6e:	4413      	add	r3, r2
 8004f70:	881b      	ldrh	r3, [r3, #0]
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004f7c:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8004f7e:	687a      	ldr	r2, [r7, #4]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	781b      	ldrb	r3, [r3, #0]
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	441a      	add	r2, r3
 8004f88:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8004f8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8004f8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8004f92:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004f96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004f9a:	b29b      	uxth	r3, r3
 8004f9c:	8013      	strh	r3, [r2, #0]
    }
  }

  return ret;
 8004f9e:	f897 3067 	ldrb.w	r3, [r7, #103]	; 0x67
}
 8004fa2:	4618      	mov	r0, r3
 8004fa4:	376c      	adds	r7, #108	; 0x6c
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	bc80      	pop	{r7}
 8004faa:	4770      	bx	lr

08004fac <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b08d      	sub	sp, #52	; 0x34
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8004fb6:	683b      	ldr	r3, [r7, #0]
 8004fb8:	7b1b      	ldrb	r3, [r3, #12]
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	f040 808e 	bne.w	80050dc <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8004fc0:	683b      	ldr	r3, [r7, #0]
 8004fc2:	785b      	ldrb	r3, [r3, #1]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d044      	beq.n	8005052 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8004fc8:	687a      	ldr	r2, [r7, #4]
 8004fca:	683b      	ldr	r3, [r7, #0]
 8004fcc:	781b      	ldrb	r3, [r3, #0]
 8004fce:	009b      	lsls	r3, r3, #2
 8004fd0:	4413      	add	r3, r2
 8004fd2:	881b      	ldrh	r3, [r3, #0]
 8004fd4:	81bb      	strh	r3, [r7, #12]
 8004fd6:	89bb      	ldrh	r3, [r7, #12]
 8004fd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d01b      	beq.n	8005018 <USB_DeactivateEndpoint+0x6c>
 8004fe0:	687a      	ldr	r2, [r7, #4]
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	781b      	ldrb	r3, [r3, #0]
 8004fe6:	009b      	lsls	r3, r3, #2
 8004fe8:	4413      	add	r3, r2
 8004fea:	881b      	ldrh	r3, [r3, #0]
 8004fec:	b29b      	uxth	r3, r3
 8004fee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004ff2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ff6:	817b      	strh	r3, [r7, #10]
 8004ff8:	687a      	ldr	r2, [r7, #4]
 8004ffa:	683b      	ldr	r3, [r7, #0]
 8004ffc:	781b      	ldrb	r3, [r3, #0]
 8004ffe:	009b      	lsls	r3, r3, #2
 8005000:	441a      	add	r2, r3
 8005002:	897b      	ldrh	r3, [r7, #10]
 8005004:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005008:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800500c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005010:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005014:	b29b      	uxth	r3, r3
 8005016:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005018:	687a      	ldr	r2, [r7, #4]
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	781b      	ldrb	r3, [r3, #0]
 800501e:	009b      	lsls	r3, r3, #2
 8005020:	4413      	add	r3, r2
 8005022:	881b      	ldrh	r3, [r3, #0]
 8005024:	b29b      	uxth	r3, r3
 8005026:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800502a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800502e:	813b      	strh	r3, [r7, #8]
 8005030:	687a      	ldr	r2, [r7, #4]
 8005032:	683b      	ldr	r3, [r7, #0]
 8005034:	781b      	ldrb	r3, [r3, #0]
 8005036:	009b      	lsls	r3, r3, #2
 8005038:	441a      	add	r2, r3
 800503a:	893b      	ldrh	r3, [r7, #8]
 800503c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005040:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005044:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005048:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800504c:	b29b      	uxth	r3, r3
 800504e:	8013      	strh	r3, [r2, #0]
 8005050:	e192      	b.n	8005378 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005052:	687a      	ldr	r2, [r7, #4]
 8005054:	683b      	ldr	r3, [r7, #0]
 8005056:	781b      	ldrb	r3, [r3, #0]
 8005058:	009b      	lsls	r3, r3, #2
 800505a:	4413      	add	r3, r2
 800505c:	881b      	ldrh	r3, [r3, #0]
 800505e:	827b      	strh	r3, [r7, #18]
 8005060:	8a7b      	ldrh	r3, [r7, #18]
 8005062:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005066:	2b00      	cmp	r3, #0
 8005068:	d01b      	beq.n	80050a2 <USB_DeactivateEndpoint+0xf6>
 800506a:	687a      	ldr	r2, [r7, #4]
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	781b      	ldrb	r3, [r3, #0]
 8005070:	009b      	lsls	r3, r3, #2
 8005072:	4413      	add	r3, r2
 8005074:	881b      	ldrh	r3, [r3, #0]
 8005076:	b29b      	uxth	r3, r3
 8005078:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800507c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005080:	823b      	strh	r3, [r7, #16]
 8005082:	687a      	ldr	r2, [r7, #4]
 8005084:	683b      	ldr	r3, [r7, #0]
 8005086:	781b      	ldrb	r3, [r3, #0]
 8005088:	009b      	lsls	r3, r3, #2
 800508a:	441a      	add	r2, r3
 800508c:	8a3b      	ldrh	r3, [r7, #16]
 800508e:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005092:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005096:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800509a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800509e:	b29b      	uxth	r3, r3
 80050a0:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80050a2:	687a      	ldr	r2, [r7, #4]
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	781b      	ldrb	r3, [r3, #0]
 80050a8:	009b      	lsls	r3, r3, #2
 80050aa:	4413      	add	r3, r2
 80050ac:	881b      	ldrh	r3, [r3, #0]
 80050ae:	b29b      	uxth	r3, r3
 80050b0:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80050b4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050b8:	81fb      	strh	r3, [r7, #14]
 80050ba:	687a      	ldr	r2, [r7, #4]
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	781b      	ldrb	r3, [r3, #0]
 80050c0:	009b      	lsls	r3, r3, #2
 80050c2:	441a      	add	r2, r3
 80050c4:	89fb      	ldrh	r3, [r7, #14]
 80050c6:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80050ca:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80050ce:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80050d2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80050d6:	b29b      	uxth	r3, r3
 80050d8:	8013      	strh	r3, [r2, #0]
 80050da:	e14d      	b.n	8005378 <USB_DeactivateEndpoint+0x3cc>
    }
  }
  /*Double Buffer*/
  else
  {
    if (ep->is_in == 0U)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	785b      	ldrb	r3, [r3, #1]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	f040 80a5 	bne.w	8005230 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80050e6:	687a      	ldr	r2, [r7, #4]
 80050e8:	683b      	ldr	r3, [r7, #0]
 80050ea:	781b      	ldrb	r3, [r3, #0]
 80050ec:	009b      	lsls	r3, r3, #2
 80050ee:	4413      	add	r3, r2
 80050f0:	881b      	ldrh	r3, [r3, #0]
 80050f2:	843b      	strh	r3, [r7, #32]
 80050f4:	8c3b      	ldrh	r3, [r7, #32]
 80050f6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d01b      	beq.n	8005136 <USB_DeactivateEndpoint+0x18a>
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	683b      	ldr	r3, [r7, #0]
 8005102:	781b      	ldrb	r3, [r3, #0]
 8005104:	009b      	lsls	r3, r3, #2
 8005106:	4413      	add	r3, r2
 8005108:	881b      	ldrh	r3, [r3, #0]
 800510a:	b29b      	uxth	r3, r3
 800510c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005110:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005114:	83fb      	strh	r3, [r7, #30]
 8005116:	687a      	ldr	r2, [r7, #4]
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	781b      	ldrb	r3, [r3, #0]
 800511c:	009b      	lsls	r3, r3, #2
 800511e:	441a      	add	r2, r3
 8005120:	8bfb      	ldrh	r3, [r7, #30]
 8005122:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005126:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800512a:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800512e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005132:	b29b      	uxth	r3, r3
 8005134:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005136:	687a      	ldr	r2, [r7, #4]
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	781b      	ldrb	r3, [r3, #0]
 800513c:	009b      	lsls	r3, r3, #2
 800513e:	4413      	add	r3, r2
 8005140:	881b      	ldrh	r3, [r3, #0]
 8005142:	83bb      	strh	r3, [r7, #28]
 8005144:	8bbb      	ldrh	r3, [r7, #28]
 8005146:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01b      	beq.n	8005186 <USB_DeactivateEndpoint+0x1da>
 800514e:	687a      	ldr	r2, [r7, #4]
 8005150:	683b      	ldr	r3, [r7, #0]
 8005152:	781b      	ldrb	r3, [r3, #0]
 8005154:	009b      	lsls	r3, r3, #2
 8005156:	4413      	add	r3, r2
 8005158:	881b      	ldrh	r3, [r3, #0]
 800515a:	b29b      	uxth	r3, r3
 800515c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005160:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005164:	837b      	strh	r3, [r7, #26]
 8005166:	687a      	ldr	r2, [r7, #4]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	781b      	ldrb	r3, [r3, #0]
 800516c:	009b      	lsls	r3, r3, #2
 800516e:	441a      	add	r2, r3
 8005170:	8b7b      	ldrh	r3, [r7, #26]
 8005172:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005176:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800517a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800517e:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8005182:	b29b      	uxth	r3, r3
 8005184:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8005186:	687a      	ldr	r2, [r7, #4]
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	781b      	ldrb	r3, [r3, #0]
 800518c:	009b      	lsls	r3, r3, #2
 800518e:	4413      	add	r3, r2
 8005190:	881b      	ldrh	r3, [r3, #0]
 8005192:	b29b      	uxth	r3, r3
 8005194:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005198:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800519c:	833b      	strh	r3, [r7, #24]
 800519e:	687a      	ldr	r2, [r7, #4]
 80051a0:	683b      	ldr	r3, [r7, #0]
 80051a2:	781b      	ldrb	r3, [r3, #0]
 80051a4:	009b      	lsls	r3, r3, #2
 80051a6:	441a      	add	r2, r3
 80051a8:	8b3b      	ldrh	r3, [r7, #24]
 80051aa:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051ae:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051b2:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051b6:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80051ba:	b29b      	uxth	r3, r3
 80051bc:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80051be:	687a      	ldr	r2, [r7, #4]
 80051c0:	683b      	ldr	r3, [r7, #0]
 80051c2:	781b      	ldrb	r3, [r3, #0]
 80051c4:	009b      	lsls	r3, r3, #2
 80051c6:	4413      	add	r3, r2
 80051c8:	881b      	ldrh	r3, [r3, #0]
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80051d0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80051d4:	82fb      	strh	r3, [r7, #22]
 80051d6:	687a      	ldr	r2, [r7, #4]
 80051d8:	683b      	ldr	r3, [r7, #0]
 80051da:	781b      	ldrb	r3, [r3, #0]
 80051dc:	009b      	lsls	r3, r3, #2
 80051de:	441a      	add	r2, r3
 80051e0:	8afb      	ldrh	r3, [r7, #22]
 80051e2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80051e6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80051ea:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80051ee:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80051f6:	687a      	ldr	r2, [r7, #4]
 80051f8:	683b      	ldr	r3, [r7, #0]
 80051fa:	781b      	ldrb	r3, [r3, #0]
 80051fc:	009b      	lsls	r3, r3, #2
 80051fe:	4413      	add	r3, r2
 8005200:	881b      	ldrh	r3, [r3, #0]
 8005202:	b29b      	uxth	r3, r3
 8005204:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005208:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800520c:	82bb      	strh	r3, [r7, #20]
 800520e:	687a      	ldr	r2, [r7, #4]
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	781b      	ldrb	r3, [r3, #0]
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	441a      	add	r2, r3
 8005218:	8abb      	ldrh	r3, [r7, #20]
 800521a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800521e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005222:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005226:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800522a:	b29b      	uxth	r3, r3
 800522c:	8013      	strh	r3, [r2, #0]
 800522e:	e0a3      	b.n	8005378 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005230:	687a      	ldr	r2, [r7, #4]
 8005232:	683b      	ldr	r3, [r7, #0]
 8005234:	781b      	ldrb	r3, [r3, #0]
 8005236:	009b      	lsls	r3, r3, #2
 8005238:	4413      	add	r3, r2
 800523a:	881b      	ldrh	r3, [r3, #0]
 800523c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800523e:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8005240:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005244:	2b00      	cmp	r3, #0
 8005246:	d01b      	beq.n	8005280 <USB_DeactivateEndpoint+0x2d4>
 8005248:	687a      	ldr	r2, [r7, #4]
 800524a:	683b      	ldr	r3, [r7, #0]
 800524c:	781b      	ldrb	r3, [r3, #0]
 800524e:	009b      	lsls	r3, r3, #2
 8005250:	4413      	add	r3, r2
 8005252:	881b      	ldrh	r3, [r3, #0]
 8005254:	b29b      	uxth	r3, r3
 8005256:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800525a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800525e:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8005260:	687a      	ldr	r2, [r7, #4]
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	781b      	ldrb	r3, [r3, #0]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	441a      	add	r2, r3
 800526a:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800526c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005270:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005274:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800527c:	b29b      	uxth	r3, r3
 800527e:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	683b      	ldr	r3, [r7, #0]
 8005284:	781b      	ldrb	r3, [r3, #0]
 8005286:	009b      	lsls	r3, r3, #2
 8005288:	4413      	add	r3, r2
 800528a:	881b      	ldrh	r3, [r3, #0]
 800528c:	857b      	strh	r3, [r7, #42]	; 0x2a
 800528e:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005290:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005294:	2b00      	cmp	r3, #0
 8005296:	d01b      	beq.n	80052d0 <USB_DeactivateEndpoint+0x324>
 8005298:	687a      	ldr	r2, [r7, #4]
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	781b      	ldrb	r3, [r3, #0]
 800529e:	009b      	lsls	r3, r3, #2
 80052a0:	4413      	add	r3, r2
 80052a2:	881b      	ldrh	r3, [r3, #0]
 80052a4:	b29b      	uxth	r3, r3
 80052a6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052ae:	853b      	strh	r3, [r7, #40]	; 0x28
 80052b0:	687a      	ldr	r2, [r7, #4]
 80052b2:	683b      	ldr	r3, [r7, #0]
 80052b4:	781b      	ldrb	r3, [r3, #0]
 80052b6:	009b      	lsls	r3, r3, #2
 80052b8:	441a      	add	r2, r3
 80052ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80052bc:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052c0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052c4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80052c8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80052cc:	b29b      	uxth	r3, r3
 80052ce:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 80052d0:	687a      	ldr	r2, [r7, #4]
 80052d2:	683b      	ldr	r3, [r7, #0]
 80052d4:	781b      	ldrb	r3, [r3, #0]
 80052d6:	009b      	lsls	r3, r3, #2
 80052d8:	4413      	add	r3, r2
 80052da:	881b      	ldrh	r3, [r3, #0]
 80052dc:	b29b      	uxth	r3, r3
 80052de:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80052e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052e6:	84fb      	strh	r3, [r7, #38]	; 0x26
 80052e8:	687a      	ldr	r2, [r7, #4]
 80052ea:	683b      	ldr	r3, [r7, #0]
 80052ec:	781b      	ldrb	r3, [r3, #0]
 80052ee:	009b      	lsls	r3, r3, #2
 80052f0:	441a      	add	r2, r3
 80052f2:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80052f4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80052f8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80052fc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005304:	b29b      	uxth	r3, r3
 8005306:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8005308:	687a      	ldr	r2, [r7, #4]
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	781b      	ldrb	r3, [r3, #0]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4413      	add	r3, r2
 8005312:	881b      	ldrh	r3, [r3, #0]
 8005314:	b29b      	uxth	r3, r3
 8005316:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800531a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800531e:	84bb      	strh	r3, [r7, #36]	; 0x24
 8005320:	687a      	ldr	r2, [r7, #4]
 8005322:	683b      	ldr	r3, [r7, #0]
 8005324:	781b      	ldrb	r3, [r3, #0]
 8005326:	009b      	lsls	r3, r3, #2
 8005328:	441a      	add	r2, r3
 800532a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800532c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005330:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005334:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005338:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800533c:	b29b      	uxth	r3, r3
 800533e:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8005340:	687a      	ldr	r2, [r7, #4]
 8005342:	683b      	ldr	r3, [r7, #0]
 8005344:	781b      	ldrb	r3, [r3, #0]
 8005346:	009b      	lsls	r3, r3, #2
 8005348:	4413      	add	r3, r2
 800534a:	881b      	ldrh	r3, [r3, #0]
 800534c:	b29b      	uxth	r3, r3
 800534e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005352:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005356:	847b      	strh	r3, [r7, #34]	; 0x22
 8005358:	687a      	ldr	r2, [r7, #4]
 800535a:	683b      	ldr	r3, [r7, #0]
 800535c:	781b      	ldrb	r3, [r3, #0]
 800535e:	009b      	lsls	r3, r3, #2
 8005360:	441a      	add	r2, r3
 8005362:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005364:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005368:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800536c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005370:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005374:	b29b      	uxth	r3, r3
 8005376:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 8005378:	2300      	movs	r3, #0
}
 800537a:	4618      	mov	r0, r3
 800537c:	3734      	adds	r7, #52	; 0x34
 800537e:	46bd      	mov	sp, r7
 8005380:	bc80      	pop	{r7}
 8005382:	4770      	bx	lr

08005384 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005384:	b580      	push	{r7, lr}
 8005386:	b0cc      	sub	sp, #304	; 0x130
 8005388:	af00      	add	r7, sp, #0
 800538a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800538e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005392:	6018      	str	r0, [r3, #0]
 8005394:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005398:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800539c:	6019      	str	r1, [r3, #0]
  uint32_t len;
  uint16_t pmabuffer;
  uint16_t wEPVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 800539e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053a2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	785b      	ldrb	r3, [r3, #1]
 80053aa:	2b01      	cmp	r3, #1
 80053ac:	f041 817d 	bne.w	80066aa <USB_EPStartXfer+0x1326>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80053b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	699a      	ldr	r2, [r3, #24]
 80053bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	691b      	ldr	r3, [r3, #16]
 80053c8:	429a      	cmp	r2, r3
 80053ca:	d908      	bls.n	80053de <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 80053cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	691b      	ldr	r3, [r3, #16]
 80053d8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 80053dc:	e007      	b.n	80053ee <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 80053de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699b      	ldr	r3, [r3, #24]
 80053ea:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 80053ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80053f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	7b1b      	ldrb	r3, [r3, #12]
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d152      	bne.n	80054a4 <USB_EPStartXfer+0x120>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80053fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005402:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6959      	ldr	r1, [r3, #20]
 800540a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800540e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	88da      	ldrh	r2, [r3, #6]
 8005416:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800541a:	b29b      	uxth	r3, r3
 800541c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005420:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005424:	6800      	ldr	r0, [r0, #0]
 8005426:	f001 ff23 	bl	8007270 <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800542a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800542e:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005432:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005436:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 800543a:	6812      	ldr	r2, [r2, #0]
 800543c:	601a      	str	r2, [r3, #0]
 800543e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005442:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800544c:	b29b      	uxth	r3, r3
 800544e:	4619      	mov	r1, r3
 8005450:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005454:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 8005458:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800545c:	f5a2 7290 	sub.w	r2, r2, #288	; 0x120
 8005460:	6812      	ldr	r2, [r2, #0]
 8005462:	440a      	add	r2, r1
 8005464:	601a      	str	r2, [r3, #0]
 8005466:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800546a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	781b      	ldrb	r3, [r3, #0]
 8005472:	011a      	lsls	r2, r3, #4
 8005474:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005478:	f5a3 7390 	sub.w	r3, r3, #288	; 0x120
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	4413      	add	r3, r2
 8005480:	f203 4204 	addw	r2, r3, #1028	; 0x404
 8005484:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005488:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800548c:	601a      	str	r2, [r3, #0]
 800548e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005492:	b29a      	uxth	r2, r3
 8005494:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005498:	f5a3 7392 	sub.w	r3, r3, #292	; 0x124
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	801a      	strh	r2, [r3, #0]
 80054a0:	f001 b8b5 	b.w	800660e <USB_EPStartXfer+0x128a>
    }
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 80054a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80054a8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	78db      	ldrb	r3, [r3, #3]
 80054b0:	2b02      	cmp	r3, #2
 80054b2:	f040 84c6 	bne.w	8005e42 <USB_EPStartXfer+0xabe>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 80054b6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80054ba:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	6a1a      	ldr	r2, [r3, #32]
 80054c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80054c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	691b      	ldr	r3, [r3, #16]
 80054ce:	429a      	cmp	r2, r3
 80054d0:	f240 8443 	bls.w	8005d5a <USB_EPStartXfer+0x9d6>
        {
          /* enable double buffer */
          PCD_SET_EP_DBUF(USBx, ep->num);
 80054d4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80054d8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80054dc:	681a      	ldr	r2, [r3, #0]
 80054de:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80054e2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	781b      	ldrb	r3, [r3, #0]
 80054ea:	009b      	lsls	r3, r3, #2
 80054ec:	4413      	add	r3, r2
 80054ee:	881b      	ldrh	r3, [r3, #0]
 80054f0:	b29b      	uxth	r3, r3
 80054f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80054f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fa:	f8a7 3056 	strh.w	r3, [r7, #86]	; 0x56
 80054fe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005502:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005506:	681a      	ldr	r2, [r3, #0]
 8005508:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800550c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	781b      	ldrb	r3, [r3, #0]
 8005514:	009b      	lsls	r3, r3, #2
 8005516:	441a      	add	r2, r3
 8005518:	f8b7 3056 	ldrh.w	r3, [r7, #86]	; 0x56
 800551c:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005520:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005524:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005528:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800552c:	b29b      	uxth	r3, r3
 800552e:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 8005530:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005534:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	6a1a      	ldr	r2, [r3, #32]
 800553c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005540:	1ad2      	subs	r2, r2, r3
 8005542:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005546:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800554e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005552:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005556:	681a      	ldr	r2, [r3, #0]
 8005558:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800555c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	781b      	ldrb	r3, [r3, #0]
 8005564:	009b      	lsls	r3, r3, #2
 8005566:	4413      	add	r3, r2
 8005568:	881b      	ldrh	r3, [r3, #0]
 800556a:	b29b      	uxth	r3, r3
 800556c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005570:	2b00      	cmp	r3, #0
 8005572:	f000 823e 	beq.w	80059f2 <USB_EPStartXfer+0x66e>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005576:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800557a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800557e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005582:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005586:	6812      	ldr	r2, [r2, #0]
 8005588:	601a      	str	r2, [r3, #0]
 800558a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800558e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	785b      	ldrb	r3, [r3, #1]
 8005596:	2b00      	cmp	r3, #0
 8005598:	f040 809a 	bne.w	80056d0 <USB_EPStartXfer+0x34c>
 800559c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055a0:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055a4:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80055a8:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 80055ac:	6812      	ldr	r2, [r2, #0]
 80055ae:	601a      	str	r2, [r3, #0]
 80055b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055b4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80055be:	b29b      	uxth	r3, r3
 80055c0:	4619      	mov	r1, r3
 80055c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055c6:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055ca:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80055ce:	f5a2 7284 	sub.w	r2, r2, #264	; 0x108
 80055d2:	6812      	ldr	r2, [r2, #0]
 80055d4:	440a      	add	r2, r1
 80055d6:	601a      	str	r2, [r3, #0]
 80055d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	781b      	ldrb	r3, [r3, #0]
 80055e4:	011a      	lsls	r2, r3, #4
 80055e6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055ea:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	4413      	add	r3, r2
 80055f2:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 80055f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80055fa:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80055fe:	601a      	str	r2, [r3, #0]
 8005600:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005604:	2b00      	cmp	r3, #0
 8005606:	d122      	bne.n	800564e <USB_EPStartXfer+0x2ca>
 8005608:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800560c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	881b      	ldrh	r3, [r3, #0]
 8005614:	b29b      	uxth	r3, r3
 8005616:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800561a:	b29a      	uxth	r2, r3
 800561c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005620:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	801a      	strh	r2, [r3, #0]
 8005628:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800562c:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005630:	681b      	ldr	r3, [r3, #0]
 8005632:	881b      	ldrh	r3, [r3, #0]
 8005634:	b29b      	uxth	r3, r3
 8005636:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800563a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800563e:	b29a      	uxth	r2, r3
 8005640:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005644:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	801a      	strh	r2, [r3, #0]
 800564c:	e079      	b.n	8005742 <USB_EPStartXfer+0x3be>
 800564e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005652:	2b3e      	cmp	r3, #62	; 0x3e
 8005654:	d81b      	bhi.n	800568e <USB_EPStartXfer+0x30a>
 8005656:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800565a:	085b      	lsrs	r3, r3, #1
 800565c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005660:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005664:	f003 0301 	and.w	r3, r3, #1
 8005668:	2b00      	cmp	r3, #0
 800566a:	d004      	beq.n	8005676 <USB_EPStartXfer+0x2f2>
 800566c:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8005670:	3301      	adds	r3, #1
 8005672:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005676:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800567a:	b29b      	uxth	r3, r3
 800567c:	029b      	lsls	r3, r3, #10
 800567e:	b29a      	uxth	r2, r3
 8005680:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005684:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	801a      	strh	r2, [r3, #0]
 800568c:	e059      	b.n	8005742 <USB_EPStartXfer+0x3be>
 800568e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005692:	095b      	lsrs	r3, r3, #5
 8005694:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8005698:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800569c:	f003 031f 	and.w	r3, r3, #31
 80056a0:	2b00      	cmp	r3, #0
 80056a2:	d104      	bne.n	80056ae <USB_EPStartXfer+0x32a>
 80056a4:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80056a8:	3b01      	subs	r3, #1
 80056aa:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80056ae:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 80056b2:	b29b      	uxth	r3, r3
 80056b4:	029b      	lsls	r3, r3, #10
 80056b6:	b29b      	uxth	r3, r3
 80056b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80056bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80056c0:	b29a      	uxth	r2, r3
 80056c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80056c6:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	801a      	strh	r2, [r3, #0]
 80056ce:	e038      	b.n	8005742 <USB_EPStartXfer+0x3be>
 80056d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80056d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	785b      	ldrb	r3, [r3, #1]
 80056dc:	2b01      	cmp	r3, #1
 80056de:	d130      	bne.n	8005742 <USB_EPStartXfer+0x3be>
 80056e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80056e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80056ee:	b29b      	uxth	r3, r3
 80056f0:	4619      	mov	r1, r3
 80056f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80056f6:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 80056fa:	f507 7298 	add.w	r2, r7, #304	; 0x130
 80056fe:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
 8005702:	6812      	ldr	r2, [r2, #0]
 8005704:	440a      	add	r2, r1
 8005706:	601a      	str	r2, [r3, #0]
 8005708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800570c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	781b      	ldrb	r3, [r3, #0]
 8005714:	011a      	lsls	r2, r3, #4
 8005716:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800571a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	4413      	add	r3, r2
 8005722:	f203 420c 	addw	r2, r3, #1036	; 0x40c
 8005726:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800572a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800572e:	601a      	str	r2, [r3, #0]
 8005730:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005734:	b29a      	uxth	r2, r3
 8005736:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800573a:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 800573e:	681b      	ldr	r3, [r3, #0]
 8005740:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005742:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005746:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	895b      	ldrh	r3, [r3, #10]
 800574e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005752:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005756:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	6959      	ldr	r1, [r3, #20]
 800575e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005762:	b29b      	uxth	r3, r3
 8005764:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005768:	f507 7098 	add.w	r0, r7, #304	; 0x130
 800576c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005770:	6800      	ldr	r0, [r0, #0]
 8005772:	f001 fd7d 	bl	8007270 <USB_WritePMA>
            ep->xfer_buff += len;
 8005776:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800577a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	695a      	ldr	r2, [r3, #20]
 8005782:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005786:	441a      	add	r2, r3
 8005788:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800578c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005794:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005798:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	6a1a      	ldr	r2, [r3, #32]
 80057a0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057a4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	691b      	ldr	r3, [r3, #16]
 80057ac:	429a      	cmp	r2, r3
 80057ae:	d90f      	bls.n	80057d0 <USB_EPStartXfer+0x44c>
            {
              ep->xfer_len_db -= len;
 80057b0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057b4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057b8:	681b      	ldr	r3, [r3, #0]
 80057ba:	6a1a      	ldr	r2, [r3, #32]
 80057bc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80057c0:	1ad2      	subs	r2, r2, r3
 80057c2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057c6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	621a      	str	r2, [r3, #32]
 80057ce:	e00e      	b.n	80057ee <USB_EPStartXfer+0x46a>
            }
            else
            {
              len = ep->xfer_len_db;
 80057d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	6a1b      	ldr	r3, [r3, #32]
 80057dc:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 80057e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057e4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	2200      	movs	r2, #0
 80057ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80057ee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80057f2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	785b      	ldrb	r3, [r3, #1]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	f040 809a 	bne.w	8005934 <USB_EPStartXfer+0x5b0>
 8005800:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005804:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005808:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800580c:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005810:	6812      	ldr	r2, [r2, #0]
 8005812:	601a      	str	r2, [r3, #0]
 8005814:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005818:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800581c:	681b      	ldr	r3, [r3, #0]
 800581e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005822:	b29b      	uxth	r3, r3
 8005824:	4619      	mov	r1, r3
 8005826:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800582a:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 800582e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005832:	f5a2 728c 	sub.w	r2, r2, #280	; 0x118
 8005836:	6812      	ldr	r2, [r2, #0]
 8005838:	440a      	add	r2, r1
 800583a:	601a      	str	r2, [r3, #0]
 800583c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005840:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	781b      	ldrb	r3, [r3, #0]
 8005848:	011a      	lsls	r2, r3, #4
 800584a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800584e:	f5a3 738c 	sub.w	r3, r3, #280	; 0x118
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	4413      	add	r3, r2
 8005856:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800585a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800585e:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005862:	601a      	str	r2, [r3, #0]
 8005864:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005868:	2b00      	cmp	r3, #0
 800586a:	d122      	bne.n	80058b2 <USB_EPStartXfer+0x52e>
 800586c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005870:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	881b      	ldrh	r3, [r3, #0]
 8005878:	b29b      	uxth	r3, r3
 800587a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800587e:	b29a      	uxth	r2, r3
 8005880:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005884:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	801a      	strh	r2, [r3, #0]
 800588c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005890:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	881b      	ldrh	r3, [r3, #0]
 8005898:	b29b      	uxth	r3, r3
 800589a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800589e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80058a2:	b29a      	uxth	r2, r3
 80058a4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80058a8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	801a      	strh	r2, [r3, #0]
 80058b0:	e083      	b.n	80059ba <USB_EPStartXfer+0x636>
 80058b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058b6:	2b3e      	cmp	r3, #62	; 0x3e
 80058b8:	d81b      	bhi.n	80058f2 <USB_EPStartXfer+0x56e>
 80058ba:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058be:	085b      	lsrs	r3, r3, #1
 80058c0:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80058c4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d004      	beq.n	80058da <USB_EPStartXfer+0x556>
 80058d0:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80058d4:	3301      	adds	r3, #1
 80058d6:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80058da:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80058de:	b29b      	uxth	r3, r3
 80058e0:	029b      	lsls	r3, r3, #10
 80058e2:	b29a      	uxth	r2, r3
 80058e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80058e8:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	801a      	strh	r2, [r3, #0]
 80058f0:	e063      	b.n	80059ba <USB_EPStartXfer+0x636>
 80058f2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80058f6:	095b      	lsrs	r3, r3, #5
 80058f8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80058fc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005900:	f003 031f 	and.w	r3, r3, #31
 8005904:	2b00      	cmp	r3, #0
 8005906:	d104      	bne.n	8005912 <USB_EPStartXfer+0x58e>
 8005908:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 800590c:	3b01      	subs	r3, #1
 800590e:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 8005912:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8005916:	b29b      	uxth	r3, r3
 8005918:	029b      	lsls	r3, r3, #10
 800591a:	b29b      	uxth	r3, r3
 800591c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005920:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005924:	b29a      	uxth	r2, r3
 8005926:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800592a:	f5a3 738e 	sub.w	r3, r3, #284	; 0x11c
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	801a      	strh	r2, [r3, #0]
 8005932:	e042      	b.n	80059ba <USB_EPStartXfer+0x636>
 8005934:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005938:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	785b      	ldrb	r3, [r3, #1]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d13a      	bne.n	80059ba <USB_EPStartXfer+0x636>
 8005944:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005948:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 800594c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005950:	f5a2 7296 	sub.w	r2, r2, #300	; 0x12c
 8005954:	6812      	ldr	r2, [r2, #0]
 8005956:	601a      	str	r2, [r3, #0]
 8005958:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800595c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005966:	b29b      	uxth	r3, r3
 8005968:	4619      	mov	r1, r3
 800596a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800596e:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005972:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8005976:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 800597a:	6812      	ldr	r2, [r2, #0]
 800597c:	440a      	add	r2, r1
 800597e:	601a      	str	r2, [r3, #0]
 8005980:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005984:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	781b      	ldrb	r3, [r3, #0]
 800598c:	011a      	lsls	r2, r3, #4
 800598e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005992:	f5a3 7388 	sub.w	r3, r3, #272	; 0x110
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	4413      	add	r3, r2
 800599a:	f203 4204 	addw	r2, r3, #1028	; 0x404
 800599e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059a2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059ac:	b29a      	uxth	r2, r3
 80059ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059b2:	f5a3 738a 	sub.w	r3, r3, #276	; 0x114
 80059b6:	681b      	ldr	r3, [r3, #0]
 80059b8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80059ba:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059be:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	891b      	ldrh	r3, [r3, #8]
 80059c6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80059ca:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059ce:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	6959      	ldr	r1, [r3, #20]
 80059d6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80059da:	b29b      	uxth	r3, r3
 80059dc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80059e0:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80059e4:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80059e8:	6800      	ldr	r0, [r0, #0]
 80059ea:	f001 fc41 	bl	8007270 <USB_WritePMA>
 80059ee:	f000 be0e 	b.w	800660e <USB_EPStartXfer+0x128a>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80059f2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80059f6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	785b      	ldrb	r3, [r3, #1]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d16d      	bne.n	8005ade <USB_EPStartXfer+0x75a>
 8005a02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005a1c:	b29b      	uxth	r3, r3
 8005a1e:	461a      	mov	r2, r3
 8005a20:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a22:	4413      	add	r3, r2
 8005a24:	64bb      	str	r3, [r7, #72]	; 0x48
 8005a26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005a2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	781b      	ldrb	r3, [r3, #0]
 8005a32:	011a      	lsls	r2, r3, #4
 8005a34:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005a36:	4413      	add	r3, r2
 8005a38:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005a3c:	647b      	str	r3, [r7, #68]	; 0x44
 8005a3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d112      	bne.n	8005a6c <USB_EPStartXfer+0x6e8>
 8005a46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a48:	881b      	ldrh	r3, [r3, #0]
 8005a4a:	b29b      	uxth	r3, r3
 8005a4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005a50:	b29a      	uxth	r2, r3
 8005a52:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a54:	801a      	strh	r2, [r3, #0]
 8005a56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a58:	881b      	ldrh	r3, [r3, #0]
 8005a5a:	b29b      	uxth	r3, r3
 8005a5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005a60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005a64:	b29a      	uxth	r2, r3
 8005a66:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005a68:	801a      	strh	r2, [r3, #0]
 8005a6a:	e063      	b.n	8005b34 <USB_EPStartXfer+0x7b0>
 8005a6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a70:	2b3e      	cmp	r3, #62	; 0x3e
 8005a72:	d817      	bhi.n	8005aa4 <USB_EPStartXfer+0x720>
 8005a74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a78:	085b      	lsrs	r3, r3, #1
 8005a7a:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005a7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005a82:	f003 0301 	and.w	r3, r3, #1
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d004      	beq.n	8005a94 <USB_EPStartXfer+0x710>
 8005a8a:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a8e:	3301      	adds	r3, #1
 8005a90:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005a94:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005a98:	b29b      	uxth	r3, r3
 8005a9a:	029b      	lsls	r3, r3, #10
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005aa0:	801a      	strh	r2, [r3, #0]
 8005aa2:	e047      	b.n	8005b34 <USB_EPStartXfer+0x7b0>
 8005aa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005aa8:	095b      	lsrs	r3, r3, #5
 8005aaa:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005aae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ab2:	f003 031f 	and.w	r3, r3, #31
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d104      	bne.n	8005ac4 <USB_EPStartXfer+0x740>
 8005aba:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005abe:	3b01      	subs	r3, #1
 8005ac0:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8005ac4:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8005ac8:	b29b      	uxth	r3, r3
 8005aca:	029b      	lsls	r3, r3, #10
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ad2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005ad6:	b29a      	uxth	r2, r3
 8005ad8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005ada:	801a      	strh	r2, [r3, #0]
 8005adc:	e02a      	b.n	8005b34 <USB_EPStartXfer+0x7b0>
 8005ade:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ae2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	785b      	ldrb	r3, [r3, #1]
 8005aea:	2b01      	cmp	r3, #1
 8005aec:	d122      	bne.n	8005b34 <USB_EPStartXfer+0x7b0>
 8005aee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005af2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005af6:	681b      	ldr	r3, [r3, #0]
 8005af8:	653b      	str	r3, [r7, #80]	; 0x50
 8005afa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005afe:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005b08:	b29b      	uxth	r3, r3
 8005b0a:	461a      	mov	r2, r3
 8005b0c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b0e:	4413      	add	r3, r2
 8005b10:	653b      	str	r3, [r7, #80]	; 0x50
 8005b12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	781b      	ldrb	r3, [r3, #0]
 8005b1e:	011a      	lsls	r2, r3, #4
 8005b20:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005b22:	4413      	add	r3, r2
 8005b24:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005b28:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005b2a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b2e:	b29a      	uxth	r2, r3
 8005b30:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005b32:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8005b34:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b38:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	891b      	ldrh	r3, [r3, #8]
 8005b40:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005b44:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b48:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	6959      	ldr	r1, [r3, #20]
 8005b50:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b54:	b29b      	uxth	r3, r3
 8005b56:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005b5a:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005b5e:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005b62:	6800      	ldr	r0, [r0, #0]
 8005b64:	f001 fb84 	bl	8007270 <USB_WritePMA>
            ep->xfer_buff += len;
 8005b68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	695a      	ldr	r2, [r3, #20]
 8005b74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005b78:	441a      	add	r2, r3
 8005b7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8005b86:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b8a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	6a1a      	ldr	r2, [r3, #32]
 8005b92:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005b96:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d90f      	bls.n	8005bc2 <USB_EPStartXfer+0x83e>
            {
              ep->xfer_len_db -= len;
 8005ba2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ba6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005baa:	681b      	ldr	r3, [r3, #0]
 8005bac:	6a1a      	ldr	r2, [r3, #32]
 8005bae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005bb2:	1ad2      	subs	r2, r2, r3
 8005bb4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bb8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	621a      	str	r2, [r3, #32]
 8005bc0:	e00e      	b.n	8005be0 <USB_EPStartXfer+0x85c>
            }
            else
            {
              len = ep->xfer_len_db;
 8005bc2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bc6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
              ep->xfer_len_db = 0U;
 8005bd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bd6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005be0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005be4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005be8:	681b      	ldr	r3, [r3, #0]
 8005bea:	643b      	str	r3, [r7, #64]	; 0x40
 8005bec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005bf0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	785b      	ldrb	r3, [r3, #1]
 8005bf8:	2b00      	cmp	r3, #0
 8005bfa:	d16d      	bne.n	8005cd8 <USB_EPStartXfer+0x954>
 8005bfc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c00:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c08:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c0c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005c16:	b29b      	uxth	r3, r3
 8005c18:	461a      	mov	r2, r3
 8005c1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c1c:	4413      	add	r3, r2
 8005c1e:	63bb      	str	r3, [r7, #56]	; 0x38
 8005c20:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005c24:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	781b      	ldrb	r3, [r3, #0]
 8005c2c:	011a      	lsls	r2, r3, #4
 8005c2e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005c30:	4413      	add	r3, r2
 8005c32:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005c36:	637b      	str	r3, [r7, #52]	; 0x34
 8005c38:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d112      	bne.n	8005c66 <USB_EPStartXfer+0x8e2>
 8005c40:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c42:	881b      	ldrh	r3, [r3, #0]
 8005c44:	b29b      	uxth	r3, r3
 8005c46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005c4a:	b29a      	uxth	r2, r3
 8005c4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c4e:	801a      	strh	r2, [r3, #0]
 8005c50:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c52:	881b      	ldrh	r3, [r3, #0]
 8005c54:	b29b      	uxth	r3, r3
 8005c56:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005c5a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005c5e:	b29a      	uxth	r2, r3
 8005c60:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c62:	801a      	strh	r2, [r3, #0]
 8005c64:	e05d      	b.n	8005d22 <USB_EPStartXfer+0x99e>
 8005c66:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c6a:	2b3e      	cmp	r3, #62	; 0x3e
 8005c6c:	d817      	bhi.n	8005c9e <USB_EPStartXfer+0x91a>
 8005c6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c72:	085b      	lsrs	r3, r3, #1
 8005c74:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c78:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005c7c:	f003 0301 	and.w	r3, r3, #1
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d004      	beq.n	8005c8e <USB_EPStartXfer+0x90a>
 8005c84:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005c88:	3301      	adds	r3, #1
 8005c8a:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005c8e:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005c92:	b29b      	uxth	r3, r3
 8005c94:	029b      	lsls	r3, r3, #10
 8005c96:	b29a      	uxth	r2, r3
 8005c98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005c9a:	801a      	strh	r2, [r3, #0]
 8005c9c:	e041      	b.n	8005d22 <USB_EPStartXfer+0x99e>
 8005c9e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005ca2:	095b      	lsrs	r3, r3, #5
 8005ca4:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005ca8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005cac:	f003 031f 	and.w	r3, r3, #31
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d104      	bne.n	8005cbe <USB_EPStartXfer+0x93a>
 8005cb4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005cb8:	3b01      	subs	r3, #1
 8005cba:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
 8005cbe:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8005cc2:	b29b      	uxth	r3, r3
 8005cc4:	029b      	lsls	r3, r3, #10
 8005cc6:	b29b      	uxth	r3, r3
 8005cc8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005ccc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005cd0:	b29a      	uxth	r2, r3
 8005cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cd4:	801a      	strh	r2, [r3, #0]
 8005cd6:	e024      	b.n	8005d22 <USB_EPStartXfer+0x99e>
 8005cd8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cdc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	785b      	ldrb	r3, [r3, #1]
 8005ce4:	2b01      	cmp	r3, #1
 8005ce6:	d11c      	bne.n	8005d22 <USB_EPStartXfer+0x99e>
 8005ce8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005cec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005cf0:	681b      	ldr	r3, [r3, #0]
 8005cf2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005cf6:	b29b      	uxth	r3, r3
 8005cf8:	461a      	mov	r2, r3
 8005cfa:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005cfc:	4413      	add	r3, r2
 8005cfe:	643b      	str	r3, [r7, #64]	; 0x40
 8005d00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005d08:	681b      	ldr	r3, [r3, #0]
 8005d0a:	781b      	ldrb	r3, [r3, #0]
 8005d0c:	011a      	lsls	r2, r3, #4
 8005d0e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8005d10:	4413      	add	r3, r2
 8005d12:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005d16:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d18:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d1c:	b29a      	uxth	r2, r3
 8005d1e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d20:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8005d22:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d26:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	895b      	ldrh	r3, [r3, #10]
 8005d2e:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005d32:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d36:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	6959      	ldr	r1, [r3, #20]
 8005d3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005d48:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005d4c:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005d50:	6800      	ldr	r0, [r0, #0]
 8005d52:	f001 fa8d 	bl	8007270 <USB_WritePMA>
 8005d56:	f000 bc5a 	b.w	800660e <USB_EPStartXfer+0x128a>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8005d5a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d5e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	6a1b      	ldr	r3, [r3, #32]
 8005d66:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c

          /* disable double buffer mode */
          PCD_CLEAR_EP_DBUF(USBx, ep->num);
 8005d6a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d6e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005d72:	681a      	ldr	r2, [r3, #0]
 8005d74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d78:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	781b      	ldrb	r3, [r3, #0]
 8005d80:	009b      	lsls	r3, r3, #2
 8005d82:	4413      	add	r3, r2
 8005d84:	881b      	ldrh	r3, [r3, #0]
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	f423 43e2 	bic.w	r3, r3, #28928	; 0x7100
 8005d8c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005d90:	f8a7 3062 	strh.w	r3, [r7, #98]	; 0x62
 8005d94:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005d98:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005d9c:	681a      	ldr	r2, [r3, #0]
 8005d9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005da2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	781b      	ldrb	r3, [r3, #0]
 8005daa:	009b      	lsls	r3, r3, #2
 8005dac:	441a      	add	r2, r3
 8005dae:	f8b7 3062 	ldrh.w	r3, [r7, #98]	; 0x62
 8005db2:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005db6:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005dba:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005dbe:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005dc2:	b29b      	uxth	r3, r3
 8005dc4:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8005dc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005dca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dd2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005dd6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005de0:	b29b      	uxth	r3, r3
 8005de2:	461a      	mov	r2, r3
 8005de4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005de6:	4413      	add	r3, r2
 8005de8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005dea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005dee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	781b      	ldrb	r3, [r3, #0]
 8005df6:	011a      	lsls	r2, r3, #4
 8005df8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005dfa:	4413      	add	r3, r2
 8005dfc:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8005e00:	65bb      	str	r3, [r7, #88]	; 0x58
 8005e02:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e06:	b29a      	uxth	r2, r3
 8005e08:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8005e0a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8005e0c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e10:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	891b      	ldrh	r3, [r3, #8]
 8005e18:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8005e1c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e20:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	6959      	ldr	r1, [r3, #20]
 8005e28:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005e2c:	b29b      	uxth	r3, r3
 8005e2e:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8005e32:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8005e36:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8005e3a:	6800      	ldr	r0, [r0, #0]
 8005e3c:	f001 fa18 	bl	8007270 <USB_WritePMA>
 8005e40:	e3e5      	b.n	800660e <USB_EPStartXfer+0x128a>

      /* manage isochronous double buffer IN mode */
      else
      {
        /* enable double buffer */
        PCD_SET_EP_DBUF(USBx, ep->num);
 8005e42:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e46:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e50:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	781b      	ldrb	r3, [r3, #0]
 8005e58:	009b      	lsls	r3, r3, #2
 8005e5a:	4413      	add	r3, r2
 8005e5c:	881b      	ldrh	r3, [r3, #0]
 8005e5e:	b29b      	uxth	r3, r3
 8005e60:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005e64:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e68:	f8a7 30a8 	strh.w	r3, [r7, #168]	; 0xa8
 8005e6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e70:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005e74:	681a      	ldr	r2, [r3, #0]
 8005e76:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005e7a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005e7e:	681b      	ldr	r3, [r3, #0]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	009b      	lsls	r3, r3, #2
 8005e84:	441a      	add	r2, r3
 8005e86:	f8b7 30a8 	ldrh.w	r3, [r7, #168]	; 0xa8
 8005e8a:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8005e8e:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8005e92:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8005e96:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8005e9a:	b29b      	uxth	r3, r3
 8005e9c:	8013      	strh	r3, [r2, #0]

        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 8005e9e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ea2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	6a1a      	ldr	r2, [r3, #32]
 8005eaa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005eae:	1ad2      	subs	r2, r2, r3
 8005eb0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005eb4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8005ebc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ec0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005eca:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	781b      	ldrb	r3, [r3, #0]
 8005ed2:	009b      	lsls	r3, r3, #2
 8005ed4:	4413      	add	r3, r2
 8005ed6:	881b      	ldrh	r3, [r3, #0]
 8005ed8:	b29b      	uxth	r3, r3
 8005eda:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ede:	2b00      	cmp	r3, #0
 8005ee0:	f000 81bc 	beq.w	800625c <USB_EPStartXfer+0xed8>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8005ee4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ee8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005eec:	681b      	ldr	r3, [r3, #0]
 8005eee:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005ef2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ef6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	785b      	ldrb	r3, [r3, #1]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d16d      	bne.n	8005fde <USB_EPStartXfer+0xc5a>
 8005f02:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f06:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005f0a:	681b      	ldr	r3, [r3, #0]
 8005f0c:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f0e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f12:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	461a      	mov	r2, r3
 8005f20:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f22:	4413      	add	r3, r2
 8005f24:	67bb      	str	r3, [r7, #120]	; 0x78
 8005f26:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005f2a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	781b      	ldrb	r3, [r3, #0]
 8005f32:	011a      	lsls	r2, r3, #4
 8005f34:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005f36:	4413      	add	r3, r2
 8005f38:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8005f3c:	677b      	str	r3, [r7, #116]	; 0x74
 8005f3e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d112      	bne.n	8005f6c <USB_EPStartXfer+0xbe8>
 8005f46:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f48:	881b      	ldrh	r3, [r3, #0]
 8005f4a:	b29b      	uxth	r3, r3
 8005f4c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8005f50:	b29a      	uxth	r2, r3
 8005f52:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f54:	801a      	strh	r2, [r3, #0]
 8005f56:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f58:	881b      	ldrh	r3, [r3, #0]
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005f60:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005f64:	b29a      	uxth	r2, r3
 8005f66:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f68:	801a      	strh	r2, [r3, #0]
 8005f6a:	e060      	b.n	800602e <USB_EPStartXfer+0xcaa>
 8005f6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f70:	2b3e      	cmp	r3, #62	; 0x3e
 8005f72:	d817      	bhi.n	8005fa4 <USB_EPStartXfer+0xc20>
 8005f74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f78:	085b      	lsrs	r3, r3, #1
 8005f7a:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005f7e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005f82:	f003 0301 	and.w	r3, r3, #1
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d004      	beq.n	8005f94 <USB_EPStartXfer+0xc10>
 8005f8a:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005f8e:	3301      	adds	r3, #1
 8005f90:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005f94:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005f98:	b29b      	uxth	r3, r3
 8005f9a:	029b      	lsls	r3, r3, #10
 8005f9c:	b29a      	uxth	r2, r3
 8005f9e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fa0:	801a      	strh	r2, [r3, #0]
 8005fa2:	e044      	b.n	800602e <USB_EPStartXfer+0xcaa>
 8005fa4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fa8:	095b      	lsrs	r3, r3, #5
 8005faa:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005fae:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8005fb2:	f003 031f 	and.w	r3, r3, #31
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d104      	bne.n	8005fc4 <USB_EPStartXfer+0xc40>
 8005fba:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005fbe:	3b01      	subs	r3, #1
 8005fc0:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 8005fc4:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8005fc8:	b29b      	uxth	r3, r3
 8005fca:	029b      	lsls	r3, r3, #10
 8005fcc:	b29b      	uxth	r3, r3
 8005fce:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005fd2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005fd6:	b29a      	uxth	r2, r3
 8005fd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005fda:	801a      	strh	r2, [r3, #0]
 8005fdc:	e027      	b.n	800602e <USB_EPStartXfer+0xcaa>
 8005fde:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005fe2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	785b      	ldrb	r3, [r3, #1]
 8005fea:	2b01      	cmp	r3, #1
 8005fec:	d11f      	bne.n	800602e <USB_EPStartXfer+0xcaa>
 8005fee:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8005ff2:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005ffc:	b29b      	uxth	r3, r3
 8005ffe:	461a      	mov	r2, r3
 8006000:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8006004:	4413      	add	r3, r2
 8006006:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800600a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800600e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	781b      	ldrb	r3, [r3, #0]
 8006016:	011a      	lsls	r2, r3, #4
 8006018:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800601c:	4413      	add	r3, r2
 800601e:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006022:	67fb      	str	r3, [r7, #124]	; 0x7c
 8006024:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006028:	b29a      	uxth	r2, r3
 800602a:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800602c:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800602e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006032:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	895b      	ldrh	r3, [r3, #10]
 800603a:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800603e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006042:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	6959      	ldr	r1, [r3, #20]
 800604a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800604e:	b29b      	uxth	r3, r3
 8006050:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006054:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006058:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 800605c:	6800      	ldr	r0, [r0, #0]
 800605e:	f001 f907 	bl	8007270 <USB_WritePMA>
          ep->xfer_buff += len;
 8006062:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006066:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	695a      	ldr	r2, [r3, #20]
 800606e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006072:	441a      	add	r2, r3
 8006074:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006078:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006080:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006084:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	6a1a      	ldr	r2, [r3, #32]
 800608c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006090:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	691b      	ldr	r3, [r3, #16]
 8006098:	429a      	cmp	r2, r3
 800609a:	d90f      	bls.n	80060bc <USB_EPStartXfer+0xd38>
          {
            ep->xfer_len_db -= len;
 800609c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060a0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	6a1a      	ldr	r2, [r3, #32]
 80060a8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060ac:	1ad2      	subs	r2, r2, r3
 80060ae:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060b2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	621a      	str	r2, [r3, #32]
 80060ba:	e00e      	b.n	80060da <USB_EPStartXfer+0xd56>
          }
          else
          {
            len = ep->xfer_len_db;
 80060bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	6a1b      	ldr	r3, [r3, #32]
 80060c8:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 80060cc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060d0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	2200      	movs	r2, #0
 80060d8:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 80060da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80060de:	2b00      	cmp	r3, #0
 80060e0:	f000 8295 	beq.w	800660e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80060e4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060e8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	785b      	ldrb	r3, [r3, #1]
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d16d      	bne.n	80061d0 <USB_EPStartXfer+0xe4c>
 80060f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80060f8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	66bb      	str	r3, [r7, #104]	; 0x68
 8006100:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006104:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800610e:	b29b      	uxth	r3, r3
 8006110:	461a      	mov	r2, r3
 8006112:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006114:	4413      	add	r3, r2
 8006116:	66bb      	str	r3, [r7, #104]	; 0x68
 8006118:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800611c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	781b      	ldrb	r3, [r3, #0]
 8006124:	011a      	lsls	r2, r3, #4
 8006126:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8006128:	4413      	add	r3, r2
 800612a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800612e:	667b      	str	r3, [r7, #100]	; 0x64
 8006130:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006134:	2b00      	cmp	r3, #0
 8006136:	d112      	bne.n	800615e <USB_EPStartXfer+0xdda>
 8006138:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800613a:	881b      	ldrh	r3, [r3, #0]
 800613c:	b29b      	uxth	r3, r3
 800613e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006142:	b29a      	uxth	r2, r3
 8006144:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006146:	801a      	strh	r2, [r3, #0]
 8006148:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800614a:	881b      	ldrh	r3, [r3, #0]
 800614c:	b29b      	uxth	r3, r3
 800614e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006152:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006156:	b29a      	uxth	r2, r3
 8006158:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800615a:	801a      	strh	r2, [r3, #0]
 800615c:	e063      	b.n	8006226 <USB_EPStartXfer+0xea2>
 800615e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006162:	2b3e      	cmp	r3, #62	; 0x3e
 8006164:	d817      	bhi.n	8006196 <USB_EPStartXfer+0xe12>
 8006166:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800616a:	085b      	lsrs	r3, r3, #1
 800616c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006170:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006174:	f003 0301 	and.w	r3, r3, #1
 8006178:	2b00      	cmp	r3, #0
 800617a:	d004      	beq.n	8006186 <USB_EPStartXfer+0xe02>
 800617c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8006180:	3301      	adds	r3, #1
 8006182:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8006186:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800618a:	b29b      	uxth	r3, r3
 800618c:	029b      	lsls	r3, r3, #10
 800618e:	b29a      	uxth	r2, r3
 8006190:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006192:	801a      	strh	r2, [r3, #0]
 8006194:	e047      	b.n	8006226 <USB_EPStartXfer+0xea2>
 8006196:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800619a:	095b      	lsrs	r3, r3, #5
 800619c:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80061a0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80061a4:	f003 031f 	and.w	r3, r3, #31
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d104      	bne.n	80061b6 <USB_EPStartXfer+0xe32>
 80061ac:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061b0:	3b01      	subs	r3, #1
 80061b2:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 80061b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80061ba:	b29b      	uxth	r3, r3
 80061bc:	029b      	lsls	r3, r3, #10
 80061be:	b29b      	uxth	r3, r3
 80061c0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80061c4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80061c8:	b29a      	uxth	r2, r3
 80061ca:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80061cc:	801a      	strh	r2, [r3, #0]
 80061ce:	e02a      	b.n	8006226 <USB_EPStartXfer+0xea2>
 80061d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80061d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	785b      	ldrb	r3, [r3, #1]
 80061dc:	2b01      	cmp	r3, #1
 80061de:	d122      	bne.n	8006226 <USB_EPStartXfer+0xea2>
 80061e0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80061e4:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80061e8:	681b      	ldr	r3, [r3, #0]
 80061ea:	673b      	str	r3, [r7, #112]	; 0x70
 80061ec:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80061f0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80061f4:	681b      	ldr	r3, [r3, #0]
 80061f6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80061fa:	b29b      	uxth	r3, r3
 80061fc:	461a      	mov	r2, r3
 80061fe:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006200:	4413      	add	r3, r2
 8006202:	673b      	str	r3, [r7, #112]	; 0x70
 8006204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006208:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	781b      	ldrb	r3, [r3, #0]
 8006210:	011a      	lsls	r2, r3, #4
 8006212:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006214:	4413      	add	r3, r2
 8006216:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800621a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800621c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006220:	b29a      	uxth	r2, r3
 8006222:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006224:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8006226:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800622a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	891b      	ldrh	r3, [r3, #8]
 8006232:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8006236:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800623a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	6959      	ldr	r1, [r3, #20]
 8006242:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006246:	b29b      	uxth	r3, r3
 8006248:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 800624c:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006250:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006254:	6800      	ldr	r0, [r0, #0]
 8006256:	f001 f80b 	bl	8007270 <USB_WritePMA>
 800625a:	e1d8      	b.n	800660e <USB_EPStartXfer+0x128a>
          }
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800625c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006260:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	785b      	ldrb	r3, [r3, #1]
 8006268:	2b00      	cmp	r3, #0
 800626a:	d178      	bne.n	800635e <USB_EPStartXfer+0xfda>
 800626c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006270:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800627a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800627e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006288:	b29b      	uxth	r3, r3
 800628a:	461a      	mov	r2, r3
 800628c:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006290:	4413      	add	r3, r2
 8006292:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006296:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800629a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	781b      	ldrb	r3, [r3, #0]
 80062a2:	011a      	lsls	r2, r3, #4
 80062a4:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80062a8:	4413      	add	r3, r2
 80062aa:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80062ae:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 80062b2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d116      	bne.n	80062e8 <USB_EPStartXfer+0xf64>
 80062ba:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062be:	881b      	ldrh	r3, [r3, #0]
 80062c0:	b29b      	uxth	r3, r3
 80062c2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80062c6:	b29a      	uxth	r2, r3
 80062c8:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062cc:	801a      	strh	r2, [r3, #0]
 80062ce:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062d2:	881b      	ldrh	r3, [r3, #0]
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80062da:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80062de:	b29a      	uxth	r2, r3
 80062e0:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80062e4:	801a      	strh	r2, [r3, #0]
 80062e6:	e06b      	b.n	80063c0 <USB_EPStartXfer+0x103c>
 80062e8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062ec:	2b3e      	cmp	r3, #62	; 0x3e
 80062ee:	d818      	bhi.n	8006322 <USB_EPStartXfer+0xf9e>
 80062f0:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062f4:	085b      	lsrs	r3, r3, #1
 80062f6:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80062fa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80062fe:	f003 0301 	and.w	r3, r3, #1
 8006302:	2b00      	cmp	r3, #0
 8006304:	d004      	beq.n	8006310 <USB_EPStartXfer+0xf8c>
 8006306:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800630a:	3301      	adds	r3, #1
 800630c:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006310:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006314:	b29b      	uxth	r3, r3
 8006316:	029b      	lsls	r3, r3, #10
 8006318:	b29a      	uxth	r2, r3
 800631a:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800631e:	801a      	strh	r2, [r3, #0]
 8006320:	e04e      	b.n	80063c0 <USB_EPStartXfer+0x103c>
 8006322:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006326:	095b      	lsrs	r3, r3, #5
 8006328:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 800632c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	2b00      	cmp	r3, #0
 8006336:	d104      	bne.n	8006342 <USB_EPStartXfer+0xfbe>
 8006338:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 800633c:	3b01      	subs	r3, #1
 800633e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 8006342:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8006346:	b29b      	uxth	r3, r3
 8006348:	029b      	lsls	r3, r3, #10
 800634a:	b29b      	uxth	r3, r3
 800634c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006350:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006354:	b29a      	uxth	r2, r3
 8006356:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800635a:	801a      	strh	r2, [r3, #0]
 800635c:	e030      	b.n	80063c0 <USB_EPStartXfer+0x103c>
 800635e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006362:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006366:	681b      	ldr	r3, [r3, #0]
 8006368:	785b      	ldrb	r3, [r3, #1]
 800636a:	2b01      	cmp	r3, #1
 800636c:	d128      	bne.n	80063c0 <USB_EPStartXfer+0x103c>
 800636e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006372:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006376:	681b      	ldr	r3, [r3, #0]
 8006378:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 800637c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006380:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800638a:	b29b      	uxth	r3, r3
 800638c:	461a      	mov	r2, r3
 800638e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8006392:	4413      	add	r3, r2
 8006394:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006398:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800639c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	781b      	ldrb	r3, [r3, #0]
 80063a4:	011a      	lsls	r2, r3, #4
 80063a6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80063aa:	4413      	add	r3, r2
 80063ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80063b0:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80063b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063b8:	b29a      	uxth	r2, r3
 80063ba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80063be:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80063c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	891b      	ldrh	r3, [r3, #8]
 80063cc:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80063d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	6959      	ldr	r1, [r3, #20]
 80063dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80063e0:	b29b      	uxth	r3, r3
 80063e2:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 80063e6:	f507 7098 	add.w	r0, r7, #304	; 0x130
 80063ea:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 80063ee:	6800      	ldr	r0, [r0, #0]
 80063f0:	f000 ff3e 	bl	8007270 <USB_WritePMA>
          ep->xfer_buff += len;
 80063f4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80063f8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80063fc:	681b      	ldr	r3, [r3, #0]
 80063fe:	695a      	ldr	r2, [r3, #20]
 8006400:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006404:	441a      	add	r2, r3
 8006406:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800640a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	615a      	str	r2, [r3, #20]

          if (ep->xfer_len_db > ep->maxpacket)
 8006412:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006416:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	6a1a      	ldr	r2, [r3, #32]
 800641e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006422:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	691b      	ldr	r3, [r3, #16]
 800642a:	429a      	cmp	r2, r3
 800642c:	d90f      	bls.n	800644e <USB_EPStartXfer+0x10ca>
          {
            ep->xfer_len_db -= len;
 800642e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006432:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006436:	681b      	ldr	r3, [r3, #0]
 8006438:	6a1a      	ldr	r2, [r3, #32]
 800643a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800643e:	1ad2      	subs	r2, r2, r3
 8006440:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006444:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	621a      	str	r2, [r3, #32]
 800644c:	e00e      	b.n	800646c <USB_EPStartXfer+0x10e8>
          }
          else
          {
            len = ep->xfer_len_db;
 800644e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006452:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	6a1b      	ldr	r3, [r3, #32]
 800645a:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
            ep->xfer_len_db = 0U;
 800645e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006462:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	2200      	movs	r2, #0
 800646a:	621a      	str	r2, [r3, #32]
          }

          if (len > 0U)
 800646c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006470:	2b00      	cmp	r3, #0
 8006472:	f000 80cc 	beq.w	800660e <USB_EPStartXfer+0x128a>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006476:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800647a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006484:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006488:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	785b      	ldrb	r3, [r3, #1]
 8006490:	2b00      	cmp	r3, #0
 8006492:	d178      	bne.n	8006586 <USB_EPStartXfer+0x1202>
 8006494:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006498:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064a2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064a6:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80064b0:	b29b      	uxth	r3, r3
 80064b2:	461a      	mov	r2, r3
 80064b4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064b8:	4413      	add	r3, r2
 80064ba:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80064be:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80064c2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	781b      	ldrb	r3, [r3, #0]
 80064ca:	011a      	lsls	r2, r3, #4
 80064cc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80064d0:	4413      	add	r3, r2
 80064d2:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80064d6:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80064da:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d116      	bne.n	8006510 <USB_EPStartXfer+0x118c>
 80064e2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064e6:	881b      	ldrh	r3, [r3, #0]
 80064e8:	b29b      	uxth	r3, r3
 80064ea:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 80064ee:	b29a      	uxth	r2, r3
 80064f0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064f4:	801a      	strh	r2, [r3, #0]
 80064f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80064fa:	881b      	ldrh	r3, [r3, #0]
 80064fc:	b29b      	uxth	r3, r3
 80064fe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006502:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006506:	b29a      	uxth	r2, r3
 8006508:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800650c:	801a      	strh	r2, [r3, #0]
 800650e:	e064      	b.n	80065da <USB_EPStartXfer+0x1256>
 8006510:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006514:	2b3e      	cmp	r3, #62	; 0x3e
 8006516:	d818      	bhi.n	800654a <USB_EPStartXfer+0x11c6>
 8006518:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800651c:	085b      	lsrs	r3, r3, #1
 800651e:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006522:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006526:	f003 0301 	and.w	r3, r3, #1
 800652a:	2b00      	cmp	r3, #0
 800652c:	d004      	beq.n	8006538 <USB_EPStartXfer+0x11b4>
 800652e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006532:	3301      	adds	r3, #1
 8006534:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006538:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800653c:	b29b      	uxth	r3, r3
 800653e:	029b      	lsls	r3, r3, #10
 8006540:	b29a      	uxth	r2, r3
 8006542:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006546:	801a      	strh	r2, [r3, #0]
 8006548:	e047      	b.n	80065da <USB_EPStartXfer+0x1256>
 800654a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 800654e:	095b      	lsrs	r3, r3, #5
 8006550:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8006554:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006558:	f003 031f 	and.w	r3, r3, #31
 800655c:	2b00      	cmp	r3, #0
 800655e:	d104      	bne.n	800656a <USB_EPStartXfer+0x11e6>
 8006560:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8006564:	3b01      	subs	r3, #1
 8006566:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 800656a:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 800656e:	b29b      	uxth	r3, r3
 8006570:	029b      	lsls	r3, r3, #10
 8006572:	b29b      	uxth	r3, r3
 8006574:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006578:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800657c:	b29a      	uxth	r2, r3
 800657e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006582:	801a      	strh	r2, [r3, #0]
 8006584:	e029      	b.n	80065da <USB_EPStartXfer+0x1256>
 8006586:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800658a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800658e:	681b      	ldr	r3, [r3, #0]
 8006590:	785b      	ldrb	r3, [r3, #1]
 8006592:	2b01      	cmp	r3, #1
 8006594:	d121      	bne.n	80065da <USB_EPStartXfer+0x1256>
 8006596:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800659a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065a4:	b29b      	uxth	r3, r3
 80065a6:	461a      	mov	r2, r3
 80065a8:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065ac:	4413      	add	r3, r2
 80065ae:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80065b2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065b6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	781b      	ldrb	r3, [r3, #0]
 80065be:	011a      	lsls	r2, r3, #4
 80065c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80065c4:	4413      	add	r3, r2
 80065c6:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 80065ca:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80065ce:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065d2:	b29a      	uxth	r2, r3
 80065d4:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80065d8:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80065da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065e2:	681b      	ldr	r3, [r3, #0]
 80065e4:	895b      	ldrh	r3, [r3, #10]
 80065e6:	f8a7 3096 	strh.w	r3, [r7, #150]	; 0x96

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80065ea:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80065ee:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	6959      	ldr	r1, [r3, #20]
 80065f6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80065fa:	b29b      	uxth	r3, r3
 80065fc:	f8b7 2096 	ldrh.w	r2, [r7, #150]	; 0x96
 8006600:	f507 7098 	add.w	r0, r7, #304	; 0x130
 8006604:	f5a0 7096 	sub.w	r0, r0, #300	; 0x12c
 8006608:	6800      	ldr	r0, [r0, #0]
 800660a:	f000 fe31 	bl	8007270 <USB_WritePMA>
          }
        }
      }
    }

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800660e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006612:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006616:	681a      	ldr	r2, [r3, #0]
 8006618:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800661c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	781b      	ldrb	r3, [r3, #0]
 8006624:	009b      	lsls	r3, r3, #2
 8006626:	4413      	add	r3, r2
 8006628:	881b      	ldrh	r3, [r3, #0]
 800662a:	b29b      	uxth	r3, r3
 800662c:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006630:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8006634:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006638:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800663c:	8013      	strh	r3, [r2, #0]
 800663e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006642:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8006646:	f507 7298 	add.w	r2, r7, #304	; 0x130
 800664a:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 800664e:	8812      	ldrh	r2, [r2, #0]
 8006650:	f082 0210 	eor.w	r2, r2, #16
 8006654:	801a      	strh	r2, [r3, #0]
 8006656:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800665a:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 800665e:	f507 7298 	add.w	r2, r7, #304	; 0x130
 8006662:	f5a2 7293 	sub.w	r2, r2, #294	; 0x126
 8006666:	8812      	ldrh	r2, [r2, #0]
 8006668:	f082 0220 	eor.w	r2, r2, #32
 800666c:	801a      	strh	r2, [r3, #0]
 800666e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006672:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800667c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006680:	681b      	ldr	r3, [r3, #0]
 8006682:	781b      	ldrb	r3, [r3, #0]
 8006684:	009b      	lsls	r3, r3, #2
 8006686:	441a      	add	r2, r3
 8006688:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800668c:	f5a3 7393 	sub.w	r3, r3, #294	; 0x126
 8006690:	881b      	ldrh	r3, [r3, #0]
 8006692:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006696:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800669a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800669e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80066a2:	b29b      	uxth	r3, r3
 80066a4:	8013      	strh	r3, [r2, #0]
 80066a6:	f000 bc9f 	b.w	8006fe8 <USB_EPStartXfer+0x1c64>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 80066aa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ae:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	7b1b      	ldrb	r3, [r3, #12]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	f040 80ae 	bne.w	8006818 <USB_EPStartXfer+0x1494>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 80066bc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066c0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	699a      	ldr	r2, [r3, #24]
 80066c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066cc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	691b      	ldr	r3, [r3, #16]
 80066d4:	429a      	cmp	r2, r3
 80066d6:	d917      	bls.n	8006708 <USB_EPStartXfer+0x1384>
      {
        len = ep->maxpacket;
 80066d8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066dc:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	691b      	ldr	r3, [r3, #16]
 80066e4:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len -= len;
 80066e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066ec:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	699a      	ldr	r2, [r3, #24]
 80066f4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80066f8:	1ad2      	subs	r2, r2, r3
 80066fa:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80066fe:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	619a      	str	r2, [r3, #24]
 8006706:	e00e      	b.n	8006726 <USB_EPStartXfer+0x13a2>
      }
      else
      {
        len = ep->xfer_len;
 8006708:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800670c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	699b      	ldr	r3, [r3, #24]
 8006714:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
        ep->xfer_len = 0U;
 8006718:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800671c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	2200      	movs	r2, #0
 8006724:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8006726:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800672a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006734:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006738:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 800673c:	681b      	ldr	r3, [r3, #0]
 800673e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006742:	b29b      	uxth	r3, r3
 8006744:	461a      	mov	r2, r3
 8006746:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 800674a:	4413      	add	r3, r2
 800674c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006750:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006754:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006758:	681b      	ldr	r3, [r3, #0]
 800675a:	781b      	ldrb	r3, [r3, #0]
 800675c:	011a      	lsls	r2, r3, #4
 800675e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8006762:	4413      	add	r3, r2
 8006764:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006768:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800676c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006770:	2b00      	cmp	r3, #0
 8006772:	d116      	bne.n	80067a2 <USB_EPStartXfer+0x141e>
 8006774:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006778:	881b      	ldrh	r3, [r3, #0]
 800677a:	b29b      	uxth	r3, r3
 800677c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006780:	b29a      	uxth	r2, r3
 8006782:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006786:	801a      	strh	r2, [r3, #0]
 8006788:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800678c:	881b      	ldrh	r3, [r3, #0]
 800678e:	b29b      	uxth	r3, r3
 8006790:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006794:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006798:	b29a      	uxth	r2, r3
 800679a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800679e:	801a      	strh	r2, [r3, #0]
 80067a0:	e3e8      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
 80067a2:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067a6:	2b3e      	cmp	r3, #62	; 0x3e
 80067a8:	d818      	bhi.n	80067dc <USB_EPStartXfer+0x1458>
 80067aa:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067ae:	085b      	lsrs	r3, r3, #1
 80067b0:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80067b4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067b8:	f003 0301 	and.w	r3, r3, #1
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d004      	beq.n	80067ca <USB_EPStartXfer+0x1446>
 80067c0:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80067c4:	3301      	adds	r3, #1
 80067c6:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80067ca:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80067ce:	b29b      	uxth	r3, r3
 80067d0:	029b      	lsls	r3, r3, #10
 80067d2:	b29a      	uxth	r2, r3
 80067d4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80067d8:	801a      	strh	r2, [r3, #0]
 80067da:	e3cb      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
 80067dc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067e0:	095b      	lsrs	r3, r3, #5
 80067e2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80067e6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80067ea:	f003 031f 	and.w	r3, r3, #31
 80067ee:	2b00      	cmp	r3, #0
 80067f0:	d104      	bne.n	80067fc <USB_EPStartXfer+0x1478>
 80067f2:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 80067f6:	3b01      	subs	r3, #1
 80067f8:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 80067fc:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8006800:	b29b      	uxth	r3, r3
 8006802:	029b      	lsls	r3, r3, #10
 8006804:	b29b      	uxth	r3, r3
 8006806:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800680a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800680e:	b29a      	uxth	r2, r3
 8006810:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8006814:	801a      	strh	r2, [r3, #0]
 8006816:	e3ad      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
    }
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8006818:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800681c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	78db      	ldrb	r3, [r3, #3]
 8006824:	2b02      	cmp	r3, #2
 8006826:	f040 8200 	bne.w	8006c2a <USB_EPStartXfer+0x18a6>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800682a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800682e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006832:	681b      	ldr	r3, [r3, #0]
 8006834:	785b      	ldrb	r3, [r3, #1]
 8006836:	2b00      	cmp	r3, #0
 8006838:	f040 8091 	bne.w	800695e <USB_EPStartXfer+0x15da>
 800683c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006840:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006844:	681b      	ldr	r3, [r3, #0]
 8006846:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800684a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800684e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006858:	b29b      	uxth	r3, r3
 800685a:	461a      	mov	r2, r3
 800685c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006860:	4413      	add	r3, r2
 8006862:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006866:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800686a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	781b      	ldrb	r3, [r3, #0]
 8006872:	011a      	lsls	r2, r3, #4
 8006874:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8006878:	4413      	add	r3, r2
 800687a:	f203 4304 	addw	r3, r3, #1028	; 0x404
 800687e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006882:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006886:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800688a:	681b      	ldr	r3, [r3, #0]
 800688c:	691b      	ldr	r3, [r3, #16]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d116      	bne.n	80068c0 <USB_EPStartXfer+0x153c>
 8006892:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8006896:	881b      	ldrh	r3, [r3, #0]
 8006898:	b29b      	uxth	r3, r3
 800689a:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 800689e:	b29a      	uxth	r2, r3
 80068a0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80068a4:	801a      	strh	r2, [r3, #0]
 80068a6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80068aa:	881b      	ldrh	r3, [r3, #0]
 80068ac:	b29b      	uxth	r3, r3
 80068ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80068b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80068b6:	b29a      	uxth	r2, r3
 80068b8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80068bc:	801a      	strh	r2, [r3, #0]
 80068be:	e083      	b.n	80069c8 <USB_EPStartXfer+0x1644>
 80068c0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068c4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	691b      	ldr	r3, [r3, #16]
 80068cc:	2b3e      	cmp	r3, #62	; 0x3e
 80068ce:	d820      	bhi.n	8006912 <USB_EPStartXfer+0x158e>
 80068d0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068d4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	691b      	ldr	r3, [r3, #16]
 80068dc:	085b      	lsrs	r3, r3, #1
 80068de:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 80068e2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80068e6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80068ea:	681b      	ldr	r3, [r3, #0]
 80068ec:	691b      	ldr	r3, [r3, #16]
 80068ee:	f003 0301 	and.w	r3, r3, #1
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d004      	beq.n	8006900 <USB_EPStartXfer+0x157c>
 80068f6:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 80068fa:	3301      	adds	r3, #1
 80068fc:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006900:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006904:	b29b      	uxth	r3, r3
 8006906:	029b      	lsls	r3, r3, #10
 8006908:	b29a      	uxth	r2, r3
 800690a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800690e:	801a      	strh	r2, [r3, #0]
 8006910:	e05a      	b.n	80069c8 <USB_EPStartXfer+0x1644>
 8006912:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006916:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	691b      	ldr	r3, [r3, #16]
 800691e:	095b      	lsrs	r3, r3, #5
 8006920:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006924:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006928:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	691b      	ldr	r3, [r3, #16]
 8006930:	f003 031f 	and.w	r3, r3, #31
 8006934:	2b00      	cmp	r3, #0
 8006936:	d104      	bne.n	8006942 <USB_EPStartXfer+0x15be>
 8006938:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 800693c:	3b01      	subs	r3, #1
 800693e:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8006942:	f8d7 3104 	ldr.w	r3, [r7, #260]	; 0x104
 8006946:	b29b      	uxth	r3, r3
 8006948:	029b      	lsls	r3, r3, #10
 800694a:	b29b      	uxth	r3, r3
 800694c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006950:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006954:	b29a      	uxth	r2, r3
 8006956:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 800695a:	801a      	strh	r2, [r3, #0]
 800695c:	e034      	b.n	80069c8 <USB_EPStartXfer+0x1644>
 800695e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006962:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	785b      	ldrb	r3, [r3, #1]
 800696a:	2b01      	cmp	r3, #1
 800696c:	d12c      	bne.n	80069c8 <USB_EPStartXfer+0x1644>
 800696e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006972:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800697c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006980:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800698a:	b29b      	uxth	r3, r3
 800698c:	461a      	mov	r2, r3
 800698e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006992:	4413      	add	r3, r2
 8006994:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006998:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800699c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	011a      	lsls	r2, r3, #4
 80069a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80069aa:	4413      	add	r3, r2
 80069ac:	f203 4304 	addw	r3, r3, #1028	; 0x404
 80069b0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80069b4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069b8:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069bc:	681b      	ldr	r3, [r3, #0]
 80069be:	691b      	ldr	r3, [r3, #16]
 80069c0:	b29a      	uxth	r2, r3
 80069c2:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 80069c6:	801a      	strh	r2, [r3, #0]
 80069c8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069cc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80069d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	785b      	ldrb	r3, [r3, #1]
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f040 8091 	bne.w	8006b0a <USB_EPStartXfer+0x1786>
 80069e8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069ec:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80069f6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80069fa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 80069fe:	681b      	ldr	r3, [r3, #0]
 8006a00:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006a04:	b29b      	uxth	r3, r3
 8006a06:	461a      	mov	r2, r3
 8006a08:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006a0c:	4413      	add	r3, r2
 8006a0e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006a12:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a16:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	781b      	ldrb	r3, [r3, #0]
 8006a1e:	011a      	lsls	r2, r3, #4
 8006a20:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8006a24:	4413      	add	r3, r2
 8006a26:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006a2a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006a2e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a32:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	691b      	ldr	r3, [r3, #16]
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d116      	bne.n	8006a6c <USB_EPStartXfer+0x16e8>
 8006a3e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a42:	881b      	ldrh	r3, [r3, #0]
 8006a44:	b29b      	uxth	r3, r3
 8006a46:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006a4a:	b29a      	uxth	r2, r3
 8006a4c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a50:	801a      	strh	r2, [r3, #0]
 8006a52:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a56:	881b      	ldrh	r3, [r3, #0]
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006a5e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006a62:	b29a      	uxth	r2, r3
 8006a64:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006a68:	801a      	strh	r2, [r3, #0]
 8006a6a:	e07c      	b.n	8006b66 <USB_EPStartXfer+0x17e2>
 8006a6c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a70:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	691b      	ldr	r3, [r3, #16]
 8006a78:	2b3e      	cmp	r3, #62	; 0x3e
 8006a7a:	d820      	bhi.n	8006abe <USB_EPStartXfer+0x173a>
 8006a7c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a80:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	691b      	ldr	r3, [r3, #16]
 8006a88:	085b      	lsrs	r3, r3, #1
 8006a8a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006a8e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006a92:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	691b      	ldr	r3, [r3, #16]
 8006a9a:	f003 0301 	and.w	r3, r3, #1
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d004      	beq.n	8006aac <USB_EPStartXfer+0x1728>
 8006aa2:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006aa6:	3301      	adds	r3, #1
 8006aa8:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006aac:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006ab0:	b29b      	uxth	r3, r3
 8006ab2:	029b      	lsls	r3, r3, #10
 8006ab4:	b29a      	uxth	r2, r3
 8006ab6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006aba:	801a      	strh	r2, [r3, #0]
 8006abc:	e053      	b.n	8006b66 <USB_EPStartXfer+0x17e2>
 8006abe:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ac2:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	691b      	ldr	r3, [r3, #16]
 8006aca:	095b      	lsrs	r3, r3, #5
 8006acc:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006ad0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ad4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	691b      	ldr	r3, [r3, #16]
 8006adc:	f003 031f 	and.w	r3, r3, #31
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d104      	bne.n	8006aee <USB_EPStartXfer+0x176a>
 8006ae4:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006ae8:	3b01      	subs	r3, #1
 8006aea:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8006aee:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	029b      	lsls	r3, r3, #10
 8006af6:	b29b      	uxth	r3, r3
 8006af8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006afc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006b00:	b29a      	uxth	r2, r3
 8006b02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8006b06:	801a      	strh	r2, [r3, #0]
 8006b08:	e02d      	b.n	8006b66 <USB_EPStartXfer+0x17e2>
 8006b0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b0e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	785b      	ldrb	r3, [r3, #1]
 8006b16:	2b01      	cmp	r3, #1
 8006b18:	d125      	bne.n	8006b66 <USB_EPStartXfer+0x17e2>
 8006b1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b1e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006b28:	b29b      	uxth	r3, r3
 8006b2a:	461a      	mov	r2, r3
 8006b2c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006b30:	4413      	add	r3, r2
 8006b32:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006b36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b3a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	781b      	ldrb	r3, [r3, #0]
 8006b42:	011a      	lsls	r2, r3, #4
 8006b44:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8006b48:	4413      	add	r3, r2
 8006b4a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006b4e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006b52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b5a:	681b      	ldr	r3, [r3, #0]
 8006b5c:	691b      	ldr	r3, [r3, #16]
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8006b64:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8006b66:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b6a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	69db      	ldr	r3, [r3, #28]
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	f000 81fe 	beq.w	8006f74 <USB_EPStartXfer+0x1bf0>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8006b78:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b7c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006b80:	681a      	ldr	r2, [r3, #0]
 8006b82:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006b86:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	781b      	ldrb	r3, [r3, #0]
 8006b8e:	009b      	lsls	r3, r3, #2
 8006b90:	4413      	add	r3, r2
 8006b92:	881b      	ldrh	r3, [r3, #0]
 8006b94:	f8a7 30b6 	strh.w	r3, [r7, #182]	; 0xb6

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006b98:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006b9c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d005      	beq.n	8006bb0 <USB_EPStartXfer+0x182c>
 8006ba4:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006ba8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d10d      	bne.n	8006bcc <USB_EPStartXfer+0x1848>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006bb0:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006bb4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8006bb8:	2b00      	cmp	r3, #0
 8006bba:	f040 81db 	bne.w	8006f74 <USB_EPStartXfer+0x1bf0>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8006bbe:	f8b7 30b6 	ldrh.w	r3, [r7, #182]	; 0xb6
 8006bc2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	f040 81d4 	bne.w	8006f74 <USB_EPStartXfer+0x1bf0>
          {
            PCD_FreeUserBuffer(USBx, ep->num, 0U);
 8006bcc:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bd0:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006bd4:	681a      	ldr	r2, [r3, #0]
 8006bd6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bda:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006bde:	681b      	ldr	r3, [r3, #0]
 8006be0:	781b      	ldrb	r3, [r3, #0]
 8006be2:	009b      	lsls	r3, r3, #2
 8006be4:	4413      	add	r3, r2
 8006be6:	881b      	ldrh	r3, [r3, #0]
 8006be8:	b29b      	uxth	r3, r3
 8006bea:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006bee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006bf2:	f8a7 30b4 	strh.w	r3, [r7, #180]	; 0xb4
 8006bf6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006bfa:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006bfe:	681a      	ldr	r2, [r3, #0]
 8006c00:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c04:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	781b      	ldrb	r3, [r3, #0]
 8006c0c:	009b      	lsls	r3, r3, #2
 8006c0e:	441a      	add	r2, r3
 8006c10:	f8b7 30b4 	ldrh.w	r3, [r7, #180]	; 0xb4
 8006c14:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006c18:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006c1c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c20:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8006c24:	b29b      	uxth	r3, r3
 8006c26:	8013      	strh	r3, [r2, #0]
 8006c28:	e1a4      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8006c2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c2e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	78db      	ldrb	r3, [r3, #3]
 8006c36:	2b01      	cmp	r3, #1
 8006c38:	f040 819a 	bne.w	8006f70 <USB_EPStartXfer+0x1bec>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 8006c3c:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c40:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	699a      	ldr	r2, [r3, #24]
 8006c48:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c4c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c50:	681b      	ldr	r3, [r3, #0]
 8006c52:	691b      	ldr	r3, [r3, #16]
 8006c54:	429a      	cmp	r2, r3
 8006c56:	d917      	bls.n	8006c88 <USB_EPStartXfer+0x1904>
        {
          len = ep->maxpacket;
 8006c58:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c5c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c60:	681b      	ldr	r3, [r3, #0]
 8006c62:	691b      	ldr	r3, [r3, #16]
 8006c64:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len -= len;
 8006c68:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c6c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	699a      	ldr	r2, [r3, #24]
 8006c74:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006c78:	1ad2      	subs	r2, r2, r3
 8006c7a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c7e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	619a      	str	r2, [r3, #24]
 8006c86:	e00e      	b.n	8006ca6 <USB_EPStartXfer+0x1922>
        }
        else
        {
          len = ep->xfer_len;
 8006c88:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c8c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	699b      	ldr	r3, [r3, #24]
 8006c94:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
          ep->xfer_len = 0U;
 8006c98:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006c9c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	2200      	movs	r2, #0
 8006ca4:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8006ca6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006caa:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	785b      	ldrb	r3, [r3, #1]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d178      	bne.n	8006da8 <USB_EPStartXfer+0x1a24>
 8006cb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006cbe:	681b      	ldr	r3, [r3, #0]
 8006cc0:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006cc4:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006cc8:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006ccc:	681b      	ldr	r3, [r3, #0]
 8006cce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006cd2:	b29b      	uxth	r3, r3
 8006cd4:	461a      	mov	r2, r3
 8006cd6:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006cda:	4413      	add	r3, r2
 8006cdc:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8006ce0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006ce4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	781b      	ldrb	r3, [r3, #0]
 8006cec:	011a      	lsls	r2, r3, #4
 8006cee:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8006cf2:	4413      	add	r3, r2
 8006cf4:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006cf8:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8006cfc:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d00:	2b00      	cmp	r3, #0
 8006d02:	d116      	bne.n	8006d32 <USB_EPStartXfer+0x19ae>
 8006d04:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d08:	881b      	ldrh	r3, [r3, #0]
 8006d0a:	b29b      	uxth	r3, r3
 8006d0c:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d10:	b29a      	uxth	r2, r3
 8006d12:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d16:	801a      	strh	r2, [r3, #0]
 8006d18:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d1c:	881b      	ldrh	r3, [r3, #0]
 8006d1e:	b29b      	uxth	r3, r3
 8006d20:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d24:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d28:	b29a      	uxth	r2, r3
 8006d2a:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d2e:	801a      	strh	r2, [r3, #0]
 8006d30:	e06b      	b.n	8006e0a <USB_EPStartXfer+0x1a86>
 8006d32:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d36:	2b3e      	cmp	r3, #62	; 0x3e
 8006d38:	d818      	bhi.n	8006d6c <USB_EPStartXfer+0x19e8>
 8006d3a:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d3e:	085b      	lsrs	r3, r3, #1
 8006d40:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006d44:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d48:	f003 0301 	and.w	r3, r3, #1
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d004      	beq.n	8006d5a <USB_EPStartXfer+0x19d6>
 8006d50:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d54:	3301      	adds	r3, #1
 8006d56:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d5e:	b29b      	uxth	r3, r3
 8006d60:	029b      	lsls	r3, r3, #10
 8006d62:	b29a      	uxth	r2, r3
 8006d64:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006d68:	801a      	strh	r2, [r3, #0]
 8006d6a:	e04e      	b.n	8006e0a <USB_EPStartXfer+0x1a86>
 8006d6c:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d70:	095b      	lsrs	r3, r3, #5
 8006d72:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006d76:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006d7a:	f003 031f 	and.w	r3, r3, #31
 8006d7e:	2b00      	cmp	r3, #0
 8006d80:	d104      	bne.n	8006d8c <USB_EPStartXfer+0x1a08>
 8006d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d86:	3b01      	subs	r3, #1
 8006d88:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8006d8c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006d90:	b29b      	uxth	r3, r3
 8006d92:	029b      	lsls	r3, r3, #10
 8006d94:	b29b      	uxth	r3, r3
 8006d96:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006d9a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006d9e:	b29a      	uxth	r2, r3
 8006da0:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 8006da4:	801a      	strh	r2, [r3, #0]
 8006da6:	e030      	b.n	8006e0a <USB_EPStartXfer+0x1a86>
 8006da8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	785b      	ldrb	r3, [r3, #1]
 8006db4:	2b01      	cmp	r3, #1
 8006db6:	d128      	bne.n	8006e0a <USB_EPStartXfer+0x1a86>
 8006db8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dbc:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006dc6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006dca:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006dd4:	b29b      	uxth	r3, r3
 8006dd6:	461a      	mov	r2, r3
 8006dd8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006ddc:	4413      	add	r3, r2
 8006dde:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8006de2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006de6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	781b      	ldrb	r3, [r3, #0]
 8006dee:	011a      	lsls	r2, r3, #4
 8006df0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006df4:	4413      	add	r3, r2
 8006df6:	f203 4304 	addw	r3, r3, #1028	; 0x404
 8006dfa:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8006dfe:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e02:	b29a      	uxth	r2, r3
 8006e04:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8006e08:	801a      	strh	r2, [r3, #0]
 8006e0a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e0e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006e18:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e1c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e20:	681b      	ldr	r3, [r3, #0]
 8006e22:	785b      	ldrb	r3, [r3, #1]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	d178      	bne.n	8006f1a <USB_EPStartXfer+0x1b96>
 8006e28:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e2c:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006e36:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e3a:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006e3e:	681b      	ldr	r3, [r3, #0]
 8006e40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006e44:	b29b      	uxth	r3, r3
 8006e46:	461a      	mov	r2, r3
 8006e48:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e4c:	4413      	add	r3, r2
 8006e4e:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8006e52:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006e56:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006e5a:	681b      	ldr	r3, [r3, #0]
 8006e5c:	781b      	ldrb	r3, [r3, #0]
 8006e5e:	011a      	lsls	r2, r3, #4
 8006e60:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006e64:	4413      	add	r3, r2
 8006e66:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006e6a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8006e6e:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006e72:	2b00      	cmp	r3, #0
 8006e74:	d116      	bne.n	8006ea4 <USB_EPStartXfer+0x1b20>
 8006e76:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e7a:	881b      	ldrh	r3, [r3, #0]
 8006e7c:	b29b      	uxth	r3, r3
 8006e7e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006e82:	b29a      	uxth	r2, r3
 8006e84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e88:	801a      	strh	r2, [r3, #0]
 8006e8a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006e8e:	881b      	ldrh	r3, [r3, #0]
 8006e90:	b29b      	uxth	r3, r3
 8006e92:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006e96:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006e9a:	b29a      	uxth	r2, r3
 8006e9c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006ea0:	801a      	strh	r2, [r3, #0]
 8006ea2:	e067      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
 8006ea4:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ea8:	2b3e      	cmp	r3, #62	; 0x3e
 8006eaa:	d818      	bhi.n	8006ede <USB_EPStartXfer+0x1b5a>
 8006eac:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eb0:	085b      	lsrs	r3, r3, #1
 8006eb2:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006eb6:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eba:	f003 0301 	and.w	r3, r3, #1
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d004      	beq.n	8006ecc <USB_EPStartXfer+0x1b48>
 8006ec2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ec6:	3301      	adds	r3, #1
 8006ec8:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006ecc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ed0:	b29b      	uxth	r3, r3
 8006ed2:	029b      	lsls	r3, r3, #10
 8006ed4:	b29a      	uxth	r2, r3
 8006ed6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006eda:	801a      	strh	r2, [r3, #0]
 8006edc:	e04a      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
 8006ede:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006ee2:	095b      	lsrs	r3, r3, #5
 8006ee4:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006ee8:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006eec:	f003 031f 	and.w	r3, r3, #31
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d104      	bne.n	8006efe <USB_EPStartXfer+0x1b7a>
 8006ef4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006ef8:	3b01      	subs	r3, #1
 8006efa:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8006efe:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	029b      	lsls	r3, r3, #10
 8006f06:	b29b      	uxth	r3, r3
 8006f08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006f0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006f10:	b29a      	uxth	r2, r3
 8006f12:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006f16:	801a      	strh	r2, [r3, #0]
 8006f18:	e02c      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
 8006f1a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f1e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f22:	681b      	ldr	r3, [r3, #0]
 8006f24:	785b      	ldrb	r3, [r3, #1]
 8006f26:	2b01      	cmp	r3, #1
 8006f28:	d124      	bne.n	8006f74 <USB_EPStartXfer+0x1bf0>
 8006f2a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f2e:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006f38:	b29b      	uxth	r3, r3
 8006f3a:	461a      	mov	r2, r3
 8006f3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f40:	4413      	add	r3, r2
 8006f42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006f46:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f4a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f4e:	681b      	ldr	r3, [r3, #0]
 8006f50:	781b      	ldrb	r3, [r3, #0]
 8006f52:	011a      	lsls	r2, r3, #4
 8006f54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006f58:	4413      	add	r3, r2
 8006f5a:	f203 430c 	addw	r3, r3, #1036	; 0x40c
 8006f5e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006f62:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 8006f66:	b29a      	uxth	r2, r3
 8006f68:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006f6c:	801a      	strh	r2, [r3, #0]
 8006f6e:	e001      	b.n	8006f74 <USB_EPStartXfer+0x1bf0>
      }
      else
      {
        return HAL_ERROR;
 8006f70:	2301      	movs	r3, #1
 8006f72:	e03a      	b.n	8006fea <USB_EPStartXfer+0x1c66>
      }
    }

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006f74:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f78:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006f7c:	681a      	ldr	r2, [r3, #0]
 8006f7e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006f82:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	781b      	ldrb	r3, [r3, #0]
 8006f8a:	009b      	lsls	r3, r3, #2
 8006f8c:	4413      	add	r3, r2
 8006f8e:	881b      	ldrh	r3, [r3, #0]
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f96:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006f9a:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006f9e:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006fa2:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8006fa6:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006faa:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006fae:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 8006fb2:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa
 8006fb6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fba:	f5a3 7396 	sub.w	r3, r3, #300	; 0x12c
 8006fbe:	681a      	ldr	r2, [r3, #0]
 8006fc0:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8006fc4:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	781b      	ldrb	r3, [r3, #0]
 8006fcc:	009b      	lsls	r3, r3, #2
 8006fce:	441a      	add	r2, r3
 8006fd0:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	; 0xaa
 8006fd4:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8006fd8:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 8006fdc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006fe0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006fe4:	b29b      	uxth	r3, r3
 8006fe6:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8006fe8:	2300      	movs	r3, #0
}
 8006fea:	4618      	mov	r0, r3
 8006fec:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
 8006ffc:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	785b      	ldrb	r3, [r3, #1]
 8007002:	2b00      	cmp	r3, #0
 8007004:	d020      	beq.n	8007048 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 8007006:	687a      	ldr	r2, [r7, #4]
 8007008:	683b      	ldr	r3, [r7, #0]
 800700a:	781b      	ldrb	r3, [r3, #0]
 800700c:	009b      	lsls	r3, r3, #2
 800700e:	4413      	add	r3, r2
 8007010:	881b      	ldrh	r3, [r3, #0]
 8007012:	b29b      	uxth	r3, r3
 8007014:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007018:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800701c:	81bb      	strh	r3, [r7, #12]
 800701e:	89bb      	ldrh	r3, [r7, #12]
 8007020:	f083 0310 	eor.w	r3, r3, #16
 8007024:	81bb      	strh	r3, [r7, #12]
 8007026:	687a      	ldr	r2, [r7, #4]
 8007028:	683b      	ldr	r3, [r7, #0]
 800702a:	781b      	ldrb	r3, [r3, #0]
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	441a      	add	r2, r3
 8007030:	89bb      	ldrh	r3, [r7, #12]
 8007032:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007036:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800703a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800703e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007042:	b29b      	uxth	r3, r3
 8007044:	8013      	strh	r3, [r2, #0]
 8007046:	e01f      	b.n	8007088 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8007048:	687a      	ldr	r2, [r7, #4]
 800704a:	683b      	ldr	r3, [r7, #0]
 800704c:	781b      	ldrb	r3, [r3, #0]
 800704e:	009b      	lsls	r3, r3, #2
 8007050:	4413      	add	r3, r2
 8007052:	881b      	ldrh	r3, [r3, #0]
 8007054:	b29b      	uxth	r3, r3
 8007056:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800705a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800705e:	81fb      	strh	r3, [r7, #14]
 8007060:	89fb      	ldrh	r3, [r7, #14]
 8007062:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8007066:	81fb      	strh	r3, [r7, #14]
 8007068:	687a      	ldr	r2, [r7, #4]
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	781b      	ldrb	r3, [r3, #0]
 800706e:	009b      	lsls	r3, r3, #2
 8007070:	441a      	add	r2, r3
 8007072:	89fb      	ldrh	r3, [r7, #14]
 8007074:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007078:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800707c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007080:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007084:	b29b      	uxth	r3, r3
 8007086:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8007088:	2300      	movs	r3, #0
}
 800708a:	4618      	mov	r0, r3
 800708c:	3714      	adds	r7, #20
 800708e:	46bd      	mov	sp, r7
 8007090:	bc80      	pop	{r7}
 8007092:	4770      	bx	lr

08007094 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8007094:	b480      	push	{r7}
 8007096:	b087      	sub	sp, #28
 8007098:	af00      	add	r7, sp, #0
 800709a:	6078      	str	r0, [r7, #4]
 800709c:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	7b1b      	ldrb	r3, [r3, #12]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	f040 809d 	bne.w	80071e2 <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	785b      	ldrb	r3, [r3, #1]
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d04c      	beq.n	800714a <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	683b      	ldr	r3, [r7, #0]
 80070b4:	781b      	ldrb	r3, [r3, #0]
 80070b6:	009b      	lsls	r3, r3, #2
 80070b8:	4413      	add	r3, r2
 80070ba:	881b      	ldrh	r3, [r3, #0]
 80070bc:	823b      	strh	r3, [r7, #16]
 80070be:	8a3b      	ldrh	r3, [r7, #16]
 80070c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d01b      	beq.n	8007100 <USB_EPClearStall+0x6c>
 80070c8:	687a      	ldr	r2, [r7, #4]
 80070ca:	683b      	ldr	r3, [r7, #0]
 80070cc:	781b      	ldrb	r3, [r3, #0]
 80070ce:	009b      	lsls	r3, r3, #2
 80070d0:	4413      	add	r3, r2
 80070d2:	881b      	ldrh	r3, [r3, #0]
 80070d4:	b29b      	uxth	r3, r3
 80070d6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80070da:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80070de:	81fb      	strh	r3, [r7, #14]
 80070e0:	687a      	ldr	r2, [r7, #4]
 80070e2:	683b      	ldr	r3, [r7, #0]
 80070e4:	781b      	ldrb	r3, [r3, #0]
 80070e6:	009b      	lsls	r3, r3, #2
 80070e8:	441a      	add	r2, r3
 80070ea:	89fb      	ldrh	r3, [r7, #14]
 80070ec:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80070f0:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80070f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80070f8:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80070fc:	b29b      	uxth	r3, r3
 80070fe:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	78db      	ldrb	r3, [r3, #3]
 8007104:	2b01      	cmp	r3, #1
 8007106:	d06c      	beq.n	80071e2 <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8007108:	687a      	ldr	r2, [r7, #4]
 800710a:	683b      	ldr	r3, [r7, #0]
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	009b      	lsls	r3, r3, #2
 8007110:	4413      	add	r3, r2
 8007112:	881b      	ldrh	r3, [r3, #0]
 8007114:	b29b      	uxth	r3, r3
 8007116:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800711a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800711e:	81bb      	strh	r3, [r7, #12]
 8007120:	89bb      	ldrh	r3, [r7, #12]
 8007122:	f083 0320 	eor.w	r3, r3, #32
 8007126:	81bb      	strh	r3, [r7, #12]
 8007128:	687a      	ldr	r2, [r7, #4]
 800712a:	683b      	ldr	r3, [r7, #0]
 800712c:	781b      	ldrb	r3, [r3, #0]
 800712e:	009b      	lsls	r3, r3, #2
 8007130:	441a      	add	r2, r3
 8007132:	89bb      	ldrh	r3, [r7, #12]
 8007134:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8007138:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800713c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8007140:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007144:	b29b      	uxth	r3, r3
 8007146:	8013      	strh	r3, [r2, #0]
 8007148:	e04b      	b.n	80071e2 <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800714a:	687a      	ldr	r2, [r7, #4]
 800714c:	683b      	ldr	r3, [r7, #0]
 800714e:	781b      	ldrb	r3, [r3, #0]
 8007150:	009b      	lsls	r3, r3, #2
 8007152:	4413      	add	r3, r2
 8007154:	881b      	ldrh	r3, [r3, #0]
 8007156:	82fb      	strh	r3, [r7, #22]
 8007158:	8afb      	ldrh	r3, [r7, #22]
 800715a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800715e:	2b00      	cmp	r3, #0
 8007160:	d01b      	beq.n	800719a <USB_EPClearStall+0x106>
 8007162:	687a      	ldr	r2, [r7, #4]
 8007164:	683b      	ldr	r3, [r7, #0]
 8007166:	781b      	ldrb	r3, [r3, #0]
 8007168:	009b      	lsls	r3, r3, #2
 800716a:	4413      	add	r3, r2
 800716c:	881b      	ldrh	r3, [r3, #0]
 800716e:	b29b      	uxth	r3, r3
 8007170:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007174:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007178:	82bb      	strh	r3, [r7, #20]
 800717a:	687a      	ldr	r2, [r7, #4]
 800717c:	683b      	ldr	r3, [r7, #0]
 800717e:	781b      	ldrb	r3, [r3, #0]
 8007180:	009b      	lsls	r3, r3, #2
 8007182:	441a      	add	r2, r3
 8007184:	8abb      	ldrh	r3, [r7, #20]
 8007186:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 800718a:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 800718e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8007192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007196:	b29b      	uxth	r3, r3
 8007198:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800719a:	687a      	ldr	r2, [r7, #4]
 800719c:	683b      	ldr	r3, [r7, #0]
 800719e:	781b      	ldrb	r3, [r3, #0]
 80071a0:	009b      	lsls	r3, r3, #2
 80071a2:	4413      	add	r3, r2
 80071a4:	881b      	ldrh	r3, [r3, #0]
 80071a6:	b29b      	uxth	r3, r3
 80071a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80071ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80071b0:	827b      	strh	r3, [r7, #18]
 80071b2:	8a7b      	ldrh	r3, [r7, #18]
 80071b4:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 80071b8:	827b      	strh	r3, [r7, #18]
 80071ba:	8a7b      	ldrh	r3, [r7, #18]
 80071bc:	f483 5300 	eor.w	r3, r3, #8192	; 0x2000
 80071c0:	827b      	strh	r3, [r7, #18]
 80071c2:	687a      	ldr	r2, [r7, #4]
 80071c4:	683b      	ldr	r3, [r7, #0]
 80071c6:	781b      	ldrb	r3, [r3, #0]
 80071c8:	009b      	lsls	r3, r3, #2
 80071ca:	441a      	add	r2, r3
 80071cc:	8a7b      	ldrh	r3, [r7, #18]
 80071ce:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 80071d2:	f443 037f 	orr.w	r3, r3, #16711680	; 0xff0000
 80071d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80071da:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80071de:	b29b      	uxth	r3, r3
 80071e0:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	371c      	adds	r7, #28
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bc80      	pop	{r7}
 80071ec:	4770      	bx	lr

080071ee <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 80071ee:	b480      	push	{r7}
 80071f0:	b083      	sub	sp, #12
 80071f2:	af00      	add	r7, sp, #0
 80071f4:	6078      	str	r0, [r7, #4]
 80071f6:	460b      	mov	r3, r1
 80071f8:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 80071fa:	78fb      	ldrb	r3, [r7, #3]
 80071fc:	2b00      	cmp	r3, #0
 80071fe:	d103      	bne.n	8007208 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	2280      	movs	r2, #128	; 0x80
 8007204:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }

  return HAL_OK;
 8007208:	2300      	movs	r3, #0
}
 800720a:	4618      	mov	r0, r3
 800720c:	370c      	adds	r7, #12
 800720e:	46bd      	mov	sp, r7
 8007210:	bc80      	pop	{r7}
 8007212:	4770      	bx	lr

08007214 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 8007214:	b480      	push	{r7}
 8007216:	b083      	sub	sp, #12
 8007218:	af00      	add	r7, sp, #0
 800721a:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800721c:	2300      	movs	r3, #0
}
 800721e:	4618      	mov	r0, r3
 8007220:	370c      	adds	r7, #12
 8007222:	46bd      	mov	sp, r7
 8007224:	bc80      	pop	{r7}
 8007226:	4770      	bx	lr

08007228 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_TypeDef *USBx)
{
 8007228:	b480      	push	{r7}
 800722a:	b083      	sub	sp, #12
 800722c:	af00      	add	r7, sp, #0
 800722e:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 8007230:	2300      	movs	r3, #0
}
 8007232:	4618      	mov	r0, r3
 8007234:	370c      	adds	r7, #12
 8007236:	46bd      	mov	sp, r7
 8007238:	bc80      	pop	{r7}
 800723a:	4770      	bx	lr

0800723c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
 800723c:	b480      	push	{r7}
 800723e:	b085      	sub	sp, #20
 8007240:	af00      	add	r7, sp, #0
 8007242:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800724a:	b29b      	uxth	r3, r3
 800724c:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 800724e:	68fb      	ldr	r3, [r7, #12]
}
 8007250:	4618      	mov	r0, r3
 8007252:	3714      	adds	r7, #20
 8007254:	46bd      	mov	sp, r7
 8007256:	bc80      	pop	{r7}
 8007258:	4770      	bx	lr

0800725a <USB_EP0_OutStart>:
  * @param  USBx Selected device
  * @param  psetup pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 800725a:	b480      	push	{r7}
 800725c:	b083      	sub	sp, #12
 800725e:	af00      	add	r7, sp, #0
 8007260:	6078      	str	r0, [r7, #4]
 8007262:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8007264:	2300      	movs	r3, #0
}
 8007266:	4618      	mov	r0, r3
 8007268:	370c      	adds	r7, #12
 800726a:	46bd      	mov	sp, r7
 800726c:	bc80      	pop	{r7}
 800726e:	4770      	bx	lr

08007270 <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8007270:	b480      	push	{r7}
 8007272:	b08d      	sub	sp, #52	; 0x34
 8007274:	af00      	add	r7, sp, #0
 8007276:	60f8      	str	r0, [r7, #12]
 8007278:	60b9      	str	r1, [r7, #8]
 800727a:	4611      	mov	r1, r2
 800727c:	461a      	mov	r2, r3
 800727e:	460b      	mov	r3, r1
 8007280:	80fb      	strh	r3, [r7, #6]
 8007282:	4613      	mov	r3, r2
 8007284:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8007286:	88bb      	ldrh	r3, [r7, #4]
 8007288:	3301      	adds	r3, #1
 800728a:	085b      	lsrs	r3, r3, #1
 800728c:	623b      	str	r3, [r7, #32]
  uint32_t BaseAddr = (uint32_t)USBx;
 800728e:	68fb      	ldr	r3, [r7, #12]
 8007290:	61fb      	str	r3, [r7, #28]
  uint32_t i, temp1, temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8007292:	68bb      	ldr	r3, [r7, #8]
 8007294:	627b      	str	r3, [r7, #36]	; 0x24

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007296:	88fb      	ldrh	r3, [r7, #6]
 8007298:	005a      	lsls	r2, r3, #1
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	4413      	add	r3, r2
 800729e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80072a2:	62bb      	str	r3, [r7, #40]	; 0x28

  for (i = n; i != 0U; i--)
 80072a4:	6a3b      	ldr	r3, [r7, #32]
 80072a6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072a8:	e01e      	b.n	80072e8 <USB_WritePMA+0x78>
  {
    temp1 = *pBuf;
 80072aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072ac:	781b      	ldrb	r3, [r3, #0]
 80072ae:	61bb      	str	r3, [r7, #24]
    pBuf++;
 80072b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b2:	3301      	adds	r3, #1
 80072b4:	627b      	str	r3, [r7, #36]	; 0x24
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 80072b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072b8:	781b      	ldrb	r3, [r3, #0]
 80072ba:	b29b      	uxth	r3, r3
 80072bc:	021b      	lsls	r3, r3, #8
 80072be:	b29b      	uxth	r3, r3
 80072c0:	461a      	mov	r2, r3
 80072c2:	69bb      	ldr	r3, [r7, #24]
 80072c4:	4313      	orrs	r3, r2
 80072c6:	617b      	str	r3, [r7, #20]
    *pdwVal = (uint16_t)temp2;
 80072c8:	697b      	ldr	r3, [r7, #20]
 80072ca:	b29a      	uxth	r2, r3
 80072cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072ce:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 80072d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d2:	3302      	adds	r3, #2
 80072d4:	62bb      	str	r3, [r7, #40]	; 0x28

#if PMA_ACCESS > 1U
    pdwVal++;
 80072d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072d8:	3302      	adds	r3, #2
 80072da:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

    pBuf++;
 80072dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80072de:	3301      	adds	r3, #1
 80072e0:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = n; i != 0U; i--)
 80072e2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072e4:	3b01      	subs	r3, #1
 80072e6:	62fb      	str	r3, [r7, #44]	; 0x2c
 80072e8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072ea:	2b00      	cmp	r3, #0
 80072ec:	d1dd      	bne.n	80072aa <USB_WritePMA+0x3a>
  }
}
 80072ee:	bf00      	nop
 80072f0:	bf00      	nop
 80072f2:	3734      	adds	r7, #52	; 0x34
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bc80      	pop	{r7}
 80072f8:	4770      	bx	lr

080072fa <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80072fa:	b480      	push	{r7}
 80072fc:	b08b      	sub	sp, #44	; 0x2c
 80072fe:	af00      	add	r7, sp, #0
 8007300:	60f8      	str	r0, [r7, #12]
 8007302:	60b9      	str	r1, [r7, #8]
 8007304:	4611      	mov	r1, r2
 8007306:	461a      	mov	r2, r3
 8007308:	460b      	mov	r3, r1
 800730a:	80fb      	strh	r3, [r7, #6]
 800730c:	4613      	mov	r3, r2
 800730e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8007310:	88bb      	ldrh	r3, [r7, #4]
 8007312:	085b      	lsrs	r3, r3, #1
 8007314:	b29b      	uxth	r3, r3
 8007316:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8007318:	68fb      	ldr	r3, [r7, #12]
 800731a:	617b      	str	r3, [r7, #20]
  uint32_t i, temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 800731c:	68bb      	ldr	r3, [r7, #8]
 800731e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8007320:	88fb      	ldrh	r3, [r7, #6]
 8007322:	005a      	lsls	r2, r3, #1
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800732c:	623b      	str	r3, [r7, #32]

  for (i = n; i != 0U; i--)
 800732e:	69bb      	ldr	r3, [r7, #24]
 8007330:	627b      	str	r3, [r7, #36]	; 0x24
 8007332:	e01b      	b.n	800736c <USB_ReadPMA+0x72>
  {
    temp = *(__IO uint16_t *)pdwVal;
 8007334:	6a3b      	ldr	r3, [r7, #32]
 8007336:	881b      	ldrh	r3, [r3, #0]
 8007338:	b29b      	uxth	r3, r3
 800733a:	613b      	str	r3, [r7, #16]
    pdwVal++;
 800733c:	6a3b      	ldr	r3, [r7, #32]
 800733e:	3302      	adds	r3, #2
 8007340:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007342:	693b      	ldr	r3, [r7, #16]
 8007344:	b2da      	uxtb	r2, r3
 8007346:	69fb      	ldr	r3, [r7, #28]
 8007348:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800734a:	69fb      	ldr	r3, [r7, #28]
 800734c:	3301      	adds	r3, #1
 800734e:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	0a1b      	lsrs	r3, r3, #8
 8007354:	b2da      	uxtb	r2, r3
 8007356:	69fb      	ldr	r3, [r7, #28]
 8007358:	701a      	strb	r2, [r3, #0]
    pBuf++;
 800735a:	69fb      	ldr	r3, [r7, #28]
 800735c:	3301      	adds	r3, #1
 800735e:	61fb      	str	r3, [r7, #28]

#if PMA_ACCESS > 1U
    pdwVal++;
 8007360:	6a3b      	ldr	r3, [r7, #32]
 8007362:	3302      	adds	r3, #2
 8007364:	623b      	str	r3, [r7, #32]
  for (i = n; i != 0U; i--)
 8007366:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007368:	3b01      	subs	r3, #1
 800736a:	627b      	str	r3, [r7, #36]	; 0x24
 800736c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800736e:	2b00      	cmp	r3, #0
 8007370:	d1e0      	bne.n	8007334 <USB_ReadPMA+0x3a>
#endif
  }

  if ((wNBytes % 2U) != 0U)
 8007372:	88bb      	ldrh	r3, [r7, #4]
 8007374:	f003 0301 	and.w	r3, r3, #1
 8007378:	b29b      	uxth	r3, r3
 800737a:	2b00      	cmp	r3, #0
 800737c:	d007      	beq.n	800738e <USB_ReadPMA+0x94>
  {
    temp = *pdwVal;
 800737e:	6a3b      	ldr	r3, [r7, #32]
 8007380:	881b      	ldrh	r3, [r3, #0]
 8007382:	b29b      	uxth	r3, r3
 8007384:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8007386:	693b      	ldr	r3, [r7, #16]
 8007388:	b2da      	uxtb	r2, r3
 800738a:	69fb      	ldr	r3, [r7, #28]
 800738c:	701a      	strb	r2, [r3, #0]
  }
}
 800738e:	bf00      	nop
 8007390:	372c      	adds	r7, #44	; 0x2c
 8007392:	46bd      	mov	sp, r7
 8007394:	bc80      	pop	{r7}
 8007396:	4770      	bx	lr

08007398 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8007398:	b580      	push	{r7, lr}
 800739a:	b084      	sub	sp, #16
 800739c:	af00      	add	r7, sp, #0
 800739e:	6078      	str	r0, [r7, #4]
 80073a0:	460b      	mov	r3, r1
 80073a2:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 80073a4:	2300      	movs	r3, #0
 80073a6:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	7c1b      	ldrb	r3, [r3, #16]
 80073ac:	2b00      	cmp	r3, #0
 80073ae:	d115      	bne.n	80073dc <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80073b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073b4:	2202      	movs	r2, #2
 80073b6:	2181      	movs	r1, #129	; 0x81
 80073b8:	6878      	ldr	r0, [r7, #4]
 80073ba:	f001 fe98 	bl	80090ee <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80073be:	687b      	ldr	r3, [r7, #4]
 80073c0:	2201      	movs	r2, #1
 80073c2:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80073c4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80073c8:	2202      	movs	r2, #2
 80073ca:	2101      	movs	r1, #1
 80073cc:	6878      	ldr	r0, [r7, #4]
 80073ce:	f001 fe8e 	bl	80090ee <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	2201      	movs	r2, #1
 80073d6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
 80073da:	e012      	b.n	8007402 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 80073dc:	2340      	movs	r3, #64	; 0x40
 80073de:	2202      	movs	r2, #2
 80073e0:	2181      	movs	r1, #129	; 0x81
 80073e2:	6878      	ldr	r0, [r7, #4]
 80073e4:	f001 fe83 	bl	80090ee <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80073ee:	2340      	movs	r3, #64	; 0x40
 80073f0:	2202      	movs	r2, #2
 80073f2:	2101      	movs	r1, #1
 80073f4:	6878      	ldr	r0, [r7, #4]
 80073f6:	f001 fe7a 	bl	80090ee <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8007402:	2308      	movs	r3, #8
 8007404:	2203      	movs	r2, #3
 8007406:	2182      	movs	r1, #130	; 0x82
 8007408:	6878      	ldr	r0, [r7, #4]
 800740a:	f001 fe70 	bl	80090ee <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	2201      	movs	r2, #1
 8007412:	641a      	str	r2, [r3, #64]	; 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8007414:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8007418:	f001 ff90 	bl	800933c <USBD_static_malloc>
 800741c:	4602      	mov	r2, r0
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8

  if (pdev->pClassData == NULL)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800742a:	2b00      	cmp	r3, #0
 800742c:	d102      	bne.n	8007434 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 800742e:	2301      	movs	r3, #1
 8007430:	73fb      	strb	r3, [r7, #15]
 8007432:	e026      	b.n	8007482 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800743a:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007442:	681b      	ldr	r3, [r3, #0]
 8007444:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8007446:	68bb      	ldr	r3, [r7, #8]
 8007448:	2200      	movs	r2, #0
 800744a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState = 0U;
 800744e:	68bb      	ldr	r3, [r7, #8]
 8007450:	2200      	movs	r2, #0
 8007452:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	7c1b      	ldrb	r3, [r3, #16]
 800745a:	2b00      	cmp	r3, #0
 800745c:	d109      	bne.n	8007472 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800745e:	68bb      	ldr	r3, [r7, #8]
 8007460:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007464:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007468:	2101      	movs	r1, #1
 800746a:	6878      	ldr	r0, [r7, #4]
 800746c:	f001 ff30 	bl	80092d0 <USBD_LL_PrepareReceive>
 8007470:	e007      	b.n	8007482 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8007472:	68bb      	ldr	r3, [r7, #8]
 8007474:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007478:	2340      	movs	r3, #64	; 0x40
 800747a:	2101      	movs	r1, #1
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f001 ff27 	bl	80092d0 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8007482:	7bfb      	ldrb	r3, [r7, #15]
}
 8007484:	4618      	mov	r0, r3
 8007486:	3710      	adds	r7, #16
 8007488:	46bd      	mov	sp, r7
 800748a:	bd80      	pop	{r7, pc}

0800748c <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800748c:	b580      	push	{r7, lr}
 800748e:	b084      	sub	sp, #16
 8007490:	af00      	add	r7, sp, #0
 8007492:	6078      	str	r0, [r7, #4]
 8007494:	460b      	mov	r3, r1
 8007496:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8007498:	2300      	movs	r3, #0
 800749a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800749c:	2181      	movs	r1, #129	; 0x81
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f001 fe4b 	bl	800913a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	2200      	movs	r2, #0
 80074a8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 80074aa:	2101      	movs	r1, #1
 80074ac:	6878      	ldr	r0, [r7, #4]
 80074ae:	f001 fe44 	bl	800913a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	2200      	movs	r2, #0
 80074b6:	f8c3 216c 	str.w	r2, [r3, #364]	; 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 80074ba:	2182      	movs	r1, #130	; 0x82
 80074bc:	6878      	ldr	r0, [r7, #4]
 80074be:	f001 fe3c 	bl	800913a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	2200      	movs	r2, #0
 80074c6:	641a      	str	r2, [r3, #64]	; 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d00e      	beq.n	80074f0 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80074d8:	685b      	ldr	r3, [r3, #4]
 80074da:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80074e2:	4618      	mov	r0, r3
 80074e4:	f001 ff36 	bl	8009354 <USBD_static_free>
    pdev->pClassData = NULL;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2200      	movs	r2, #0
 80074ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  }

  return ret;
 80074f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074f2:	4618      	mov	r0, r3
 80074f4:	3710      	adds	r7, #16
 80074f6:	46bd      	mov	sp, r7
 80074f8:	bd80      	pop	{r7, pc}

080074fa <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80074fa:	b580      	push	{r7, lr}
 80074fc:	b086      	sub	sp, #24
 80074fe:	af00      	add	r7, sp, #0
 8007500:	6078      	str	r0, [r7, #4]
 8007502:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800750a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 800750c:	2300      	movs	r3, #0
 800750e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8007510:	2300      	movs	r3, #0
 8007512:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8007514:	2300      	movs	r3, #0
 8007516:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	781b      	ldrb	r3, [r3, #0]
 800751c:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007520:	2b00      	cmp	r3, #0
 8007522:	d039      	beq.n	8007598 <USBD_CDC_Setup+0x9e>
 8007524:	2b20      	cmp	r3, #32
 8007526:	d17f      	bne.n	8007628 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8007528:	683b      	ldr	r3, [r7, #0]
 800752a:	88db      	ldrh	r3, [r3, #6]
 800752c:	2b00      	cmp	r3, #0
 800752e:	d029      	beq.n	8007584 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8007530:	683b      	ldr	r3, [r7, #0]
 8007532:	781b      	ldrb	r3, [r3, #0]
 8007534:	b25b      	sxtb	r3, r3
 8007536:	2b00      	cmp	r3, #0
 8007538:	da11      	bge.n	800755e <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	683a      	ldr	r2, [r7, #0]
 8007544:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8007546:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007548:	683a      	ldr	r2, [r7, #0]
 800754a:	88d2      	ldrh	r2, [r2, #6]
 800754c:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 800754e:	6939      	ldr	r1, [r7, #16]
 8007550:	683b      	ldr	r3, [r7, #0]
 8007552:	88db      	ldrh	r3, [r3, #6]
 8007554:	461a      	mov	r2, r3
 8007556:	6878      	ldr	r0, [r7, #4]
 8007558:	f001 fa09 	bl	800896e <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 800755c:	e06b      	b.n	8007636 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 800755e:	683b      	ldr	r3, [r7, #0]
 8007560:	785a      	ldrb	r2, [r3, #1]
 8007562:	693b      	ldr	r3, [r7, #16]
 8007564:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	88db      	ldrh	r3, [r3, #6]
 800756c:	b2da      	uxtb	r2, r3
 800756e:	693b      	ldr	r3, [r7, #16]
 8007570:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8007574:	6939      	ldr	r1, [r7, #16]
 8007576:	683b      	ldr	r3, [r7, #0]
 8007578:	88db      	ldrh	r3, [r3, #6]
 800757a:	461a      	mov	r2, r3
 800757c:	6878      	ldr	r0, [r7, #4]
 800757e:	f001 fa24 	bl	80089ca <USBD_CtlPrepareRx>
      break;
 8007582:	e058      	b.n	8007636 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800758a:	689b      	ldr	r3, [r3, #8]
 800758c:	683a      	ldr	r2, [r7, #0]
 800758e:	7850      	ldrb	r0, [r2, #1]
 8007590:	2200      	movs	r2, #0
 8007592:	6839      	ldr	r1, [r7, #0]
 8007594:	4798      	blx	r3
      break;
 8007596:	e04e      	b.n	8007636 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007598:	683b      	ldr	r3, [r7, #0]
 800759a:	785b      	ldrb	r3, [r3, #1]
 800759c:	2b0b      	cmp	r3, #11
 800759e:	d02e      	beq.n	80075fe <USBD_CDC_Setup+0x104>
 80075a0:	2b0b      	cmp	r3, #11
 80075a2:	dc38      	bgt.n	8007616 <USBD_CDC_Setup+0x11c>
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d002      	beq.n	80075ae <USBD_CDC_Setup+0xb4>
 80075a8:	2b0a      	cmp	r3, #10
 80075aa:	d014      	beq.n	80075d6 <USBD_CDC_Setup+0xdc>
 80075ac:	e033      	b.n	8007616 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075b4:	2b03      	cmp	r3, #3
 80075b6:	d107      	bne.n	80075c8 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 80075b8:	f107 030c 	add.w	r3, r7, #12
 80075bc:	2202      	movs	r2, #2
 80075be:	4619      	mov	r1, r3
 80075c0:	6878      	ldr	r0, [r7, #4]
 80075c2:	f001 f9d4 	bl	800896e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075c6:	e02e      	b.n	8007626 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80075c8:	6839      	ldr	r1, [r7, #0]
 80075ca:	6878      	ldr	r0, [r7, #4]
 80075cc:	f001 f965 	bl	800889a <USBD_CtlError>
            ret = USBD_FAIL;
 80075d0:	2302      	movs	r3, #2
 80075d2:	75fb      	strb	r3, [r7, #23]
          break;
 80075d4:	e027      	b.n	8007626 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075d6:	687b      	ldr	r3, [r7, #4]
 80075d8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80075dc:	2b03      	cmp	r3, #3
 80075de:	d107      	bne.n	80075f0 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 80075e0:	f107 030f 	add.w	r3, r7, #15
 80075e4:	2201      	movs	r2, #1
 80075e6:	4619      	mov	r1, r3
 80075e8:	6878      	ldr	r0, [r7, #4]
 80075ea:	f001 f9c0 	bl	800896e <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80075ee:	e01a      	b.n	8007626 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 80075f0:	6839      	ldr	r1, [r7, #0]
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f001 f951 	bl	800889a <USBD_CtlError>
            ret = USBD_FAIL;
 80075f8:	2302      	movs	r3, #2
 80075fa:	75fb      	strb	r3, [r7, #23]
          break;
 80075fc:	e013      	b.n	8007626 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007604:	2b03      	cmp	r3, #3
 8007606:	d00d      	beq.n	8007624 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8007608:	6839      	ldr	r1, [r7, #0]
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f001 f945 	bl	800889a <USBD_CtlError>
            ret = USBD_FAIL;
 8007610:	2302      	movs	r3, #2
 8007612:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8007614:	e006      	b.n	8007624 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8007616:	6839      	ldr	r1, [r7, #0]
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f001 f93e 	bl	800889a <USBD_CtlError>
          ret = USBD_FAIL;
 800761e:	2302      	movs	r3, #2
 8007620:	75fb      	strb	r3, [r7, #23]
          break;
 8007622:	e000      	b.n	8007626 <USBD_CDC_Setup+0x12c>
          break;
 8007624:	bf00      	nop
      }
      break;
 8007626:	e006      	b.n	8007636 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8007628:	6839      	ldr	r1, [r7, #0]
 800762a:	6878      	ldr	r0, [r7, #4]
 800762c:	f001 f935 	bl	800889a <USBD_CtlError>
      ret = USBD_FAIL;
 8007630:	2302      	movs	r3, #2
 8007632:	75fb      	strb	r3, [r7, #23]
      break;
 8007634:	bf00      	nop
  }

  return ret;
 8007636:	7dfb      	ldrb	r3, [r7, #23]
}
 8007638:	4618      	mov	r0, r3
 800763a:	3718      	adds	r7, #24
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b084      	sub	sp, #16
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	460b      	mov	r3, r1
 800764a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007652:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800765a:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007662:	2b00      	cmp	r3, #0
 8007664:	d03a      	beq.n	80076dc <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8007666:	78fa      	ldrb	r2, [r7, #3]
 8007668:	6879      	ldr	r1, [r7, #4]
 800766a:	4613      	mov	r3, r2
 800766c:	009b      	lsls	r3, r3, #2
 800766e:	4413      	add	r3, r2
 8007670:	009b      	lsls	r3, r3, #2
 8007672:	440b      	add	r3, r1
 8007674:	331c      	adds	r3, #28
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	2b00      	cmp	r3, #0
 800767a:	d029      	beq.n	80076d0 <USBD_CDC_DataIn+0x90>
 800767c:	78fa      	ldrb	r2, [r7, #3]
 800767e:	6879      	ldr	r1, [r7, #4]
 8007680:	4613      	mov	r3, r2
 8007682:	009b      	lsls	r3, r3, #2
 8007684:	4413      	add	r3, r2
 8007686:	009b      	lsls	r3, r3, #2
 8007688:	440b      	add	r3, r1
 800768a:	331c      	adds	r3, #28
 800768c:	681a      	ldr	r2, [r3, #0]
 800768e:	78f9      	ldrb	r1, [r7, #3]
 8007690:	68b8      	ldr	r0, [r7, #8]
 8007692:	460b      	mov	r3, r1
 8007694:	009b      	lsls	r3, r3, #2
 8007696:	440b      	add	r3, r1
 8007698:	00db      	lsls	r3, r3, #3
 800769a:	4403      	add	r3, r0
 800769c:	3338      	adds	r3, #56	; 0x38
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	fbb2 f1f3 	udiv	r1, r2, r3
 80076a4:	fb01 f303 	mul.w	r3, r1, r3
 80076a8:	1ad3      	subs	r3, r2, r3
 80076aa:	2b00      	cmp	r3, #0
 80076ac:	d110      	bne.n	80076d0 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 80076ae:	78fa      	ldrb	r2, [r7, #3]
 80076b0:	6879      	ldr	r1, [r7, #4]
 80076b2:	4613      	mov	r3, r2
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	4413      	add	r3, r2
 80076b8:	009b      	lsls	r3, r3, #2
 80076ba:	440b      	add	r3, r1
 80076bc:	331c      	adds	r3, #28
 80076be:	2200      	movs	r2, #0
 80076c0:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80076c2:	78f9      	ldrb	r1, [r7, #3]
 80076c4:	2300      	movs	r3, #0
 80076c6:	2200      	movs	r2, #0
 80076c8:	6878      	ldr	r0, [r7, #4]
 80076ca:	f001 fdde 	bl	800928a <USBD_LL_Transmit>
 80076ce:	e003      	b.n	80076d8 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	2200      	movs	r2, #0
 80076d4:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }
    return USBD_OK;
 80076d8:	2300      	movs	r3, #0
 80076da:	e000      	b.n	80076de <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 80076dc:	2302      	movs	r3, #2
  }
}
 80076de:	4618      	mov	r0, r3
 80076e0:	3710      	adds	r7, #16
 80076e2:	46bd      	mov	sp, r7
 80076e4:	bd80      	pop	{r7, pc}

080076e6 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80076e6:	b580      	push	{r7, lr}
 80076e8:	b084      	sub	sp, #16
 80076ea:	af00      	add	r7, sp, #0
 80076ec:	6078      	str	r0, [r7, #4]
 80076ee:	460b      	mov	r3, r1
 80076f0:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80076f8:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80076fa:	78fb      	ldrb	r3, [r7, #3]
 80076fc:	4619      	mov	r1, r3
 80076fe:	6878      	ldr	r0, [r7, #4]
 8007700:	f001 fe09 	bl	8009316 <USBD_LL_GetRxDataSize>
 8007704:	4602      	mov	r2, r0
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007712:	2b00      	cmp	r3, #0
 8007714:	d00d      	beq.n	8007732 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800771c:	68db      	ldr	r3, [r3, #12]
 800771e:	68fa      	ldr	r2, [r7, #12]
 8007720:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8007724:	68fa      	ldr	r2, [r7, #12]
 8007726:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 800772a:	4611      	mov	r1, r2
 800772c:	4798      	blx	r3

    return USBD_OK;
 800772e:	2300      	movs	r3, #0
 8007730:	e000      	b.n	8007734 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8007732:	2302      	movs	r3, #2
  }
}
 8007734:	4618      	mov	r0, r3
 8007736:	3710      	adds	r7, #16
 8007738:	46bd      	mov	sp, r7
 800773a:	bd80      	pop	{r7, pc}

0800773c <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800773c:	b580      	push	{r7, lr}
 800773e:	b084      	sub	sp, #16
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800774a:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007752:	2b00      	cmp	r3, #0
 8007754:	d015      	beq.n	8007782 <USBD_CDC_EP0_RxReady+0x46>
 8007756:	68fb      	ldr	r3, [r7, #12]
 8007758:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800775c:	2bff      	cmp	r3, #255	; 0xff
 800775e:	d010      	beq.n	8007782 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8007766:	689b      	ldr	r3, [r3, #8]
 8007768:	68fa      	ldr	r2, [r7, #12]
 800776a:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 800776e:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8007776:	b292      	uxth	r2, r2
 8007778:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	22ff      	movs	r2, #255	; 0xff
 800777e:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200

  }
  return USBD_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3710      	adds	r7, #16
 8007788:	46bd      	mov	sp, r7
 800778a:	bd80      	pop	{r7, pc}

0800778c <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800778c:	b480      	push	{r7}
 800778e:	b083      	sub	sp, #12
 8007790:	af00      	add	r7, sp, #0
 8007792:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	2243      	movs	r2, #67	; 0x43
 8007798:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 800779a:	4b03      	ldr	r3, [pc, #12]	; (80077a8 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 800779c:	4618      	mov	r0, r3
 800779e:	370c      	adds	r7, #12
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bc80      	pop	{r7}
 80077a4:	4770      	bx	lr
 80077a6:	bf00      	nop
 80077a8:	2000009c 	.word	0x2000009c

080077ac <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80077ac:	b480      	push	{r7}
 80077ae:	b083      	sub	sp, #12
 80077b0:	af00      	add	r7, sp, #0
 80077b2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	2243      	movs	r2, #67	; 0x43
 80077b8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 80077ba:	4b03      	ldr	r3, [pc, #12]	; (80077c8 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80077bc:	4618      	mov	r0, r3
 80077be:	370c      	adds	r7, #12
 80077c0:	46bd      	mov	sp, r7
 80077c2:	bc80      	pop	{r7}
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	20000058 	.word	0x20000058

080077cc <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80077d4:	687b      	ldr	r3, [r7, #4]
 80077d6:	2243      	movs	r2, #67	; 0x43
 80077d8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 80077da:	4b03      	ldr	r3, [pc, #12]	; (80077e8 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80077dc:	4618      	mov	r0, r3
 80077de:	370c      	adds	r7, #12
 80077e0:	46bd      	mov	sp, r7
 80077e2:	bc80      	pop	{r7}
 80077e4:	4770      	bx	lr
 80077e6:	bf00      	nop
 80077e8:	200000e0 	.word	0x200000e0

080077ec <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80077ec:	b480      	push	{r7}
 80077ee:	b083      	sub	sp, #12
 80077f0:	af00      	add	r7, sp, #0
 80077f2:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	220a      	movs	r2, #10
 80077f8:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 80077fa:	4b03      	ldr	r3, [pc, #12]	; (8007808 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80077fc:	4618      	mov	r0, r3
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	bc80      	pop	{r7}
 8007804:	4770      	bx	lr
 8007806:	bf00      	nop
 8007808:	20000014 	.word	0x20000014

0800780c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 800780c:	b480      	push	{r7}
 800780e:	b085      	sub	sp, #20
 8007810:	af00      	add	r7, sp, #0
 8007812:	6078      	str	r0, [r7, #4]
 8007814:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8007816:	2302      	movs	r3, #2
 8007818:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 800781a:	683b      	ldr	r3, [r7, #0]
 800781c:	2b00      	cmp	r3, #0
 800781e:	d005      	beq.n	800782c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	683a      	ldr	r2, [r7, #0]
 8007824:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    ret = USBD_OK;
 8007828:	2300      	movs	r3, #0
 800782a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 800782c:	7bfb      	ldrb	r3, [r7, #15]
}
 800782e:	4618      	mov	r0, r3
 8007830:	3714      	adds	r7, #20
 8007832:	46bd      	mov	sp, r7
 8007834:	bc80      	pop	{r7}
 8007836:	4770      	bx	lr

08007838 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8007838:	b480      	push	{r7}
 800783a:	b087      	sub	sp, #28
 800783c:	af00      	add	r7, sp, #0
 800783e:	60f8      	str	r0, [r7, #12]
 8007840:	60b9      	str	r1, [r7, #8]
 8007842:	4613      	mov	r3, r2
 8007844:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800784c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	68ba      	ldr	r2, [r7, #8]
 8007852:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8007856:	88fa      	ldrh	r2, [r7, #6]
 8007858:	697b      	ldr	r3, [r7, #20]
 800785a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return USBD_OK;
 800785e:	2300      	movs	r3, #0
}
 8007860:	4618      	mov	r0, r3
 8007862:	371c      	adds	r7, #28
 8007864:	46bd      	mov	sp, r7
 8007866:	bc80      	pop	{r7}
 8007868:	4770      	bx	lr

0800786a <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 800786a:	b480      	push	{r7}
 800786c:	b085      	sub	sp, #20
 800786e:	af00      	add	r7, sp, #0
 8007870:	6078      	str	r0, [r7, #4]
 8007872:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800787a:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	683a      	ldr	r2, [r7, #0]
 8007880:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return USBD_OK;
 8007884:	2300      	movs	r3, #0
}
 8007886:	4618      	mov	r0, r3
 8007888:	3714      	adds	r7, #20
 800788a:	46bd      	mov	sp, r7
 800788c:	bc80      	pop	{r7}
 800788e:	4770      	bx	lr

08007890 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8007890:	b580      	push	{r7, lr}
 8007892:	b084      	sub	sp, #16
 8007894:	af00      	add	r7, sp, #0
 8007896:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800789e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078a6:	2b00      	cmp	r3, #0
 80078a8:	d01c      	beq.n	80078e4 <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d115      	bne.n	80078e0 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 80078bc:	68fb      	ldr	r3, [r7, #12]
 80078be:	f8d3 2210 	ldr.w	r2, [r3, #528]	; 0x210
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	631a      	str	r2, [r3, #48]	; 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80078c6:	68fb      	ldr	r3, [r7, #12]
 80078c8:	f8d3 2208 	ldr.w	r2, [r3, #520]	; 0x208
                       (uint16_t)hcdc->TxLength);
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 80078d2:	b29b      	uxth	r3, r3
 80078d4:	2181      	movs	r1, #129	; 0x81
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f001 fcd7 	bl	800928a <USBD_LL_Transmit>

      return USBD_OK;
 80078dc:	2300      	movs	r3, #0
 80078de:	e002      	b.n	80078e6 <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 80078e0:	2301      	movs	r3, #1
 80078e2:	e000      	b.n	80078e6 <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 80078e4:	2302      	movs	r3, #2
  }
}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3710      	adds	r7, #16
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}

080078ee <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 80078ee:	b580      	push	{r7, lr}
 80078f0:	b084      	sub	sp, #16
 80078f2:	af00      	add	r7, sp, #0
 80078f4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80078fc:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007904:	2b00      	cmp	r3, #0
 8007906:	d017      	beq.n	8007938 <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	7c1b      	ldrb	r3, [r3, #16]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d109      	bne.n	8007924 <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007910:	68fb      	ldr	r3, [r7, #12]
 8007912:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007916:	f44f 7300 	mov.w	r3, #512	; 0x200
 800791a:	2101      	movs	r1, #1
 800791c:	6878      	ldr	r0, [r7, #4]
 800791e:	f001 fcd7 	bl	80092d0 <USBD_LL_PrepareReceive>
 8007922:	e007      	b.n	8007934 <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8007924:	68fb      	ldr	r3, [r7, #12]
 8007926:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800792a:	2340      	movs	r3, #64	; 0x40
 800792c:	2101      	movs	r1, #1
 800792e:	6878      	ldr	r0, [r7, #4]
 8007930:	f001 fcce 	bl	80092d0 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 8007934:	2300      	movs	r3, #0
 8007936:	e000      	b.n	800793a <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007938:	2302      	movs	r3, #2
  }
}
 800793a:	4618      	mov	r0, r3
 800793c:	3710      	adds	r7, #16
 800793e:	46bd      	mov	sp, r7
 8007940:	bd80      	pop	{r7, pc}

08007942 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8007942:	b580      	push	{r7, lr}
 8007944:	b084      	sub	sp, #16
 8007946:	af00      	add	r7, sp, #0
 8007948:	60f8      	str	r0, [r7, #12]
 800794a:	60b9      	str	r1, [r7, #8]
 800794c:	4613      	mov	r3, r2
 800794e:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8007950:	68fb      	ldr	r3, [r7, #12]
 8007952:	2b00      	cmp	r3, #0
 8007954:	d101      	bne.n	800795a <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 8007956:	2302      	movs	r3, #2
 8007958:	e01a      	b.n	8007990 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007960:	2b00      	cmp	r3, #0
 8007962:	d003      	beq.n	800796c <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 8007964:	68fb      	ldr	r3, [r7, #12]
 8007966:	2200      	movs	r2, #0
 8007968:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800796c:	68bb      	ldr	r3, [r7, #8]
 800796e:	2b00      	cmp	r3, #0
 8007970:	d003      	beq.n	800797a <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 8007972:	68fb      	ldr	r3, [r7, #12]
 8007974:	68ba      	ldr	r2, [r7, #8]
 8007976:	f8c3 22b0 	str.w	r2, [r3, #688]	; 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800797a:	68fb      	ldr	r3, [r7, #12]
 800797c:	2201      	movs	r2, #1
 800797e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 8007982:	68fb      	ldr	r3, [r7, #12]
 8007984:	79fa      	ldrb	r2, [r7, #7]
 8007986:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007988:	68f8      	ldr	r0, [r7, #12]
 800798a:	f001 fb3b 	bl	8009004 <USBD_LL_Init>

  return USBD_OK;
 800798e:	2300      	movs	r3, #0
}
 8007990:	4618      	mov	r0, r3
 8007992:	3710      	adds	r7, #16
 8007994:	46bd      	mov	sp, r7
 8007996:	bd80      	pop	{r7, pc}

08007998 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8007998:	b480      	push	{r7}
 800799a:	b085      	sub	sp, #20
 800799c:	af00      	add	r7, sp, #0
 800799e:	6078      	str	r0, [r7, #4]
 80079a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 80079a2:	2300      	movs	r3, #0
 80079a4:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 80079a6:	683b      	ldr	r3, [r7, #0]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d006      	beq.n	80079ba <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	683a      	ldr	r2, [r7, #0]
 80079b0:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
    status = USBD_OK;
 80079b4:	2300      	movs	r3, #0
 80079b6:	73fb      	strb	r3, [r7, #15]
 80079b8:	e001      	b.n	80079be <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 80079ba:	2302      	movs	r3, #2
 80079bc:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80079be:	7bfb      	ldrb	r3, [r7, #15]
}
 80079c0:	4618      	mov	r0, r3
 80079c2:	3714      	adds	r7, #20
 80079c4:	46bd      	mov	sp, r7
 80079c6:	bc80      	pop	{r7}
 80079c8:	4770      	bx	lr

080079ca <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 80079ca:	b580      	push	{r7, lr}
 80079cc:	b082      	sub	sp, #8
 80079ce:	af00      	add	r7, sp, #0
 80079d0:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 80079d2:	6878      	ldr	r0, [r7, #4]
 80079d4:	f001 fb70 	bl	80090b8 <USBD_LL_Start>

  return USBD_OK;
 80079d8:	2300      	movs	r3, #0
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3708      	adds	r7, #8
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}

080079e2 <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b083      	sub	sp, #12
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80079ea:	2300      	movs	r3, #0
}
 80079ec:	4618      	mov	r0, r3
 80079ee:	370c      	adds	r7, #12
 80079f0:	46bd      	mov	sp, r7
 80079f2:	bc80      	pop	{r7}
 80079f4:	4770      	bx	lr

080079f6 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	6078      	str	r0, [r7, #4]
 80079fe:	460b      	mov	r3, r1
 8007a00:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 8007a02:	2302      	movs	r3, #2
 8007a04:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d00c      	beq.n	8007a2a <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 8007a10:	687b      	ldr	r3, [r7, #4]
 8007a12:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a16:	681b      	ldr	r3, [r3, #0]
 8007a18:	78fa      	ldrb	r2, [r7, #3]
 8007a1a:	4611      	mov	r1, r2
 8007a1c:	6878      	ldr	r0, [r7, #4]
 8007a1e:	4798      	blx	r3
 8007a20:	4603      	mov	r3, r0
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d101      	bne.n	8007a2a <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007a26:	2300      	movs	r3, #0
 8007a28:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 8007a2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a2c:	4618      	mov	r0, r3
 8007a2e:	3710      	adds	r7, #16
 8007a30:	46bd      	mov	sp, r7
 8007a32:	bd80      	pop	{r7, pc}

08007a34 <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b082      	sub	sp, #8
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	6078      	str	r0, [r7, #4]
 8007a3c:	460b      	mov	r3, r1
 8007a3e:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007a46:	685b      	ldr	r3, [r3, #4]
 8007a48:	78fa      	ldrb	r2, [r7, #3]
 8007a4a:	4611      	mov	r1, r2
 8007a4c:	6878      	ldr	r0, [r7, #4]
 8007a4e:	4798      	blx	r3

  return USBD_OK;
 8007a50:	2300      	movs	r3, #0
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	3708      	adds	r7, #8
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}

08007a5a <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007a5a:	b580      	push	{r7, lr}
 8007a5c:	b082      	sub	sp, #8
 8007a5e:	af00      	add	r7, sp, #0
 8007a60:	6078      	str	r0, [r7, #4]
 8007a62:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007a6a:	6839      	ldr	r1, [r7, #0]
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	f000 fed8 	bl	8008822 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	2201      	movs	r2, #1
 8007a76:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 8007a80:	461a      	mov	r2, r3
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007a8e:	f003 031f 	and.w	r3, r3, #31
 8007a92:	2b02      	cmp	r3, #2
 8007a94:	d016      	beq.n	8007ac4 <USBD_LL_SetupStage+0x6a>
 8007a96:	2b02      	cmp	r3, #2
 8007a98:	d81c      	bhi.n	8007ad4 <USBD_LL_SetupStage+0x7a>
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d002      	beq.n	8007aa4 <USBD_LL_SetupStage+0x4a>
 8007a9e:	2b01      	cmp	r3, #1
 8007aa0:	d008      	beq.n	8007ab4 <USBD_LL_SetupStage+0x5a>
 8007aa2:	e017      	b.n	8007ad4 <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007aaa:	4619      	mov	r1, r3
 8007aac:	6878      	ldr	r0, [r7, #4]
 8007aae:	f000 f9cb 	bl	8007e48 <USBD_StdDevReq>
      break;
 8007ab2:	e01a      	b.n	8007aea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007aba:	4619      	mov	r1, r3
 8007abc:	6878      	ldr	r0, [r7, #4]
 8007abe:	f000 fa2d 	bl	8007f1c <USBD_StdItfReq>
      break;
 8007ac2:	e012      	b.n	8007aea <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	f503 732a 	add.w	r3, r3, #680	; 0x2a8
 8007aca:	4619      	mov	r1, r3
 8007acc:	6878      	ldr	r0, [r7, #4]
 8007ace:	f000 fa6d 	bl	8007fac <USBD_StdEPReq>
      break;
 8007ad2:	e00a      	b.n	8007aea <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8007ad4:	687b      	ldr	r3, [r7, #4]
 8007ad6:	f893 32a8 	ldrb.w	r3, [r3, #680]	; 0x2a8
 8007ada:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8007ade:	b2db      	uxtb	r3, r3
 8007ae0:	4619      	mov	r1, r3
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f001 fb48 	bl	8009178 <USBD_LL_StallEP>
      break;
 8007ae8:	bf00      	nop
  }

  return USBD_OK;
 8007aea:	2300      	movs	r3, #0
}
 8007aec:	4618      	mov	r0, r3
 8007aee:	3708      	adds	r7, #8
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	b086      	sub	sp, #24
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	60f8      	str	r0, [r7, #12]
 8007afc:	460b      	mov	r3, r1
 8007afe:	607a      	str	r2, [r7, #4]
 8007b00:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007b02:	7afb      	ldrb	r3, [r7, #11]
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d14b      	bne.n	8007ba0 <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 8007b0e:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007b16:	2b03      	cmp	r3, #3
 8007b18:	d134      	bne.n	8007b84 <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	68da      	ldr	r2, [r3, #12]
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	691b      	ldr	r3, [r3, #16]
 8007b22:	429a      	cmp	r2, r3
 8007b24:	d919      	bls.n	8007b5a <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 8007b26:	697b      	ldr	r3, [r7, #20]
 8007b28:	68da      	ldr	r2, [r3, #12]
 8007b2a:	697b      	ldr	r3, [r7, #20]
 8007b2c:	691b      	ldr	r3, [r3, #16]
 8007b2e:	1ad2      	subs	r2, r2, r3
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b34:	697b      	ldr	r3, [r7, #20]
 8007b36:	68da      	ldr	r2, [r3, #12]
 8007b38:	697b      	ldr	r3, [r7, #20]
 8007b3a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007b3c:	429a      	cmp	r2, r3
 8007b3e:	d203      	bcs.n	8007b48 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 8007b44:	b29b      	uxth	r3, r3
 8007b46:	e002      	b.n	8007b4e <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 8007b48:	697b      	ldr	r3, [r7, #20]
 8007b4a:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 8007b4c:	b29b      	uxth	r3, r3
 8007b4e:	461a      	mov	r2, r3
 8007b50:	6879      	ldr	r1, [r7, #4]
 8007b52:	68f8      	ldr	r0, [r7, #12]
 8007b54:	f000 ff57 	bl	8008a06 <USBD_CtlContinueRx>
 8007b58:	e038      	b.n	8007bcc <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b60:	691b      	ldr	r3, [r3, #16]
 8007b62:	2b00      	cmp	r3, #0
 8007b64:	d00a      	beq.n	8007b7c <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8007b6c:	2b03      	cmp	r3, #3
 8007b6e:	d105      	bne.n	8007b7c <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007b76:	691b      	ldr	r3, [r3, #16]
 8007b78:	68f8      	ldr	r0, [r7, #12]
 8007b7a:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007b7c:	68f8      	ldr	r0, [r7, #12]
 8007b7e:	f000 ff54 	bl	8008a2a <USBD_CtlSendStatus>
 8007b82:	e023      	b.n	8007bcc <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 8007b84:	68fb      	ldr	r3, [r7, #12]
 8007b86:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007b8a:	2b05      	cmp	r3, #5
 8007b8c:	d11e      	bne.n	8007bcc <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8007b8e:	68fb      	ldr	r3, [r7, #12]
 8007b90:	2200      	movs	r2, #0
 8007b92:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
        USBD_LL_StallEP(pdev, 0U);
 8007b96:	2100      	movs	r1, #0
 8007b98:	68f8      	ldr	r0, [r7, #12]
 8007b9a:	f001 faed 	bl	8009178 <USBD_LL_StallEP>
 8007b9e:	e015      	b.n	8007bcc <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ba6:	699b      	ldr	r3, [r3, #24]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d00d      	beq.n	8007bc8 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8007bb2:	2b03      	cmp	r3, #3
 8007bb4:	d108      	bne.n	8007bc8 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	7afa      	ldrb	r2, [r7, #11]
 8007bc0:	4611      	mov	r1, r2
 8007bc2:	68f8      	ldr	r0, [r7, #12]
 8007bc4:	4798      	blx	r3
 8007bc6:	e001      	b.n	8007bcc <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007bc8:	2302      	movs	r3, #2
 8007bca:	e000      	b.n	8007bce <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8007bcc:	2300      	movs	r3, #0
}
 8007bce:	4618      	mov	r0, r3
 8007bd0:	3718      	adds	r7, #24
 8007bd2:	46bd      	mov	sp, r7
 8007bd4:	bd80      	pop	{r7, pc}

08007bd6 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8007bd6:	b580      	push	{r7, lr}
 8007bd8:	b086      	sub	sp, #24
 8007bda:	af00      	add	r7, sp, #0
 8007bdc:	60f8      	str	r0, [r7, #12]
 8007bde:	460b      	mov	r3, r1
 8007be0:	607a      	str	r2, [r7, #4]
 8007be2:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 8007be4:	7afb      	ldrb	r3, [r7, #11]
 8007be6:	2b00      	cmp	r3, #0
 8007be8:	d17f      	bne.n	8007cea <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	3314      	adds	r3, #20
 8007bee:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007bf6:	2b02      	cmp	r3, #2
 8007bf8:	d15c      	bne.n	8007cb4 <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	68da      	ldr	r2, [r3, #12]
 8007bfe:	697b      	ldr	r3, [r7, #20]
 8007c00:	691b      	ldr	r3, [r3, #16]
 8007c02:	429a      	cmp	r2, r3
 8007c04:	d915      	bls.n	8007c32 <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8007c06:	697b      	ldr	r3, [r7, #20]
 8007c08:	68da      	ldr	r2, [r3, #12]
 8007c0a:	697b      	ldr	r3, [r7, #20]
 8007c0c:	691b      	ldr	r3, [r3, #16]
 8007c0e:	1ad2      	subs	r2, r2, r3
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 8007c14:	697b      	ldr	r3, [r7, #20]
 8007c16:	68db      	ldr	r3, [r3, #12]
 8007c18:	b29b      	uxth	r3, r3
 8007c1a:	461a      	mov	r2, r3
 8007c1c:	6879      	ldr	r1, [r7, #4]
 8007c1e:	68f8      	ldr	r0, [r7, #12]
 8007c20:	f000 fec1 	bl	80089a6 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c24:	2300      	movs	r3, #0
 8007c26:	2200      	movs	r2, #0
 8007c28:	2100      	movs	r1, #0
 8007c2a:	68f8      	ldr	r0, [r7, #12]
 8007c2c:	f001 fb50 	bl	80092d0 <USBD_LL_PrepareReceive>
 8007c30:	e04e      	b.n	8007cd0 <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	689b      	ldr	r3, [r3, #8]
 8007c36:	697a      	ldr	r2, [r7, #20]
 8007c38:	6912      	ldr	r2, [r2, #16]
 8007c3a:	fbb3 f1f2 	udiv	r1, r3, r2
 8007c3e:	fb01 f202 	mul.w	r2, r1, r2
 8007c42:	1a9b      	subs	r3, r3, r2
 8007c44:	2b00      	cmp	r3, #0
 8007c46:	d11c      	bne.n	8007c82 <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 8007c48:	697b      	ldr	r3, [r7, #20]
 8007c4a:	689a      	ldr	r2, [r3, #8]
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 8007c50:	429a      	cmp	r2, r3
 8007c52:	d316      	bcc.n	8007c82 <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 8007c54:	697b      	ldr	r3, [r7, #20]
 8007c56:	689a      	ldr	r2, [r3, #8]
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007c5e:	429a      	cmp	r2, r3
 8007c60:	d20f      	bcs.n	8007c82 <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 8007c62:	2200      	movs	r2, #0
 8007c64:	2100      	movs	r1, #0
 8007c66:	68f8      	ldr	r0, [r7, #12]
 8007c68:	f000 fe9d 	bl	80089a6 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007c74:	2300      	movs	r3, #0
 8007c76:	2200      	movs	r2, #0
 8007c78:	2100      	movs	r1, #0
 8007c7a:	68f8      	ldr	r0, [r7, #12]
 8007c7c:	f001 fb28 	bl	80092d0 <USBD_LL_PrepareReceive>
 8007c80:	e026      	b.n	8007cd0 <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c88:	68db      	ldr	r3, [r3, #12]
 8007c8a:	2b00      	cmp	r3, #0
 8007c8c:	d00a      	beq.n	8007ca4 <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8007c94:	2b03      	cmp	r3, #3
 8007c96:	d105      	bne.n	8007ca4 <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007c9e:	68db      	ldr	r3, [r3, #12]
 8007ca0:	68f8      	ldr	r0, [r7, #12]
 8007ca2:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 8007ca4:	2180      	movs	r1, #128	; 0x80
 8007ca6:	68f8      	ldr	r0, [r7, #12]
 8007ca8:	f001 fa66 	bl	8009178 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8007cac:	68f8      	ldr	r0, [r7, #12]
 8007cae:	f000 fecf 	bl	8008a50 <USBD_CtlReceiveStatus>
 8007cb2:	e00d      	b.n	8007cd0 <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8007cba:	2b04      	cmp	r3, #4
 8007cbc:	d004      	beq.n	8007cc8 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d103      	bne.n	8007cd0 <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8007cc8:	2180      	movs	r1, #128	; 0x80
 8007cca:	68f8      	ldr	r0, [r7, #12]
 8007ccc:	f001 fa54 	bl	8009178 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8007cd6:	2b01      	cmp	r3, #1
 8007cd8:	d11d      	bne.n	8007d16 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8007cda:	68f8      	ldr	r0, [r7, #12]
 8007cdc:	f7ff fe81 	bl	80079e2 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8007ce0:	68fb      	ldr	r3, [r7, #12]
 8007ce2:	2200      	movs	r2, #0
 8007ce4:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8007ce8:	e015      	b.n	8007d16 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007cf0:	695b      	ldr	r3, [r3, #20]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d00d      	beq.n	8007d12 <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007cf6:	68fb      	ldr	r3, [r7, #12]
 8007cf8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8007cfc:	2b03      	cmp	r3, #3
 8007cfe:	d108      	bne.n	8007d12 <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d06:	695b      	ldr	r3, [r3, #20]
 8007d08:	7afa      	ldrb	r2, [r7, #11]
 8007d0a:	4611      	mov	r1, r2
 8007d0c:	68f8      	ldr	r0, [r7, #12]
 8007d0e:	4798      	blx	r3
 8007d10:	e001      	b.n	8007d16 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8007d12:	2302      	movs	r3, #2
 8007d14:	e000      	b.n	8007d18 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8007d16:	2300      	movs	r3, #0
}
 8007d18:	4618      	mov	r0, r3
 8007d1a:	3718      	adds	r7, #24
 8007d1c:	46bd      	mov	sp, r7
 8007d1e:	bd80      	pop	{r7, pc}

08007d20 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b082      	sub	sp, #8
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d28:	2340      	movs	r3, #64	; 0x40
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	2100      	movs	r1, #0
 8007d2e:	6878      	ldr	r0, [r7, #4]
 8007d30:	f001 f9dd 	bl	80090ee <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	2201      	movs	r2, #1
 8007d38:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	2240      	movs	r2, #64	; 0x40
 8007d40:	f8c3 2164 	str.w	r2, [r3, #356]	; 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8007d44:	2340      	movs	r3, #64	; 0x40
 8007d46:	2200      	movs	r2, #0
 8007d48:	2180      	movs	r1, #128	; 0x80
 8007d4a:	6878      	ldr	r0, [r7, #4]
 8007d4c:	f001 f9cf 	bl	80090ee <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	2240      	movs	r2, #64	; 0x40
 8007d5a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2201      	movs	r2, #1
 8007d60:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	2200      	movs	r2, #0
 8007d68:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2200      	movs	r2, #0
 8007d70:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007d72:	687b      	ldr	r3, [r7, #4]
 8007d74:	2200      	movs	r2, #0
 8007d76:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData)
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d009      	beq.n	8007d98 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007d8a:	685b      	ldr	r3, [r3, #4]
 8007d8c:	687a      	ldr	r2, [r7, #4]
 8007d8e:	6852      	ldr	r2, [r2, #4]
 8007d90:	b2d2      	uxtb	r2, r2
 8007d92:	4611      	mov	r1, r2
 8007d94:	6878      	ldr	r0, [r7, #4]
 8007d96:	4798      	blx	r3
  }

  return USBD_OK;
 8007d98:	2300      	movs	r3, #0
}
 8007d9a:	4618      	mov	r0, r3
 8007d9c:	3708      	adds	r7, #8
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	bd80      	pop	{r7, pc}

08007da2 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007da2:	b480      	push	{r7}
 8007da4:	b083      	sub	sp, #12
 8007da6:	af00      	add	r7, sp, #0
 8007da8:	6078      	str	r0, [r7, #4]
 8007daa:	460b      	mov	r3, r1
 8007dac:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007dae:	687b      	ldr	r3, [r7, #4]
 8007db0:	78fa      	ldrb	r2, [r7, #3]
 8007db2:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007db4:	2300      	movs	r3, #0
}
 8007db6:	4618      	mov	r0, r3
 8007db8:	370c      	adds	r7, #12
 8007dba:	46bd      	mov	sp, r7
 8007dbc:	bc80      	pop	{r7}
 8007dbe:	4770      	bx	lr

08007dc0 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007dc0:	b480      	push	{r7}
 8007dc2:	b083      	sub	sp, #12
 8007dc4:	af00      	add	r7, sp, #0
 8007dc6:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	2204      	movs	r2, #4
 8007dd8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8007ddc:	2300      	movs	r3, #0
}
 8007dde:	4618      	mov	r0, r3
 8007de0:	370c      	adds	r7, #12
 8007de2:	46bd      	mov	sp, r7
 8007de4:	bc80      	pop	{r7}
 8007de6:	4770      	bx	lr

08007de8 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8007de8:	b480      	push	{r7}
 8007dea:	b083      	sub	sp, #12
 8007dec:	af00      	add	r7, sp, #0
 8007dee:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007df6:	2b04      	cmp	r3, #4
 8007df8:	d105      	bne.n	8007e06 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8007e06:	2300      	movs	r3, #0
}
 8007e08:	4618      	mov	r0, r3
 8007e0a:	370c      	adds	r7, #12
 8007e0c:	46bd      	mov	sp, r7
 8007e0e:	bc80      	pop	{r7}
 8007e10:	4770      	bx	lr

08007e12 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8007e12:	b580      	push	{r7, lr}
 8007e14:	b082      	sub	sp, #8
 8007e16:	af00      	add	r7, sp, #0
 8007e18:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007e20:	2b03      	cmp	r3, #3
 8007e22:	d10b      	bne.n	8007e3c <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e2a:	69db      	ldr	r3, [r3, #28]
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d005      	beq.n	8007e3c <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e36:	69db      	ldr	r3, [r3, #28]
 8007e38:	6878      	ldr	r0, [r7, #4]
 8007e3a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007e3c:	2300      	movs	r3, #0
}
 8007e3e:	4618      	mov	r0, r3
 8007e40:	3708      	adds	r7, #8
 8007e42:	46bd      	mov	sp, r7
 8007e44:	bd80      	pop	{r7, pc}
	...

08007e48 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 8007e48:	b580      	push	{r7, lr}
 8007e4a:	b084      	sub	sp, #16
 8007e4c:	af00      	add	r7, sp, #0
 8007e4e:	6078      	str	r0, [r7, #4]
 8007e50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007e52:	2300      	movs	r3, #0
 8007e54:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007e56:	683b      	ldr	r3, [r7, #0]
 8007e58:	781b      	ldrb	r3, [r3, #0]
 8007e5a:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007e5e:	2b40      	cmp	r3, #64	; 0x40
 8007e60:	d005      	beq.n	8007e6e <USBD_StdDevReq+0x26>
 8007e62:	2b40      	cmp	r3, #64	; 0x40
 8007e64:	d84f      	bhi.n	8007f06 <USBD_StdDevReq+0xbe>
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	d009      	beq.n	8007e7e <USBD_StdDevReq+0x36>
 8007e6a:	2b20      	cmp	r3, #32
 8007e6c:	d14b      	bne.n	8007f06 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007e74:	689b      	ldr	r3, [r3, #8]
 8007e76:	6839      	ldr	r1, [r7, #0]
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	4798      	blx	r3
      break;
 8007e7c:	e048      	b.n	8007f10 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007e7e:	683b      	ldr	r3, [r7, #0]
 8007e80:	785b      	ldrb	r3, [r3, #1]
 8007e82:	2b09      	cmp	r3, #9
 8007e84:	d839      	bhi.n	8007efa <USBD_StdDevReq+0xb2>
 8007e86:	a201      	add	r2, pc, #4	; (adr r2, 8007e8c <USBD_StdDevReq+0x44>)
 8007e88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e8c:	08007edd 	.word	0x08007edd
 8007e90:	08007ef1 	.word	0x08007ef1
 8007e94:	08007efb 	.word	0x08007efb
 8007e98:	08007ee7 	.word	0x08007ee7
 8007e9c:	08007efb 	.word	0x08007efb
 8007ea0:	08007ebf 	.word	0x08007ebf
 8007ea4:	08007eb5 	.word	0x08007eb5
 8007ea8:	08007efb 	.word	0x08007efb
 8007eac:	08007ed3 	.word	0x08007ed3
 8007eb0:	08007ec9 	.word	0x08007ec9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007eb4:	6839      	ldr	r1, [r7, #0]
 8007eb6:	6878      	ldr	r0, [r7, #4]
 8007eb8:	f000 f9dc 	bl	8008274 <USBD_GetDescriptor>
          break;
 8007ebc:	e022      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8007ebe:	6839      	ldr	r1, [r7, #0]
 8007ec0:	6878      	ldr	r0, [r7, #4]
 8007ec2:	f000 fb3f 	bl	8008544 <USBD_SetAddress>
          break;
 8007ec6:	e01d      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8007ec8:	6839      	ldr	r1, [r7, #0]
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 fb7e 	bl	80085cc <USBD_SetConfig>
          break;
 8007ed0:	e018      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8007ed2:	6839      	ldr	r1, [r7, #0]
 8007ed4:	6878      	ldr	r0, [r7, #4]
 8007ed6:	f000 fc07 	bl	80086e8 <USBD_GetConfig>
          break;
 8007eda:	e013      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8007edc:	6839      	ldr	r1, [r7, #0]
 8007ede:	6878      	ldr	r0, [r7, #4]
 8007ee0:	f000 fc37 	bl	8008752 <USBD_GetStatus>
          break;
 8007ee4:	e00e      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8007ee6:	6839      	ldr	r1, [r7, #0]
 8007ee8:	6878      	ldr	r0, [r7, #4]
 8007eea:	f000 fc65 	bl	80087b8 <USBD_SetFeature>
          break;
 8007eee:	e009      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8007ef0:	6839      	ldr	r1, [r7, #0]
 8007ef2:	6878      	ldr	r0, [r7, #4]
 8007ef4:	f000 fc74 	bl	80087e0 <USBD_ClrFeature>
          break;
 8007ef8:	e004      	b.n	8007f04 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 8007efa:	6839      	ldr	r1, [r7, #0]
 8007efc:	6878      	ldr	r0, [r7, #4]
 8007efe:	f000 fccc 	bl	800889a <USBD_CtlError>
          break;
 8007f02:	bf00      	nop
      }
      break;
 8007f04:	e004      	b.n	8007f10 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8007f06:	6839      	ldr	r1, [r7, #0]
 8007f08:	6878      	ldr	r0, [r7, #4]
 8007f0a:	f000 fcc6 	bl	800889a <USBD_CtlError>
      break;
 8007f0e:	bf00      	nop
  }

  return ret;
 8007f10:	7bfb      	ldrb	r3, [r7, #15]
}
 8007f12:	4618      	mov	r0, r3
 8007f14:	3710      	adds	r7, #16
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
 8007f1a:	bf00      	nop

08007f1c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 8007f1c:	b580      	push	{r7, lr}
 8007f1e:	b084      	sub	sp, #16
 8007f20:	af00      	add	r7, sp, #0
 8007f22:	6078      	str	r0, [r7, #4]
 8007f24:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007f26:	2300      	movs	r3, #0
 8007f28:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	781b      	ldrb	r3, [r3, #0]
 8007f2e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007f32:	2b40      	cmp	r3, #64	; 0x40
 8007f34:	d005      	beq.n	8007f42 <USBD_StdItfReq+0x26>
 8007f36:	2b40      	cmp	r3, #64	; 0x40
 8007f38:	d82e      	bhi.n	8007f98 <USBD_StdItfReq+0x7c>
 8007f3a:	2b00      	cmp	r3, #0
 8007f3c:	d001      	beq.n	8007f42 <USBD_StdItfReq+0x26>
 8007f3e:	2b20      	cmp	r3, #32
 8007f40:	d12a      	bne.n	8007f98 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8007f48:	3b01      	subs	r3, #1
 8007f4a:	2b02      	cmp	r3, #2
 8007f4c:	d81d      	bhi.n	8007f8a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007f4e:	683b      	ldr	r3, [r7, #0]
 8007f50:	889b      	ldrh	r3, [r3, #4]
 8007f52:	b2db      	uxtb	r3, r3
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d813      	bhi.n	8007f80 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007f5e:	689b      	ldr	r3, [r3, #8]
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	4798      	blx	r3
 8007f66:	4603      	mov	r3, r0
 8007f68:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007f6a:	683b      	ldr	r3, [r7, #0]
 8007f6c:	88db      	ldrh	r3, [r3, #6]
 8007f6e:	2b00      	cmp	r3, #0
 8007f70:	d110      	bne.n	8007f94 <USBD_StdItfReq+0x78>
 8007f72:	7bfb      	ldrb	r3, [r7, #15]
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	d10d      	bne.n	8007f94 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 8007f78:	6878      	ldr	r0, [r7, #4]
 8007f7a:	f000 fd56 	bl	8008a2a <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8007f7e:	e009      	b.n	8007f94 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8007f80:	6839      	ldr	r1, [r7, #0]
 8007f82:	6878      	ldr	r0, [r7, #4]
 8007f84:	f000 fc89 	bl	800889a <USBD_CtlError>
          break;
 8007f88:	e004      	b.n	8007f94 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 8007f8a:	6839      	ldr	r1, [r7, #0]
 8007f8c:	6878      	ldr	r0, [r7, #4]
 8007f8e:	f000 fc84 	bl	800889a <USBD_CtlError>
          break;
 8007f92:	e000      	b.n	8007f96 <USBD_StdItfReq+0x7a>
          break;
 8007f94:	bf00      	nop
      }
      break;
 8007f96:	e004      	b.n	8007fa2 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8007f98:	6839      	ldr	r1, [r7, #0]
 8007f9a:	6878      	ldr	r0, [r7, #4]
 8007f9c:	f000 fc7d 	bl	800889a <USBD_CtlError>
      break;
 8007fa0:	bf00      	nop
  }

  return USBD_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3710      	adds	r7, #16
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b084      	sub	sp, #16
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 8007fba:	683b      	ldr	r3, [r7, #0]
 8007fbc:	889b      	ldrh	r3, [r3, #4]
 8007fbe:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8007fc0:	683b      	ldr	r3, [r7, #0]
 8007fc2:	781b      	ldrb	r3, [r3, #0]
 8007fc4:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007fc8:	2b40      	cmp	r3, #64	; 0x40
 8007fca:	d007      	beq.n	8007fdc <USBD_StdEPReq+0x30>
 8007fcc:	2b40      	cmp	r3, #64	; 0x40
 8007fce:	f200 8146 	bhi.w	800825e <USBD_StdEPReq+0x2b2>
 8007fd2:	2b00      	cmp	r3, #0
 8007fd4:	d00a      	beq.n	8007fec <USBD_StdEPReq+0x40>
 8007fd6:	2b20      	cmp	r3, #32
 8007fd8:	f040 8141 	bne.w	800825e <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007fe2:	689b      	ldr	r3, [r3, #8]
 8007fe4:	6839      	ldr	r1, [r7, #0]
 8007fe6:	6878      	ldr	r0, [r7, #4]
 8007fe8:	4798      	blx	r3
      break;
 8007fea:	e13d      	b.n	8008268 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 8007fec:	683b      	ldr	r3, [r7, #0]
 8007fee:	781b      	ldrb	r3, [r3, #0]
 8007ff0:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8007ff4:	2b20      	cmp	r3, #32
 8007ff6:	d10a      	bne.n	800800e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8007ffe:	689b      	ldr	r3, [r3, #8]
 8008000:	6839      	ldr	r1, [r7, #0]
 8008002:	6878      	ldr	r0, [r7, #4]
 8008004:	4798      	blx	r3
 8008006:	4603      	mov	r3, r0
 8008008:	73fb      	strb	r3, [r7, #15]

        return ret;
 800800a:	7bfb      	ldrb	r3, [r7, #15]
 800800c:	e12d      	b.n	800826a <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	785b      	ldrb	r3, [r3, #1]
 8008012:	2b03      	cmp	r3, #3
 8008014:	d007      	beq.n	8008026 <USBD_StdEPReq+0x7a>
 8008016:	2b03      	cmp	r3, #3
 8008018:	f300 811b 	bgt.w	8008252 <USBD_StdEPReq+0x2a6>
 800801c:	2b00      	cmp	r3, #0
 800801e:	d072      	beq.n	8008106 <USBD_StdEPReq+0x15a>
 8008020:	2b01      	cmp	r3, #1
 8008022:	d03a      	beq.n	800809a <USBD_StdEPReq+0xee>
 8008024:	e115      	b.n	8008252 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8008026:	687b      	ldr	r3, [r7, #4]
 8008028:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800802c:	2b02      	cmp	r3, #2
 800802e:	d002      	beq.n	8008036 <USBD_StdEPReq+0x8a>
 8008030:	2b03      	cmp	r3, #3
 8008032:	d015      	beq.n	8008060 <USBD_StdEPReq+0xb4>
 8008034:	e02b      	b.n	800808e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008036:	7bbb      	ldrb	r3, [r7, #14]
 8008038:	2b00      	cmp	r3, #0
 800803a:	d00c      	beq.n	8008056 <USBD_StdEPReq+0xaa>
 800803c:	7bbb      	ldrb	r3, [r7, #14]
 800803e:	2b80      	cmp	r3, #128	; 0x80
 8008040:	d009      	beq.n	8008056 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8008042:	7bbb      	ldrb	r3, [r7, #14]
 8008044:	4619      	mov	r1, r3
 8008046:	6878      	ldr	r0, [r7, #4]
 8008048:	f001 f896 	bl	8009178 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 800804c:	2180      	movs	r1, #128	; 0x80
 800804e:	6878      	ldr	r0, [r7, #4]
 8008050:	f001 f892 	bl	8009178 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8008054:	e020      	b.n	8008098 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 8008056:	6839      	ldr	r1, [r7, #0]
 8008058:	6878      	ldr	r0, [r7, #4]
 800805a:	f000 fc1e 	bl	800889a <USBD_CtlError>
              break;
 800805e:	e01b      	b.n	8008098 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8008060:	683b      	ldr	r3, [r7, #0]
 8008062:	885b      	ldrh	r3, [r3, #2]
 8008064:	2b00      	cmp	r3, #0
 8008066:	d10e      	bne.n	8008086 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 8008068:	7bbb      	ldrb	r3, [r7, #14]
 800806a:	2b00      	cmp	r3, #0
 800806c:	d00b      	beq.n	8008086 <USBD_StdEPReq+0xda>
 800806e:	7bbb      	ldrb	r3, [r7, #14]
 8008070:	2b80      	cmp	r3, #128	; 0x80
 8008072:	d008      	beq.n	8008086 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	88db      	ldrh	r3, [r3, #6]
 8008078:	2b00      	cmp	r3, #0
 800807a:	d104      	bne.n	8008086 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 800807c:	7bbb      	ldrb	r3, [r7, #14]
 800807e:	4619      	mov	r1, r3
 8008080:	6878      	ldr	r0, [r7, #4]
 8008082:	f001 f879 	bl	8009178 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fccf 	bl	8008a2a <USBD_CtlSendStatus>

              break;
 800808c:	e004      	b.n	8008098 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800808e:	6839      	ldr	r1, [r7, #0]
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 fc02 	bl	800889a <USBD_CtlError>
              break;
 8008096:	bf00      	nop
          }
          break;
 8008098:	e0e0      	b.n	800825c <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d002      	beq.n	80080aa <USBD_StdEPReq+0xfe>
 80080a4:	2b03      	cmp	r3, #3
 80080a6:	d015      	beq.n	80080d4 <USBD_StdEPReq+0x128>
 80080a8:	e026      	b.n	80080f8 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80080aa:	7bbb      	ldrb	r3, [r7, #14]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d00c      	beq.n	80080ca <USBD_StdEPReq+0x11e>
 80080b0:	7bbb      	ldrb	r3, [r7, #14]
 80080b2:	2b80      	cmp	r3, #128	; 0x80
 80080b4:	d009      	beq.n	80080ca <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80080b6:	7bbb      	ldrb	r3, [r7, #14]
 80080b8:	4619      	mov	r1, r3
 80080ba:	6878      	ldr	r0, [r7, #4]
 80080bc:	f001 f85c 	bl	8009178 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80080c0:	2180      	movs	r1, #128	; 0x80
 80080c2:	6878      	ldr	r0, [r7, #4]
 80080c4:	f001 f858 	bl	8009178 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80080c8:	e01c      	b.n	8008104 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 80080ca:	6839      	ldr	r1, [r7, #0]
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 fbe4 	bl	800889a <USBD_CtlError>
              break;
 80080d2:	e017      	b.n	8008104 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80080d4:	683b      	ldr	r3, [r7, #0]
 80080d6:	885b      	ldrh	r3, [r3, #2]
 80080d8:	2b00      	cmp	r3, #0
 80080da:	d112      	bne.n	8008102 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 80080dc:	7bbb      	ldrb	r3, [r7, #14]
 80080de:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d004      	beq.n	80080f0 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 80080e6:	7bbb      	ldrb	r3, [r7, #14]
 80080e8:	4619      	mov	r1, r3
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f001 f863 	bl	80091b6 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 80080f0:	6878      	ldr	r0, [r7, #4]
 80080f2:	f000 fc9a 	bl	8008a2a <USBD_CtlSendStatus>
              }
              break;
 80080f6:	e004      	b.n	8008102 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 80080f8:	6839      	ldr	r1, [r7, #0]
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f000 fbcd 	bl	800889a <USBD_CtlError>
              break;
 8008100:	e000      	b.n	8008104 <USBD_StdEPReq+0x158>
              break;
 8008102:	bf00      	nop
          }
          break;
 8008104:	e0aa      	b.n	800825c <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800810c:	2b02      	cmp	r3, #2
 800810e:	d002      	beq.n	8008116 <USBD_StdEPReq+0x16a>
 8008110:	2b03      	cmp	r3, #3
 8008112:	d032      	beq.n	800817a <USBD_StdEPReq+0x1ce>
 8008114:	e097      	b.n	8008246 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8008116:	7bbb      	ldrb	r3, [r7, #14]
 8008118:	2b00      	cmp	r3, #0
 800811a:	d007      	beq.n	800812c <USBD_StdEPReq+0x180>
 800811c:	7bbb      	ldrb	r3, [r7, #14]
 800811e:	2b80      	cmp	r3, #128	; 0x80
 8008120:	d004      	beq.n	800812c <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 8008122:	6839      	ldr	r1, [r7, #0]
 8008124:	6878      	ldr	r0, [r7, #4]
 8008126:	f000 fbb8 	bl	800889a <USBD_CtlError>
                break;
 800812a:	e091      	b.n	8008250 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800812c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008130:	2b00      	cmp	r3, #0
 8008132:	da0b      	bge.n	800814c <USBD_StdEPReq+0x1a0>
 8008134:	7bbb      	ldrb	r3, [r7, #14]
 8008136:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800813a:	4613      	mov	r3, r2
 800813c:	009b      	lsls	r3, r3, #2
 800813e:	4413      	add	r3, r2
 8008140:	009b      	lsls	r3, r3, #2
 8008142:	3310      	adds	r3, #16
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	4413      	add	r3, r2
 8008148:	3304      	adds	r3, #4
 800814a:	e00b      	b.n	8008164 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800814c:	7bbb      	ldrb	r3, [r7, #14]
 800814e:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8008152:	4613      	mov	r3, r2
 8008154:	009b      	lsls	r3, r3, #2
 8008156:	4413      	add	r3, r2
 8008158:	009b      	lsls	r3, r3, #2
 800815a:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800815e:	687a      	ldr	r2, [r7, #4]
 8008160:	4413      	add	r3, r2
 8008162:	3304      	adds	r3, #4
 8008164:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8008166:	68bb      	ldr	r3, [r7, #8]
 8008168:	2200      	movs	r2, #0
 800816a:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 800816c:	68bb      	ldr	r3, [r7, #8]
 800816e:	2202      	movs	r2, #2
 8008170:	4619      	mov	r1, r3
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f000 fbfb 	bl	800896e <USBD_CtlSendData>
              break;
 8008178:	e06a      	b.n	8008250 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800817a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800817e:	2b00      	cmp	r3, #0
 8008180:	da11      	bge.n	80081a6 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8008182:	7bbb      	ldrb	r3, [r7, #14]
 8008184:	f003 020f 	and.w	r2, r3, #15
 8008188:	6879      	ldr	r1, [r7, #4]
 800818a:	4613      	mov	r3, r2
 800818c:	009b      	lsls	r3, r3, #2
 800818e:	4413      	add	r3, r2
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	440b      	add	r3, r1
 8008194:	3318      	adds	r3, #24
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	2b00      	cmp	r3, #0
 800819a:	d117      	bne.n	80081cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800819c:	6839      	ldr	r1, [r7, #0]
 800819e:	6878      	ldr	r0, [r7, #4]
 80081a0:	f000 fb7b 	bl	800889a <USBD_CtlError>
                  break;
 80081a4:	e054      	b.n	8008250 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 80081a6:	7bbb      	ldrb	r3, [r7, #14]
 80081a8:	f003 020f 	and.w	r2, r3, #15
 80081ac:	6879      	ldr	r1, [r7, #4]
 80081ae:	4613      	mov	r3, r2
 80081b0:	009b      	lsls	r3, r3, #2
 80081b2:	4413      	add	r3, r2
 80081b4:	009b      	lsls	r3, r3, #2
 80081b6:	440b      	add	r3, r1
 80081b8:	f503 73ac 	add.w	r3, r3, #344	; 0x158
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d104      	bne.n	80081cc <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 fb68 	bl	800889a <USBD_CtlError>
                  break;
 80081ca:	e041      	b.n	8008250 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081cc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80081d0:	2b00      	cmp	r3, #0
 80081d2:	da0b      	bge.n	80081ec <USBD_StdEPReq+0x240>
 80081d4:	7bbb      	ldrb	r3, [r7, #14]
 80081d6:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80081da:	4613      	mov	r3, r2
 80081dc:	009b      	lsls	r3, r3, #2
 80081de:	4413      	add	r3, r2
 80081e0:	009b      	lsls	r3, r3, #2
 80081e2:	3310      	adds	r3, #16
 80081e4:	687a      	ldr	r2, [r7, #4]
 80081e6:	4413      	add	r3, r2
 80081e8:	3304      	adds	r3, #4
 80081ea:	e00b      	b.n	8008204 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80081ec:	7bbb      	ldrb	r3, [r7, #14]
 80081ee:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80081f2:	4613      	mov	r3, r2
 80081f4:	009b      	lsls	r3, r3, #2
 80081f6:	4413      	add	r3, r2
 80081f8:	009b      	lsls	r3, r3, #2
 80081fa:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 80081fe:	687a      	ldr	r2, [r7, #4]
 8008200:	4413      	add	r3, r2
 8008202:	3304      	adds	r3, #4
 8008204:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8008206:	7bbb      	ldrb	r3, [r7, #14]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d002      	beq.n	8008212 <USBD_StdEPReq+0x266>
 800820c:	7bbb      	ldrb	r3, [r7, #14]
 800820e:	2b80      	cmp	r3, #128	; 0x80
 8008210:	d103      	bne.n	800821a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8008212:	68bb      	ldr	r3, [r7, #8]
 8008214:	2200      	movs	r2, #0
 8008216:	601a      	str	r2, [r3, #0]
 8008218:	e00e      	b.n	8008238 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800821a:	7bbb      	ldrb	r3, [r7, #14]
 800821c:	4619      	mov	r1, r3
 800821e:	6878      	ldr	r0, [r7, #4]
 8008220:	f000 ffe8 	bl	80091f4 <USBD_LL_IsStallEP>
 8008224:	4603      	mov	r3, r0
 8008226:	2b00      	cmp	r3, #0
 8008228:	d003      	beq.n	8008232 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 800822a:	68bb      	ldr	r3, [r7, #8]
 800822c:	2201      	movs	r2, #1
 800822e:	601a      	str	r2, [r3, #0]
 8008230:	e002      	b.n	8008238 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 8008232:	68bb      	ldr	r3, [r7, #8]
 8008234:	2200      	movs	r2, #0
 8008236:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	2202      	movs	r2, #2
 800823c:	4619      	mov	r1, r3
 800823e:	6878      	ldr	r0, [r7, #4]
 8008240:	f000 fb95 	bl	800896e <USBD_CtlSendData>
              break;
 8008244:	e004      	b.n	8008250 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 8008246:	6839      	ldr	r1, [r7, #0]
 8008248:	6878      	ldr	r0, [r7, #4]
 800824a:	f000 fb26 	bl	800889a <USBD_CtlError>
              break;
 800824e:	bf00      	nop
          }
          break;
 8008250:	e004      	b.n	800825c <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 8008252:	6839      	ldr	r1, [r7, #0]
 8008254:	6878      	ldr	r0, [r7, #4]
 8008256:	f000 fb20 	bl	800889a <USBD_CtlError>
          break;
 800825a:	bf00      	nop
      }
      break;
 800825c:	e004      	b.n	8008268 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 800825e:	6839      	ldr	r1, [r7, #0]
 8008260:	6878      	ldr	r0, [r7, #4]
 8008262:	f000 fb1a 	bl	800889a <USBD_CtlError>
      break;
 8008266:	bf00      	nop
  }

  return ret;
 8008268:	7bfb      	ldrb	r3, [r7, #15]
}
 800826a:	4618      	mov	r0, r3
 800826c:	3710      	adds	r7, #16
 800826e:	46bd      	mov	sp, r7
 8008270:	bd80      	pop	{r7, pc}
	...

08008274 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008274:	b580      	push	{r7, lr}
 8008276:	b084      	sub	sp, #16
 8008278:	af00      	add	r7, sp, #0
 800827a:	6078      	str	r0, [r7, #4]
 800827c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800827e:	2300      	movs	r3, #0
 8008280:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8008282:	2300      	movs	r3, #0
 8008284:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8008286:	2300      	movs	r3, #0
 8008288:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800828a:	683b      	ldr	r3, [r7, #0]
 800828c:	885b      	ldrh	r3, [r3, #2]
 800828e:	0a1b      	lsrs	r3, r3, #8
 8008290:	b29b      	uxth	r3, r3
 8008292:	3b01      	subs	r3, #1
 8008294:	2b06      	cmp	r3, #6
 8008296:	f200 8128 	bhi.w	80084ea <USBD_GetDescriptor+0x276>
 800829a:	a201      	add	r2, pc, #4	; (adr r2, 80082a0 <USBD_GetDescriptor+0x2c>)
 800829c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082a0:	080082bd 	.word	0x080082bd
 80082a4:	080082d5 	.word	0x080082d5
 80082a8:	08008315 	.word	0x08008315
 80082ac:	080084eb 	.word	0x080084eb
 80082b0:	080084eb 	.word	0x080084eb
 80082b4:	0800848b 	.word	0x0800848b
 80082b8:	080084b7 	.word	0x080084b7
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80082bc:	687b      	ldr	r3, [r7, #4]
 80082be:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	687a      	ldr	r2, [r7, #4]
 80082c6:	7c12      	ldrb	r2, [r2, #16]
 80082c8:	f107 0108 	add.w	r1, r7, #8
 80082cc:	4610      	mov	r0, r2
 80082ce:	4798      	blx	r3
 80082d0:	60f8      	str	r0, [r7, #12]
      break;
 80082d2:	e112      	b.n	80084fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	7c1b      	ldrb	r3, [r3, #16]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d10d      	bne.n	80082f8 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 80082dc:	687b      	ldr	r3, [r7, #4]
 80082de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80082e4:	f107 0208 	add.w	r2, r7, #8
 80082e8:	4610      	mov	r0, r2
 80082ea:	4798      	blx	r3
 80082ec:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80082ee:	68fb      	ldr	r3, [r7, #12]
 80082f0:	3301      	adds	r3, #1
 80082f2:	2202      	movs	r2, #2
 80082f4:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80082f6:	e100      	b.n	80084fa <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80082fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008300:	f107 0208 	add.w	r2, r7, #8
 8008304:	4610      	mov	r0, r2
 8008306:	4798      	blx	r3
 8008308:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	3301      	adds	r3, #1
 800830e:	2202      	movs	r2, #2
 8008310:	701a      	strb	r2, [r3, #0]
      break;
 8008312:	e0f2      	b.n	80084fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	885b      	ldrh	r3, [r3, #2]
 8008318:	b2db      	uxtb	r3, r3
 800831a:	2b05      	cmp	r3, #5
 800831c:	f200 80ac 	bhi.w	8008478 <USBD_GetDescriptor+0x204>
 8008320:	a201      	add	r2, pc, #4	; (adr r2, 8008328 <USBD_GetDescriptor+0xb4>)
 8008322:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008326:	bf00      	nop
 8008328:	08008341 	.word	0x08008341
 800832c:	08008375 	.word	0x08008375
 8008330:	080083a9 	.word	0x080083a9
 8008334:	080083dd 	.word	0x080083dd
 8008338:	08008411 	.word	0x08008411
 800833c:	08008445 	.word	0x08008445
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	2b00      	cmp	r3, #0
 800834a:	d00b      	beq.n	8008364 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008352:	685b      	ldr	r3, [r3, #4]
 8008354:	687a      	ldr	r2, [r7, #4]
 8008356:	7c12      	ldrb	r2, [r2, #16]
 8008358:	f107 0108 	add.w	r1, r7, #8
 800835c:	4610      	mov	r0, r2
 800835e:	4798      	blx	r3
 8008360:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008362:	e091      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008364:	6839      	ldr	r1, [r7, #0]
 8008366:	6878      	ldr	r0, [r7, #4]
 8008368:	f000 fa97 	bl	800889a <USBD_CtlError>
            err++;
 800836c:	7afb      	ldrb	r3, [r7, #11]
 800836e:	3301      	adds	r3, #1
 8008370:	72fb      	strb	r3, [r7, #11]
          break;
 8008372:	e089      	b.n	8008488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8008374:	687b      	ldr	r3, [r7, #4]
 8008376:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800837a:	689b      	ldr	r3, [r3, #8]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d00b      	beq.n	8008398 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008386:	689b      	ldr	r3, [r3, #8]
 8008388:	687a      	ldr	r2, [r7, #4]
 800838a:	7c12      	ldrb	r2, [r2, #16]
 800838c:	f107 0108 	add.w	r1, r7, #8
 8008390:	4610      	mov	r0, r2
 8008392:	4798      	blx	r3
 8008394:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008396:	e077      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008398:	6839      	ldr	r1, [r7, #0]
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f000 fa7d 	bl	800889a <USBD_CtlError>
            err++;
 80083a0:	7afb      	ldrb	r3, [r7, #11]
 80083a2:	3301      	adds	r3, #1
 80083a4:	72fb      	strb	r3, [r7, #11]
          break;
 80083a6:	e06f      	b.n	8008488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083ae:	68db      	ldr	r3, [r3, #12]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d00b      	beq.n	80083cc <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083ba:	68db      	ldr	r3, [r3, #12]
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	7c12      	ldrb	r2, [r2, #16]
 80083c0:	f107 0108 	add.w	r1, r7, #8
 80083c4:	4610      	mov	r0, r2
 80083c6:	4798      	blx	r3
 80083c8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083ca:	e05d      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80083cc:	6839      	ldr	r1, [r7, #0]
 80083ce:	6878      	ldr	r0, [r7, #4]
 80083d0:	f000 fa63 	bl	800889a <USBD_CtlError>
            err++;
 80083d4:	7afb      	ldrb	r3, [r7, #11]
 80083d6:	3301      	adds	r3, #1
 80083d8:	72fb      	strb	r3, [r7, #11]
          break;
 80083da:	e055      	b.n	8008488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083e2:	691b      	ldr	r3, [r3, #16]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d00b      	beq.n	8008400 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 80083ee:	691b      	ldr	r3, [r3, #16]
 80083f0:	687a      	ldr	r2, [r7, #4]
 80083f2:	7c12      	ldrb	r2, [r2, #16]
 80083f4:	f107 0108 	add.w	r1, r7, #8
 80083f8:	4610      	mov	r0, r2
 80083fa:	4798      	blx	r3
 80083fc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80083fe:	e043      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008400:	6839      	ldr	r1, [r7, #0]
 8008402:	6878      	ldr	r0, [r7, #4]
 8008404:	f000 fa49 	bl	800889a <USBD_CtlError>
            err++;
 8008408:	7afb      	ldrb	r3, [r7, #11]
 800840a:	3301      	adds	r3, #1
 800840c:	72fb      	strb	r3, [r7, #11]
          break;
 800840e:	e03b      	b.n	8008488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008416:	695b      	ldr	r3, [r3, #20]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d00b      	beq.n	8008434 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008422:	695b      	ldr	r3, [r3, #20]
 8008424:	687a      	ldr	r2, [r7, #4]
 8008426:	7c12      	ldrb	r2, [r2, #16]
 8008428:	f107 0108 	add.w	r1, r7, #8
 800842c:	4610      	mov	r0, r2
 800842e:	4798      	blx	r3
 8008430:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008432:	e029      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008434:	6839      	ldr	r1, [r7, #0]
 8008436:	6878      	ldr	r0, [r7, #4]
 8008438:	f000 fa2f 	bl	800889a <USBD_CtlError>
            err++;
 800843c:	7afb      	ldrb	r3, [r7, #11]
 800843e:	3301      	adds	r3, #1
 8008440:	72fb      	strb	r3, [r7, #11]
          break;
 8008442:	e021      	b.n	8008488 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 800844a:	699b      	ldr	r3, [r3, #24]
 800844c:	2b00      	cmp	r3, #0
 800844e:	d00b      	beq.n	8008468 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	f8d3 32b0 	ldr.w	r3, [r3, #688]	; 0x2b0
 8008456:	699b      	ldr	r3, [r3, #24]
 8008458:	687a      	ldr	r2, [r7, #4]
 800845a:	7c12      	ldrb	r2, [r2, #16]
 800845c:	f107 0108 	add.w	r1, r7, #8
 8008460:	4610      	mov	r0, r2
 8008462:	4798      	blx	r3
 8008464:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8008466:	e00f      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8008468:	6839      	ldr	r1, [r7, #0]
 800846a:	6878      	ldr	r0, [r7, #4]
 800846c:	f000 fa15 	bl	800889a <USBD_CtlError>
            err++;
 8008470:	7afb      	ldrb	r3, [r7, #11]
 8008472:	3301      	adds	r3, #1
 8008474:	72fb      	strb	r3, [r7, #11]
          break;
 8008476:	e007      	b.n	8008488 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8008478:	6839      	ldr	r1, [r7, #0]
 800847a:	6878      	ldr	r0, [r7, #4]
 800847c:	f000 fa0d 	bl	800889a <USBD_CtlError>
          err++;
 8008480:	7afb      	ldrb	r3, [r7, #11]
 8008482:	3301      	adds	r3, #1
 8008484:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8008486:	e038      	b.n	80084fa <USBD_GetDescriptor+0x286>
 8008488:	e037      	b.n	80084fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	7c1b      	ldrb	r3, [r3, #16]
 800848e:	2b00      	cmp	r3, #0
 8008490:	d109      	bne.n	80084a6 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8008492:	687b      	ldr	r3, [r7, #4]
 8008494:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 8008498:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800849a:	f107 0208 	add.w	r2, r7, #8
 800849e:	4610      	mov	r0, r2
 80084a0:	4798      	blx	r3
 80084a2:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80084a4:	e029      	b.n	80084fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80084a6:	6839      	ldr	r1, [r7, #0]
 80084a8:	6878      	ldr	r0, [r7, #4]
 80084aa:	f000 f9f6 	bl	800889a <USBD_CtlError>
        err++;
 80084ae:	7afb      	ldrb	r3, [r7, #11]
 80084b0:	3301      	adds	r3, #1
 80084b2:	72fb      	strb	r3, [r7, #11]
      break;
 80084b4:	e021      	b.n	80084fa <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	7c1b      	ldrb	r3, [r3, #16]
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	d10d      	bne.n	80084da <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 80084c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80084c6:	f107 0208 	add.w	r2, r7, #8
 80084ca:	4610      	mov	r0, r2
 80084cc:	4798      	blx	r3
 80084ce:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80084d0:	68fb      	ldr	r3, [r7, #12]
 80084d2:	3301      	adds	r3, #1
 80084d4:	2207      	movs	r2, #7
 80084d6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80084d8:	e00f      	b.n	80084fa <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 80084da:	6839      	ldr	r1, [r7, #0]
 80084dc:	6878      	ldr	r0, [r7, #4]
 80084de:	f000 f9dc 	bl	800889a <USBD_CtlError>
        err++;
 80084e2:	7afb      	ldrb	r3, [r7, #11]
 80084e4:	3301      	adds	r3, #1
 80084e6:	72fb      	strb	r3, [r7, #11]
      break;
 80084e8:	e007      	b.n	80084fa <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 80084ea:	6839      	ldr	r1, [r7, #0]
 80084ec:	6878      	ldr	r0, [r7, #4]
 80084ee:	f000 f9d4 	bl	800889a <USBD_CtlError>
      err++;
 80084f2:	7afb      	ldrb	r3, [r7, #11]
 80084f4:	3301      	adds	r3, #1
 80084f6:	72fb      	strb	r3, [r7, #11]
      break;
 80084f8:	bf00      	nop
  }

  if (err != 0U)
 80084fa:	7afb      	ldrb	r3, [r7, #11]
 80084fc:	2b00      	cmp	r3, #0
 80084fe:	d11c      	bne.n	800853a <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8008500:	893b      	ldrh	r3, [r7, #8]
 8008502:	2b00      	cmp	r3, #0
 8008504:	d011      	beq.n	800852a <USBD_GetDescriptor+0x2b6>
 8008506:	683b      	ldr	r3, [r7, #0]
 8008508:	88db      	ldrh	r3, [r3, #6]
 800850a:	2b00      	cmp	r3, #0
 800850c:	d00d      	beq.n	800852a <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 800850e:	683b      	ldr	r3, [r7, #0]
 8008510:	88da      	ldrh	r2, [r3, #6]
 8008512:	893b      	ldrh	r3, [r7, #8]
 8008514:	4293      	cmp	r3, r2
 8008516:	bf28      	it	cs
 8008518:	4613      	movcs	r3, r2
 800851a:	b29b      	uxth	r3, r3
 800851c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800851e:	893b      	ldrh	r3, [r7, #8]
 8008520:	461a      	mov	r2, r3
 8008522:	68f9      	ldr	r1, [r7, #12]
 8008524:	6878      	ldr	r0, [r7, #4]
 8008526:	f000 fa22 	bl	800896e <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 800852a:	683b      	ldr	r3, [r7, #0]
 800852c:	88db      	ldrh	r3, [r3, #6]
 800852e:	2b00      	cmp	r3, #0
 8008530:	d104      	bne.n	800853c <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8008532:	6878      	ldr	r0, [r7, #4]
 8008534:	f000 fa79 	bl	8008a2a <USBD_CtlSendStatus>
 8008538:	e000      	b.n	800853c <USBD_GetDescriptor+0x2c8>
    return;
 800853a:	bf00      	nop
    }
  }
}
 800853c:	3710      	adds	r7, #16
 800853e:	46bd      	mov	sp, r7
 8008540:	bd80      	pop	{r7, pc}
 8008542:	bf00      	nop

08008544 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8008544:	b580      	push	{r7, lr}
 8008546:	b084      	sub	sp, #16
 8008548:	af00      	add	r7, sp, #0
 800854a:	6078      	str	r0, [r7, #4]
 800854c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800854e:	683b      	ldr	r3, [r7, #0]
 8008550:	889b      	ldrh	r3, [r3, #4]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d130      	bne.n	80085b8 <USBD_SetAddress+0x74>
 8008556:	683b      	ldr	r3, [r7, #0]
 8008558:	88db      	ldrh	r3, [r3, #6]
 800855a:	2b00      	cmp	r3, #0
 800855c:	d12c      	bne.n	80085b8 <USBD_SetAddress+0x74>
 800855e:	683b      	ldr	r3, [r7, #0]
 8008560:	885b      	ldrh	r3, [r3, #2]
 8008562:	2b7f      	cmp	r3, #127	; 0x7f
 8008564:	d828      	bhi.n	80085b8 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008566:	683b      	ldr	r3, [r7, #0]
 8008568:	885b      	ldrh	r3, [r3, #2]
 800856a:	b2db      	uxtb	r3, r3
 800856c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008570:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008578:	2b03      	cmp	r3, #3
 800857a:	d104      	bne.n	8008586 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800857c:	6839      	ldr	r1, [r7, #0]
 800857e:	6878      	ldr	r0, [r7, #4]
 8008580:	f000 f98b 	bl	800889a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008584:	e01d      	b.n	80085c2 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	7bfa      	ldrb	r2, [r7, #15]
 800858a:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 800858e:	7bfb      	ldrb	r3, [r7, #15]
 8008590:	4619      	mov	r1, r3
 8008592:	6878      	ldr	r0, [r7, #4]
 8008594:	f000 fe5a 	bl	800924c <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8008598:	6878      	ldr	r0, [r7, #4]
 800859a:	f000 fa46 	bl	8008a2a <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800859e:	7bfb      	ldrb	r3, [r7, #15]
 80085a0:	2b00      	cmp	r3, #0
 80085a2:	d004      	beq.n	80085ae <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80085a4:	687b      	ldr	r3, [r7, #4]
 80085a6:	2202      	movs	r2, #2
 80085a8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085ac:	e009      	b.n	80085c2 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80085ae:	687b      	ldr	r3, [r7, #4]
 80085b0:	2201      	movs	r2, #1
 80085b2:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b6:	e004      	b.n	80085c2 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80085b8:	6839      	ldr	r1, [r7, #0]
 80085ba:	6878      	ldr	r0, [r7, #4]
 80085bc:	f000 f96d 	bl	800889a <USBD_CtlError>
  }
}
 80085c0:	bf00      	nop
 80085c2:	bf00      	nop
 80085c4:	3710      	adds	r7, #16
 80085c6:	46bd      	mov	sp, r7
 80085c8:	bd80      	pop	{r7, pc}
	...

080085cc <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80085cc:	b580      	push	{r7, lr}
 80085ce:	b082      	sub	sp, #8
 80085d0:	af00      	add	r7, sp, #0
 80085d2:	6078      	str	r0, [r7, #4]
 80085d4:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80085d6:	683b      	ldr	r3, [r7, #0]
 80085d8:	885b      	ldrh	r3, [r3, #2]
 80085da:	b2da      	uxtb	r2, r3
 80085dc:	4b41      	ldr	r3, [pc, #260]	; (80086e4 <USBD_SetConfig+0x118>)
 80085de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80085e0:	4b40      	ldr	r3, [pc, #256]	; (80086e4 <USBD_SetConfig+0x118>)
 80085e2:	781b      	ldrb	r3, [r3, #0]
 80085e4:	2b01      	cmp	r3, #1
 80085e6:	d904      	bls.n	80085f2 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 80085e8:	6839      	ldr	r1, [r7, #0]
 80085ea:	6878      	ldr	r0, [r7, #4]
 80085ec:	f000 f955 	bl	800889a <USBD_CtlError>
 80085f0:	e075      	b.n	80086de <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80085f8:	2b02      	cmp	r3, #2
 80085fa:	d002      	beq.n	8008602 <USBD_SetConfig+0x36>
 80085fc:	2b03      	cmp	r3, #3
 80085fe:	d023      	beq.n	8008648 <USBD_SetConfig+0x7c>
 8008600:	e062      	b.n	80086c8 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8008602:	4b38      	ldr	r3, [pc, #224]	; (80086e4 <USBD_SetConfig+0x118>)
 8008604:	781b      	ldrb	r3, [r3, #0]
 8008606:	2b00      	cmp	r3, #0
 8008608:	d01a      	beq.n	8008640 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 800860a:	4b36      	ldr	r3, [pc, #216]	; (80086e4 <USBD_SetConfig+0x118>)
 800860c:	781b      	ldrb	r3, [r3, #0]
 800860e:	461a      	mov	r2, r3
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008614:	687b      	ldr	r3, [r7, #4]
 8008616:	2203      	movs	r2, #3
 8008618:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800861c:	4b31      	ldr	r3, [pc, #196]	; (80086e4 <USBD_SetConfig+0x118>)
 800861e:	781b      	ldrb	r3, [r3, #0]
 8008620:	4619      	mov	r1, r3
 8008622:	6878      	ldr	r0, [r7, #4]
 8008624:	f7ff f9e7 	bl	80079f6 <USBD_SetClassConfig>
 8008628:	4603      	mov	r3, r0
 800862a:	2b02      	cmp	r3, #2
 800862c:	d104      	bne.n	8008638 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 800862e:	6839      	ldr	r1, [r7, #0]
 8008630:	6878      	ldr	r0, [r7, #4]
 8008632:	f000 f932 	bl	800889a <USBD_CtlError>
            return;
 8008636:	e052      	b.n	80086de <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8008638:	6878      	ldr	r0, [r7, #4]
 800863a:	f000 f9f6 	bl	8008a2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 800863e:	e04e      	b.n	80086de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8008640:	6878      	ldr	r0, [r7, #4]
 8008642:	f000 f9f2 	bl	8008a2a <USBD_CtlSendStatus>
        break;
 8008646:	e04a      	b.n	80086de <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8008648:	4b26      	ldr	r3, [pc, #152]	; (80086e4 <USBD_SetConfig+0x118>)
 800864a:	781b      	ldrb	r3, [r3, #0]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d112      	bne.n	8008676 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008650:	687b      	ldr	r3, [r7, #4]
 8008652:	2202      	movs	r2, #2
 8008654:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
          pdev->dev_config = cfgidx;
 8008658:	4b22      	ldr	r3, [pc, #136]	; (80086e4 <USBD_SetConfig+0x118>)
 800865a:	781b      	ldrb	r3, [r3, #0]
 800865c:	461a      	mov	r2, r3
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8008662:	4b20      	ldr	r3, [pc, #128]	; (80086e4 <USBD_SetConfig+0x118>)
 8008664:	781b      	ldrb	r3, [r3, #0]
 8008666:	4619      	mov	r1, r3
 8008668:	6878      	ldr	r0, [r7, #4]
 800866a:	f7ff f9e3 	bl	8007a34 <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 800866e:	6878      	ldr	r0, [r7, #4]
 8008670:	f000 f9db 	bl	8008a2a <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8008674:	e033      	b.n	80086de <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8008676:	4b1b      	ldr	r3, [pc, #108]	; (80086e4 <USBD_SetConfig+0x118>)
 8008678:	781b      	ldrb	r3, [r3, #0]
 800867a:	461a      	mov	r2, r3
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	685b      	ldr	r3, [r3, #4]
 8008680:	429a      	cmp	r2, r3
 8008682:	d01d      	beq.n	80086c0 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	685b      	ldr	r3, [r3, #4]
 8008688:	b2db      	uxtb	r3, r3
 800868a:	4619      	mov	r1, r3
 800868c:	6878      	ldr	r0, [r7, #4]
 800868e:	f7ff f9d1 	bl	8007a34 <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8008692:	4b14      	ldr	r3, [pc, #80]	; (80086e4 <USBD_SetConfig+0x118>)
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	461a      	mov	r2, r3
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 800869c:	4b11      	ldr	r3, [pc, #68]	; (80086e4 <USBD_SetConfig+0x118>)
 800869e:	781b      	ldrb	r3, [r3, #0]
 80086a0:	4619      	mov	r1, r3
 80086a2:	6878      	ldr	r0, [r7, #4]
 80086a4:	f7ff f9a7 	bl	80079f6 <USBD_SetClassConfig>
 80086a8:	4603      	mov	r3, r0
 80086aa:	2b02      	cmp	r3, #2
 80086ac:	d104      	bne.n	80086b8 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 80086ae:	6839      	ldr	r1, [r7, #0]
 80086b0:	6878      	ldr	r0, [r7, #4]
 80086b2:	f000 f8f2 	bl	800889a <USBD_CtlError>
            return;
 80086b6:	e012      	b.n	80086de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80086b8:	6878      	ldr	r0, [r7, #4]
 80086ba:	f000 f9b6 	bl	8008a2a <USBD_CtlSendStatus>
        break;
 80086be:	e00e      	b.n	80086de <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 80086c0:	6878      	ldr	r0, [r7, #4]
 80086c2:	f000 f9b2 	bl	8008a2a <USBD_CtlSendStatus>
        break;
 80086c6:	e00a      	b.n	80086de <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 80086c8:	6839      	ldr	r1, [r7, #0]
 80086ca:	6878      	ldr	r0, [r7, #4]
 80086cc:	f000 f8e5 	bl	800889a <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 80086d0:	4b04      	ldr	r3, [pc, #16]	; (80086e4 <USBD_SetConfig+0x118>)
 80086d2:	781b      	ldrb	r3, [r3, #0]
 80086d4:	4619      	mov	r1, r3
 80086d6:	6878      	ldr	r0, [r7, #4]
 80086d8:	f7ff f9ac 	bl	8007a34 <USBD_ClrClassConfig>
        break;
 80086dc:	bf00      	nop
    }
  }
}
 80086de:	3708      	adds	r7, #8
 80086e0:	46bd      	mov	sp, r7
 80086e2:	bd80      	pop	{r7, pc}
 80086e4:	2000038c 	.word	0x2000038c

080086e8 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80086e8:	b580      	push	{r7, lr}
 80086ea:	b082      	sub	sp, #8
 80086ec:	af00      	add	r7, sp, #0
 80086ee:	6078      	str	r0, [r7, #4]
 80086f0:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80086f2:	683b      	ldr	r3, [r7, #0]
 80086f4:	88db      	ldrh	r3, [r3, #6]
 80086f6:	2b01      	cmp	r3, #1
 80086f8:	d004      	beq.n	8008704 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80086fa:	6839      	ldr	r1, [r7, #0]
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f000 f8cc 	bl	800889a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008702:	e022      	b.n	800874a <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800870a:	2b02      	cmp	r3, #2
 800870c:	dc02      	bgt.n	8008714 <USBD_GetConfig+0x2c>
 800870e:	2b00      	cmp	r3, #0
 8008710:	dc03      	bgt.n	800871a <USBD_GetConfig+0x32>
 8008712:	e015      	b.n	8008740 <USBD_GetConfig+0x58>
 8008714:	2b03      	cmp	r3, #3
 8008716:	d00b      	beq.n	8008730 <USBD_GetConfig+0x48>
 8008718:	e012      	b.n	8008740 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2200      	movs	r2, #0
 800871e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	3308      	adds	r3, #8
 8008724:	2201      	movs	r2, #1
 8008726:	4619      	mov	r1, r3
 8008728:	6878      	ldr	r0, [r7, #4]
 800872a:	f000 f920 	bl	800896e <USBD_CtlSendData>
        break;
 800872e:	e00c      	b.n	800874a <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	3304      	adds	r3, #4
 8008734:	2201      	movs	r2, #1
 8008736:	4619      	mov	r1, r3
 8008738:	6878      	ldr	r0, [r7, #4]
 800873a:	f000 f918 	bl	800896e <USBD_CtlSendData>
        break;
 800873e:	e004      	b.n	800874a <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8008740:	6839      	ldr	r1, [r7, #0]
 8008742:	6878      	ldr	r0, [r7, #4]
 8008744:	f000 f8a9 	bl	800889a <USBD_CtlError>
        break;
 8008748:	bf00      	nop
}
 800874a:	bf00      	nop
 800874c:	3708      	adds	r7, #8
 800874e:	46bd      	mov	sp, r7
 8008750:	bd80      	pop	{r7, pc}

08008752 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008752:	b580      	push	{r7, lr}
 8008754:	b082      	sub	sp, #8
 8008756:	af00      	add	r7, sp, #0
 8008758:	6078      	str	r0, [r7, #4]
 800875a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8008762:	3b01      	subs	r3, #1
 8008764:	2b02      	cmp	r3, #2
 8008766:	d81e      	bhi.n	80087a6 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8008768:	683b      	ldr	r3, [r7, #0]
 800876a:	88db      	ldrh	r3, [r3, #6]
 800876c:	2b02      	cmp	r3, #2
 800876e:	d004      	beq.n	800877a <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8008770:	6839      	ldr	r1, [r7, #0]
 8008772:	6878      	ldr	r0, [r7, #4]
 8008774:	f000 f891 	bl	800889a <USBD_CtlError>
        break;
 8008778:	e01a      	b.n	80087b0 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	2201      	movs	r2, #1
 800877e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 8008786:	2b00      	cmp	r3, #0
 8008788:	d005      	beq.n	8008796 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800878a:	687b      	ldr	r3, [r7, #4]
 800878c:	68db      	ldr	r3, [r3, #12]
 800878e:	f043 0202 	orr.w	r2, r3, #2
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	330c      	adds	r3, #12
 800879a:	2202      	movs	r2, #2
 800879c:	4619      	mov	r1, r3
 800879e:	6878      	ldr	r0, [r7, #4]
 80087a0:	f000 f8e5 	bl	800896e <USBD_CtlSendData>
      break;
 80087a4:	e004      	b.n	80087b0 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 80087a6:	6839      	ldr	r1, [r7, #0]
 80087a8:	6878      	ldr	r0, [r7, #4]
 80087aa:	f000 f876 	bl	800889a <USBD_CtlError>
      break;
 80087ae:	bf00      	nop
  }
}
 80087b0:	bf00      	nop
 80087b2:	3708      	adds	r7, #8
 80087b4:	46bd      	mov	sp, r7
 80087b6:	bd80      	pop	{r7, pc}

080087b8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80087b8:	b580      	push	{r7, lr}
 80087ba:	b082      	sub	sp, #8
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
 80087c0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	885b      	ldrh	r3, [r3, #2]
 80087c6:	2b01      	cmp	r3, #1
 80087c8:	d106      	bne.n	80087d8 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	2201      	movs	r2, #1
 80087ce:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    USBD_CtlSendStatus(pdev);
 80087d2:	6878      	ldr	r0, [r7, #4]
 80087d4:	f000 f929 	bl	8008a2a <USBD_CtlSendStatus>
  }
}
 80087d8:	bf00      	nop
 80087da:	3708      	adds	r7, #8
 80087dc:	46bd      	mov	sp, r7
 80087de:	bd80      	pop	{r7, pc}

080087e0 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 80087e0:	b580      	push	{r7, lr}
 80087e2:	b082      	sub	sp, #8
 80087e4:	af00      	add	r7, sp, #0
 80087e6:	6078      	str	r0, [r7, #4]
 80087e8:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80087f0:	3b01      	subs	r3, #1
 80087f2:	2b02      	cmp	r3, #2
 80087f4:	d80b      	bhi.n	800880e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80087f6:	683b      	ldr	r3, [r7, #0]
 80087f8:	885b      	ldrh	r3, [r3, #2]
 80087fa:	2b01      	cmp	r3, #1
 80087fc:	d10c      	bne.n	8008818 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	2200      	movs	r2, #0
 8008802:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        USBD_CtlSendStatus(pdev);
 8008806:	6878      	ldr	r0, [r7, #4]
 8008808:	f000 f90f 	bl	8008a2a <USBD_CtlSendStatus>
      }
      break;
 800880c:	e004      	b.n	8008818 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800880e:	6839      	ldr	r1, [r7, #0]
 8008810:	6878      	ldr	r0, [r7, #4]
 8008812:	f000 f842 	bl	800889a <USBD_CtlError>
      break;
 8008816:	e000      	b.n	800881a <USBD_ClrFeature+0x3a>
      break;
 8008818:	bf00      	nop
  }
}
 800881a:	bf00      	nop
 800881c:	3708      	adds	r7, #8
 800881e:	46bd      	mov	sp, r7
 8008820:	bd80      	pop	{r7, pc}

08008822 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008822:	b480      	push	{r7}
 8008824:	b083      	sub	sp, #12
 8008826:	af00      	add	r7, sp, #0
 8008828:	6078      	str	r0, [r7, #4]
 800882a:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 800882c:	683b      	ldr	r3, [r7, #0]
 800882e:	781a      	ldrb	r2, [r3, #0]
 8008830:	687b      	ldr	r3, [r7, #4]
 8008832:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	785a      	ldrb	r2, [r3, #1]
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 800883c:	683b      	ldr	r3, [r7, #0]
 800883e:	3302      	adds	r3, #2
 8008840:	781b      	ldrb	r3, [r3, #0]
 8008842:	b29a      	uxth	r2, r3
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	3303      	adds	r3, #3
 8008848:	781b      	ldrb	r3, [r3, #0]
 800884a:	b29b      	uxth	r3, r3
 800884c:	021b      	lsls	r3, r3, #8
 800884e:	b29b      	uxth	r3, r3
 8008850:	4413      	add	r3, r2
 8008852:	b29a      	uxth	r2, r3
 8008854:	687b      	ldr	r3, [r7, #4]
 8008856:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	3304      	adds	r3, #4
 800885c:	781b      	ldrb	r3, [r3, #0]
 800885e:	b29a      	uxth	r2, r3
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	3305      	adds	r3, #5
 8008864:	781b      	ldrb	r3, [r3, #0]
 8008866:	b29b      	uxth	r3, r3
 8008868:	021b      	lsls	r3, r3, #8
 800886a:	b29b      	uxth	r3, r3
 800886c:	4413      	add	r3, r2
 800886e:	b29a      	uxth	r2, r3
 8008870:	687b      	ldr	r3, [r7, #4]
 8008872:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	3306      	adds	r3, #6
 8008878:	781b      	ldrb	r3, [r3, #0]
 800887a:	b29a      	uxth	r2, r3
 800887c:	683b      	ldr	r3, [r7, #0]
 800887e:	3307      	adds	r3, #7
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	b29b      	uxth	r3, r3
 8008884:	021b      	lsls	r3, r3, #8
 8008886:	b29b      	uxth	r3, r3
 8008888:	4413      	add	r3, r2
 800888a:	b29a      	uxth	r2, r3
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	80da      	strh	r2, [r3, #6]

}
 8008890:	bf00      	nop
 8008892:	370c      	adds	r7, #12
 8008894:	46bd      	mov	sp, r7
 8008896:	bc80      	pop	{r7}
 8008898:	4770      	bx	lr

0800889a <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800889a:	b580      	push	{r7, lr}
 800889c:	b082      	sub	sp, #8
 800889e:	af00      	add	r7, sp, #0
 80088a0:	6078      	str	r0, [r7, #4]
 80088a2:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 80088a4:	2180      	movs	r1, #128	; 0x80
 80088a6:	6878      	ldr	r0, [r7, #4]
 80088a8:	f000 fc66 	bl	8009178 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 80088ac:	2100      	movs	r1, #0
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 fc62 	bl	8009178 <USBD_LL_StallEP>
}
 80088b4:	bf00      	nop
 80088b6:	3708      	adds	r7, #8
 80088b8:	46bd      	mov	sp, r7
 80088ba:	bd80      	pop	{r7, pc}

080088bc <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80088bc:	b580      	push	{r7, lr}
 80088be:	b086      	sub	sp, #24
 80088c0:	af00      	add	r7, sp, #0
 80088c2:	60f8      	str	r0, [r7, #12]
 80088c4:	60b9      	str	r1, [r7, #8]
 80088c6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80088c8:	2300      	movs	r3, #0
 80088ca:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 80088cc:	68fb      	ldr	r3, [r7, #12]
 80088ce:	2b00      	cmp	r3, #0
 80088d0:	d032      	beq.n	8008938 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 80088d2:	68f8      	ldr	r0, [r7, #12]
 80088d4:	f000 f834 	bl	8008940 <USBD_GetLen>
 80088d8:	4603      	mov	r3, r0
 80088da:	3301      	adds	r3, #1
 80088dc:	b29b      	uxth	r3, r3
 80088de:	005b      	lsls	r3, r3, #1
 80088e0:	b29a      	uxth	r2, r3
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 80088e6:	7dfb      	ldrb	r3, [r7, #23]
 80088e8:	1c5a      	adds	r2, r3, #1
 80088ea:	75fa      	strb	r2, [r7, #23]
 80088ec:	461a      	mov	r2, r3
 80088ee:	68bb      	ldr	r3, [r7, #8]
 80088f0:	4413      	add	r3, r2
 80088f2:	687a      	ldr	r2, [r7, #4]
 80088f4:	7812      	ldrb	r2, [r2, #0]
 80088f6:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 80088f8:	7dfb      	ldrb	r3, [r7, #23]
 80088fa:	1c5a      	adds	r2, r3, #1
 80088fc:	75fa      	strb	r2, [r7, #23]
 80088fe:	461a      	mov	r2, r3
 8008900:	68bb      	ldr	r3, [r7, #8]
 8008902:	4413      	add	r3, r2
 8008904:	2203      	movs	r2, #3
 8008906:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 8008908:	e012      	b.n	8008930 <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800890a:	68fb      	ldr	r3, [r7, #12]
 800890c:	1c5a      	adds	r2, r3, #1
 800890e:	60fa      	str	r2, [r7, #12]
 8008910:	7dfa      	ldrb	r2, [r7, #23]
 8008912:	1c51      	adds	r1, r2, #1
 8008914:	75f9      	strb	r1, [r7, #23]
 8008916:	4611      	mov	r1, r2
 8008918:	68ba      	ldr	r2, [r7, #8]
 800891a:	440a      	add	r2, r1
 800891c:	781b      	ldrb	r3, [r3, #0]
 800891e:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 8008920:	7dfb      	ldrb	r3, [r7, #23]
 8008922:	1c5a      	adds	r2, r3, #1
 8008924:	75fa      	strb	r2, [r7, #23]
 8008926:	461a      	mov	r2, r3
 8008928:	68bb      	ldr	r3, [r7, #8]
 800892a:	4413      	add	r3, r2
 800892c:	2200      	movs	r2, #0
 800892e:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	781b      	ldrb	r3, [r3, #0]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d1e8      	bne.n	800890a <USBD_GetString+0x4e>
    }
  }
}
 8008938:	bf00      	nop
 800893a:	3718      	adds	r7, #24
 800893c:	46bd      	mov	sp, r7
 800893e:	bd80      	pop	{r7, pc}

08008940 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8008940:	b480      	push	{r7}
 8008942:	b085      	sub	sp, #20
 8008944:	af00      	add	r7, sp, #0
 8008946:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8008948:	2300      	movs	r3, #0
 800894a:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800894c:	e005      	b.n	800895a <USBD_GetLen+0x1a>
  {
    len++;
 800894e:	7bfb      	ldrb	r3, [r7, #15]
 8008950:	3301      	adds	r3, #1
 8008952:	73fb      	strb	r3, [r7, #15]
    buf++;
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	3301      	adds	r3, #1
 8008958:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	781b      	ldrb	r3, [r3, #0]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d1f5      	bne.n	800894e <USBD_GetLen+0xe>
  }

  return len;
 8008962:	7bfb      	ldrb	r3, [r7, #15]
}
 8008964:	4618      	mov	r0, r3
 8008966:	3714      	adds	r7, #20
 8008968:	46bd      	mov	sp, r7
 800896a:	bc80      	pop	{r7}
 800896c:	4770      	bx	lr

0800896e <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800896e:	b580      	push	{r7, lr}
 8008970:	b084      	sub	sp, #16
 8008972:	af00      	add	r7, sp, #0
 8008974:	60f8      	str	r0, [r7, #12]
 8008976:	60b9      	str	r1, [r7, #8]
 8008978:	4613      	mov	r3, r2
 800897a:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800897c:	68fb      	ldr	r3, [r7, #12]
 800897e:	2202      	movs	r2, #2
 8008980:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 8008984:	88fa      	ldrh	r2, [r7, #6]
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800898a:	88fa      	ldrh	r2, [r7, #6]
 800898c:	68fb      	ldr	r3, [r7, #12]
 800898e:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8008990:	88fb      	ldrh	r3, [r7, #6]
 8008992:	68ba      	ldr	r2, [r7, #8]
 8008994:	2100      	movs	r1, #0
 8008996:	68f8      	ldr	r0, [r7, #12]
 8008998:	f000 fc77 	bl	800928a <USBD_LL_Transmit>

  return USBD_OK;
 800899c:	2300      	movs	r3, #0
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3710      	adds	r7, #16
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}

080089a6 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 80089a6:	b580      	push	{r7, lr}
 80089a8:	b084      	sub	sp, #16
 80089aa:	af00      	add	r7, sp, #0
 80089ac:	60f8      	str	r0, [r7, #12]
 80089ae:	60b9      	str	r1, [r7, #8]
 80089b0:	4613      	mov	r3, r2
 80089b2:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 80089b4:	88fb      	ldrh	r3, [r7, #6]
 80089b6:	68ba      	ldr	r2, [r7, #8]
 80089b8:	2100      	movs	r1, #0
 80089ba:	68f8      	ldr	r0, [r7, #12]
 80089bc:	f000 fc65 	bl	800928a <USBD_LL_Transmit>

  return USBD_OK;
 80089c0:	2300      	movs	r3, #0
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3710      	adds	r7, #16
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}

080089ca <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 80089ca:	b580      	push	{r7, lr}
 80089cc:	b084      	sub	sp, #16
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	60f8      	str	r0, [r7, #12]
 80089d2:	60b9      	str	r1, [r7, #8]
 80089d4:	4613      	mov	r3, r2
 80089d6:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 80089d8:	68fb      	ldr	r3, [r7, #12]
 80089da:	2203      	movs	r2, #3
 80089dc:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 80089e0:	88fa      	ldrh	r2, [r7, #6]
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
  pdev->ep_out[0].rem_length   = len;
 80089e8:	88fa      	ldrh	r2, [r7, #6]
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80089f0:	88fb      	ldrh	r3, [r7, #6]
 80089f2:	68ba      	ldr	r2, [r7, #8]
 80089f4:	2100      	movs	r1, #0
 80089f6:	68f8      	ldr	r0, [r7, #12]
 80089f8:	f000 fc6a 	bl	80092d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80089fc:	2300      	movs	r3, #0
}
 80089fe:	4618      	mov	r0, r3
 8008a00:	3710      	adds	r7, #16
 8008a02:	46bd      	mov	sp, r7
 8008a04:	bd80      	pop	{r7, pc}

08008a06 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 8008a06:	b580      	push	{r7, lr}
 8008a08:	b084      	sub	sp, #16
 8008a0a:	af00      	add	r7, sp, #0
 8008a0c:	60f8      	str	r0, [r7, #12]
 8008a0e:	60b9      	str	r1, [r7, #8]
 8008a10:	4613      	mov	r3, r2
 8008a12:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8008a14:	88fb      	ldrh	r3, [r7, #6]
 8008a16:	68ba      	ldr	r2, [r7, #8]
 8008a18:	2100      	movs	r1, #0
 8008a1a:	68f8      	ldr	r0, [r7, #12]
 8008a1c:	f000 fc58 	bl	80092d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a20:	2300      	movs	r3, #0
}
 8008a22:	4618      	mov	r0, r3
 8008a24:	3710      	adds	r7, #16
 8008a26:	46bd      	mov	sp, r7
 8008a28:	bd80      	pop	{r7, pc}

08008a2a <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8008a2a:	b580      	push	{r7, lr}
 8008a2c:	b082      	sub	sp, #8
 8008a2e:	af00      	add	r7, sp, #0
 8008a30:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	2204      	movs	r2, #4
 8008a36:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8008a3a:	2300      	movs	r3, #0
 8008a3c:	2200      	movs	r2, #0
 8008a3e:	2100      	movs	r1, #0
 8008a40:	6878      	ldr	r0, [r7, #4]
 8008a42:	f000 fc22 	bl	800928a <USBD_LL_Transmit>

  return USBD_OK;
 8008a46:	2300      	movs	r3, #0
}
 8008a48:	4618      	mov	r0, r3
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b082      	sub	sp, #8
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	2205      	movs	r2, #5
 8008a5c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008a60:	2300      	movs	r3, #0
 8008a62:	2200      	movs	r2, #0
 8008a64:	2100      	movs	r1, #0
 8008a66:	6878      	ldr	r0, [r7, #4]
 8008a68:	f000 fc32 	bl	80092d0 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8008a6c:	2300      	movs	r3, #0
}
 8008a6e:	4618      	mov	r0, r3
 8008a70:	3708      	adds	r7, #8
 8008a72:	46bd      	mov	sp, r7
 8008a74:	bd80      	pop	{r7, pc}
	...

08008a78 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008a7c:	2200      	movs	r2, #0
 8008a7e:	4912      	ldr	r1, [pc, #72]	; (8008ac8 <MX_USB_DEVICE_Init+0x50>)
 8008a80:	4812      	ldr	r0, [pc, #72]	; (8008acc <MX_USB_DEVICE_Init+0x54>)
 8008a82:	f7fe ff5e 	bl	8007942 <USBD_Init>
 8008a86:	4603      	mov	r3, r0
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	d001      	beq.n	8008a90 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008a8c:	f7f7 ff8c 	bl	80009a8 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 8008a90:	490f      	ldr	r1, [pc, #60]	; (8008ad0 <MX_USB_DEVICE_Init+0x58>)
 8008a92:	480e      	ldr	r0, [pc, #56]	; (8008acc <MX_USB_DEVICE_Init+0x54>)
 8008a94:	f7fe ff80 	bl	8007998 <USBD_RegisterClass>
 8008a98:	4603      	mov	r3, r0
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d001      	beq.n	8008aa2 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 8008a9e:	f7f7 ff83 	bl	80009a8 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 8008aa2:	490c      	ldr	r1, [pc, #48]	; (8008ad4 <MX_USB_DEVICE_Init+0x5c>)
 8008aa4:	4809      	ldr	r0, [pc, #36]	; (8008acc <MX_USB_DEVICE_Init+0x54>)
 8008aa6:	f7fe feb1 	bl	800780c <USBD_CDC_RegisterInterface>
 8008aaa:	4603      	mov	r3, r0
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d001      	beq.n	8008ab4 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 8008ab0:	f7f7 ff7a 	bl	80009a8 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008ab4:	4805      	ldr	r0, [pc, #20]	; (8008acc <MX_USB_DEVICE_Init+0x54>)
 8008ab6:	f7fe ff88 	bl	80079ca <USBD_Start>
 8008aba:	4603      	mov	r3, r0
 8008abc:	2b00      	cmp	r3, #0
 8008abe:	d001      	beq.n	8008ac4 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 8008ac0:	f7f7 ff72 	bl	80009a8 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008ac4:	bf00      	nop
 8008ac6:	bd80      	pop	{r7, pc}
 8008ac8:	20000134 	.word	0x20000134
 8008acc:	20000390 	.word	0x20000390
 8008ad0:	20000020 	.word	0x20000020
 8008ad4:	20000124 	.word	0x20000124

08008ad8 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008adc:	2200      	movs	r2, #0
 8008ade:	4905      	ldr	r1, [pc, #20]	; (8008af4 <CDC_Init_FS+0x1c>)
 8008ae0:	4805      	ldr	r0, [pc, #20]	; (8008af8 <CDC_Init_FS+0x20>)
 8008ae2:	f7fe fea9 	bl	8007838 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008ae6:	4905      	ldr	r1, [pc, #20]	; (8008afc <CDC_Init_FS+0x24>)
 8008ae8:	4803      	ldr	r0, [pc, #12]	; (8008af8 <CDC_Init_FS+0x20>)
 8008aea:	f7fe febe 	bl	800786a <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 8008aee:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 8008af0:	4618      	mov	r0, r3
 8008af2:	bd80      	pop	{r7, pc}
 8008af4:	20000a3c 	.word	0x20000a3c
 8008af8:	20000390 	.word	0x20000390
 8008afc:	20000654 	.word	0x20000654

08008b00 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 8008b00:	b480      	push	{r7}
 8008b02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008b04:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008b06:	4618      	mov	r0, r3
 8008b08:	46bd      	mov	sp, r7
 8008b0a:	bc80      	pop	{r7}
 8008b0c:	4770      	bx	lr
	...

08008b10 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 8008b10:	b480      	push	{r7}
 8008b12:	b083      	sub	sp, #12
 8008b14:	af00      	add	r7, sp, #0
 8008b16:	4603      	mov	r3, r0
 8008b18:	6039      	str	r1, [r7, #0]
 8008b1a:	71fb      	strb	r3, [r7, #7]
 8008b1c:	4613      	mov	r3, r2
 8008b1e:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 8008b20:	79fb      	ldrb	r3, [r7, #7]
 8008b22:	2b23      	cmp	r3, #35	; 0x23
 8008b24:	d84a      	bhi.n	8008bbc <CDC_Control_FS+0xac>
 8008b26:	a201      	add	r2, pc, #4	; (adr r2, 8008b2c <CDC_Control_FS+0x1c>)
 8008b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b2c:	08008bbd 	.word	0x08008bbd
 8008b30:	08008bbd 	.word	0x08008bbd
 8008b34:	08008bbd 	.word	0x08008bbd
 8008b38:	08008bbd 	.word	0x08008bbd
 8008b3c:	08008bbd 	.word	0x08008bbd
 8008b40:	08008bbd 	.word	0x08008bbd
 8008b44:	08008bbd 	.word	0x08008bbd
 8008b48:	08008bbd 	.word	0x08008bbd
 8008b4c:	08008bbd 	.word	0x08008bbd
 8008b50:	08008bbd 	.word	0x08008bbd
 8008b54:	08008bbd 	.word	0x08008bbd
 8008b58:	08008bbd 	.word	0x08008bbd
 8008b5c:	08008bbd 	.word	0x08008bbd
 8008b60:	08008bbd 	.word	0x08008bbd
 8008b64:	08008bbd 	.word	0x08008bbd
 8008b68:	08008bbd 	.word	0x08008bbd
 8008b6c:	08008bbd 	.word	0x08008bbd
 8008b70:	08008bbd 	.word	0x08008bbd
 8008b74:	08008bbd 	.word	0x08008bbd
 8008b78:	08008bbd 	.word	0x08008bbd
 8008b7c:	08008bbd 	.word	0x08008bbd
 8008b80:	08008bbd 	.word	0x08008bbd
 8008b84:	08008bbd 	.word	0x08008bbd
 8008b88:	08008bbd 	.word	0x08008bbd
 8008b8c:	08008bbd 	.word	0x08008bbd
 8008b90:	08008bbd 	.word	0x08008bbd
 8008b94:	08008bbd 	.word	0x08008bbd
 8008b98:	08008bbd 	.word	0x08008bbd
 8008b9c:	08008bbd 	.word	0x08008bbd
 8008ba0:	08008bbd 	.word	0x08008bbd
 8008ba4:	08008bbd 	.word	0x08008bbd
 8008ba8:	08008bbd 	.word	0x08008bbd
 8008bac:	08008bbd 	.word	0x08008bbd
 8008bb0:	08008bbd 	.word	0x08008bbd
 8008bb4:	08008bbd 	.word	0x08008bbd
 8008bb8:	08008bbd 	.word	0x08008bbd
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008bbc:	bf00      	nop
  }

  return (USBD_OK);
 8008bbe:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 8008bc0:	4618      	mov	r0, r3
 8008bc2:	370c      	adds	r7, #12
 8008bc4:	46bd      	mov	sp, r7
 8008bc6:	bc80      	pop	{r7}
 8008bc8:	4770      	bx	lr
 8008bca:	bf00      	nop

08008bcc <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008bcc:	b580      	push	{r7, lr}
 8008bce:	b084      	sub	sp, #16
 8008bd0:	af00      	add	r7, sp, #0
 8008bd2:	6078      	str	r0, [r7, #4]
 8008bd4:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008bd6:	6879      	ldr	r1, [r7, #4]
 8008bd8:	480d      	ldr	r0, [pc, #52]	; (8008c10 <CDC_Receive_FS+0x44>)
 8008bda:	f7fe fe46 	bl	800786a <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 8008bde:	480c      	ldr	r0, [pc, #48]	; (8008c10 <CDC_Receive_FS+0x44>)
 8008be0:	f7fe fe85 	bl	80078ee <USBD_CDC_ReceivePacket>
  uint8_t len = (uint8_t) *Len;
 8008be4:	683b      	ldr	r3, [r7, #0]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	73fb      	strb	r3, [r7, #15]
  memset(buffer, 0, 64);
 8008bea:	2240      	movs	r2, #64	; 0x40
 8008bec:	2100      	movs	r1, #0
 8008bee:	4809      	ldr	r0, [pc, #36]	; (8008c14 <CDC_Receive_FS+0x48>)
 8008bf0:	f000 fc28 	bl	8009444 <memset>
  memcpy(buffer, Buf, len);
 8008bf4:	7bfb      	ldrb	r3, [r7, #15]
 8008bf6:	461a      	mov	r2, r3
 8008bf8:	6879      	ldr	r1, [r7, #4]
 8008bfa:	4806      	ldr	r0, [pc, #24]	; (8008c14 <CDC_Receive_FS+0x48>)
 8008bfc:	f000 fc14 	bl	8009428 <memcpy>
  terminal_proses(buffer);
 8008c00:	4804      	ldr	r0, [pc, #16]	; (8008c14 <CDC_Receive_FS+0x48>)
 8008c02:	f7f8 f90d 	bl	8000e20 <terminal_proses>
  return (USBD_OK);
 8008c06:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	20000390 	.word	0x20000390
 8008c14:	20000214 	.word	0x20000214

08008c18 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 8008c18:	b580      	push	{r7, lr}
 8008c1a:	b084      	sub	sp, #16
 8008c1c:	af00      	add	r7, sp, #0
 8008c1e:	6078      	str	r0, [r7, #4]
 8008c20:	460b      	mov	r3, r1
 8008c22:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 8008c24:	2300      	movs	r3, #0
 8008c26:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 8008c28:	4b0d      	ldr	r3, [pc, #52]	; (8008c60 <CDC_Transmit_FS+0x48>)
 8008c2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8008c2e:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 8008c30:	68bb      	ldr	r3, [r7, #8]
 8008c32:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d001      	beq.n	8008c3e <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 8008c3a:	2301      	movs	r3, #1
 8008c3c:	e00b      	b.n	8008c56 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 8008c3e:	887b      	ldrh	r3, [r7, #2]
 8008c40:	461a      	mov	r2, r3
 8008c42:	6879      	ldr	r1, [r7, #4]
 8008c44:	4806      	ldr	r0, [pc, #24]	; (8008c60 <CDC_Transmit_FS+0x48>)
 8008c46:	f7fe fdf7 	bl	8007838 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 8008c4a:	4805      	ldr	r0, [pc, #20]	; (8008c60 <CDC_Transmit_FS+0x48>)
 8008c4c:	f7fe fe20 	bl	8007890 <USBD_CDC_TransmitPacket>
 8008c50:	4603      	mov	r3, r0
 8008c52:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 8008c54:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c56:	4618      	mov	r0, r3
 8008c58:	3710      	adds	r7, #16
 8008c5a:	46bd      	mov	sp, r7
 8008c5c:	bd80      	pop	{r7, pc}
 8008c5e:	bf00      	nop
 8008c60:	20000390 	.word	0x20000390

08008c64 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c64:	b480      	push	{r7}
 8008c66:	b083      	sub	sp, #12
 8008c68:	af00      	add	r7, sp, #0
 8008c6a:	4603      	mov	r3, r0
 8008c6c:	6039      	str	r1, [r7, #0]
 8008c6e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 8008c70:	683b      	ldr	r3, [r7, #0]
 8008c72:	2212      	movs	r2, #18
 8008c74:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 8008c76:	4b03      	ldr	r3, [pc, #12]	; (8008c84 <USBD_FS_DeviceDescriptor+0x20>)
}
 8008c78:	4618      	mov	r0, r3
 8008c7a:	370c      	adds	r7, #12
 8008c7c:	46bd      	mov	sp, r7
 8008c7e:	bc80      	pop	{r7}
 8008c80:	4770      	bx	lr
 8008c82:	bf00      	nop
 8008c84:	20000150 	.word	0x20000150

08008c88 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	4603      	mov	r3, r0
 8008c90:	6039      	str	r1, [r7, #0]
 8008c92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	2204      	movs	r2, #4
 8008c98:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 8008c9a:	4b03      	ldr	r3, [pc, #12]	; (8008ca8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 8008c9c:	4618      	mov	r0, r3
 8008c9e:	370c      	adds	r7, #12
 8008ca0:	46bd      	mov	sp, r7
 8008ca2:	bc80      	pop	{r7}
 8008ca4:	4770      	bx	lr
 8008ca6:	bf00      	nop
 8008ca8:	20000164 	.word	0x20000164

08008cac <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b082      	sub	sp, #8
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	4603      	mov	r3, r0
 8008cb4:	6039      	str	r1, [r7, #0]
 8008cb6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008cb8:	79fb      	ldrb	r3, [r7, #7]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d105      	bne.n	8008cca <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cbe:	683a      	ldr	r2, [r7, #0]
 8008cc0:	4907      	ldr	r1, [pc, #28]	; (8008ce0 <USBD_FS_ProductStrDescriptor+0x34>)
 8008cc2:	4808      	ldr	r0, [pc, #32]	; (8008ce4 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cc4:	f7ff fdfa 	bl	80088bc <USBD_GetString>
 8008cc8:	e004      	b.n	8008cd4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 8008cca:	683a      	ldr	r2, [r7, #0]
 8008ccc:	4904      	ldr	r1, [pc, #16]	; (8008ce0 <USBD_FS_ProductStrDescriptor+0x34>)
 8008cce:	4805      	ldr	r0, [pc, #20]	; (8008ce4 <USBD_FS_ProductStrDescriptor+0x38>)
 8008cd0:	f7ff fdf4 	bl	80088bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008cd4:	4b02      	ldr	r3, [pc, #8]	; (8008ce0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	3708      	adds	r7, #8
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}
 8008cde:	bf00      	nop
 8008ce0:	20000e24 	.word	0x20000e24
 8008ce4:	0800b30c 	.word	0x0800b30c

08008ce8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008ce8:	b580      	push	{r7, lr}
 8008cea:	b082      	sub	sp, #8
 8008cec:	af00      	add	r7, sp, #0
 8008cee:	4603      	mov	r3, r0
 8008cf0:	6039      	str	r1, [r7, #0]
 8008cf2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008cf4:	683a      	ldr	r2, [r7, #0]
 8008cf6:	4904      	ldr	r1, [pc, #16]	; (8008d08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008cf8:	4804      	ldr	r0, [pc, #16]	; (8008d0c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 8008cfa:	f7ff fddf 	bl	80088bc <USBD_GetString>
  return USBD_StrDesc;
 8008cfe:	4b02      	ldr	r3, [pc, #8]	; (8008d08 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008d00:	4618      	mov	r0, r3
 8008d02:	3708      	adds	r7, #8
 8008d04:	46bd      	mov	sp, r7
 8008d06:	bd80      	pop	{r7, pc}
 8008d08:	20000e24 	.word	0x20000e24
 8008d0c:	0800b324 	.word	0x0800b324

08008d10 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d10:	b580      	push	{r7, lr}
 8008d12:	b082      	sub	sp, #8
 8008d14:	af00      	add	r7, sp, #0
 8008d16:	4603      	mov	r3, r0
 8008d18:	6039      	str	r1, [r7, #0]
 8008d1a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 8008d1c:	683b      	ldr	r3, [r7, #0]
 8008d1e:	221a      	movs	r2, #26
 8008d20:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008d22:	f000 f843 	bl	8008dac <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008d26:	4b02      	ldr	r3, [pc, #8]	; (8008d30 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008d28:	4618      	mov	r0, r3
 8008d2a:	3708      	adds	r7, #8
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	20000168 	.word	0x20000168

08008d34 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d34:	b580      	push	{r7, lr}
 8008d36:	b082      	sub	sp, #8
 8008d38:	af00      	add	r7, sp, #0
 8008d3a:	4603      	mov	r3, r0
 8008d3c:	6039      	str	r1, [r7, #0]
 8008d3e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008d40:	79fb      	ldrb	r3, [r7, #7]
 8008d42:	2b00      	cmp	r3, #0
 8008d44:	d105      	bne.n	8008d52 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d46:	683a      	ldr	r2, [r7, #0]
 8008d48:	4907      	ldr	r1, [pc, #28]	; (8008d68 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d4a:	4808      	ldr	r0, [pc, #32]	; (8008d6c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d4c:	f7ff fdb6 	bl	80088bc <USBD_GetString>
 8008d50:	e004      	b.n	8008d5c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008d52:	683a      	ldr	r2, [r7, #0]
 8008d54:	4904      	ldr	r1, [pc, #16]	; (8008d68 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008d56:	4805      	ldr	r0, [pc, #20]	; (8008d6c <USBD_FS_ConfigStrDescriptor+0x38>)
 8008d58:	f7ff fdb0 	bl	80088bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d5c:	4b02      	ldr	r3, [pc, #8]	; (8008d68 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 8008d5e:	4618      	mov	r0, r3
 8008d60:	3708      	adds	r7, #8
 8008d62:	46bd      	mov	sp, r7
 8008d64:	bd80      	pop	{r7, pc}
 8008d66:	bf00      	nop
 8008d68:	20000e24 	.word	0x20000e24
 8008d6c:	0800b338 	.word	0x0800b338

08008d70 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008d70:	b580      	push	{r7, lr}
 8008d72:	b082      	sub	sp, #8
 8008d74:	af00      	add	r7, sp, #0
 8008d76:	4603      	mov	r3, r0
 8008d78:	6039      	str	r1, [r7, #0]
 8008d7a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8008d7c:	79fb      	ldrb	r3, [r7, #7]
 8008d7e:	2b00      	cmp	r3, #0
 8008d80:	d105      	bne.n	8008d8e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d82:	683a      	ldr	r2, [r7, #0]
 8008d84:	4907      	ldr	r1, [pc, #28]	; (8008da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d86:	4808      	ldr	r0, [pc, #32]	; (8008da8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d88:	f7ff fd98 	bl	80088bc <USBD_GetString>
 8008d8c:	e004      	b.n	8008d98 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 8008d8e:	683a      	ldr	r2, [r7, #0]
 8008d90:	4904      	ldr	r1, [pc, #16]	; (8008da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 8008d92:	4805      	ldr	r0, [pc, #20]	; (8008da8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 8008d94:	f7ff fd92 	bl	80088bc <USBD_GetString>
  }
  return USBD_StrDesc;
 8008d98:	4b02      	ldr	r3, [pc, #8]	; (8008da4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 8008d9a:	4618      	mov	r0, r3
 8008d9c:	3708      	adds	r7, #8
 8008d9e:	46bd      	mov	sp, r7
 8008da0:	bd80      	pop	{r7, pc}
 8008da2:	bf00      	nop
 8008da4:	20000e24 	.word	0x20000e24
 8008da8:	0800b344 	.word	0x0800b344

08008dac <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008dac:	b580      	push	{r7, lr}
 8008dae:	b084      	sub	sp, #16
 8008db0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008db2:	4b0f      	ldr	r3, [pc, #60]	; (8008df0 <Get_SerialNum+0x44>)
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 8008db8:	4b0e      	ldr	r3, [pc, #56]	; (8008df4 <Get_SerialNum+0x48>)
 8008dba:	681b      	ldr	r3, [r3, #0]
 8008dbc:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008dbe:	4b0e      	ldr	r3, [pc, #56]	; (8008df8 <Get_SerialNum+0x4c>)
 8008dc0:	681b      	ldr	r3, [r3, #0]
 8008dc2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	687b      	ldr	r3, [r7, #4]
 8008dc8:	4413      	add	r3, r2
 8008dca:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2b00      	cmp	r3, #0
 8008dd0:	d009      	beq.n	8008de6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008dd2:	2208      	movs	r2, #8
 8008dd4:	4909      	ldr	r1, [pc, #36]	; (8008dfc <Get_SerialNum+0x50>)
 8008dd6:	68f8      	ldr	r0, [r7, #12]
 8008dd8:	f000 f814 	bl	8008e04 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008ddc:	2204      	movs	r2, #4
 8008dde:	4908      	ldr	r1, [pc, #32]	; (8008e00 <Get_SerialNum+0x54>)
 8008de0:	68b8      	ldr	r0, [r7, #8]
 8008de2:	f000 f80f 	bl	8008e04 <IntToUnicode>
  }
}
 8008de6:	bf00      	nop
 8008de8:	3710      	adds	r7, #16
 8008dea:	46bd      	mov	sp, r7
 8008dec:	bd80      	pop	{r7, pc}
 8008dee:	bf00      	nop
 8008df0:	1ffff7e8 	.word	0x1ffff7e8
 8008df4:	1ffff7ec 	.word	0x1ffff7ec
 8008df8:	1ffff7f0 	.word	0x1ffff7f0
 8008dfc:	2000016a 	.word	0x2000016a
 8008e00:	2000017a 	.word	0x2000017a

08008e04 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008e04:	b480      	push	{r7}
 8008e06:	b087      	sub	sp, #28
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	60f8      	str	r0, [r7, #12]
 8008e0c:	60b9      	str	r1, [r7, #8]
 8008e0e:	4613      	mov	r3, r2
 8008e10:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008e12:	2300      	movs	r3, #0
 8008e14:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 8008e16:	2300      	movs	r3, #0
 8008e18:	75fb      	strb	r3, [r7, #23]
 8008e1a:	e027      	b.n	8008e6c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	0f1b      	lsrs	r3, r3, #28
 8008e20:	2b09      	cmp	r3, #9
 8008e22:	d80b      	bhi.n	8008e3c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008e24:	68fb      	ldr	r3, [r7, #12]
 8008e26:	0f1b      	lsrs	r3, r3, #28
 8008e28:	b2da      	uxtb	r2, r3
 8008e2a:	7dfb      	ldrb	r3, [r7, #23]
 8008e2c:	005b      	lsls	r3, r3, #1
 8008e2e:	4619      	mov	r1, r3
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	440b      	add	r3, r1
 8008e34:	3230      	adds	r2, #48	; 0x30
 8008e36:	b2d2      	uxtb	r2, r2
 8008e38:	701a      	strb	r2, [r3, #0]
 8008e3a:	e00a      	b.n	8008e52 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	0f1b      	lsrs	r3, r3, #28
 8008e40:	b2da      	uxtb	r2, r3
 8008e42:	7dfb      	ldrb	r3, [r7, #23]
 8008e44:	005b      	lsls	r3, r3, #1
 8008e46:	4619      	mov	r1, r3
 8008e48:	68bb      	ldr	r3, [r7, #8]
 8008e4a:	440b      	add	r3, r1
 8008e4c:	3237      	adds	r2, #55	; 0x37
 8008e4e:	b2d2      	uxtb	r2, r2
 8008e50:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	011b      	lsls	r3, r3, #4
 8008e56:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 8008e58:	7dfb      	ldrb	r3, [r7, #23]
 8008e5a:	005b      	lsls	r3, r3, #1
 8008e5c:	3301      	adds	r3, #1
 8008e5e:	68ba      	ldr	r2, [r7, #8]
 8008e60:	4413      	add	r3, r2
 8008e62:	2200      	movs	r2, #0
 8008e64:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 8008e66:	7dfb      	ldrb	r3, [r7, #23]
 8008e68:	3301      	adds	r3, #1
 8008e6a:	75fb      	strb	r3, [r7, #23]
 8008e6c:	7dfa      	ldrb	r2, [r7, #23]
 8008e6e:	79fb      	ldrb	r3, [r7, #7]
 8008e70:	429a      	cmp	r2, r3
 8008e72:	d3d3      	bcc.n	8008e1c <IntToUnicode+0x18>
  }
}
 8008e74:	bf00      	nop
 8008e76:	bf00      	nop
 8008e78:	371c      	adds	r7, #28
 8008e7a:	46bd      	mov	sp, r7
 8008e7c:	bc80      	pop	{r7}
 8008e7e:	4770      	bx	lr

08008e80 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b084      	sub	sp, #16
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	4a0d      	ldr	r2, [pc, #52]	; (8008ec4 <HAL_PCD_MspInit+0x44>)
 8008e8e:	4293      	cmp	r3, r2
 8008e90:	d113      	bne.n	8008eba <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8008e92:	4b0d      	ldr	r3, [pc, #52]	; (8008ec8 <HAL_PCD_MspInit+0x48>)
 8008e94:	69db      	ldr	r3, [r3, #28]
 8008e96:	4a0c      	ldr	r2, [pc, #48]	; (8008ec8 <HAL_PCD_MspInit+0x48>)
 8008e98:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8008e9c:	61d3      	str	r3, [r2, #28]
 8008e9e:	4b0a      	ldr	r3, [pc, #40]	; (8008ec8 <HAL_PCD_MspInit+0x48>)
 8008ea0:	69db      	ldr	r3, [r3, #28]
 8008ea2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008ea6:	60fb      	str	r3, [r7, #12]
 8008ea8:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 0, 0);
 8008eaa:	2200      	movs	r2, #0
 8008eac:	2100      	movs	r1, #0
 8008eae:	2014      	movs	r0, #20
 8008eb0:	f7f8 fa57 	bl	8001362 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 8008eb4:	2014      	movs	r0, #20
 8008eb6:	f7f8 fa70 	bl	800139a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 8008eba:	bf00      	nop
 8008ebc:	3710      	adds	r7, #16
 8008ebe:	46bd      	mov	sp, r7
 8008ec0:	bd80      	pop	{r7, pc}
 8008ec2:	bf00      	nop
 8008ec4:	40005c00 	.word	0x40005c00
 8008ec8:	40021000 	.word	0x40021000

08008ecc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b082      	sub	sp, #8
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008ed4:	687b      	ldr	r3, [r7, #4]
 8008ed6:	f8d3 22e8 	ldr.w	r2, [r3, #744]	; 0x2e8
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	f503 732c 	add.w	r3, r3, #688	; 0x2b0
 8008ee0:	4619      	mov	r1, r3
 8008ee2:	4610      	mov	r0, r2
 8008ee4:	f7fe fdb9 	bl	8007a5a <USBD_LL_SetupStage>
}
 8008ee8:	bf00      	nop
 8008eea:	3708      	adds	r7, #8
 8008eec:	46bd      	mov	sp, r7
 8008eee:	bd80      	pop	{r7, pc}

08008ef0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008ef0:	b580      	push	{r7, lr}
 8008ef2:	b082      	sub	sp, #8
 8008ef4:	af00      	add	r7, sp, #0
 8008ef6:	6078      	str	r0, [r7, #4]
 8008ef8:	460b      	mov	r3, r1
 8008efa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008efc:	687b      	ldr	r3, [r7, #4]
 8008efe:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008f02:	78fa      	ldrb	r2, [r7, #3]
 8008f04:	6879      	ldr	r1, [r7, #4]
 8008f06:	4613      	mov	r3, r2
 8008f08:	009b      	lsls	r3, r3, #2
 8008f0a:	4413      	add	r3, r2
 8008f0c:	00db      	lsls	r3, r3, #3
 8008f0e:	440b      	add	r3, r1
 8008f10:	f503 73be 	add.w	r3, r3, #380	; 0x17c
 8008f14:	681a      	ldr	r2, [r3, #0]
 8008f16:	78fb      	ldrb	r3, [r7, #3]
 8008f18:	4619      	mov	r1, r3
 8008f1a:	f7fe fdeb 	bl	8007af4 <USBD_LL_DataOutStage>
}
 8008f1e:	bf00      	nop
 8008f20:	3708      	adds	r7, #8
 8008f22:	46bd      	mov	sp, r7
 8008f24:	bd80      	pop	{r7, pc}

08008f26 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f26:	b580      	push	{r7, lr}
 8008f28:	b082      	sub	sp, #8
 8008f2a:	af00      	add	r7, sp, #0
 8008f2c:	6078      	str	r0, [r7, #4]
 8008f2e:	460b      	mov	r3, r1
 8008f30:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f8d3 02e8 	ldr.w	r0, [r3, #744]	; 0x2e8
 8008f38:	78fa      	ldrb	r2, [r7, #3]
 8008f3a:	6879      	ldr	r1, [r7, #4]
 8008f3c:	4613      	mov	r3, r2
 8008f3e:	009b      	lsls	r3, r3, #2
 8008f40:	4413      	add	r3, r2
 8008f42:	00db      	lsls	r3, r3, #3
 8008f44:	440b      	add	r3, r1
 8008f46:	333c      	adds	r3, #60	; 0x3c
 8008f48:	681a      	ldr	r2, [r3, #0]
 8008f4a:	78fb      	ldrb	r3, [r7, #3]
 8008f4c:	4619      	mov	r1, r3
 8008f4e:	f7fe fe42 	bl	8007bd6 <USBD_LL_DataInStage>
}
 8008f52:	bf00      	nop
 8008f54:	3708      	adds	r7, #8
 8008f56:	46bd      	mov	sp, r7
 8008f58:	bd80      	pop	{r7, pc}

08008f5a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f5a:	b580      	push	{r7, lr}
 8008f5c:	b082      	sub	sp, #8
 8008f5e:	af00      	add	r7, sp, #0
 8008f60:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008f68:	4618      	mov	r0, r3
 8008f6a:	f7fe ff52 	bl	8007e12 <USBD_LL_SOF>
}
 8008f6e:	bf00      	nop
 8008f70:	3708      	adds	r7, #8
 8008f72:	46bd      	mov	sp, r7
 8008f74:	bd80      	pop	{r7, pc}

08008f76 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008f76:	b580      	push	{r7, lr}
 8008f78:	b084      	sub	sp, #16
 8008f7a:	af00      	add	r7, sp, #0
 8008f7c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008f7e:	2301      	movs	r3, #1
 8008f80:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 8008f82:	687b      	ldr	r3, [r7, #4]
 8008f84:	689b      	ldr	r3, [r3, #8]
 8008f86:	2b02      	cmp	r3, #2
 8008f88:	d001      	beq.n	8008f8e <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 8008f8a:	f7f7 fd0d 	bl	80009a8 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008f8e:	687b      	ldr	r3, [r7, #4]
 8008f90:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008f94:	7bfa      	ldrb	r2, [r7, #15]
 8008f96:	4611      	mov	r1, r2
 8008f98:	4618      	mov	r0, r3
 8008f9a:	f7fe ff02 	bl	8007da2 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008f9e:	687b      	ldr	r3, [r7, #4]
 8008fa0:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008fa4:	4618      	mov	r0, r3
 8008fa6:	f7fe febb 	bl	8007d20 <USBD_LL_Reset>
}
 8008faa:	bf00      	nop
 8008fac:	3710      	adds	r7, #16
 8008fae:	46bd      	mov	sp, r7
 8008fb0:	bd80      	pop	{r7, pc}
	...

08008fb4 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fb4:	b580      	push	{r7, lr}
 8008fb6:	b082      	sub	sp, #8
 8008fb8:	af00      	add	r7, sp, #0
 8008fba:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008fbc:	687b      	ldr	r3, [r7, #4]
 8008fbe:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008fc2:	4618      	mov	r0, r3
 8008fc4:	f7fe fefc 	bl	8007dc0 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008fc8:	687b      	ldr	r3, [r7, #4]
 8008fca:	699b      	ldr	r3, [r3, #24]
 8008fcc:	2b00      	cmp	r3, #0
 8008fce:	d005      	beq.n	8008fdc <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008fd0:	4b04      	ldr	r3, [pc, #16]	; (8008fe4 <HAL_PCD_SuspendCallback+0x30>)
 8008fd2:	691b      	ldr	r3, [r3, #16]
 8008fd4:	4a03      	ldr	r2, [pc, #12]	; (8008fe4 <HAL_PCD_SuspendCallback+0x30>)
 8008fd6:	f043 0306 	orr.w	r3, r3, #6
 8008fda:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008fdc:	bf00      	nop
 8008fde:	3708      	adds	r7, #8
 8008fe0:	46bd      	mov	sp, r7
 8008fe2:	bd80      	pop	{r7, pc}
 8008fe4:	e000ed00 	.word	0xe000ed00

08008fe8 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008fe8:	b580      	push	{r7, lr}
 8008fea:	b082      	sub	sp, #8
 8008fec:	af00      	add	r7, sp, #0
 8008fee:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	f8d3 32e8 	ldr.w	r3, [r3, #744]	; 0x2e8
 8008ff6:	4618      	mov	r0, r3
 8008ff8:	f7fe fef6 	bl	8007de8 <USBD_LL_Resume>
}
 8008ffc:	bf00      	nop
 8008ffe:	3708      	adds	r7, #8
 8009000:	46bd      	mov	sp, r7
 8009002:	bd80      	pop	{r7, pc}

08009004 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8009004:	b580      	push	{r7, lr}
 8009006:	b082      	sub	sp, #8
 8009008:	af00      	add	r7, sp, #0
 800900a:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800900c:	4a28      	ldr	r2, [pc, #160]	; (80090b0 <USBD_LL_Init+0xac>)
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8c2 32e8 	str.w	r3, [r2, #744]	; 0x2e8
  pdev->pData = &hpcd_USB_FS;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	4a26      	ldr	r2, [pc, #152]	; (80090b0 <USBD_LL_Init+0xac>)
 8009018:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  hpcd_USB_FS.Instance = USB;
 800901c:	4b24      	ldr	r3, [pc, #144]	; (80090b0 <USBD_LL_Init+0xac>)
 800901e:	4a25      	ldr	r2, [pc, #148]	; (80090b4 <USBD_LL_Init+0xb0>)
 8009020:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8009022:	4b23      	ldr	r3, [pc, #140]	; (80090b0 <USBD_LL_Init+0xac>)
 8009024:	2208      	movs	r2, #8
 8009026:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8009028:	4b21      	ldr	r3, [pc, #132]	; (80090b0 <USBD_LL_Init+0xac>)
 800902a:	2202      	movs	r2, #2
 800902c:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800902e:	4b20      	ldr	r3, [pc, #128]	; (80090b0 <USBD_LL_Init+0xac>)
 8009030:	2200      	movs	r2, #0
 8009032:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8009034:	4b1e      	ldr	r3, [pc, #120]	; (80090b0 <USBD_LL_Init+0xac>)
 8009036:	2200      	movs	r2, #0
 8009038:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800903a:	4b1d      	ldr	r3, [pc, #116]	; (80090b0 <USBD_LL_Init+0xac>)
 800903c:	2200      	movs	r2, #0
 800903e:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8009040:	481b      	ldr	r0, [pc, #108]	; (80090b0 <USBD_LL_Init+0xac>)
 8009042:	f7f8 fcfb 	bl	8001a3c <HAL_PCD_Init>
 8009046:	4603      	mov	r3, r0
 8009048:	2b00      	cmp	r3, #0
 800904a:	d001      	beq.n	8009050 <USBD_LL_Init+0x4c>
  {
    Error_Handler( );
 800904c:	f7f7 fcac 	bl	80009a8 <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8009050:	687b      	ldr	r3, [r7, #4]
 8009052:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009056:	2318      	movs	r3, #24
 8009058:	2200      	movs	r2, #0
 800905a:	2100      	movs	r1, #0
 800905c:	f7fa f96f 	bl	800333e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8009060:	687b      	ldr	r3, [r7, #4]
 8009062:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009066:	2358      	movs	r3, #88	; 0x58
 8009068:	2200      	movs	r2, #0
 800906a:	2180      	movs	r1, #128	; 0x80
 800906c:	f7fa f967 	bl	800333e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009076:	23c0      	movs	r3, #192	; 0xc0
 8009078:	2200      	movs	r2, #0
 800907a:	2181      	movs	r1, #129	; 0x81
 800907c:	f7fa f95f 	bl	800333e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 8009080:	687b      	ldr	r3, [r7, #4]
 8009082:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009086:	f44f 7388 	mov.w	r3, #272	; 0x110
 800908a:	2200      	movs	r2, #0
 800908c:	2101      	movs	r1, #1
 800908e:	f7fa f956 	bl	800333e <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009098:	f44f 7380 	mov.w	r3, #256	; 0x100
 800909c:	2200      	movs	r2, #0
 800909e:	2182      	movs	r1, #130	; 0x82
 80090a0:	f7fa f94d 	bl	800333e <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 80090a4:	2300      	movs	r3, #0
}
 80090a6:	4618      	mov	r0, r3
 80090a8:	3708      	adds	r7, #8
 80090aa:	46bd      	mov	sp, r7
 80090ac:	bd80      	pop	{r7, pc}
 80090ae:	bf00      	nop
 80090b0:	20001024 	.word	0x20001024
 80090b4:	40005c00 	.word	0x40005c00

080090b8 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80090c0:	2300      	movs	r3, #0
 80090c2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80090c4:	2300      	movs	r3, #0
 80090c6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80090ce:	4618      	mov	r0, r3
 80090d0:	f7f8 fdbf 	bl	8001c52 <HAL_PCD_Start>
 80090d4:	4603      	mov	r3, r0
 80090d6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80090d8:	7bfb      	ldrb	r3, [r7, #15]
 80090da:	4618      	mov	r0, r3
 80090dc:	f000 f94e 	bl	800937c <USBD_Get_USB_Status>
 80090e0:	4603      	mov	r3, r0
 80090e2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80090e4:	7bbb      	ldrb	r3, [r7, #14]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3710      	adds	r7, #16
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}

080090ee <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 80090ee:	b580      	push	{r7, lr}
 80090f0:	b084      	sub	sp, #16
 80090f2:	af00      	add	r7, sp, #0
 80090f4:	6078      	str	r0, [r7, #4]
 80090f6:	4608      	mov	r0, r1
 80090f8:	4611      	mov	r1, r2
 80090fa:	461a      	mov	r2, r3
 80090fc:	4603      	mov	r3, r0
 80090fe:	70fb      	strb	r3, [r7, #3]
 8009100:	460b      	mov	r3, r1
 8009102:	70bb      	strb	r3, [r7, #2]
 8009104:	4613      	mov	r3, r2
 8009106:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009108:	2300      	movs	r3, #0
 800910a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800910c:	2300      	movs	r3, #0
 800910e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 8009116:	78bb      	ldrb	r3, [r7, #2]
 8009118:	883a      	ldrh	r2, [r7, #0]
 800911a:	78f9      	ldrb	r1, [r7, #3]
 800911c:	f7f8 ff37 	bl	8001f8e <HAL_PCD_EP_Open>
 8009120:	4603      	mov	r3, r0
 8009122:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009124:	7bfb      	ldrb	r3, [r7, #15]
 8009126:	4618      	mov	r0, r3
 8009128:	f000 f928 	bl	800937c <USBD_Get_USB_Status>
 800912c:	4603      	mov	r3, r0
 800912e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009130:	7bbb      	ldrb	r3, [r7, #14]
}
 8009132:	4618      	mov	r0, r3
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800913a:	b580      	push	{r7, lr}
 800913c:	b084      	sub	sp, #16
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]
 8009142:	460b      	mov	r3, r1
 8009144:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009146:	2300      	movs	r3, #0
 8009148:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800914a:	2300      	movs	r3, #0
 800914c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009154:	78fa      	ldrb	r2, [r7, #3]
 8009156:	4611      	mov	r1, r2
 8009158:	4618      	mov	r0, r3
 800915a:	f7f8 ff7e 	bl	800205a <HAL_PCD_EP_Close>
 800915e:	4603      	mov	r3, r0
 8009160:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009162:	7bfb      	ldrb	r3, [r7, #15]
 8009164:	4618      	mov	r0, r3
 8009166:	f000 f909 	bl	800937c <USBD_Get_USB_Status>
 800916a:	4603      	mov	r3, r0
 800916c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800916e:	7bbb      	ldrb	r3, [r7, #14]
}
 8009170:	4618      	mov	r0, r3
 8009172:	3710      	adds	r7, #16
 8009174:	46bd      	mov	sp, r7
 8009176:	bd80      	pop	{r7, pc}

08009178 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009178:	b580      	push	{r7, lr}
 800917a:	b084      	sub	sp, #16
 800917c:	af00      	add	r7, sp, #0
 800917e:	6078      	str	r0, [r7, #4]
 8009180:	460b      	mov	r3, r1
 8009182:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009184:	2300      	movs	r3, #0
 8009186:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009188:	2300      	movs	r3, #0
 800918a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009192:	78fa      	ldrb	r2, [r7, #3]
 8009194:	4611      	mov	r1, r2
 8009196:	4618      	mov	r0, r3
 8009198:	f7f9 f83e 	bl	8002218 <HAL_PCD_EP_SetStall>
 800919c:	4603      	mov	r3, r0
 800919e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091a0:	7bfb      	ldrb	r3, [r7, #15]
 80091a2:	4618      	mov	r0, r3
 80091a4:	f000 f8ea 	bl	800937c <USBD_Get_USB_Status>
 80091a8:	4603      	mov	r3, r0
 80091aa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091ac:	7bbb      	ldrb	r3, [r7, #14]
}
 80091ae:	4618      	mov	r0, r3
 80091b0:	3710      	adds	r7, #16
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}

080091b6 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091b6:	b580      	push	{r7, lr}
 80091b8:	b084      	sub	sp, #16
 80091ba:	af00      	add	r7, sp, #0
 80091bc:	6078      	str	r0, [r7, #4]
 80091be:	460b      	mov	r3, r1
 80091c0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80091c2:	2300      	movs	r3, #0
 80091c4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80091c6:	2300      	movs	r3, #0
 80091c8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 80091ca:	687b      	ldr	r3, [r7, #4]
 80091cc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80091d0:	78fa      	ldrb	r2, [r7, #3]
 80091d2:	4611      	mov	r1, r2
 80091d4:	4618      	mov	r0, r3
 80091d6:	f7f9 f87f 	bl	80022d8 <HAL_PCD_EP_ClrStall>
 80091da:	4603      	mov	r3, r0
 80091dc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80091de:	7bfb      	ldrb	r3, [r7, #15]
 80091e0:	4618      	mov	r0, r3
 80091e2:	f000 f8cb 	bl	800937c <USBD_Get_USB_Status>
 80091e6:	4603      	mov	r3, r0
 80091e8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 80091ea:	7bbb      	ldrb	r3, [r7, #14]
}
 80091ec:	4618      	mov	r0, r3
 80091ee:	3710      	adds	r7, #16
 80091f0:	46bd      	mov	sp, r7
 80091f2:	bd80      	pop	{r7, pc}

080091f4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 80091f4:	b480      	push	{r7}
 80091f6:	b085      	sub	sp, #20
 80091f8:	af00      	add	r7, sp, #0
 80091fa:	6078      	str	r0, [r7, #4]
 80091fc:	460b      	mov	r3, r1
 80091fe:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009206:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8009208:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800920c:	2b00      	cmp	r3, #0
 800920e:	da0c      	bge.n	800922a <USBD_LL_IsStallEP+0x36>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8009210:	78fb      	ldrb	r3, [r7, #3]
 8009212:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009216:	68f9      	ldr	r1, [r7, #12]
 8009218:	1c5a      	adds	r2, r3, #1
 800921a:	4613      	mov	r3, r2
 800921c:	009b      	lsls	r3, r3, #2
 800921e:	4413      	add	r3, r2
 8009220:	00db      	lsls	r3, r3, #3
 8009222:	440b      	add	r3, r1
 8009224:	3302      	adds	r3, #2
 8009226:	781b      	ldrb	r3, [r3, #0]
 8009228:	e00b      	b.n	8009242 <USBD_LL_IsStallEP+0x4e>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800922a:	78fb      	ldrb	r3, [r7, #3]
 800922c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 8009230:	68f9      	ldr	r1, [r7, #12]
 8009232:	4613      	mov	r3, r2
 8009234:	009b      	lsls	r3, r3, #2
 8009236:	4413      	add	r3, r2
 8009238:	00db      	lsls	r3, r3, #3
 800923a:	440b      	add	r3, r1
 800923c:	f503 73b5 	add.w	r3, r3, #362	; 0x16a
 8009240:	781b      	ldrb	r3, [r3, #0]
  }
}
 8009242:	4618      	mov	r0, r3
 8009244:	3714      	adds	r7, #20
 8009246:	46bd      	mov	sp, r7
 8009248:	bc80      	pop	{r7}
 800924a:	4770      	bx	lr

0800924c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800924c:	b580      	push	{r7, lr}
 800924e:	b084      	sub	sp, #16
 8009250:	af00      	add	r7, sp, #0
 8009252:	6078      	str	r0, [r7, #4]
 8009254:	460b      	mov	r3, r1
 8009256:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8009258:	2300      	movs	r3, #0
 800925a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800925c:	2300      	movs	r3, #0
 800925e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8009260:	687b      	ldr	r3, [r7, #4]
 8009262:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009266:	78fa      	ldrb	r2, [r7, #3]
 8009268:	4611      	mov	r1, r2
 800926a:	4618      	mov	r0, r3
 800926c:	f7f8 fe6a 	bl	8001f44 <HAL_PCD_SetAddress>
 8009270:	4603      	mov	r3, r0
 8009272:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009274:	7bfb      	ldrb	r3, [r7, #15]
 8009276:	4618      	mov	r0, r3
 8009278:	f000 f880 	bl	800937c <USBD_Get_USB_Status>
 800927c:	4603      	mov	r3, r0
 800927e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8009280:	7bbb      	ldrb	r3, [r7, #14]
}
 8009282:	4618      	mov	r0, r3
 8009284:	3710      	adds	r7, #16
 8009286:	46bd      	mov	sp, r7
 8009288:	bd80      	pop	{r7, pc}

0800928a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800928a:	b580      	push	{r7, lr}
 800928c:	b086      	sub	sp, #24
 800928e:	af00      	add	r7, sp, #0
 8009290:	60f8      	str	r0, [r7, #12]
 8009292:	607a      	str	r2, [r7, #4]
 8009294:	461a      	mov	r2, r3
 8009296:	460b      	mov	r3, r1
 8009298:	72fb      	strb	r3, [r7, #11]
 800929a:	4613      	mov	r3, r2
 800929c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800929e:	2300      	movs	r3, #0
 80092a0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092a2:	2300      	movs	r3, #0
 80092a4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 80092a6:	68fb      	ldr	r3, [r7, #12]
 80092a8:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80092ac:	893b      	ldrh	r3, [r7, #8]
 80092ae:	7af9      	ldrb	r1, [r7, #11]
 80092b0:	687a      	ldr	r2, [r7, #4]
 80092b2:	f7f8 ff6e 	bl	8002192 <HAL_PCD_EP_Transmit>
 80092b6:	4603      	mov	r3, r0
 80092b8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 80092ba:	7dfb      	ldrb	r3, [r7, #23]
 80092bc:	4618      	mov	r0, r3
 80092be:	f000 f85d 	bl	800937c <USBD_Get_USB_Status>
 80092c2:	4603      	mov	r3, r0
 80092c4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 80092c6:	7dbb      	ldrb	r3, [r7, #22]
}
 80092c8:	4618      	mov	r0, r3
 80092ca:	3718      	adds	r7, #24
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b086      	sub	sp, #24
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	607a      	str	r2, [r7, #4]
 80092da:	461a      	mov	r2, r3
 80092dc:	460b      	mov	r3, r1
 80092de:	72fb      	strb	r3, [r7, #11]
 80092e0:	4613      	mov	r3, r2
 80092e2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 80092e4:	2300      	movs	r3, #0
 80092e6:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 80092e8:	2300      	movs	r3, #0
 80092ea:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 80092ec:	68fb      	ldr	r3, [r7, #12]
 80092ee:	f8d3 02c0 	ldr.w	r0, [r3, #704]	; 0x2c0
 80092f2:	893b      	ldrh	r3, [r7, #8]
 80092f4:	7af9      	ldrb	r1, [r7, #11]
 80092f6:	687a      	ldr	r2, [r7, #4]
 80092f8:	f7f8 fef7 	bl	80020ea <HAL_PCD_EP_Receive>
 80092fc:	4603      	mov	r3, r0
 80092fe:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8009300:	7dfb      	ldrb	r3, [r7, #23]
 8009302:	4618      	mov	r0, r3
 8009304:	f000 f83a 	bl	800937c <USBD_Get_USB_Status>
 8009308:	4603      	mov	r3, r0
 800930a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800930c:	7dbb      	ldrb	r3, [r7, #22]
}
 800930e:	4618      	mov	r0, r3
 8009310:	3718      	adds	r7, #24
 8009312:	46bd      	mov	sp, r7
 8009314:	bd80      	pop	{r7, pc}

08009316 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8009316:	b580      	push	{r7, lr}
 8009318:	b082      	sub	sp, #8
 800931a:	af00      	add	r7, sp, #0
 800931c:	6078      	str	r0, [r7, #4]
 800931e:	460b      	mov	r3, r1
 8009320:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009328:	78fa      	ldrb	r2, [r7, #3]
 800932a:	4611      	mov	r1, r2
 800932c:	4618      	mov	r0, r3
 800932e:	f7f8 ff19 	bl	8002164 <HAL_PCD_EP_GetRxCount>
 8009332:	4603      	mov	r3, r0
}
 8009334:	4618      	mov	r0, r3
 8009336:	3708      	adds	r7, #8
 8009338:	46bd      	mov	sp, r7
 800933a:	bd80      	pop	{r7, pc}

0800933c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800933c:	b480      	push	{r7}
 800933e:	b083      	sub	sp, #12
 8009340:	af00      	add	r7, sp, #0
 8009342:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8009344:	4b02      	ldr	r3, [pc, #8]	; (8009350 <USBD_static_malloc+0x14>)
}
 8009346:	4618      	mov	r0, r3
 8009348:	370c      	adds	r7, #12
 800934a:	46bd      	mov	sp, r7
 800934c:	bc80      	pop	{r7}
 800934e:	4770      	bx	lr
 8009350:	20001310 	.word	0x20001310

08009354 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8009354:	b480      	push	{r7}
 8009356:	b083      	sub	sp, #12
 8009358:	af00      	add	r7, sp, #0
 800935a:	6078      	str	r0, [r7, #4]

}
 800935c:	bf00      	nop
 800935e:	370c      	adds	r7, #12
 8009360:	46bd      	mov	sp, r7
 8009362:	bc80      	pop	{r7}
 8009364:	4770      	bx	lr

08009366 <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8009366:	b480      	push	{r7}
 8009368:	b083      	sub	sp, #12
 800936a:	af00      	add	r7, sp, #0
 800936c:	6078      	str	r0, [r7, #4]
 800936e:	460b      	mov	r3, r1
 8009370:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 8009372:	bf00      	nop
 8009374:	370c      	adds	r7, #12
 8009376:	46bd      	mov	sp, r7
 8009378:	bc80      	pop	{r7}
 800937a:	4770      	bx	lr

0800937c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800937c:	b480      	push	{r7}
 800937e:	b085      	sub	sp, #20
 8009380:	af00      	add	r7, sp, #0
 8009382:	4603      	mov	r3, r0
 8009384:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8009386:	2300      	movs	r3, #0
 8009388:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800938a:	79fb      	ldrb	r3, [r7, #7]
 800938c:	2b03      	cmp	r3, #3
 800938e:	d817      	bhi.n	80093c0 <USBD_Get_USB_Status+0x44>
 8009390:	a201      	add	r2, pc, #4	; (adr r2, 8009398 <USBD_Get_USB_Status+0x1c>)
 8009392:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009396:	bf00      	nop
 8009398:	080093a9 	.word	0x080093a9
 800939c:	080093af 	.word	0x080093af
 80093a0:	080093b5 	.word	0x080093b5
 80093a4:	080093bb 	.word	0x080093bb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80093a8:	2300      	movs	r3, #0
 80093aa:	73fb      	strb	r3, [r7, #15]
    break;
 80093ac:	e00b      	b.n	80093c6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80093ae:	2302      	movs	r3, #2
 80093b0:	73fb      	strb	r3, [r7, #15]
    break;
 80093b2:	e008      	b.n	80093c6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80093b4:	2301      	movs	r3, #1
 80093b6:	73fb      	strb	r3, [r7, #15]
    break;
 80093b8:	e005      	b.n	80093c6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80093ba:	2302      	movs	r3, #2
 80093bc:	73fb      	strb	r3, [r7, #15]
    break;
 80093be:	e002      	b.n	80093c6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80093c0:	2302      	movs	r3, #2
 80093c2:	73fb      	strb	r3, [r7, #15]
    break;
 80093c4:	bf00      	nop
  }
  return usb_status;
 80093c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80093c8:	4618      	mov	r0, r3
 80093ca:	3714      	adds	r7, #20
 80093cc:	46bd      	mov	sp, r7
 80093ce:	bc80      	pop	{r7}
 80093d0:	4770      	bx	lr
 80093d2:	bf00      	nop

080093d4 <__errno>:
 80093d4:	4b01      	ldr	r3, [pc, #4]	; (80093dc <__errno+0x8>)
 80093d6:	6818      	ldr	r0, [r3, #0]
 80093d8:	4770      	bx	lr
 80093da:	bf00      	nop
 80093dc:	20000184 	.word	0x20000184

080093e0 <__libc_init_array>:
 80093e0:	b570      	push	{r4, r5, r6, lr}
 80093e2:	2600      	movs	r6, #0
 80093e4:	4d0c      	ldr	r5, [pc, #48]	; (8009418 <__libc_init_array+0x38>)
 80093e6:	4c0d      	ldr	r4, [pc, #52]	; (800941c <__libc_init_array+0x3c>)
 80093e8:	1b64      	subs	r4, r4, r5
 80093ea:	10a4      	asrs	r4, r4, #2
 80093ec:	42a6      	cmp	r6, r4
 80093ee:	d109      	bne.n	8009404 <__libc_init_array+0x24>
 80093f0:	f001 ff28 	bl	800b244 <_init>
 80093f4:	2600      	movs	r6, #0
 80093f6:	4d0a      	ldr	r5, [pc, #40]	; (8009420 <__libc_init_array+0x40>)
 80093f8:	4c0a      	ldr	r4, [pc, #40]	; (8009424 <__libc_init_array+0x44>)
 80093fa:	1b64      	subs	r4, r4, r5
 80093fc:	10a4      	asrs	r4, r4, #2
 80093fe:	42a6      	cmp	r6, r4
 8009400:	d105      	bne.n	800940e <__libc_init_array+0x2e>
 8009402:	bd70      	pop	{r4, r5, r6, pc}
 8009404:	f855 3b04 	ldr.w	r3, [r5], #4
 8009408:	4798      	blx	r3
 800940a:	3601      	adds	r6, #1
 800940c:	e7ee      	b.n	80093ec <__libc_init_array+0xc>
 800940e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009412:	4798      	blx	r3
 8009414:	3601      	adds	r6, #1
 8009416:	e7f2      	b.n	80093fe <__libc_init_array+0x1e>
 8009418:	0800b5dc 	.word	0x0800b5dc
 800941c:	0800b5dc 	.word	0x0800b5dc
 8009420:	0800b5dc 	.word	0x0800b5dc
 8009424:	0800b5e0 	.word	0x0800b5e0

08009428 <memcpy>:
 8009428:	440a      	add	r2, r1
 800942a:	4291      	cmp	r1, r2
 800942c:	f100 33ff 	add.w	r3, r0, #4294967295
 8009430:	d100      	bne.n	8009434 <memcpy+0xc>
 8009432:	4770      	bx	lr
 8009434:	b510      	push	{r4, lr}
 8009436:	f811 4b01 	ldrb.w	r4, [r1], #1
 800943a:	4291      	cmp	r1, r2
 800943c:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009440:	d1f9      	bne.n	8009436 <memcpy+0xe>
 8009442:	bd10      	pop	{r4, pc}

08009444 <memset>:
 8009444:	4603      	mov	r3, r0
 8009446:	4402      	add	r2, r0
 8009448:	4293      	cmp	r3, r2
 800944a:	d100      	bne.n	800944e <memset+0xa>
 800944c:	4770      	bx	lr
 800944e:	f803 1b01 	strb.w	r1, [r3], #1
 8009452:	e7f9      	b.n	8009448 <memset+0x4>

08009454 <siscanf>:
 8009454:	b40e      	push	{r1, r2, r3}
 8009456:	f44f 7201 	mov.w	r2, #516	; 0x204
 800945a:	b530      	push	{r4, r5, lr}
 800945c:	b09c      	sub	sp, #112	; 0x70
 800945e:	ac1f      	add	r4, sp, #124	; 0x7c
 8009460:	f854 5b04 	ldr.w	r5, [r4], #4
 8009464:	f8ad 2014 	strh.w	r2, [sp, #20]
 8009468:	9002      	str	r0, [sp, #8]
 800946a:	9006      	str	r0, [sp, #24]
 800946c:	f7f6 fe78 	bl	8000160 <strlen>
 8009470:	4b0b      	ldr	r3, [pc, #44]	; (80094a0 <siscanf+0x4c>)
 8009472:	9003      	str	r0, [sp, #12]
 8009474:	930b      	str	r3, [sp, #44]	; 0x2c
 8009476:	2300      	movs	r3, #0
 8009478:	930f      	str	r3, [sp, #60]	; 0x3c
 800947a:	9314      	str	r3, [sp, #80]	; 0x50
 800947c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009480:	9007      	str	r0, [sp, #28]
 8009482:	4808      	ldr	r0, [pc, #32]	; (80094a4 <siscanf+0x50>)
 8009484:	f8ad 3016 	strh.w	r3, [sp, #22]
 8009488:	462a      	mov	r2, r5
 800948a:	4623      	mov	r3, r4
 800948c:	a902      	add	r1, sp, #8
 800948e:	6800      	ldr	r0, [r0, #0]
 8009490:	9401      	str	r4, [sp, #4]
 8009492:	f000 fbe3 	bl	8009c5c <__ssvfiscanf_r>
 8009496:	b01c      	add	sp, #112	; 0x70
 8009498:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800949c:	b003      	add	sp, #12
 800949e:	4770      	bx	lr
 80094a0:	080094cb 	.word	0x080094cb
 80094a4:	20000184 	.word	0x20000184

080094a8 <__sread>:
 80094a8:	b510      	push	{r4, lr}
 80094aa:	460c      	mov	r4, r1
 80094ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094b0:	f001 f98e 	bl	800a7d0 <_read_r>
 80094b4:	2800      	cmp	r0, #0
 80094b6:	bfab      	itete	ge
 80094b8:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80094ba:	89a3      	ldrhlt	r3, [r4, #12]
 80094bc:	181b      	addge	r3, r3, r0
 80094be:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80094c2:	bfac      	ite	ge
 80094c4:	6563      	strge	r3, [r4, #84]	; 0x54
 80094c6:	81a3      	strhlt	r3, [r4, #12]
 80094c8:	bd10      	pop	{r4, pc}

080094ca <__seofread>:
 80094ca:	2000      	movs	r0, #0
 80094cc:	4770      	bx	lr

080094ce <__swrite>:
 80094ce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80094d2:	461f      	mov	r7, r3
 80094d4:	898b      	ldrh	r3, [r1, #12]
 80094d6:	4605      	mov	r5, r0
 80094d8:	05db      	lsls	r3, r3, #23
 80094da:	460c      	mov	r4, r1
 80094dc:	4616      	mov	r6, r2
 80094de:	d505      	bpl.n	80094ec <__swrite+0x1e>
 80094e0:	2302      	movs	r3, #2
 80094e2:	2200      	movs	r2, #0
 80094e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80094e8:	f000 f90c 	bl	8009704 <_lseek_r>
 80094ec:	89a3      	ldrh	r3, [r4, #12]
 80094ee:	4632      	mov	r2, r6
 80094f0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80094f4:	81a3      	strh	r3, [r4, #12]
 80094f6:	4628      	mov	r0, r5
 80094f8:	463b      	mov	r3, r7
 80094fa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80094fe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009502:	f000 b8ad 	b.w	8009660 <_write_r>

08009506 <__sseek>:
 8009506:	b510      	push	{r4, lr}
 8009508:	460c      	mov	r4, r1
 800950a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800950e:	f000 f8f9 	bl	8009704 <_lseek_r>
 8009512:	1c43      	adds	r3, r0, #1
 8009514:	89a3      	ldrh	r3, [r4, #12]
 8009516:	bf15      	itete	ne
 8009518:	6560      	strne	r0, [r4, #84]	; 0x54
 800951a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800951e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009522:	81a3      	strheq	r3, [r4, #12]
 8009524:	bf18      	it	ne
 8009526:	81a3      	strhne	r3, [r4, #12]
 8009528:	bd10      	pop	{r4, pc}

0800952a <__sclose>:
 800952a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800952e:	f000 b8c7 	b.w	80096c0 <_close_r>
	...

08009534 <strtok>:
 8009534:	4b16      	ldr	r3, [pc, #88]	; (8009590 <strtok+0x5c>)
 8009536:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800953a:	681f      	ldr	r7, [r3, #0]
 800953c:	4605      	mov	r5, r0
 800953e:	6dbc      	ldr	r4, [r7, #88]	; 0x58
 8009540:	460e      	mov	r6, r1
 8009542:	b9ec      	cbnz	r4, 8009580 <strtok+0x4c>
 8009544:	2050      	movs	r0, #80	; 0x50
 8009546:	f000 f8ef 	bl	8009728 <malloc>
 800954a:	4602      	mov	r2, r0
 800954c:	65b8      	str	r0, [r7, #88]	; 0x58
 800954e:	b920      	cbnz	r0, 800955a <strtok+0x26>
 8009550:	2157      	movs	r1, #87	; 0x57
 8009552:	4b10      	ldr	r3, [pc, #64]	; (8009594 <strtok+0x60>)
 8009554:	4810      	ldr	r0, [pc, #64]	; (8009598 <strtok+0x64>)
 8009556:	f000 f895 	bl	8009684 <__assert_func>
 800955a:	e9c0 4400 	strd	r4, r4, [r0]
 800955e:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8009562:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8009566:	e9c0 440a 	strd	r4, r4, [r0, #40]	; 0x28
 800956a:	e9c0 440c 	strd	r4, r4, [r0, #48]	; 0x30
 800956e:	e9c0 440e 	strd	r4, r4, [r0, #56]	; 0x38
 8009572:	e9c0 4410 	strd	r4, r4, [r0, #64]	; 0x40
 8009576:	e9c0 4412 	strd	r4, r4, [r0, #72]	; 0x48
 800957a:	6184      	str	r4, [r0, #24]
 800957c:	7704      	strb	r4, [r0, #28]
 800957e:	6244      	str	r4, [r0, #36]	; 0x24
 8009580:	4631      	mov	r1, r6
 8009582:	4628      	mov	r0, r5
 8009584:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8009586:	2301      	movs	r3, #1
 8009588:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800958c:	f000 b806 	b.w	800959c <__strtok_r>
 8009590:	20000184 	.word	0x20000184
 8009594:	0800b37c 	.word	0x0800b37c
 8009598:	0800b393 	.word	0x0800b393

0800959c <__strtok_r>:
 800959c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800959e:	b908      	cbnz	r0, 80095a4 <__strtok_r+0x8>
 80095a0:	6810      	ldr	r0, [r2, #0]
 80095a2:	b188      	cbz	r0, 80095c8 <__strtok_r+0x2c>
 80095a4:	4604      	mov	r4, r0
 80095a6:	460f      	mov	r7, r1
 80095a8:	4620      	mov	r0, r4
 80095aa:	f814 5b01 	ldrb.w	r5, [r4], #1
 80095ae:	f817 6b01 	ldrb.w	r6, [r7], #1
 80095b2:	b91e      	cbnz	r6, 80095bc <__strtok_r+0x20>
 80095b4:	b965      	cbnz	r5, 80095d0 <__strtok_r+0x34>
 80095b6:	4628      	mov	r0, r5
 80095b8:	6015      	str	r5, [r2, #0]
 80095ba:	e005      	b.n	80095c8 <__strtok_r+0x2c>
 80095bc:	42b5      	cmp	r5, r6
 80095be:	d1f6      	bne.n	80095ae <__strtok_r+0x12>
 80095c0:	2b00      	cmp	r3, #0
 80095c2:	d1f0      	bne.n	80095a6 <__strtok_r+0xa>
 80095c4:	6014      	str	r4, [r2, #0]
 80095c6:	7003      	strb	r3, [r0, #0]
 80095c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80095ca:	461c      	mov	r4, r3
 80095cc:	e00c      	b.n	80095e8 <__strtok_r+0x4c>
 80095ce:	b915      	cbnz	r5, 80095d6 <__strtok_r+0x3a>
 80095d0:	460e      	mov	r6, r1
 80095d2:	f814 3b01 	ldrb.w	r3, [r4], #1
 80095d6:	f816 5b01 	ldrb.w	r5, [r6], #1
 80095da:	42ab      	cmp	r3, r5
 80095dc:	d1f7      	bne.n	80095ce <__strtok_r+0x32>
 80095de:	2b00      	cmp	r3, #0
 80095e0:	d0f3      	beq.n	80095ca <__strtok_r+0x2e>
 80095e2:	2300      	movs	r3, #0
 80095e4:	f804 3c01 	strb.w	r3, [r4, #-1]
 80095e8:	6014      	str	r4, [r2, #0]
 80095ea:	e7ed      	b.n	80095c8 <__strtok_r+0x2c>

080095ec <_vsniprintf_r>:
 80095ec:	b530      	push	{r4, r5, lr}
 80095ee:	4614      	mov	r4, r2
 80095f0:	2c00      	cmp	r4, #0
 80095f2:	4605      	mov	r5, r0
 80095f4:	461a      	mov	r2, r3
 80095f6:	b09b      	sub	sp, #108	; 0x6c
 80095f8:	da05      	bge.n	8009606 <_vsniprintf_r+0x1a>
 80095fa:	238b      	movs	r3, #139	; 0x8b
 80095fc:	6003      	str	r3, [r0, #0]
 80095fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009602:	b01b      	add	sp, #108	; 0x6c
 8009604:	bd30      	pop	{r4, r5, pc}
 8009606:	f44f 7302 	mov.w	r3, #520	; 0x208
 800960a:	f8ad 300c 	strh.w	r3, [sp, #12]
 800960e:	bf0c      	ite	eq
 8009610:	4623      	moveq	r3, r4
 8009612:	f104 33ff 	addne.w	r3, r4, #4294967295
 8009616:	9302      	str	r3, [sp, #8]
 8009618:	9305      	str	r3, [sp, #20]
 800961a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800961e:	9100      	str	r1, [sp, #0]
 8009620:	9104      	str	r1, [sp, #16]
 8009622:	f8ad 300e 	strh.w	r3, [sp, #14]
 8009626:	4669      	mov	r1, sp
 8009628:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800962a:	f000 f9bd 	bl	80099a8 <_svfiprintf_r>
 800962e:	1c43      	adds	r3, r0, #1
 8009630:	bfbc      	itt	lt
 8009632:	238b      	movlt	r3, #139	; 0x8b
 8009634:	602b      	strlt	r3, [r5, #0]
 8009636:	2c00      	cmp	r4, #0
 8009638:	d0e3      	beq.n	8009602 <_vsniprintf_r+0x16>
 800963a:	2200      	movs	r2, #0
 800963c:	9b00      	ldr	r3, [sp, #0]
 800963e:	701a      	strb	r2, [r3, #0]
 8009640:	e7df      	b.n	8009602 <_vsniprintf_r+0x16>
	...

08009644 <vsniprintf>:
 8009644:	b507      	push	{r0, r1, r2, lr}
 8009646:	9300      	str	r3, [sp, #0]
 8009648:	4613      	mov	r3, r2
 800964a:	460a      	mov	r2, r1
 800964c:	4601      	mov	r1, r0
 800964e:	4803      	ldr	r0, [pc, #12]	; (800965c <vsniprintf+0x18>)
 8009650:	6800      	ldr	r0, [r0, #0]
 8009652:	f7ff ffcb 	bl	80095ec <_vsniprintf_r>
 8009656:	b003      	add	sp, #12
 8009658:	f85d fb04 	ldr.w	pc, [sp], #4
 800965c:	20000184 	.word	0x20000184

08009660 <_write_r>:
 8009660:	b538      	push	{r3, r4, r5, lr}
 8009662:	4604      	mov	r4, r0
 8009664:	4608      	mov	r0, r1
 8009666:	4611      	mov	r1, r2
 8009668:	2200      	movs	r2, #0
 800966a:	4d05      	ldr	r5, [pc, #20]	; (8009680 <_write_r+0x20>)
 800966c:	602a      	str	r2, [r5, #0]
 800966e:	461a      	mov	r2, r3
 8009670:	f7f7 fb22 	bl	8000cb8 <_write>
 8009674:	1c43      	adds	r3, r0, #1
 8009676:	d102      	bne.n	800967e <_write_r+0x1e>
 8009678:	682b      	ldr	r3, [r5, #0]
 800967a:	b103      	cbz	r3, 800967e <_write_r+0x1e>
 800967c:	6023      	str	r3, [r4, #0]
 800967e:	bd38      	pop	{r3, r4, r5, pc}
 8009680:	20001538 	.word	0x20001538

08009684 <__assert_func>:
 8009684:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009686:	4614      	mov	r4, r2
 8009688:	461a      	mov	r2, r3
 800968a:	4b09      	ldr	r3, [pc, #36]	; (80096b0 <__assert_func+0x2c>)
 800968c:	4605      	mov	r5, r0
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	68d8      	ldr	r0, [r3, #12]
 8009692:	b14c      	cbz	r4, 80096a8 <__assert_func+0x24>
 8009694:	4b07      	ldr	r3, [pc, #28]	; (80096b4 <__assert_func+0x30>)
 8009696:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800969a:	9100      	str	r1, [sp, #0]
 800969c:	462b      	mov	r3, r5
 800969e:	4906      	ldr	r1, [pc, #24]	; (80096b8 <__assert_func+0x34>)
 80096a0:	f000 f81e 	bl	80096e0 <fiprintf>
 80096a4:	f001 fad8 	bl	800ac58 <abort>
 80096a8:	4b04      	ldr	r3, [pc, #16]	; (80096bc <__assert_func+0x38>)
 80096aa:	461c      	mov	r4, r3
 80096ac:	e7f3      	b.n	8009696 <__assert_func+0x12>
 80096ae:	bf00      	nop
 80096b0:	20000184 	.word	0x20000184
 80096b4:	0800b3f0 	.word	0x0800b3f0
 80096b8:	0800b3fd 	.word	0x0800b3fd
 80096bc:	0800b42b 	.word	0x0800b42b

080096c0 <_close_r>:
 80096c0:	b538      	push	{r3, r4, r5, lr}
 80096c2:	2300      	movs	r3, #0
 80096c4:	4d05      	ldr	r5, [pc, #20]	; (80096dc <_close_r+0x1c>)
 80096c6:	4604      	mov	r4, r0
 80096c8:	4608      	mov	r0, r1
 80096ca:	602b      	str	r3, [r5, #0]
 80096cc:	f7f7 fb10 	bl	8000cf0 <_close>
 80096d0:	1c43      	adds	r3, r0, #1
 80096d2:	d102      	bne.n	80096da <_close_r+0x1a>
 80096d4:	682b      	ldr	r3, [r5, #0]
 80096d6:	b103      	cbz	r3, 80096da <_close_r+0x1a>
 80096d8:	6023      	str	r3, [r4, #0]
 80096da:	bd38      	pop	{r3, r4, r5, pc}
 80096dc:	20001538 	.word	0x20001538

080096e0 <fiprintf>:
 80096e0:	b40e      	push	{r1, r2, r3}
 80096e2:	b503      	push	{r0, r1, lr}
 80096e4:	4601      	mov	r1, r0
 80096e6:	ab03      	add	r3, sp, #12
 80096e8:	4805      	ldr	r0, [pc, #20]	; (8009700 <fiprintf+0x20>)
 80096ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80096ee:	6800      	ldr	r0, [r0, #0]
 80096f0:	9301      	str	r3, [sp, #4]
 80096f2:	f000 fc55 	bl	8009fa0 <_vfiprintf_r>
 80096f6:	b002      	add	sp, #8
 80096f8:	f85d eb04 	ldr.w	lr, [sp], #4
 80096fc:	b003      	add	sp, #12
 80096fe:	4770      	bx	lr
 8009700:	20000184 	.word	0x20000184

08009704 <_lseek_r>:
 8009704:	b538      	push	{r3, r4, r5, lr}
 8009706:	4604      	mov	r4, r0
 8009708:	4608      	mov	r0, r1
 800970a:	4611      	mov	r1, r2
 800970c:	2200      	movs	r2, #0
 800970e:	4d05      	ldr	r5, [pc, #20]	; (8009724 <_lseek_r+0x20>)
 8009710:	602a      	str	r2, [r5, #0]
 8009712:	461a      	mov	r2, r3
 8009714:	f7f7 fb10 	bl	8000d38 <_lseek>
 8009718:	1c43      	adds	r3, r0, #1
 800971a:	d102      	bne.n	8009722 <_lseek_r+0x1e>
 800971c:	682b      	ldr	r3, [r5, #0]
 800971e:	b103      	cbz	r3, 8009722 <_lseek_r+0x1e>
 8009720:	6023      	str	r3, [r4, #0]
 8009722:	bd38      	pop	{r3, r4, r5, pc}
 8009724:	20001538 	.word	0x20001538

08009728 <malloc>:
 8009728:	4b02      	ldr	r3, [pc, #8]	; (8009734 <malloc+0xc>)
 800972a:	4601      	mov	r1, r0
 800972c:	6818      	ldr	r0, [r3, #0]
 800972e:	f000 b86b 	b.w	8009808 <_malloc_r>
 8009732:	bf00      	nop
 8009734:	20000184 	.word	0x20000184

08009738 <_free_r>:
 8009738:	b538      	push	{r3, r4, r5, lr}
 800973a:	4605      	mov	r5, r0
 800973c:	2900      	cmp	r1, #0
 800973e:	d040      	beq.n	80097c2 <_free_r+0x8a>
 8009740:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009744:	1f0c      	subs	r4, r1, #4
 8009746:	2b00      	cmp	r3, #0
 8009748:	bfb8      	it	lt
 800974a:	18e4      	addlt	r4, r4, r3
 800974c:	f001 fcd0 	bl	800b0f0 <__malloc_lock>
 8009750:	4a1c      	ldr	r2, [pc, #112]	; (80097c4 <_free_r+0x8c>)
 8009752:	6813      	ldr	r3, [r2, #0]
 8009754:	b933      	cbnz	r3, 8009764 <_free_r+0x2c>
 8009756:	6063      	str	r3, [r4, #4]
 8009758:	6014      	str	r4, [r2, #0]
 800975a:	4628      	mov	r0, r5
 800975c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009760:	f001 bccc 	b.w	800b0fc <__malloc_unlock>
 8009764:	42a3      	cmp	r3, r4
 8009766:	d908      	bls.n	800977a <_free_r+0x42>
 8009768:	6820      	ldr	r0, [r4, #0]
 800976a:	1821      	adds	r1, r4, r0
 800976c:	428b      	cmp	r3, r1
 800976e:	bf01      	itttt	eq
 8009770:	6819      	ldreq	r1, [r3, #0]
 8009772:	685b      	ldreq	r3, [r3, #4]
 8009774:	1809      	addeq	r1, r1, r0
 8009776:	6021      	streq	r1, [r4, #0]
 8009778:	e7ed      	b.n	8009756 <_free_r+0x1e>
 800977a:	461a      	mov	r2, r3
 800977c:	685b      	ldr	r3, [r3, #4]
 800977e:	b10b      	cbz	r3, 8009784 <_free_r+0x4c>
 8009780:	42a3      	cmp	r3, r4
 8009782:	d9fa      	bls.n	800977a <_free_r+0x42>
 8009784:	6811      	ldr	r1, [r2, #0]
 8009786:	1850      	adds	r0, r2, r1
 8009788:	42a0      	cmp	r0, r4
 800978a:	d10b      	bne.n	80097a4 <_free_r+0x6c>
 800978c:	6820      	ldr	r0, [r4, #0]
 800978e:	4401      	add	r1, r0
 8009790:	1850      	adds	r0, r2, r1
 8009792:	4283      	cmp	r3, r0
 8009794:	6011      	str	r1, [r2, #0]
 8009796:	d1e0      	bne.n	800975a <_free_r+0x22>
 8009798:	6818      	ldr	r0, [r3, #0]
 800979a:	685b      	ldr	r3, [r3, #4]
 800979c:	4401      	add	r1, r0
 800979e:	6011      	str	r1, [r2, #0]
 80097a0:	6053      	str	r3, [r2, #4]
 80097a2:	e7da      	b.n	800975a <_free_r+0x22>
 80097a4:	d902      	bls.n	80097ac <_free_r+0x74>
 80097a6:	230c      	movs	r3, #12
 80097a8:	602b      	str	r3, [r5, #0]
 80097aa:	e7d6      	b.n	800975a <_free_r+0x22>
 80097ac:	6820      	ldr	r0, [r4, #0]
 80097ae:	1821      	adds	r1, r4, r0
 80097b0:	428b      	cmp	r3, r1
 80097b2:	bf01      	itttt	eq
 80097b4:	6819      	ldreq	r1, [r3, #0]
 80097b6:	685b      	ldreq	r3, [r3, #4]
 80097b8:	1809      	addeq	r1, r1, r0
 80097ba:	6021      	streq	r1, [r4, #0]
 80097bc:	6063      	str	r3, [r4, #4]
 80097be:	6054      	str	r4, [r2, #4]
 80097c0:	e7cb      	b.n	800975a <_free_r+0x22>
 80097c2:	bd38      	pop	{r3, r4, r5, pc}
 80097c4:	20001530 	.word	0x20001530

080097c8 <sbrk_aligned>:
 80097c8:	b570      	push	{r4, r5, r6, lr}
 80097ca:	4e0e      	ldr	r6, [pc, #56]	; (8009804 <sbrk_aligned+0x3c>)
 80097cc:	460c      	mov	r4, r1
 80097ce:	6831      	ldr	r1, [r6, #0]
 80097d0:	4605      	mov	r5, r0
 80097d2:	b911      	cbnz	r1, 80097da <sbrk_aligned+0x12>
 80097d4:	f001 f80e 	bl	800a7f4 <_sbrk_r>
 80097d8:	6030      	str	r0, [r6, #0]
 80097da:	4621      	mov	r1, r4
 80097dc:	4628      	mov	r0, r5
 80097de:	f001 f809 	bl	800a7f4 <_sbrk_r>
 80097e2:	1c43      	adds	r3, r0, #1
 80097e4:	d00a      	beq.n	80097fc <sbrk_aligned+0x34>
 80097e6:	1cc4      	adds	r4, r0, #3
 80097e8:	f024 0403 	bic.w	r4, r4, #3
 80097ec:	42a0      	cmp	r0, r4
 80097ee:	d007      	beq.n	8009800 <sbrk_aligned+0x38>
 80097f0:	1a21      	subs	r1, r4, r0
 80097f2:	4628      	mov	r0, r5
 80097f4:	f000 fffe 	bl	800a7f4 <_sbrk_r>
 80097f8:	3001      	adds	r0, #1
 80097fa:	d101      	bne.n	8009800 <sbrk_aligned+0x38>
 80097fc:	f04f 34ff 	mov.w	r4, #4294967295
 8009800:	4620      	mov	r0, r4
 8009802:	bd70      	pop	{r4, r5, r6, pc}
 8009804:	20001534 	.word	0x20001534

08009808 <_malloc_r>:
 8009808:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800980c:	1ccd      	adds	r5, r1, #3
 800980e:	f025 0503 	bic.w	r5, r5, #3
 8009812:	3508      	adds	r5, #8
 8009814:	2d0c      	cmp	r5, #12
 8009816:	bf38      	it	cc
 8009818:	250c      	movcc	r5, #12
 800981a:	2d00      	cmp	r5, #0
 800981c:	4607      	mov	r7, r0
 800981e:	db01      	blt.n	8009824 <_malloc_r+0x1c>
 8009820:	42a9      	cmp	r1, r5
 8009822:	d905      	bls.n	8009830 <_malloc_r+0x28>
 8009824:	230c      	movs	r3, #12
 8009826:	2600      	movs	r6, #0
 8009828:	603b      	str	r3, [r7, #0]
 800982a:	4630      	mov	r0, r6
 800982c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009830:	4e2e      	ldr	r6, [pc, #184]	; (80098ec <_malloc_r+0xe4>)
 8009832:	f001 fc5d 	bl	800b0f0 <__malloc_lock>
 8009836:	6833      	ldr	r3, [r6, #0]
 8009838:	461c      	mov	r4, r3
 800983a:	bb34      	cbnz	r4, 800988a <_malloc_r+0x82>
 800983c:	4629      	mov	r1, r5
 800983e:	4638      	mov	r0, r7
 8009840:	f7ff ffc2 	bl	80097c8 <sbrk_aligned>
 8009844:	1c43      	adds	r3, r0, #1
 8009846:	4604      	mov	r4, r0
 8009848:	d14d      	bne.n	80098e6 <_malloc_r+0xde>
 800984a:	6834      	ldr	r4, [r6, #0]
 800984c:	4626      	mov	r6, r4
 800984e:	2e00      	cmp	r6, #0
 8009850:	d140      	bne.n	80098d4 <_malloc_r+0xcc>
 8009852:	6823      	ldr	r3, [r4, #0]
 8009854:	4631      	mov	r1, r6
 8009856:	4638      	mov	r0, r7
 8009858:	eb04 0803 	add.w	r8, r4, r3
 800985c:	f000 ffca 	bl	800a7f4 <_sbrk_r>
 8009860:	4580      	cmp	r8, r0
 8009862:	d13a      	bne.n	80098da <_malloc_r+0xd2>
 8009864:	6821      	ldr	r1, [r4, #0]
 8009866:	3503      	adds	r5, #3
 8009868:	1a6d      	subs	r5, r5, r1
 800986a:	f025 0503 	bic.w	r5, r5, #3
 800986e:	3508      	adds	r5, #8
 8009870:	2d0c      	cmp	r5, #12
 8009872:	bf38      	it	cc
 8009874:	250c      	movcc	r5, #12
 8009876:	4638      	mov	r0, r7
 8009878:	4629      	mov	r1, r5
 800987a:	f7ff ffa5 	bl	80097c8 <sbrk_aligned>
 800987e:	3001      	adds	r0, #1
 8009880:	d02b      	beq.n	80098da <_malloc_r+0xd2>
 8009882:	6823      	ldr	r3, [r4, #0]
 8009884:	442b      	add	r3, r5
 8009886:	6023      	str	r3, [r4, #0]
 8009888:	e00e      	b.n	80098a8 <_malloc_r+0xa0>
 800988a:	6822      	ldr	r2, [r4, #0]
 800988c:	1b52      	subs	r2, r2, r5
 800988e:	d41e      	bmi.n	80098ce <_malloc_r+0xc6>
 8009890:	2a0b      	cmp	r2, #11
 8009892:	d916      	bls.n	80098c2 <_malloc_r+0xba>
 8009894:	1961      	adds	r1, r4, r5
 8009896:	42a3      	cmp	r3, r4
 8009898:	6025      	str	r5, [r4, #0]
 800989a:	bf18      	it	ne
 800989c:	6059      	strne	r1, [r3, #4]
 800989e:	6863      	ldr	r3, [r4, #4]
 80098a0:	bf08      	it	eq
 80098a2:	6031      	streq	r1, [r6, #0]
 80098a4:	5162      	str	r2, [r4, r5]
 80098a6:	604b      	str	r3, [r1, #4]
 80098a8:	4638      	mov	r0, r7
 80098aa:	f104 060b 	add.w	r6, r4, #11
 80098ae:	f001 fc25 	bl	800b0fc <__malloc_unlock>
 80098b2:	f026 0607 	bic.w	r6, r6, #7
 80098b6:	1d23      	adds	r3, r4, #4
 80098b8:	1af2      	subs	r2, r6, r3
 80098ba:	d0b6      	beq.n	800982a <_malloc_r+0x22>
 80098bc:	1b9b      	subs	r3, r3, r6
 80098be:	50a3      	str	r3, [r4, r2]
 80098c0:	e7b3      	b.n	800982a <_malloc_r+0x22>
 80098c2:	6862      	ldr	r2, [r4, #4]
 80098c4:	42a3      	cmp	r3, r4
 80098c6:	bf0c      	ite	eq
 80098c8:	6032      	streq	r2, [r6, #0]
 80098ca:	605a      	strne	r2, [r3, #4]
 80098cc:	e7ec      	b.n	80098a8 <_malloc_r+0xa0>
 80098ce:	4623      	mov	r3, r4
 80098d0:	6864      	ldr	r4, [r4, #4]
 80098d2:	e7b2      	b.n	800983a <_malloc_r+0x32>
 80098d4:	4634      	mov	r4, r6
 80098d6:	6876      	ldr	r6, [r6, #4]
 80098d8:	e7b9      	b.n	800984e <_malloc_r+0x46>
 80098da:	230c      	movs	r3, #12
 80098dc:	4638      	mov	r0, r7
 80098de:	603b      	str	r3, [r7, #0]
 80098e0:	f001 fc0c 	bl	800b0fc <__malloc_unlock>
 80098e4:	e7a1      	b.n	800982a <_malloc_r+0x22>
 80098e6:	6025      	str	r5, [r4, #0]
 80098e8:	e7de      	b.n	80098a8 <_malloc_r+0xa0>
 80098ea:	bf00      	nop
 80098ec:	20001530 	.word	0x20001530

080098f0 <__ssputs_r>:
 80098f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80098f4:	688e      	ldr	r6, [r1, #8]
 80098f6:	4682      	mov	sl, r0
 80098f8:	429e      	cmp	r6, r3
 80098fa:	460c      	mov	r4, r1
 80098fc:	4690      	mov	r8, r2
 80098fe:	461f      	mov	r7, r3
 8009900:	d838      	bhi.n	8009974 <__ssputs_r+0x84>
 8009902:	898a      	ldrh	r2, [r1, #12]
 8009904:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009908:	d032      	beq.n	8009970 <__ssputs_r+0x80>
 800990a:	6825      	ldr	r5, [r4, #0]
 800990c:	6909      	ldr	r1, [r1, #16]
 800990e:	3301      	adds	r3, #1
 8009910:	eba5 0901 	sub.w	r9, r5, r1
 8009914:	6965      	ldr	r5, [r4, #20]
 8009916:	444b      	add	r3, r9
 8009918:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800991c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009920:	106d      	asrs	r5, r5, #1
 8009922:	429d      	cmp	r5, r3
 8009924:	bf38      	it	cc
 8009926:	461d      	movcc	r5, r3
 8009928:	0553      	lsls	r3, r2, #21
 800992a:	d531      	bpl.n	8009990 <__ssputs_r+0xa0>
 800992c:	4629      	mov	r1, r5
 800992e:	f7ff ff6b 	bl	8009808 <_malloc_r>
 8009932:	4606      	mov	r6, r0
 8009934:	b950      	cbnz	r0, 800994c <__ssputs_r+0x5c>
 8009936:	230c      	movs	r3, #12
 8009938:	f04f 30ff 	mov.w	r0, #4294967295
 800993c:	f8ca 3000 	str.w	r3, [sl]
 8009940:	89a3      	ldrh	r3, [r4, #12]
 8009942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009946:	81a3      	strh	r3, [r4, #12]
 8009948:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800994c:	464a      	mov	r2, r9
 800994e:	6921      	ldr	r1, [r4, #16]
 8009950:	f7ff fd6a 	bl	8009428 <memcpy>
 8009954:	89a3      	ldrh	r3, [r4, #12]
 8009956:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800995a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800995e:	81a3      	strh	r3, [r4, #12]
 8009960:	6126      	str	r6, [r4, #16]
 8009962:	444e      	add	r6, r9
 8009964:	6026      	str	r6, [r4, #0]
 8009966:	463e      	mov	r6, r7
 8009968:	6165      	str	r5, [r4, #20]
 800996a:	eba5 0509 	sub.w	r5, r5, r9
 800996e:	60a5      	str	r5, [r4, #8]
 8009970:	42be      	cmp	r6, r7
 8009972:	d900      	bls.n	8009976 <__ssputs_r+0x86>
 8009974:	463e      	mov	r6, r7
 8009976:	4632      	mov	r2, r6
 8009978:	4641      	mov	r1, r8
 800997a:	6820      	ldr	r0, [r4, #0]
 800997c:	f001 fb9e 	bl	800b0bc <memmove>
 8009980:	68a3      	ldr	r3, [r4, #8]
 8009982:	2000      	movs	r0, #0
 8009984:	1b9b      	subs	r3, r3, r6
 8009986:	60a3      	str	r3, [r4, #8]
 8009988:	6823      	ldr	r3, [r4, #0]
 800998a:	4433      	add	r3, r6
 800998c:	6023      	str	r3, [r4, #0]
 800998e:	e7db      	b.n	8009948 <__ssputs_r+0x58>
 8009990:	462a      	mov	r2, r5
 8009992:	f001 fbb9 	bl	800b108 <_realloc_r>
 8009996:	4606      	mov	r6, r0
 8009998:	2800      	cmp	r0, #0
 800999a:	d1e1      	bne.n	8009960 <__ssputs_r+0x70>
 800999c:	4650      	mov	r0, sl
 800999e:	6921      	ldr	r1, [r4, #16]
 80099a0:	f7ff feca 	bl	8009738 <_free_r>
 80099a4:	e7c7      	b.n	8009936 <__ssputs_r+0x46>
	...

080099a8 <_svfiprintf_r>:
 80099a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80099ac:	4698      	mov	r8, r3
 80099ae:	898b      	ldrh	r3, [r1, #12]
 80099b0:	4607      	mov	r7, r0
 80099b2:	061b      	lsls	r3, r3, #24
 80099b4:	460d      	mov	r5, r1
 80099b6:	4614      	mov	r4, r2
 80099b8:	b09d      	sub	sp, #116	; 0x74
 80099ba:	d50e      	bpl.n	80099da <_svfiprintf_r+0x32>
 80099bc:	690b      	ldr	r3, [r1, #16]
 80099be:	b963      	cbnz	r3, 80099da <_svfiprintf_r+0x32>
 80099c0:	2140      	movs	r1, #64	; 0x40
 80099c2:	f7ff ff21 	bl	8009808 <_malloc_r>
 80099c6:	6028      	str	r0, [r5, #0]
 80099c8:	6128      	str	r0, [r5, #16]
 80099ca:	b920      	cbnz	r0, 80099d6 <_svfiprintf_r+0x2e>
 80099cc:	230c      	movs	r3, #12
 80099ce:	603b      	str	r3, [r7, #0]
 80099d0:	f04f 30ff 	mov.w	r0, #4294967295
 80099d4:	e0d1      	b.n	8009b7a <_svfiprintf_r+0x1d2>
 80099d6:	2340      	movs	r3, #64	; 0x40
 80099d8:	616b      	str	r3, [r5, #20]
 80099da:	2300      	movs	r3, #0
 80099dc:	9309      	str	r3, [sp, #36]	; 0x24
 80099de:	2320      	movs	r3, #32
 80099e0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80099e4:	2330      	movs	r3, #48	; 0x30
 80099e6:	f04f 0901 	mov.w	r9, #1
 80099ea:	f8cd 800c 	str.w	r8, [sp, #12]
 80099ee:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8009b94 <_svfiprintf_r+0x1ec>
 80099f2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80099f6:	4623      	mov	r3, r4
 80099f8:	469a      	mov	sl, r3
 80099fa:	f813 2b01 	ldrb.w	r2, [r3], #1
 80099fe:	b10a      	cbz	r2, 8009a04 <_svfiprintf_r+0x5c>
 8009a00:	2a25      	cmp	r2, #37	; 0x25
 8009a02:	d1f9      	bne.n	80099f8 <_svfiprintf_r+0x50>
 8009a04:	ebba 0b04 	subs.w	fp, sl, r4
 8009a08:	d00b      	beq.n	8009a22 <_svfiprintf_r+0x7a>
 8009a0a:	465b      	mov	r3, fp
 8009a0c:	4622      	mov	r2, r4
 8009a0e:	4629      	mov	r1, r5
 8009a10:	4638      	mov	r0, r7
 8009a12:	f7ff ff6d 	bl	80098f0 <__ssputs_r>
 8009a16:	3001      	adds	r0, #1
 8009a18:	f000 80aa 	beq.w	8009b70 <_svfiprintf_r+0x1c8>
 8009a1c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009a1e:	445a      	add	r2, fp
 8009a20:	9209      	str	r2, [sp, #36]	; 0x24
 8009a22:	f89a 3000 	ldrb.w	r3, [sl]
 8009a26:	2b00      	cmp	r3, #0
 8009a28:	f000 80a2 	beq.w	8009b70 <_svfiprintf_r+0x1c8>
 8009a2c:	2300      	movs	r3, #0
 8009a2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009a32:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009a36:	f10a 0a01 	add.w	sl, sl, #1
 8009a3a:	9304      	str	r3, [sp, #16]
 8009a3c:	9307      	str	r3, [sp, #28]
 8009a3e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009a42:	931a      	str	r3, [sp, #104]	; 0x68
 8009a44:	4654      	mov	r4, sl
 8009a46:	2205      	movs	r2, #5
 8009a48:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009a4c:	4851      	ldr	r0, [pc, #324]	; (8009b94 <_svfiprintf_r+0x1ec>)
 8009a4e:	f001 fb27 	bl	800b0a0 <memchr>
 8009a52:	9a04      	ldr	r2, [sp, #16]
 8009a54:	b9d8      	cbnz	r0, 8009a8e <_svfiprintf_r+0xe6>
 8009a56:	06d0      	lsls	r0, r2, #27
 8009a58:	bf44      	itt	mi
 8009a5a:	2320      	movmi	r3, #32
 8009a5c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a60:	0711      	lsls	r1, r2, #28
 8009a62:	bf44      	itt	mi
 8009a64:	232b      	movmi	r3, #43	; 0x2b
 8009a66:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009a6a:	f89a 3000 	ldrb.w	r3, [sl]
 8009a6e:	2b2a      	cmp	r3, #42	; 0x2a
 8009a70:	d015      	beq.n	8009a9e <_svfiprintf_r+0xf6>
 8009a72:	4654      	mov	r4, sl
 8009a74:	2000      	movs	r0, #0
 8009a76:	f04f 0c0a 	mov.w	ip, #10
 8009a7a:	9a07      	ldr	r2, [sp, #28]
 8009a7c:	4621      	mov	r1, r4
 8009a7e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009a82:	3b30      	subs	r3, #48	; 0x30
 8009a84:	2b09      	cmp	r3, #9
 8009a86:	d94e      	bls.n	8009b26 <_svfiprintf_r+0x17e>
 8009a88:	b1b0      	cbz	r0, 8009ab8 <_svfiprintf_r+0x110>
 8009a8a:	9207      	str	r2, [sp, #28]
 8009a8c:	e014      	b.n	8009ab8 <_svfiprintf_r+0x110>
 8009a8e:	eba0 0308 	sub.w	r3, r0, r8
 8009a92:	fa09 f303 	lsl.w	r3, r9, r3
 8009a96:	4313      	orrs	r3, r2
 8009a98:	46a2      	mov	sl, r4
 8009a9a:	9304      	str	r3, [sp, #16]
 8009a9c:	e7d2      	b.n	8009a44 <_svfiprintf_r+0x9c>
 8009a9e:	9b03      	ldr	r3, [sp, #12]
 8009aa0:	1d19      	adds	r1, r3, #4
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	9103      	str	r1, [sp, #12]
 8009aa6:	2b00      	cmp	r3, #0
 8009aa8:	bfbb      	ittet	lt
 8009aaa:	425b      	neglt	r3, r3
 8009aac:	f042 0202 	orrlt.w	r2, r2, #2
 8009ab0:	9307      	strge	r3, [sp, #28]
 8009ab2:	9307      	strlt	r3, [sp, #28]
 8009ab4:	bfb8      	it	lt
 8009ab6:	9204      	strlt	r2, [sp, #16]
 8009ab8:	7823      	ldrb	r3, [r4, #0]
 8009aba:	2b2e      	cmp	r3, #46	; 0x2e
 8009abc:	d10c      	bne.n	8009ad8 <_svfiprintf_r+0x130>
 8009abe:	7863      	ldrb	r3, [r4, #1]
 8009ac0:	2b2a      	cmp	r3, #42	; 0x2a
 8009ac2:	d135      	bne.n	8009b30 <_svfiprintf_r+0x188>
 8009ac4:	9b03      	ldr	r3, [sp, #12]
 8009ac6:	3402      	adds	r4, #2
 8009ac8:	1d1a      	adds	r2, r3, #4
 8009aca:	681b      	ldr	r3, [r3, #0]
 8009acc:	9203      	str	r2, [sp, #12]
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	bfb8      	it	lt
 8009ad2:	f04f 33ff 	movlt.w	r3, #4294967295
 8009ad6:	9305      	str	r3, [sp, #20]
 8009ad8:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8009b98 <_svfiprintf_r+0x1f0>
 8009adc:	2203      	movs	r2, #3
 8009ade:	4650      	mov	r0, sl
 8009ae0:	7821      	ldrb	r1, [r4, #0]
 8009ae2:	f001 fadd 	bl	800b0a0 <memchr>
 8009ae6:	b140      	cbz	r0, 8009afa <_svfiprintf_r+0x152>
 8009ae8:	2340      	movs	r3, #64	; 0x40
 8009aea:	eba0 000a 	sub.w	r0, r0, sl
 8009aee:	fa03 f000 	lsl.w	r0, r3, r0
 8009af2:	9b04      	ldr	r3, [sp, #16]
 8009af4:	3401      	adds	r4, #1
 8009af6:	4303      	orrs	r3, r0
 8009af8:	9304      	str	r3, [sp, #16]
 8009afa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009afe:	2206      	movs	r2, #6
 8009b00:	4826      	ldr	r0, [pc, #152]	; (8009b9c <_svfiprintf_r+0x1f4>)
 8009b02:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009b06:	f001 facb 	bl	800b0a0 <memchr>
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	d038      	beq.n	8009b80 <_svfiprintf_r+0x1d8>
 8009b0e:	4b24      	ldr	r3, [pc, #144]	; (8009ba0 <_svfiprintf_r+0x1f8>)
 8009b10:	bb1b      	cbnz	r3, 8009b5a <_svfiprintf_r+0x1b2>
 8009b12:	9b03      	ldr	r3, [sp, #12]
 8009b14:	3307      	adds	r3, #7
 8009b16:	f023 0307 	bic.w	r3, r3, #7
 8009b1a:	3308      	adds	r3, #8
 8009b1c:	9303      	str	r3, [sp, #12]
 8009b1e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009b20:	4433      	add	r3, r6
 8009b22:	9309      	str	r3, [sp, #36]	; 0x24
 8009b24:	e767      	b.n	80099f6 <_svfiprintf_r+0x4e>
 8009b26:	460c      	mov	r4, r1
 8009b28:	2001      	movs	r0, #1
 8009b2a:	fb0c 3202 	mla	r2, ip, r2, r3
 8009b2e:	e7a5      	b.n	8009a7c <_svfiprintf_r+0xd4>
 8009b30:	2300      	movs	r3, #0
 8009b32:	f04f 0c0a 	mov.w	ip, #10
 8009b36:	4619      	mov	r1, r3
 8009b38:	3401      	adds	r4, #1
 8009b3a:	9305      	str	r3, [sp, #20]
 8009b3c:	4620      	mov	r0, r4
 8009b3e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009b42:	3a30      	subs	r2, #48	; 0x30
 8009b44:	2a09      	cmp	r2, #9
 8009b46:	d903      	bls.n	8009b50 <_svfiprintf_r+0x1a8>
 8009b48:	2b00      	cmp	r3, #0
 8009b4a:	d0c5      	beq.n	8009ad8 <_svfiprintf_r+0x130>
 8009b4c:	9105      	str	r1, [sp, #20]
 8009b4e:	e7c3      	b.n	8009ad8 <_svfiprintf_r+0x130>
 8009b50:	4604      	mov	r4, r0
 8009b52:	2301      	movs	r3, #1
 8009b54:	fb0c 2101 	mla	r1, ip, r1, r2
 8009b58:	e7f0      	b.n	8009b3c <_svfiprintf_r+0x194>
 8009b5a:	ab03      	add	r3, sp, #12
 8009b5c:	9300      	str	r3, [sp, #0]
 8009b5e:	462a      	mov	r2, r5
 8009b60:	4638      	mov	r0, r7
 8009b62:	4b10      	ldr	r3, [pc, #64]	; (8009ba4 <_svfiprintf_r+0x1fc>)
 8009b64:	a904      	add	r1, sp, #16
 8009b66:	f3af 8000 	nop.w
 8009b6a:	1c42      	adds	r2, r0, #1
 8009b6c:	4606      	mov	r6, r0
 8009b6e:	d1d6      	bne.n	8009b1e <_svfiprintf_r+0x176>
 8009b70:	89ab      	ldrh	r3, [r5, #12]
 8009b72:	065b      	lsls	r3, r3, #25
 8009b74:	f53f af2c 	bmi.w	80099d0 <_svfiprintf_r+0x28>
 8009b78:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009b7a:	b01d      	add	sp, #116	; 0x74
 8009b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009b80:	ab03      	add	r3, sp, #12
 8009b82:	9300      	str	r3, [sp, #0]
 8009b84:	462a      	mov	r2, r5
 8009b86:	4638      	mov	r0, r7
 8009b88:	4b06      	ldr	r3, [pc, #24]	; (8009ba4 <_svfiprintf_r+0x1fc>)
 8009b8a:	a904      	add	r1, sp, #16
 8009b8c:	f000 fba8 	bl	800a2e0 <_printf_i>
 8009b90:	e7eb      	b.n	8009b6a <_svfiprintf_r+0x1c2>
 8009b92:	bf00      	nop
 8009b94:	0800b42c 	.word	0x0800b42c
 8009b98:	0800b432 	.word	0x0800b432
 8009b9c:	0800b436 	.word	0x0800b436
 8009ba0:	00000000 	.word	0x00000000
 8009ba4:	080098f1 	.word	0x080098f1

08009ba8 <_sungetc_r>:
 8009ba8:	b538      	push	{r3, r4, r5, lr}
 8009baa:	1c4b      	adds	r3, r1, #1
 8009bac:	4614      	mov	r4, r2
 8009bae:	d103      	bne.n	8009bb8 <_sungetc_r+0x10>
 8009bb0:	f04f 35ff 	mov.w	r5, #4294967295
 8009bb4:	4628      	mov	r0, r5
 8009bb6:	bd38      	pop	{r3, r4, r5, pc}
 8009bb8:	8993      	ldrh	r3, [r2, #12]
 8009bba:	b2cd      	uxtb	r5, r1
 8009bbc:	f023 0320 	bic.w	r3, r3, #32
 8009bc0:	8193      	strh	r3, [r2, #12]
 8009bc2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009bc4:	6852      	ldr	r2, [r2, #4]
 8009bc6:	b18b      	cbz	r3, 8009bec <_sungetc_r+0x44>
 8009bc8:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8009bca:	4293      	cmp	r3, r2
 8009bcc:	dd08      	ble.n	8009be0 <_sungetc_r+0x38>
 8009bce:	6823      	ldr	r3, [r4, #0]
 8009bd0:	1e5a      	subs	r2, r3, #1
 8009bd2:	6022      	str	r2, [r4, #0]
 8009bd4:	f803 5c01 	strb.w	r5, [r3, #-1]
 8009bd8:	6863      	ldr	r3, [r4, #4]
 8009bda:	3301      	adds	r3, #1
 8009bdc:	6063      	str	r3, [r4, #4]
 8009bde:	e7e9      	b.n	8009bb4 <_sungetc_r+0xc>
 8009be0:	4621      	mov	r1, r4
 8009be2:	f000 ff41 	bl	800aa68 <__submore>
 8009be6:	2800      	cmp	r0, #0
 8009be8:	d0f1      	beq.n	8009bce <_sungetc_r+0x26>
 8009bea:	e7e1      	b.n	8009bb0 <_sungetc_r+0x8>
 8009bec:	6921      	ldr	r1, [r4, #16]
 8009bee:	6823      	ldr	r3, [r4, #0]
 8009bf0:	b151      	cbz	r1, 8009c08 <_sungetc_r+0x60>
 8009bf2:	4299      	cmp	r1, r3
 8009bf4:	d208      	bcs.n	8009c08 <_sungetc_r+0x60>
 8009bf6:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8009bfa:	42a9      	cmp	r1, r5
 8009bfc:	d104      	bne.n	8009c08 <_sungetc_r+0x60>
 8009bfe:	3b01      	subs	r3, #1
 8009c00:	3201      	adds	r2, #1
 8009c02:	6023      	str	r3, [r4, #0]
 8009c04:	6062      	str	r2, [r4, #4]
 8009c06:	e7d5      	b.n	8009bb4 <_sungetc_r+0xc>
 8009c08:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8009c0c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c10:	6363      	str	r3, [r4, #52]	; 0x34
 8009c12:	2303      	movs	r3, #3
 8009c14:	63a3      	str	r3, [r4, #56]	; 0x38
 8009c16:	4623      	mov	r3, r4
 8009c18:	f803 5f46 	strb.w	r5, [r3, #70]!
 8009c1c:	6023      	str	r3, [r4, #0]
 8009c1e:	2301      	movs	r3, #1
 8009c20:	e7dc      	b.n	8009bdc <_sungetc_r+0x34>

08009c22 <__ssrefill_r>:
 8009c22:	b510      	push	{r4, lr}
 8009c24:	460c      	mov	r4, r1
 8009c26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8009c28:	b169      	cbz	r1, 8009c46 <__ssrefill_r+0x24>
 8009c2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009c2e:	4299      	cmp	r1, r3
 8009c30:	d001      	beq.n	8009c36 <__ssrefill_r+0x14>
 8009c32:	f7ff fd81 	bl	8009738 <_free_r>
 8009c36:	2000      	movs	r0, #0
 8009c38:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009c3a:	6360      	str	r0, [r4, #52]	; 0x34
 8009c3c:	6063      	str	r3, [r4, #4]
 8009c3e:	b113      	cbz	r3, 8009c46 <__ssrefill_r+0x24>
 8009c40:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8009c42:	6023      	str	r3, [r4, #0]
 8009c44:	bd10      	pop	{r4, pc}
 8009c46:	6923      	ldr	r3, [r4, #16]
 8009c48:	f04f 30ff 	mov.w	r0, #4294967295
 8009c4c:	6023      	str	r3, [r4, #0]
 8009c4e:	2300      	movs	r3, #0
 8009c50:	6063      	str	r3, [r4, #4]
 8009c52:	89a3      	ldrh	r3, [r4, #12]
 8009c54:	f043 0320 	orr.w	r3, r3, #32
 8009c58:	81a3      	strh	r3, [r4, #12]
 8009c5a:	e7f3      	b.n	8009c44 <__ssrefill_r+0x22>

08009c5c <__ssvfiscanf_r>:
 8009c5c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009c60:	460c      	mov	r4, r1
 8009c62:	2100      	movs	r1, #0
 8009c64:	4606      	mov	r6, r0
 8009c66:	f5ad 7d22 	sub.w	sp, sp, #648	; 0x288
 8009c6a:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 8009c6e:	49a7      	ldr	r1, [pc, #668]	; (8009f0c <__ssvfiscanf_r+0x2b0>)
 8009c70:	f10d 0804 	add.w	r8, sp, #4
 8009c74:	91a0      	str	r1, [sp, #640]	; 0x280
 8009c76:	49a6      	ldr	r1, [pc, #664]	; (8009f10 <__ssvfiscanf_r+0x2b4>)
 8009c78:	4fa6      	ldr	r7, [pc, #664]	; (8009f14 <__ssvfiscanf_r+0x2b8>)
 8009c7a:	f8df 929c 	ldr.w	r9, [pc, #668]	; 8009f18 <__ssvfiscanf_r+0x2bc>
 8009c7e:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 8009c82:	91a1      	str	r1, [sp, #644]	; 0x284
 8009c84:	9300      	str	r3, [sp, #0]
 8009c86:	7813      	ldrb	r3, [r2, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	f000 815c 	beq.w	8009f46 <__ssvfiscanf_r+0x2ea>
 8009c8e:	5dd9      	ldrb	r1, [r3, r7]
 8009c90:	1c55      	adds	r5, r2, #1
 8009c92:	f011 0108 	ands.w	r1, r1, #8
 8009c96:	d019      	beq.n	8009ccc <__ssvfiscanf_r+0x70>
 8009c98:	6863      	ldr	r3, [r4, #4]
 8009c9a:	2b00      	cmp	r3, #0
 8009c9c:	dd0f      	ble.n	8009cbe <__ssvfiscanf_r+0x62>
 8009c9e:	6823      	ldr	r3, [r4, #0]
 8009ca0:	781a      	ldrb	r2, [r3, #0]
 8009ca2:	5cba      	ldrb	r2, [r7, r2]
 8009ca4:	0712      	lsls	r2, r2, #28
 8009ca6:	d401      	bmi.n	8009cac <__ssvfiscanf_r+0x50>
 8009ca8:	462a      	mov	r2, r5
 8009caa:	e7ec      	b.n	8009c86 <__ssvfiscanf_r+0x2a>
 8009cac:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009cae:	3301      	adds	r3, #1
 8009cb0:	3201      	adds	r2, #1
 8009cb2:	9245      	str	r2, [sp, #276]	; 0x114
 8009cb4:	6862      	ldr	r2, [r4, #4]
 8009cb6:	6023      	str	r3, [r4, #0]
 8009cb8:	3a01      	subs	r2, #1
 8009cba:	6062      	str	r2, [r4, #4]
 8009cbc:	e7ec      	b.n	8009c98 <__ssvfiscanf_r+0x3c>
 8009cbe:	4621      	mov	r1, r4
 8009cc0:	4630      	mov	r0, r6
 8009cc2:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009cc4:	4798      	blx	r3
 8009cc6:	2800      	cmp	r0, #0
 8009cc8:	d0e9      	beq.n	8009c9e <__ssvfiscanf_r+0x42>
 8009cca:	e7ed      	b.n	8009ca8 <__ssvfiscanf_r+0x4c>
 8009ccc:	2b25      	cmp	r3, #37	; 0x25
 8009cce:	d012      	beq.n	8009cf6 <__ssvfiscanf_r+0x9a>
 8009cd0:	469a      	mov	sl, r3
 8009cd2:	6863      	ldr	r3, [r4, #4]
 8009cd4:	2b00      	cmp	r3, #0
 8009cd6:	f340 8094 	ble.w	8009e02 <__ssvfiscanf_r+0x1a6>
 8009cda:	6822      	ldr	r2, [r4, #0]
 8009cdc:	7813      	ldrb	r3, [r2, #0]
 8009cde:	4553      	cmp	r3, sl
 8009ce0:	f040 8131 	bne.w	8009f46 <__ssvfiscanf_r+0x2ea>
 8009ce4:	6863      	ldr	r3, [r4, #4]
 8009ce6:	3201      	adds	r2, #1
 8009ce8:	3b01      	subs	r3, #1
 8009cea:	6063      	str	r3, [r4, #4]
 8009cec:	9b45      	ldr	r3, [sp, #276]	; 0x114
 8009cee:	6022      	str	r2, [r4, #0]
 8009cf0:	3301      	adds	r3, #1
 8009cf2:	9345      	str	r3, [sp, #276]	; 0x114
 8009cf4:	e7d8      	b.n	8009ca8 <__ssvfiscanf_r+0x4c>
 8009cf6:	9141      	str	r1, [sp, #260]	; 0x104
 8009cf8:	9143      	str	r1, [sp, #268]	; 0x10c
 8009cfa:	7853      	ldrb	r3, [r2, #1]
 8009cfc:	2b2a      	cmp	r3, #42	; 0x2a
 8009cfe:	bf04      	itt	eq
 8009d00:	2310      	moveq	r3, #16
 8009d02:	1c95      	addeq	r5, r2, #2
 8009d04:	f04f 020a 	mov.w	r2, #10
 8009d08:	bf08      	it	eq
 8009d0a:	9341      	streq	r3, [sp, #260]	; 0x104
 8009d0c:	46aa      	mov	sl, r5
 8009d0e:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8009d12:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 8009d16:	2b09      	cmp	r3, #9
 8009d18:	d91d      	bls.n	8009d56 <__ssvfiscanf_r+0xfa>
 8009d1a:	2203      	movs	r2, #3
 8009d1c:	487e      	ldr	r0, [pc, #504]	; (8009f18 <__ssvfiscanf_r+0x2bc>)
 8009d1e:	f001 f9bf 	bl	800b0a0 <memchr>
 8009d22:	b140      	cbz	r0, 8009d36 <__ssvfiscanf_r+0xda>
 8009d24:	2301      	movs	r3, #1
 8009d26:	4655      	mov	r5, sl
 8009d28:	eba0 0009 	sub.w	r0, r0, r9
 8009d2c:	fa03 f000 	lsl.w	r0, r3, r0
 8009d30:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009d32:	4318      	orrs	r0, r3
 8009d34:	9041      	str	r0, [sp, #260]	; 0x104
 8009d36:	f815 3b01 	ldrb.w	r3, [r5], #1
 8009d3a:	2b78      	cmp	r3, #120	; 0x78
 8009d3c:	d806      	bhi.n	8009d4c <__ssvfiscanf_r+0xf0>
 8009d3e:	2b57      	cmp	r3, #87	; 0x57
 8009d40:	d810      	bhi.n	8009d64 <__ssvfiscanf_r+0x108>
 8009d42:	2b25      	cmp	r3, #37	; 0x25
 8009d44:	d0c4      	beq.n	8009cd0 <__ssvfiscanf_r+0x74>
 8009d46:	d857      	bhi.n	8009df8 <__ssvfiscanf_r+0x19c>
 8009d48:	2b00      	cmp	r3, #0
 8009d4a:	d065      	beq.n	8009e18 <__ssvfiscanf_r+0x1bc>
 8009d4c:	2303      	movs	r3, #3
 8009d4e:	9347      	str	r3, [sp, #284]	; 0x11c
 8009d50:	230a      	movs	r3, #10
 8009d52:	9342      	str	r3, [sp, #264]	; 0x108
 8009d54:	e072      	b.n	8009e3c <__ssvfiscanf_r+0x1e0>
 8009d56:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 8009d58:	4655      	mov	r5, sl
 8009d5a:	fb02 1103 	mla	r1, r2, r3, r1
 8009d5e:	3930      	subs	r1, #48	; 0x30
 8009d60:	9143      	str	r1, [sp, #268]	; 0x10c
 8009d62:	e7d3      	b.n	8009d0c <__ssvfiscanf_r+0xb0>
 8009d64:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 8009d68:	2a20      	cmp	r2, #32
 8009d6a:	d8ef      	bhi.n	8009d4c <__ssvfiscanf_r+0xf0>
 8009d6c:	a101      	add	r1, pc, #4	; (adr r1, 8009d74 <__ssvfiscanf_r+0x118>)
 8009d6e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8009d72:	bf00      	nop
 8009d74:	08009e27 	.word	0x08009e27
 8009d78:	08009d4d 	.word	0x08009d4d
 8009d7c:	08009d4d 	.word	0x08009d4d
 8009d80:	08009e85 	.word	0x08009e85
 8009d84:	08009d4d 	.word	0x08009d4d
 8009d88:	08009d4d 	.word	0x08009d4d
 8009d8c:	08009d4d 	.word	0x08009d4d
 8009d90:	08009d4d 	.word	0x08009d4d
 8009d94:	08009d4d 	.word	0x08009d4d
 8009d98:	08009d4d 	.word	0x08009d4d
 8009d9c:	08009d4d 	.word	0x08009d4d
 8009da0:	08009e9b 	.word	0x08009e9b
 8009da4:	08009e71 	.word	0x08009e71
 8009da8:	08009dff 	.word	0x08009dff
 8009dac:	08009dff 	.word	0x08009dff
 8009db0:	08009dff 	.word	0x08009dff
 8009db4:	08009d4d 	.word	0x08009d4d
 8009db8:	08009e75 	.word	0x08009e75
 8009dbc:	08009d4d 	.word	0x08009d4d
 8009dc0:	08009d4d 	.word	0x08009d4d
 8009dc4:	08009d4d 	.word	0x08009d4d
 8009dc8:	08009d4d 	.word	0x08009d4d
 8009dcc:	08009eab 	.word	0x08009eab
 8009dd0:	08009e7d 	.word	0x08009e7d
 8009dd4:	08009e1f 	.word	0x08009e1f
 8009dd8:	08009d4d 	.word	0x08009d4d
 8009ddc:	08009d4d 	.word	0x08009d4d
 8009de0:	08009ea7 	.word	0x08009ea7
 8009de4:	08009d4d 	.word	0x08009d4d
 8009de8:	08009e71 	.word	0x08009e71
 8009dec:	08009d4d 	.word	0x08009d4d
 8009df0:	08009d4d 	.word	0x08009d4d
 8009df4:	08009e27 	.word	0x08009e27
 8009df8:	3b45      	subs	r3, #69	; 0x45
 8009dfa:	2b02      	cmp	r3, #2
 8009dfc:	d8a6      	bhi.n	8009d4c <__ssvfiscanf_r+0xf0>
 8009dfe:	2305      	movs	r3, #5
 8009e00:	e01b      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009e02:	4621      	mov	r1, r4
 8009e04:	4630      	mov	r0, r6
 8009e06:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009e08:	4798      	blx	r3
 8009e0a:	2800      	cmp	r0, #0
 8009e0c:	f43f af65 	beq.w	8009cda <__ssvfiscanf_r+0x7e>
 8009e10:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009e12:	2800      	cmp	r0, #0
 8009e14:	f040 808d 	bne.w	8009f32 <__ssvfiscanf_r+0x2d6>
 8009e18:	f04f 30ff 	mov.w	r0, #4294967295
 8009e1c:	e08f      	b.n	8009f3e <__ssvfiscanf_r+0x2e2>
 8009e1e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009e20:	f042 0220 	orr.w	r2, r2, #32
 8009e24:	9241      	str	r2, [sp, #260]	; 0x104
 8009e26:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8009e28:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009e2c:	9241      	str	r2, [sp, #260]	; 0x104
 8009e2e:	2210      	movs	r2, #16
 8009e30:	2b6f      	cmp	r3, #111	; 0x6f
 8009e32:	bf34      	ite	cc
 8009e34:	2303      	movcc	r3, #3
 8009e36:	2304      	movcs	r3, #4
 8009e38:	9242      	str	r2, [sp, #264]	; 0x108
 8009e3a:	9347      	str	r3, [sp, #284]	; 0x11c
 8009e3c:	6863      	ldr	r3, [r4, #4]
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	dd42      	ble.n	8009ec8 <__ssvfiscanf_r+0x26c>
 8009e42:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e44:	0659      	lsls	r1, r3, #25
 8009e46:	d404      	bmi.n	8009e52 <__ssvfiscanf_r+0x1f6>
 8009e48:	6823      	ldr	r3, [r4, #0]
 8009e4a:	781a      	ldrb	r2, [r3, #0]
 8009e4c:	5cba      	ldrb	r2, [r7, r2]
 8009e4e:	0712      	lsls	r2, r2, #28
 8009e50:	d441      	bmi.n	8009ed6 <__ssvfiscanf_r+0x27a>
 8009e52:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	dc50      	bgt.n	8009efa <__ssvfiscanf_r+0x29e>
 8009e58:	466b      	mov	r3, sp
 8009e5a:	4622      	mov	r2, r4
 8009e5c:	4630      	mov	r0, r6
 8009e5e:	a941      	add	r1, sp, #260	; 0x104
 8009e60:	f000 fb64 	bl	800a52c <_scanf_chars>
 8009e64:	2801      	cmp	r0, #1
 8009e66:	d06e      	beq.n	8009f46 <__ssvfiscanf_r+0x2ea>
 8009e68:	2802      	cmp	r0, #2
 8009e6a:	f47f af1d 	bne.w	8009ca8 <__ssvfiscanf_r+0x4c>
 8009e6e:	e7cf      	b.n	8009e10 <__ssvfiscanf_r+0x1b4>
 8009e70:	220a      	movs	r2, #10
 8009e72:	e7dd      	b.n	8009e30 <__ssvfiscanf_r+0x1d4>
 8009e74:	2300      	movs	r3, #0
 8009e76:	9342      	str	r3, [sp, #264]	; 0x108
 8009e78:	2303      	movs	r3, #3
 8009e7a:	e7de      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009e7c:	2308      	movs	r3, #8
 8009e7e:	9342      	str	r3, [sp, #264]	; 0x108
 8009e80:	2304      	movs	r3, #4
 8009e82:	e7da      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009e84:	4629      	mov	r1, r5
 8009e86:	4640      	mov	r0, r8
 8009e88:	f000 fcc4 	bl	800a814 <__sccl>
 8009e8c:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e8e:	4605      	mov	r5, r0
 8009e90:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009e94:	9341      	str	r3, [sp, #260]	; 0x104
 8009e96:	2301      	movs	r3, #1
 8009e98:	e7cf      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009e9a:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8009e9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009ea0:	9341      	str	r3, [sp, #260]	; 0x104
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	e7c9      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009ea6:	2302      	movs	r3, #2
 8009ea8:	e7c7      	b.n	8009e3a <__ssvfiscanf_r+0x1de>
 8009eaa:	9841      	ldr	r0, [sp, #260]	; 0x104
 8009eac:	06c3      	lsls	r3, r0, #27
 8009eae:	f53f aefb 	bmi.w	8009ca8 <__ssvfiscanf_r+0x4c>
 8009eb2:	9b00      	ldr	r3, [sp, #0]
 8009eb4:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009eb6:	1d19      	adds	r1, r3, #4
 8009eb8:	9100      	str	r1, [sp, #0]
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	f010 0f01 	tst.w	r0, #1
 8009ec0:	bf14      	ite	ne
 8009ec2:	801a      	strhne	r2, [r3, #0]
 8009ec4:	601a      	streq	r2, [r3, #0]
 8009ec6:	e6ef      	b.n	8009ca8 <__ssvfiscanf_r+0x4c>
 8009ec8:	4621      	mov	r1, r4
 8009eca:	4630      	mov	r0, r6
 8009ecc:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ece:	4798      	blx	r3
 8009ed0:	2800      	cmp	r0, #0
 8009ed2:	d0b6      	beq.n	8009e42 <__ssvfiscanf_r+0x1e6>
 8009ed4:	e79c      	b.n	8009e10 <__ssvfiscanf_r+0x1b4>
 8009ed6:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8009ed8:	3201      	adds	r2, #1
 8009eda:	9245      	str	r2, [sp, #276]	; 0x114
 8009edc:	6862      	ldr	r2, [r4, #4]
 8009ede:	3a01      	subs	r2, #1
 8009ee0:	2a00      	cmp	r2, #0
 8009ee2:	6062      	str	r2, [r4, #4]
 8009ee4:	dd02      	ble.n	8009eec <__ssvfiscanf_r+0x290>
 8009ee6:	3301      	adds	r3, #1
 8009ee8:	6023      	str	r3, [r4, #0]
 8009eea:	e7ad      	b.n	8009e48 <__ssvfiscanf_r+0x1ec>
 8009eec:	4621      	mov	r1, r4
 8009eee:	4630      	mov	r0, r6
 8009ef0:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8009ef2:	4798      	blx	r3
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d0a7      	beq.n	8009e48 <__ssvfiscanf_r+0x1ec>
 8009ef8:	e78a      	b.n	8009e10 <__ssvfiscanf_r+0x1b4>
 8009efa:	2b04      	cmp	r3, #4
 8009efc:	dc0e      	bgt.n	8009f1c <__ssvfiscanf_r+0x2c0>
 8009efe:	466b      	mov	r3, sp
 8009f00:	4622      	mov	r2, r4
 8009f02:	4630      	mov	r0, r6
 8009f04:	a941      	add	r1, sp, #260	; 0x104
 8009f06:	f000 fb6b 	bl	800a5e0 <_scanf_i>
 8009f0a:	e7ab      	b.n	8009e64 <__ssvfiscanf_r+0x208>
 8009f0c:	08009ba9 	.word	0x08009ba9
 8009f10:	08009c23 	.word	0x08009c23
 8009f14:	0800b47b 	.word	0x0800b47b
 8009f18:	0800b432 	.word	0x0800b432
 8009f1c:	4b0b      	ldr	r3, [pc, #44]	; (8009f4c <__ssvfiscanf_r+0x2f0>)
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	f43f aec2 	beq.w	8009ca8 <__ssvfiscanf_r+0x4c>
 8009f24:	466b      	mov	r3, sp
 8009f26:	4622      	mov	r2, r4
 8009f28:	4630      	mov	r0, r6
 8009f2a:	a941      	add	r1, sp, #260	; 0x104
 8009f2c:	f3af 8000 	nop.w
 8009f30:	e798      	b.n	8009e64 <__ssvfiscanf_r+0x208>
 8009f32:	89a3      	ldrh	r3, [r4, #12]
 8009f34:	f013 0f40 	tst.w	r3, #64	; 0x40
 8009f38:	bf18      	it	ne
 8009f3a:	f04f 30ff 	movne.w	r0, #4294967295
 8009f3e:	f50d 7d22 	add.w	sp, sp, #648	; 0x288
 8009f42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009f46:	9844      	ldr	r0, [sp, #272]	; 0x110
 8009f48:	e7f9      	b.n	8009f3e <__ssvfiscanf_r+0x2e2>
 8009f4a:	bf00      	nop
 8009f4c:	00000000 	.word	0x00000000

08009f50 <__sfputc_r>:
 8009f50:	6893      	ldr	r3, [r2, #8]
 8009f52:	b410      	push	{r4}
 8009f54:	3b01      	subs	r3, #1
 8009f56:	2b00      	cmp	r3, #0
 8009f58:	6093      	str	r3, [r2, #8]
 8009f5a:	da07      	bge.n	8009f6c <__sfputc_r+0x1c>
 8009f5c:	6994      	ldr	r4, [r2, #24]
 8009f5e:	42a3      	cmp	r3, r4
 8009f60:	db01      	blt.n	8009f66 <__sfputc_r+0x16>
 8009f62:	290a      	cmp	r1, #10
 8009f64:	d102      	bne.n	8009f6c <__sfputc_r+0x1c>
 8009f66:	bc10      	pop	{r4}
 8009f68:	f000 bdb6 	b.w	800aad8 <__swbuf_r>
 8009f6c:	6813      	ldr	r3, [r2, #0]
 8009f6e:	1c58      	adds	r0, r3, #1
 8009f70:	6010      	str	r0, [r2, #0]
 8009f72:	7019      	strb	r1, [r3, #0]
 8009f74:	4608      	mov	r0, r1
 8009f76:	bc10      	pop	{r4}
 8009f78:	4770      	bx	lr

08009f7a <__sfputs_r>:
 8009f7a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f7c:	4606      	mov	r6, r0
 8009f7e:	460f      	mov	r7, r1
 8009f80:	4614      	mov	r4, r2
 8009f82:	18d5      	adds	r5, r2, r3
 8009f84:	42ac      	cmp	r4, r5
 8009f86:	d101      	bne.n	8009f8c <__sfputs_r+0x12>
 8009f88:	2000      	movs	r0, #0
 8009f8a:	e007      	b.n	8009f9c <__sfputs_r+0x22>
 8009f8c:	463a      	mov	r2, r7
 8009f8e:	4630      	mov	r0, r6
 8009f90:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009f94:	f7ff ffdc 	bl	8009f50 <__sfputc_r>
 8009f98:	1c43      	adds	r3, r0, #1
 8009f9a:	d1f3      	bne.n	8009f84 <__sfputs_r+0xa>
 8009f9c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08009fa0 <_vfiprintf_r>:
 8009fa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fa4:	460d      	mov	r5, r1
 8009fa6:	4614      	mov	r4, r2
 8009fa8:	4698      	mov	r8, r3
 8009faa:	4606      	mov	r6, r0
 8009fac:	b09d      	sub	sp, #116	; 0x74
 8009fae:	b118      	cbz	r0, 8009fb8 <_vfiprintf_r+0x18>
 8009fb0:	6983      	ldr	r3, [r0, #24]
 8009fb2:	b90b      	cbnz	r3, 8009fb8 <_vfiprintf_r+0x18>
 8009fb4:	f000 ff6e 	bl	800ae94 <__sinit>
 8009fb8:	4b89      	ldr	r3, [pc, #548]	; (800a1e0 <_vfiprintf_r+0x240>)
 8009fba:	429d      	cmp	r5, r3
 8009fbc:	d11b      	bne.n	8009ff6 <_vfiprintf_r+0x56>
 8009fbe:	6875      	ldr	r5, [r6, #4]
 8009fc0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fc2:	07d9      	lsls	r1, r3, #31
 8009fc4:	d405      	bmi.n	8009fd2 <_vfiprintf_r+0x32>
 8009fc6:	89ab      	ldrh	r3, [r5, #12]
 8009fc8:	059a      	lsls	r2, r3, #22
 8009fca:	d402      	bmi.n	8009fd2 <_vfiprintf_r+0x32>
 8009fcc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009fce:	f000 ffff 	bl	800afd0 <__retarget_lock_acquire_recursive>
 8009fd2:	89ab      	ldrh	r3, [r5, #12]
 8009fd4:	071b      	lsls	r3, r3, #28
 8009fd6:	d501      	bpl.n	8009fdc <_vfiprintf_r+0x3c>
 8009fd8:	692b      	ldr	r3, [r5, #16]
 8009fda:	b9eb      	cbnz	r3, 800a018 <_vfiprintf_r+0x78>
 8009fdc:	4629      	mov	r1, r5
 8009fde:	4630      	mov	r0, r6
 8009fe0:	f000 fdcc 	bl	800ab7c <__swsetup_r>
 8009fe4:	b1c0      	cbz	r0, 800a018 <_vfiprintf_r+0x78>
 8009fe6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009fe8:	07dc      	lsls	r4, r3, #31
 8009fea:	d50e      	bpl.n	800a00a <_vfiprintf_r+0x6a>
 8009fec:	f04f 30ff 	mov.w	r0, #4294967295
 8009ff0:	b01d      	add	sp, #116	; 0x74
 8009ff2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ff6:	4b7b      	ldr	r3, [pc, #492]	; (800a1e4 <_vfiprintf_r+0x244>)
 8009ff8:	429d      	cmp	r5, r3
 8009ffa:	d101      	bne.n	800a000 <_vfiprintf_r+0x60>
 8009ffc:	68b5      	ldr	r5, [r6, #8]
 8009ffe:	e7df      	b.n	8009fc0 <_vfiprintf_r+0x20>
 800a000:	4b79      	ldr	r3, [pc, #484]	; (800a1e8 <_vfiprintf_r+0x248>)
 800a002:	429d      	cmp	r5, r3
 800a004:	bf08      	it	eq
 800a006:	68f5      	ldreq	r5, [r6, #12]
 800a008:	e7da      	b.n	8009fc0 <_vfiprintf_r+0x20>
 800a00a:	89ab      	ldrh	r3, [r5, #12]
 800a00c:	0598      	lsls	r0, r3, #22
 800a00e:	d4ed      	bmi.n	8009fec <_vfiprintf_r+0x4c>
 800a010:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a012:	f000 ffde 	bl	800afd2 <__retarget_lock_release_recursive>
 800a016:	e7e9      	b.n	8009fec <_vfiprintf_r+0x4c>
 800a018:	2300      	movs	r3, #0
 800a01a:	9309      	str	r3, [sp, #36]	; 0x24
 800a01c:	2320      	movs	r3, #32
 800a01e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a022:	2330      	movs	r3, #48	; 0x30
 800a024:	f04f 0901 	mov.w	r9, #1
 800a028:	f8cd 800c 	str.w	r8, [sp, #12]
 800a02c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 800a1ec <_vfiprintf_r+0x24c>
 800a030:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a034:	4623      	mov	r3, r4
 800a036:	469a      	mov	sl, r3
 800a038:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a03c:	b10a      	cbz	r2, 800a042 <_vfiprintf_r+0xa2>
 800a03e:	2a25      	cmp	r2, #37	; 0x25
 800a040:	d1f9      	bne.n	800a036 <_vfiprintf_r+0x96>
 800a042:	ebba 0b04 	subs.w	fp, sl, r4
 800a046:	d00b      	beq.n	800a060 <_vfiprintf_r+0xc0>
 800a048:	465b      	mov	r3, fp
 800a04a:	4622      	mov	r2, r4
 800a04c:	4629      	mov	r1, r5
 800a04e:	4630      	mov	r0, r6
 800a050:	f7ff ff93 	bl	8009f7a <__sfputs_r>
 800a054:	3001      	adds	r0, #1
 800a056:	f000 80aa 	beq.w	800a1ae <_vfiprintf_r+0x20e>
 800a05a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a05c:	445a      	add	r2, fp
 800a05e:	9209      	str	r2, [sp, #36]	; 0x24
 800a060:	f89a 3000 	ldrb.w	r3, [sl]
 800a064:	2b00      	cmp	r3, #0
 800a066:	f000 80a2 	beq.w	800a1ae <_vfiprintf_r+0x20e>
 800a06a:	2300      	movs	r3, #0
 800a06c:	f04f 32ff 	mov.w	r2, #4294967295
 800a070:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a074:	f10a 0a01 	add.w	sl, sl, #1
 800a078:	9304      	str	r3, [sp, #16]
 800a07a:	9307      	str	r3, [sp, #28]
 800a07c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a080:	931a      	str	r3, [sp, #104]	; 0x68
 800a082:	4654      	mov	r4, sl
 800a084:	2205      	movs	r2, #5
 800a086:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a08a:	4858      	ldr	r0, [pc, #352]	; (800a1ec <_vfiprintf_r+0x24c>)
 800a08c:	f001 f808 	bl	800b0a0 <memchr>
 800a090:	9a04      	ldr	r2, [sp, #16]
 800a092:	b9d8      	cbnz	r0, 800a0cc <_vfiprintf_r+0x12c>
 800a094:	06d1      	lsls	r1, r2, #27
 800a096:	bf44      	itt	mi
 800a098:	2320      	movmi	r3, #32
 800a09a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a09e:	0713      	lsls	r3, r2, #28
 800a0a0:	bf44      	itt	mi
 800a0a2:	232b      	movmi	r3, #43	; 0x2b
 800a0a4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a0a8:	f89a 3000 	ldrb.w	r3, [sl]
 800a0ac:	2b2a      	cmp	r3, #42	; 0x2a
 800a0ae:	d015      	beq.n	800a0dc <_vfiprintf_r+0x13c>
 800a0b0:	4654      	mov	r4, sl
 800a0b2:	2000      	movs	r0, #0
 800a0b4:	f04f 0c0a 	mov.w	ip, #10
 800a0b8:	9a07      	ldr	r2, [sp, #28]
 800a0ba:	4621      	mov	r1, r4
 800a0bc:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a0c0:	3b30      	subs	r3, #48	; 0x30
 800a0c2:	2b09      	cmp	r3, #9
 800a0c4:	d94e      	bls.n	800a164 <_vfiprintf_r+0x1c4>
 800a0c6:	b1b0      	cbz	r0, 800a0f6 <_vfiprintf_r+0x156>
 800a0c8:	9207      	str	r2, [sp, #28]
 800a0ca:	e014      	b.n	800a0f6 <_vfiprintf_r+0x156>
 800a0cc:	eba0 0308 	sub.w	r3, r0, r8
 800a0d0:	fa09 f303 	lsl.w	r3, r9, r3
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	46a2      	mov	sl, r4
 800a0d8:	9304      	str	r3, [sp, #16]
 800a0da:	e7d2      	b.n	800a082 <_vfiprintf_r+0xe2>
 800a0dc:	9b03      	ldr	r3, [sp, #12]
 800a0de:	1d19      	adds	r1, r3, #4
 800a0e0:	681b      	ldr	r3, [r3, #0]
 800a0e2:	9103      	str	r1, [sp, #12]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	bfbb      	ittet	lt
 800a0e8:	425b      	neglt	r3, r3
 800a0ea:	f042 0202 	orrlt.w	r2, r2, #2
 800a0ee:	9307      	strge	r3, [sp, #28]
 800a0f0:	9307      	strlt	r3, [sp, #28]
 800a0f2:	bfb8      	it	lt
 800a0f4:	9204      	strlt	r2, [sp, #16]
 800a0f6:	7823      	ldrb	r3, [r4, #0]
 800a0f8:	2b2e      	cmp	r3, #46	; 0x2e
 800a0fa:	d10c      	bne.n	800a116 <_vfiprintf_r+0x176>
 800a0fc:	7863      	ldrb	r3, [r4, #1]
 800a0fe:	2b2a      	cmp	r3, #42	; 0x2a
 800a100:	d135      	bne.n	800a16e <_vfiprintf_r+0x1ce>
 800a102:	9b03      	ldr	r3, [sp, #12]
 800a104:	3402      	adds	r4, #2
 800a106:	1d1a      	adds	r2, r3, #4
 800a108:	681b      	ldr	r3, [r3, #0]
 800a10a:	9203      	str	r2, [sp, #12]
 800a10c:	2b00      	cmp	r3, #0
 800a10e:	bfb8      	it	lt
 800a110:	f04f 33ff 	movlt.w	r3, #4294967295
 800a114:	9305      	str	r3, [sp, #20]
 800a116:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 800a1f0 <_vfiprintf_r+0x250>
 800a11a:	2203      	movs	r2, #3
 800a11c:	4650      	mov	r0, sl
 800a11e:	7821      	ldrb	r1, [r4, #0]
 800a120:	f000 ffbe 	bl	800b0a0 <memchr>
 800a124:	b140      	cbz	r0, 800a138 <_vfiprintf_r+0x198>
 800a126:	2340      	movs	r3, #64	; 0x40
 800a128:	eba0 000a 	sub.w	r0, r0, sl
 800a12c:	fa03 f000 	lsl.w	r0, r3, r0
 800a130:	9b04      	ldr	r3, [sp, #16]
 800a132:	3401      	adds	r4, #1
 800a134:	4303      	orrs	r3, r0
 800a136:	9304      	str	r3, [sp, #16]
 800a138:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a13c:	2206      	movs	r2, #6
 800a13e:	482d      	ldr	r0, [pc, #180]	; (800a1f4 <_vfiprintf_r+0x254>)
 800a140:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a144:	f000 ffac 	bl	800b0a0 <memchr>
 800a148:	2800      	cmp	r0, #0
 800a14a:	d03f      	beq.n	800a1cc <_vfiprintf_r+0x22c>
 800a14c:	4b2a      	ldr	r3, [pc, #168]	; (800a1f8 <_vfiprintf_r+0x258>)
 800a14e:	bb1b      	cbnz	r3, 800a198 <_vfiprintf_r+0x1f8>
 800a150:	9b03      	ldr	r3, [sp, #12]
 800a152:	3307      	adds	r3, #7
 800a154:	f023 0307 	bic.w	r3, r3, #7
 800a158:	3308      	adds	r3, #8
 800a15a:	9303      	str	r3, [sp, #12]
 800a15c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a15e:	443b      	add	r3, r7
 800a160:	9309      	str	r3, [sp, #36]	; 0x24
 800a162:	e767      	b.n	800a034 <_vfiprintf_r+0x94>
 800a164:	460c      	mov	r4, r1
 800a166:	2001      	movs	r0, #1
 800a168:	fb0c 3202 	mla	r2, ip, r2, r3
 800a16c:	e7a5      	b.n	800a0ba <_vfiprintf_r+0x11a>
 800a16e:	2300      	movs	r3, #0
 800a170:	f04f 0c0a 	mov.w	ip, #10
 800a174:	4619      	mov	r1, r3
 800a176:	3401      	adds	r4, #1
 800a178:	9305      	str	r3, [sp, #20]
 800a17a:	4620      	mov	r0, r4
 800a17c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a180:	3a30      	subs	r2, #48	; 0x30
 800a182:	2a09      	cmp	r2, #9
 800a184:	d903      	bls.n	800a18e <_vfiprintf_r+0x1ee>
 800a186:	2b00      	cmp	r3, #0
 800a188:	d0c5      	beq.n	800a116 <_vfiprintf_r+0x176>
 800a18a:	9105      	str	r1, [sp, #20]
 800a18c:	e7c3      	b.n	800a116 <_vfiprintf_r+0x176>
 800a18e:	4604      	mov	r4, r0
 800a190:	2301      	movs	r3, #1
 800a192:	fb0c 2101 	mla	r1, ip, r1, r2
 800a196:	e7f0      	b.n	800a17a <_vfiprintf_r+0x1da>
 800a198:	ab03      	add	r3, sp, #12
 800a19a:	9300      	str	r3, [sp, #0]
 800a19c:	462a      	mov	r2, r5
 800a19e:	4630      	mov	r0, r6
 800a1a0:	4b16      	ldr	r3, [pc, #88]	; (800a1fc <_vfiprintf_r+0x25c>)
 800a1a2:	a904      	add	r1, sp, #16
 800a1a4:	f3af 8000 	nop.w
 800a1a8:	4607      	mov	r7, r0
 800a1aa:	1c78      	adds	r0, r7, #1
 800a1ac:	d1d6      	bne.n	800a15c <_vfiprintf_r+0x1bc>
 800a1ae:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a1b0:	07d9      	lsls	r1, r3, #31
 800a1b2:	d405      	bmi.n	800a1c0 <_vfiprintf_r+0x220>
 800a1b4:	89ab      	ldrh	r3, [r5, #12]
 800a1b6:	059a      	lsls	r2, r3, #22
 800a1b8:	d402      	bmi.n	800a1c0 <_vfiprintf_r+0x220>
 800a1ba:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a1bc:	f000 ff09 	bl	800afd2 <__retarget_lock_release_recursive>
 800a1c0:	89ab      	ldrh	r3, [r5, #12]
 800a1c2:	065b      	lsls	r3, r3, #25
 800a1c4:	f53f af12 	bmi.w	8009fec <_vfiprintf_r+0x4c>
 800a1c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a1ca:	e711      	b.n	8009ff0 <_vfiprintf_r+0x50>
 800a1cc:	ab03      	add	r3, sp, #12
 800a1ce:	9300      	str	r3, [sp, #0]
 800a1d0:	462a      	mov	r2, r5
 800a1d2:	4630      	mov	r0, r6
 800a1d4:	4b09      	ldr	r3, [pc, #36]	; (800a1fc <_vfiprintf_r+0x25c>)
 800a1d6:	a904      	add	r1, sp, #16
 800a1d8:	f000 f882 	bl	800a2e0 <_printf_i>
 800a1dc:	e7e4      	b.n	800a1a8 <_vfiprintf_r+0x208>
 800a1de:	bf00      	nop
 800a1e0:	0800b59c 	.word	0x0800b59c
 800a1e4:	0800b5bc 	.word	0x0800b5bc
 800a1e8:	0800b57c 	.word	0x0800b57c
 800a1ec:	0800b42c 	.word	0x0800b42c
 800a1f0:	0800b432 	.word	0x0800b432
 800a1f4:	0800b436 	.word	0x0800b436
 800a1f8:	00000000 	.word	0x00000000
 800a1fc:	08009f7b 	.word	0x08009f7b

0800a200 <_printf_common>:
 800a200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a204:	4616      	mov	r6, r2
 800a206:	4699      	mov	r9, r3
 800a208:	688a      	ldr	r2, [r1, #8]
 800a20a:	690b      	ldr	r3, [r1, #16]
 800a20c:	4607      	mov	r7, r0
 800a20e:	4293      	cmp	r3, r2
 800a210:	bfb8      	it	lt
 800a212:	4613      	movlt	r3, r2
 800a214:	6033      	str	r3, [r6, #0]
 800a216:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a21a:	460c      	mov	r4, r1
 800a21c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a220:	b10a      	cbz	r2, 800a226 <_printf_common+0x26>
 800a222:	3301      	adds	r3, #1
 800a224:	6033      	str	r3, [r6, #0]
 800a226:	6823      	ldr	r3, [r4, #0]
 800a228:	0699      	lsls	r1, r3, #26
 800a22a:	bf42      	ittt	mi
 800a22c:	6833      	ldrmi	r3, [r6, #0]
 800a22e:	3302      	addmi	r3, #2
 800a230:	6033      	strmi	r3, [r6, #0]
 800a232:	6825      	ldr	r5, [r4, #0]
 800a234:	f015 0506 	ands.w	r5, r5, #6
 800a238:	d106      	bne.n	800a248 <_printf_common+0x48>
 800a23a:	f104 0a19 	add.w	sl, r4, #25
 800a23e:	68e3      	ldr	r3, [r4, #12]
 800a240:	6832      	ldr	r2, [r6, #0]
 800a242:	1a9b      	subs	r3, r3, r2
 800a244:	42ab      	cmp	r3, r5
 800a246:	dc28      	bgt.n	800a29a <_printf_common+0x9a>
 800a248:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800a24c:	1e13      	subs	r3, r2, #0
 800a24e:	6822      	ldr	r2, [r4, #0]
 800a250:	bf18      	it	ne
 800a252:	2301      	movne	r3, #1
 800a254:	0692      	lsls	r2, r2, #26
 800a256:	d42d      	bmi.n	800a2b4 <_printf_common+0xb4>
 800a258:	4649      	mov	r1, r9
 800a25a:	4638      	mov	r0, r7
 800a25c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a260:	47c0      	blx	r8
 800a262:	3001      	adds	r0, #1
 800a264:	d020      	beq.n	800a2a8 <_printf_common+0xa8>
 800a266:	6823      	ldr	r3, [r4, #0]
 800a268:	68e5      	ldr	r5, [r4, #12]
 800a26a:	f003 0306 	and.w	r3, r3, #6
 800a26e:	2b04      	cmp	r3, #4
 800a270:	bf18      	it	ne
 800a272:	2500      	movne	r5, #0
 800a274:	6832      	ldr	r2, [r6, #0]
 800a276:	f04f 0600 	mov.w	r6, #0
 800a27a:	68a3      	ldr	r3, [r4, #8]
 800a27c:	bf08      	it	eq
 800a27e:	1aad      	subeq	r5, r5, r2
 800a280:	6922      	ldr	r2, [r4, #16]
 800a282:	bf08      	it	eq
 800a284:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a288:	4293      	cmp	r3, r2
 800a28a:	bfc4      	itt	gt
 800a28c:	1a9b      	subgt	r3, r3, r2
 800a28e:	18ed      	addgt	r5, r5, r3
 800a290:	341a      	adds	r4, #26
 800a292:	42b5      	cmp	r5, r6
 800a294:	d11a      	bne.n	800a2cc <_printf_common+0xcc>
 800a296:	2000      	movs	r0, #0
 800a298:	e008      	b.n	800a2ac <_printf_common+0xac>
 800a29a:	2301      	movs	r3, #1
 800a29c:	4652      	mov	r2, sl
 800a29e:	4649      	mov	r1, r9
 800a2a0:	4638      	mov	r0, r7
 800a2a2:	47c0      	blx	r8
 800a2a4:	3001      	adds	r0, #1
 800a2a6:	d103      	bne.n	800a2b0 <_printf_common+0xb0>
 800a2a8:	f04f 30ff 	mov.w	r0, #4294967295
 800a2ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a2b0:	3501      	adds	r5, #1
 800a2b2:	e7c4      	b.n	800a23e <_printf_common+0x3e>
 800a2b4:	2030      	movs	r0, #48	; 0x30
 800a2b6:	18e1      	adds	r1, r4, r3
 800a2b8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a2bc:	1c5a      	adds	r2, r3, #1
 800a2be:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a2c2:	4422      	add	r2, r4
 800a2c4:	3302      	adds	r3, #2
 800a2c6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a2ca:	e7c5      	b.n	800a258 <_printf_common+0x58>
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	4622      	mov	r2, r4
 800a2d0:	4649      	mov	r1, r9
 800a2d2:	4638      	mov	r0, r7
 800a2d4:	47c0      	blx	r8
 800a2d6:	3001      	adds	r0, #1
 800a2d8:	d0e6      	beq.n	800a2a8 <_printf_common+0xa8>
 800a2da:	3601      	adds	r6, #1
 800a2dc:	e7d9      	b.n	800a292 <_printf_common+0x92>
	...

0800a2e0 <_printf_i>:
 800a2e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800a2e4:	7e0f      	ldrb	r7, [r1, #24]
 800a2e6:	4691      	mov	r9, r2
 800a2e8:	2f78      	cmp	r7, #120	; 0x78
 800a2ea:	4680      	mov	r8, r0
 800a2ec:	460c      	mov	r4, r1
 800a2ee:	469a      	mov	sl, r3
 800a2f0:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800a2f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800a2f6:	d807      	bhi.n	800a308 <_printf_i+0x28>
 800a2f8:	2f62      	cmp	r7, #98	; 0x62
 800a2fa:	d80a      	bhi.n	800a312 <_printf_i+0x32>
 800a2fc:	2f00      	cmp	r7, #0
 800a2fe:	f000 80d9 	beq.w	800a4b4 <_printf_i+0x1d4>
 800a302:	2f58      	cmp	r7, #88	; 0x58
 800a304:	f000 80a4 	beq.w	800a450 <_printf_i+0x170>
 800a308:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a30c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800a310:	e03a      	b.n	800a388 <_printf_i+0xa8>
 800a312:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800a316:	2b15      	cmp	r3, #21
 800a318:	d8f6      	bhi.n	800a308 <_printf_i+0x28>
 800a31a:	a101      	add	r1, pc, #4	; (adr r1, 800a320 <_printf_i+0x40>)
 800a31c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800a320:	0800a379 	.word	0x0800a379
 800a324:	0800a38d 	.word	0x0800a38d
 800a328:	0800a309 	.word	0x0800a309
 800a32c:	0800a309 	.word	0x0800a309
 800a330:	0800a309 	.word	0x0800a309
 800a334:	0800a309 	.word	0x0800a309
 800a338:	0800a38d 	.word	0x0800a38d
 800a33c:	0800a309 	.word	0x0800a309
 800a340:	0800a309 	.word	0x0800a309
 800a344:	0800a309 	.word	0x0800a309
 800a348:	0800a309 	.word	0x0800a309
 800a34c:	0800a49b 	.word	0x0800a49b
 800a350:	0800a3bd 	.word	0x0800a3bd
 800a354:	0800a47d 	.word	0x0800a47d
 800a358:	0800a309 	.word	0x0800a309
 800a35c:	0800a309 	.word	0x0800a309
 800a360:	0800a4bd 	.word	0x0800a4bd
 800a364:	0800a309 	.word	0x0800a309
 800a368:	0800a3bd 	.word	0x0800a3bd
 800a36c:	0800a309 	.word	0x0800a309
 800a370:	0800a309 	.word	0x0800a309
 800a374:	0800a485 	.word	0x0800a485
 800a378:	682b      	ldr	r3, [r5, #0]
 800a37a:	1d1a      	adds	r2, r3, #4
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	602a      	str	r2, [r5, #0]
 800a380:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a384:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a388:	2301      	movs	r3, #1
 800a38a:	e0a4      	b.n	800a4d6 <_printf_i+0x1f6>
 800a38c:	6820      	ldr	r0, [r4, #0]
 800a38e:	6829      	ldr	r1, [r5, #0]
 800a390:	0606      	lsls	r6, r0, #24
 800a392:	f101 0304 	add.w	r3, r1, #4
 800a396:	d50a      	bpl.n	800a3ae <_printf_i+0xce>
 800a398:	680e      	ldr	r6, [r1, #0]
 800a39a:	602b      	str	r3, [r5, #0]
 800a39c:	2e00      	cmp	r6, #0
 800a39e:	da03      	bge.n	800a3a8 <_printf_i+0xc8>
 800a3a0:	232d      	movs	r3, #45	; 0x2d
 800a3a2:	4276      	negs	r6, r6
 800a3a4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a3a8:	230a      	movs	r3, #10
 800a3aa:	485e      	ldr	r0, [pc, #376]	; (800a524 <_printf_i+0x244>)
 800a3ac:	e019      	b.n	800a3e2 <_printf_i+0x102>
 800a3ae:	680e      	ldr	r6, [r1, #0]
 800a3b0:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a3b4:	602b      	str	r3, [r5, #0]
 800a3b6:	bf18      	it	ne
 800a3b8:	b236      	sxthne	r6, r6
 800a3ba:	e7ef      	b.n	800a39c <_printf_i+0xbc>
 800a3bc:	682b      	ldr	r3, [r5, #0]
 800a3be:	6820      	ldr	r0, [r4, #0]
 800a3c0:	1d19      	adds	r1, r3, #4
 800a3c2:	6029      	str	r1, [r5, #0]
 800a3c4:	0601      	lsls	r1, r0, #24
 800a3c6:	d501      	bpl.n	800a3cc <_printf_i+0xec>
 800a3c8:	681e      	ldr	r6, [r3, #0]
 800a3ca:	e002      	b.n	800a3d2 <_printf_i+0xf2>
 800a3cc:	0646      	lsls	r6, r0, #25
 800a3ce:	d5fb      	bpl.n	800a3c8 <_printf_i+0xe8>
 800a3d0:	881e      	ldrh	r6, [r3, #0]
 800a3d2:	2f6f      	cmp	r7, #111	; 0x6f
 800a3d4:	bf0c      	ite	eq
 800a3d6:	2308      	moveq	r3, #8
 800a3d8:	230a      	movne	r3, #10
 800a3da:	4852      	ldr	r0, [pc, #328]	; (800a524 <_printf_i+0x244>)
 800a3dc:	2100      	movs	r1, #0
 800a3de:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a3e2:	6865      	ldr	r5, [r4, #4]
 800a3e4:	2d00      	cmp	r5, #0
 800a3e6:	bfa8      	it	ge
 800a3e8:	6821      	ldrge	r1, [r4, #0]
 800a3ea:	60a5      	str	r5, [r4, #8]
 800a3ec:	bfa4      	itt	ge
 800a3ee:	f021 0104 	bicge.w	r1, r1, #4
 800a3f2:	6021      	strge	r1, [r4, #0]
 800a3f4:	b90e      	cbnz	r6, 800a3fa <_printf_i+0x11a>
 800a3f6:	2d00      	cmp	r5, #0
 800a3f8:	d04d      	beq.n	800a496 <_printf_i+0x1b6>
 800a3fa:	4615      	mov	r5, r2
 800a3fc:	fbb6 f1f3 	udiv	r1, r6, r3
 800a400:	fb03 6711 	mls	r7, r3, r1, r6
 800a404:	5dc7      	ldrb	r7, [r0, r7]
 800a406:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800a40a:	4637      	mov	r7, r6
 800a40c:	42bb      	cmp	r3, r7
 800a40e:	460e      	mov	r6, r1
 800a410:	d9f4      	bls.n	800a3fc <_printf_i+0x11c>
 800a412:	2b08      	cmp	r3, #8
 800a414:	d10b      	bne.n	800a42e <_printf_i+0x14e>
 800a416:	6823      	ldr	r3, [r4, #0]
 800a418:	07de      	lsls	r6, r3, #31
 800a41a:	d508      	bpl.n	800a42e <_printf_i+0x14e>
 800a41c:	6923      	ldr	r3, [r4, #16]
 800a41e:	6861      	ldr	r1, [r4, #4]
 800a420:	4299      	cmp	r1, r3
 800a422:	bfde      	ittt	le
 800a424:	2330      	movle	r3, #48	; 0x30
 800a426:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a42a:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a42e:	1b52      	subs	r2, r2, r5
 800a430:	6122      	str	r2, [r4, #16]
 800a432:	464b      	mov	r3, r9
 800a434:	4621      	mov	r1, r4
 800a436:	4640      	mov	r0, r8
 800a438:	f8cd a000 	str.w	sl, [sp]
 800a43c:	aa03      	add	r2, sp, #12
 800a43e:	f7ff fedf 	bl	800a200 <_printf_common>
 800a442:	3001      	adds	r0, #1
 800a444:	d14c      	bne.n	800a4e0 <_printf_i+0x200>
 800a446:	f04f 30ff 	mov.w	r0, #4294967295
 800a44a:	b004      	add	sp, #16
 800a44c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a450:	4834      	ldr	r0, [pc, #208]	; (800a524 <_printf_i+0x244>)
 800a452:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800a456:	6829      	ldr	r1, [r5, #0]
 800a458:	6823      	ldr	r3, [r4, #0]
 800a45a:	f851 6b04 	ldr.w	r6, [r1], #4
 800a45e:	6029      	str	r1, [r5, #0]
 800a460:	061d      	lsls	r5, r3, #24
 800a462:	d514      	bpl.n	800a48e <_printf_i+0x1ae>
 800a464:	07df      	lsls	r7, r3, #31
 800a466:	bf44      	itt	mi
 800a468:	f043 0320 	orrmi.w	r3, r3, #32
 800a46c:	6023      	strmi	r3, [r4, #0]
 800a46e:	b91e      	cbnz	r6, 800a478 <_printf_i+0x198>
 800a470:	6823      	ldr	r3, [r4, #0]
 800a472:	f023 0320 	bic.w	r3, r3, #32
 800a476:	6023      	str	r3, [r4, #0]
 800a478:	2310      	movs	r3, #16
 800a47a:	e7af      	b.n	800a3dc <_printf_i+0xfc>
 800a47c:	6823      	ldr	r3, [r4, #0]
 800a47e:	f043 0320 	orr.w	r3, r3, #32
 800a482:	6023      	str	r3, [r4, #0]
 800a484:	2378      	movs	r3, #120	; 0x78
 800a486:	4828      	ldr	r0, [pc, #160]	; (800a528 <_printf_i+0x248>)
 800a488:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a48c:	e7e3      	b.n	800a456 <_printf_i+0x176>
 800a48e:	0659      	lsls	r1, r3, #25
 800a490:	bf48      	it	mi
 800a492:	b2b6      	uxthmi	r6, r6
 800a494:	e7e6      	b.n	800a464 <_printf_i+0x184>
 800a496:	4615      	mov	r5, r2
 800a498:	e7bb      	b.n	800a412 <_printf_i+0x132>
 800a49a:	682b      	ldr	r3, [r5, #0]
 800a49c:	6826      	ldr	r6, [r4, #0]
 800a49e:	1d18      	adds	r0, r3, #4
 800a4a0:	6961      	ldr	r1, [r4, #20]
 800a4a2:	6028      	str	r0, [r5, #0]
 800a4a4:	0635      	lsls	r5, r6, #24
 800a4a6:	681b      	ldr	r3, [r3, #0]
 800a4a8:	d501      	bpl.n	800a4ae <_printf_i+0x1ce>
 800a4aa:	6019      	str	r1, [r3, #0]
 800a4ac:	e002      	b.n	800a4b4 <_printf_i+0x1d4>
 800a4ae:	0670      	lsls	r0, r6, #25
 800a4b0:	d5fb      	bpl.n	800a4aa <_printf_i+0x1ca>
 800a4b2:	8019      	strh	r1, [r3, #0]
 800a4b4:	2300      	movs	r3, #0
 800a4b6:	4615      	mov	r5, r2
 800a4b8:	6123      	str	r3, [r4, #16]
 800a4ba:	e7ba      	b.n	800a432 <_printf_i+0x152>
 800a4bc:	682b      	ldr	r3, [r5, #0]
 800a4be:	2100      	movs	r1, #0
 800a4c0:	1d1a      	adds	r2, r3, #4
 800a4c2:	602a      	str	r2, [r5, #0]
 800a4c4:	681d      	ldr	r5, [r3, #0]
 800a4c6:	6862      	ldr	r2, [r4, #4]
 800a4c8:	4628      	mov	r0, r5
 800a4ca:	f000 fde9 	bl	800b0a0 <memchr>
 800a4ce:	b108      	cbz	r0, 800a4d4 <_printf_i+0x1f4>
 800a4d0:	1b40      	subs	r0, r0, r5
 800a4d2:	6060      	str	r0, [r4, #4]
 800a4d4:	6863      	ldr	r3, [r4, #4]
 800a4d6:	6123      	str	r3, [r4, #16]
 800a4d8:	2300      	movs	r3, #0
 800a4da:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a4de:	e7a8      	b.n	800a432 <_printf_i+0x152>
 800a4e0:	462a      	mov	r2, r5
 800a4e2:	4649      	mov	r1, r9
 800a4e4:	4640      	mov	r0, r8
 800a4e6:	6923      	ldr	r3, [r4, #16]
 800a4e8:	47d0      	blx	sl
 800a4ea:	3001      	adds	r0, #1
 800a4ec:	d0ab      	beq.n	800a446 <_printf_i+0x166>
 800a4ee:	6823      	ldr	r3, [r4, #0]
 800a4f0:	079b      	lsls	r3, r3, #30
 800a4f2:	d413      	bmi.n	800a51c <_printf_i+0x23c>
 800a4f4:	68e0      	ldr	r0, [r4, #12]
 800a4f6:	9b03      	ldr	r3, [sp, #12]
 800a4f8:	4298      	cmp	r0, r3
 800a4fa:	bfb8      	it	lt
 800a4fc:	4618      	movlt	r0, r3
 800a4fe:	e7a4      	b.n	800a44a <_printf_i+0x16a>
 800a500:	2301      	movs	r3, #1
 800a502:	4632      	mov	r2, r6
 800a504:	4649      	mov	r1, r9
 800a506:	4640      	mov	r0, r8
 800a508:	47d0      	blx	sl
 800a50a:	3001      	adds	r0, #1
 800a50c:	d09b      	beq.n	800a446 <_printf_i+0x166>
 800a50e:	3501      	adds	r5, #1
 800a510:	68e3      	ldr	r3, [r4, #12]
 800a512:	9903      	ldr	r1, [sp, #12]
 800a514:	1a5b      	subs	r3, r3, r1
 800a516:	42ab      	cmp	r3, r5
 800a518:	dcf2      	bgt.n	800a500 <_printf_i+0x220>
 800a51a:	e7eb      	b.n	800a4f4 <_printf_i+0x214>
 800a51c:	2500      	movs	r5, #0
 800a51e:	f104 0619 	add.w	r6, r4, #25
 800a522:	e7f5      	b.n	800a510 <_printf_i+0x230>
 800a524:	0800b43d 	.word	0x0800b43d
 800a528:	0800b44e 	.word	0x0800b44e

0800a52c <_scanf_chars>:
 800a52c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a530:	4615      	mov	r5, r2
 800a532:	688a      	ldr	r2, [r1, #8]
 800a534:	4680      	mov	r8, r0
 800a536:	460c      	mov	r4, r1
 800a538:	b932      	cbnz	r2, 800a548 <_scanf_chars+0x1c>
 800a53a:	698a      	ldr	r2, [r1, #24]
 800a53c:	2a00      	cmp	r2, #0
 800a53e:	bf0c      	ite	eq
 800a540:	2201      	moveq	r2, #1
 800a542:	f04f 32ff 	movne.w	r2, #4294967295
 800a546:	608a      	str	r2, [r1, #8]
 800a548:	2700      	movs	r7, #0
 800a54a:	6822      	ldr	r2, [r4, #0]
 800a54c:	f8df 908c 	ldr.w	r9, [pc, #140]	; 800a5dc <_scanf_chars+0xb0>
 800a550:	06d1      	lsls	r1, r2, #27
 800a552:	bf5f      	itttt	pl
 800a554:	681a      	ldrpl	r2, [r3, #0]
 800a556:	1d11      	addpl	r1, r2, #4
 800a558:	6019      	strpl	r1, [r3, #0]
 800a55a:	6816      	ldrpl	r6, [r2, #0]
 800a55c:	69a0      	ldr	r0, [r4, #24]
 800a55e:	b188      	cbz	r0, 800a584 <_scanf_chars+0x58>
 800a560:	2801      	cmp	r0, #1
 800a562:	d107      	bne.n	800a574 <_scanf_chars+0x48>
 800a564:	682b      	ldr	r3, [r5, #0]
 800a566:	781a      	ldrb	r2, [r3, #0]
 800a568:	6963      	ldr	r3, [r4, #20]
 800a56a:	5c9b      	ldrb	r3, [r3, r2]
 800a56c:	b953      	cbnz	r3, 800a584 <_scanf_chars+0x58>
 800a56e:	2f00      	cmp	r7, #0
 800a570:	d031      	beq.n	800a5d6 <_scanf_chars+0xaa>
 800a572:	e022      	b.n	800a5ba <_scanf_chars+0x8e>
 800a574:	2802      	cmp	r0, #2
 800a576:	d120      	bne.n	800a5ba <_scanf_chars+0x8e>
 800a578:	682b      	ldr	r3, [r5, #0]
 800a57a:	781b      	ldrb	r3, [r3, #0]
 800a57c:	f813 3009 	ldrb.w	r3, [r3, r9]
 800a580:	071b      	lsls	r3, r3, #28
 800a582:	d41a      	bmi.n	800a5ba <_scanf_chars+0x8e>
 800a584:	6823      	ldr	r3, [r4, #0]
 800a586:	3701      	adds	r7, #1
 800a588:	06da      	lsls	r2, r3, #27
 800a58a:	bf5e      	ittt	pl
 800a58c:	682b      	ldrpl	r3, [r5, #0]
 800a58e:	781b      	ldrbpl	r3, [r3, #0]
 800a590:	f806 3b01 	strbpl.w	r3, [r6], #1
 800a594:	682a      	ldr	r2, [r5, #0]
 800a596:	686b      	ldr	r3, [r5, #4]
 800a598:	3201      	adds	r2, #1
 800a59a:	602a      	str	r2, [r5, #0]
 800a59c:	68a2      	ldr	r2, [r4, #8]
 800a59e:	3b01      	subs	r3, #1
 800a5a0:	3a01      	subs	r2, #1
 800a5a2:	606b      	str	r3, [r5, #4]
 800a5a4:	60a2      	str	r2, [r4, #8]
 800a5a6:	b142      	cbz	r2, 800a5ba <_scanf_chars+0x8e>
 800a5a8:	2b00      	cmp	r3, #0
 800a5aa:	dcd7      	bgt.n	800a55c <_scanf_chars+0x30>
 800a5ac:	4629      	mov	r1, r5
 800a5ae:	4640      	mov	r0, r8
 800a5b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a5b4:	4798      	blx	r3
 800a5b6:	2800      	cmp	r0, #0
 800a5b8:	d0d0      	beq.n	800a55c <_scanf_chars+0x30>
 800a5ba:	6823      	ldr	r3, [r4, #0]
 800a5bc:	f013 0310 	ands.w	r3, r3, #16
 800a5c0:	d105      	bne.n	800a5ce <_scanf_chars+0xa2>
 800a5c2:	68e2      	ldr	r2, [r4, #12]
 800a5c4:	3201      	adds	r2, #1
 800a5c6:	60e2      	str	r2, [r4, #12]
 800a5c8:	69a2      	ldr	r2, [r4, #24]
 800a5ca:	b102      	cbz	r2, 800a5ce <_scanf_chars+0xa2>
 800a5cc:	7033      	strb	r3, [r6, #0]
 800a5ce:	2000      	movs	r0, #0
 800a5d0:	6923      	ldr	r3, [r4, #16]
 800a5d2:	443b      	add	r3, r7
 800a5d4:	6123      	str	r3, [r4, #16]
 800a5d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5da:	bf00      	nop
 800a5dc:	0800b47b 	.word	0x0800b47b

0800a5e0 <_scanf_i>:
 800a5e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a5e4:	460c      	mov	r4, r1
 800a5e6:	4698      	mov	r8, r3
 800a5e8:	4b75      	ldr	r3, [pc, #468]	; (800a7c0 <_scanf_i+0x1e0>)
 800a5ea:	b087      	sub	sp, #28
 800a5ec:	4682      	mov	sl, r0
 800a5ee:	4616      	mov	r6, r2
 800a5f0:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800a5f4:	ab03      	add	r3, sp, #12
 800a5f6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800a5fa:	4b72      	ldr	r3, [pc, #456]	; (800a7c4 <_scanf_i+0x1e4>)
 800a5fc:	69a1      	ldr	r1, [r4, #24]
 800a5fe:	4a72      	ldr	r2, [pc, #456]	; (800a7c8 <_scanf_i+0x1e8>)
 800a600:	4627      	mov	r7, r4
 800a602:	2903      	cmp	r1, #3
 800a604:	bf18      	it	ne
 800a606:	461a      	movne	r2, r3
 800a608:	68a3      	ldr	r3, [r4, #8]
 800a60a:	9201      	str	r2, [sp, #4]
 800a60c:	1e5a      	subs	r2, r3, #1
 800a60e:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800a612:	bf81      	itttt	hi
 800a614:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 800a618:	eb03 0905 	addhi.w	r9, r3, r5
 800a61c:	f240 135d 	movwhi	r3, #349	; 0x15d
 800a620:	60a3      	strhi	r3, [r4, #8]
 800a622:	f857 3b1c 	ldr.w	r3, [r7], #28
 800a626:	bf98      	it	ls
 800a628:	f04f 0900 	movls.w	r9, #0
 800a62c:	463d      	mov	r5, r7
 800a62e:	f04f 0b00 	mov.w	fp, #0
 800a632:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800a636:	6023      	str	r3, [r4, #0]
 800a638:	6831      	ldr	r1, [r6, #0]
 800a63a:	ab03      	add	r3, sp, #12
 800a63c:	2202      	movs	r2, #2
 800a63e:	7809      	ldrb	r1, [r1, #0]
 800a640:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800a644:	f000 fd2c 	bl	800b0a0 <memchr>
 800a648:	b328      	cbz	r0, 800a696 <_scanf_i+0xb6>
 800a64a:	f1bb 0f01 	cmp.w	fp, #1
 800a64e:	d159      	bne.n	800a704 <_scanf_i+0x124>
 800a650:	6862      	ldr	r2, [r4, #4]
 800a652:	b92a      	cbnz	r2, 800a660 <_scanf_i+0x80>
 800a654:	2308      	movs	r3, #8
 800a656:	6822      	ldr	r2, [r4, #0]
 800a658:	6063      	str	r3, [r4, #4]
 800a65a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800a65e:	6022      	str	r2, [r4, #0]
 800a660:	6822      	ldr	r2, [r4, #0]
 800a662:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 800a666:	6022      	str	r2, [r4, #0]
 800a668:	68a2      	ldr	r2, [r4, #8]
 800a66a:	1e51      	subs	r1, r2, #1
 800a66c:	60a1      	str	r1, [r4, #8]
 800a66e:	b192      	cbz	r2, 800a696 <_scanf_i+0xb6>
 800a670:	6832      	ldr	r2, [r6, #0]
 800a672:	1c51      	adds	r1, r2, #1
 800a674:	6031      	str	r1, [r6, #0]
 800a676:	7812      	ldrb	r2, [r2, #0]
 800a678:	f805 2b01 	strb.w	r2, [r5], #1
 800a67c:	6872      	ldr	r2, [r6, #4]
 800a67e:	3a01      	subs	r2, #1
 800a680:	2a00      	cmp	r2, #0
 800a682:	6072      	str	r2, [r6, #4]
 800a684:	dc07      	bgt.n	800a696 <_scanf_i+0xb6>
 800a686:	4631      	mov	r1, r6
 800a688:	4650      	mov	r0, sl
 800a68a:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 800a68e:	4790      	blx	r2
 800a690:	2800      	cmp	r0, #0
 800a692:	f040 8085 	bne.w	800a7a0 <_scanf_i+0x1c0>
 800a696:	f10b 0b01 	add.w	fp, fp, #1
 800a69a:	f1bb 0f03 	cmp.w	fp, #3
 800a69e:	d1cb      	bne.n	800a638 <_scanf_i+0x58>
 800a6a0:	6863      	ldr	r3, [r4, #4]
 800a6a2:	b90b      	cbnz	r3, 800a6a8 <_scanf_i+0xc8>
 800a6a4:	230a      	movs	r3, #10
 800a6a6:	6063      	str	r3, [r4, #4]
 800a6a8:	6863      	ldr	r3, [r4, #4]
 800a6aa:	4948      	ldr	r1, [pc, #288]	; (800a7cc <_scanf_i+0x1ec>)
 800a6ac:	6960      	ldr	r0, [r4, #20]
 800a6ae:	1ac9      	subs	r1, r1, r3
 800a6b0:	f000 f8b0 	bl	800a814 <__sccl>
 800a6b4:	f04f 0b00 	mov.w	fp, #0
 800a6b8:	68a3      	ldr	r3, [r4, #8]
 800a6ba:	6822      	ldr	r2, [r4, #0]
 800a6bc:	2b00      	cmp	r3, #0
 800a6be:	d03d      	beq.n	800a73c <_scanf_i+0x15c>
 800a6c0:	6831      	ldr	r1, [r6, #0]
 800a6c2:	6960      	ldr	r0, [r4, #20]
 800a6c4:	f891 c000 	ldrb.w	ip, [r1]
 800a6c8:	f810 000c 	ldrb.w	r0, [r0, ip]
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	d035      	beq.n	800a73c <_scanf_i+0x15c>
 800a6d0:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 800a6d4:	d124      	bne.n	800a720 <_scanf_i+0x140>
 800a6d6:	0510      	lsls	r0, r2, #20
 800a6d8:	d522      	bpl.n	800a720 <_scanf_i+0x140>
 800a6da:	f10b 0b01 	add.w	fp, fp, #1
 800a6de:	f1b9 0f00 	cmp.w	r9, #0
 800a6e2:	d003      	beq.n	800a6ec <_scanf_i+0x10c>
 800a6e4:	3301      	adds	r3, #1
 800a6e6:	f109 39ff 	add.w	r9, r9, #4294967295
 800a6ea:	60a3      	str	r3, [r4, #8]
 800a6ec:	6873      	ldr	r3, [r6, #4]
 800a6ee:	3b01      	subs	r3, #1
 800a6f0:	2b00      	cmp	r3, #0
 800a6f2:	6073      	str	r3, [r6, #4]
 800a6f4:	dd1b      	ble.n	800a72e <_scanf_i+0x14e>
 800a6f6:	6833      	ldr	r3, [r6, #0]
 800a6f8:	3301      	adds	r3, #1
 800a6fa:	6033      	str	r3, [r6, #0]
 800a6fc:	68a3      	ldr	r3, [r4, #8]
 800a6fe:	3b01      	subs	r3, #1
 800a700:	60a3      	str	r3, [r4, #8]
 800a702:	e7d9      	b.n	800a6b8 <_scanf_i+0xd8>
 800a704:	f1bb 0f02 	cmp.w	fp, #2
 800a708:	d1ae      	bne.n	800a668 <_scanf_i+0x88>
 800a70a:	6822      	ldr	r2, [r4, #0]
 800a70c:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 800a710:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800a714:	d1bf      	bne.n	800a696 <_scanf_i+0xb6>
 800a716:	2310      	movs	r3, #16
 800a718:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800a71c:	6063      	str	r3, [r4, #4]
 800a71e:	e7a2      	b.n	800a666 <_scanf_i+0x86>
 800a720:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 800a724:	6022      	str	r2, [r4, #0]
 800a726:	780b      	ldrb	r3, [r1, #0]
 800a728:	f805 3b01 	strb.w	r3, [r5], #1
 800a72c:	e7de      	b.n	800a6ec <_scanf_i+0x10c>
 800a72e:	4631      	mov	r1, r6
 800a730:	4650      	mov	r0, sl
 800a732:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800a736:	4798      	blx	r3
 800a738:	2800      	cmp	r0, #0
 800a73a:	d0df      	beq.n	800a6fc <_scanf_i+0x11c>
 800a73c:	6823      	ldr	r3, [r4, #0]
 800a73e:	05db      	lsls	r3, r3, #23
 800a740:	d50d      	bpl.n	800a75e <_scanf_i+0x17e>
 800a742:	42bd      	cmp	r5, r7
 800a744:	d909      	bls.n	800a75a <_scanf_i+0x17a>
 800a746:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800a74a:	4632      	mov	r2, r6
 800a74c:	4650      	mov	r0, sl
 800a74e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800a752:	f105 39ff 	add.w	r9, r5, #4294967295
 800a756:	4798      	blx	r3
 800a758:	464d      	mov	r5, r9
 800a75a:	42bd      	cmp	r5, r7
 800a75c:	d02d      	beq.n	800a7ba <_scanf_i+0x1da>
 800a75e:	6822      	ldr	r2, [r4, #0]
 800a760:	f012 0210 	ands.w	r2, r2, #16
 800a764:	d113      	bne.n	800a78e <_scanf_i+0x1ae>
 800a766:	702a      	strb	r2, [r5, #0]
 800a768:	4639      	mov	r1, r7
 800a76a:	6863      	ldr	r3, [r4, #4]
 800a76c:	4650      	mov	r0, sl
 800a76e:	9e01      	ldr	r6, [sp, #4]
 800a770:	47b0      	blx	r6
 800a772:	6821      	ldr	r1, [r4, #0]
 800a774:	f8d8 3000 	ldr.w	r3, [r8]
 800a778:	f011 0f20 	tst.w	r1, #32
 800a77c:	d013      	beq.n	800a7a6 <_scanf_i+0x1c6>
 800a77e:	1d1a      	adds	r2, r3, #4
 800a780:	f8c8 2000 	str.w	r2, [r8]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	6018      	str	r0, [r3, #0]
 800a788:	68e3      	ldr	r3, [r4, #12]
 800a78a:	3301      	adds	r3, #1
 800a78c:	60e3      	str	r3, [r4, #12]
 800a78e:	2000      	movs	r0, #0
 800a790:	1bed      	subs	r5, r5, r7
 800a792:	44ab      	add	fp, r5
 800a794:	6925      	ldr	r5, [r4, #16]
 800a796:	445d      	add	r5, fp
 800a798:	6125      	str	r5, [r4, #16]
 800a79a:	b007      	add	sp, #28
 800a79c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a7a0:	f04f 0b00 	mov.w	fp, #0
 800a7a4:	e7ca      	b.n	800a73c <_scanf_i+0x15c>
 800a7a6:	1d1a      	adds	r2, r3, #4
 800a7a8:	f8c8 2000 	str.w	r2, [r8]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	f011 0f01 	tst.w	r1, #1
 800a7b2:	bf14      	ite	ne
 800a7b4:	8018      	strhne	r0, [r3, #0]
 800a7b6:	6018      	streq	r0, [r3, #0]
 800a7b8:	e7e6      	b.n	800a788 <_scanf_i+0x1a8>
 800a7ba:	2001      	movs	r0, #1
 800a7bc:	e7ed      	b.n	800a79a <_scanf_i+0x1ba>
 800a7be:	bf00      	nop
 800a7c0:	0800b354 	.word	0x0800b354
 800a7c4:	0800aa65 	.word	0x0800aa65
 800a7c8:	0800a97d 	.word	0x0800a97d
 800a7cc:	0800b478 	.word	0x0800b478

0800a7d0 <_read_r>:
 800a7d0:	b538      	push	{r3, r4, r5, lr}
 800a7d2:	4604      	mov	r4, r0
 800a7d4:	4608      	mov	r0, r1
 800a7d6:	4611      	mov	r1, r2
 800a7d8:	2200      	movs	r2, #0
 800a7da:	4d05      	ldr	r5, [pc, #20]	; (800a7f0 <_read_r+0x20>)
 800a7dc:	602a      	str	r2, [r5, #0]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	f7f6 fa4d 	bl	8000c7e <_read>
 800a7e4:	1c43      	adds	r3, r0, #1
 800a7e6:	d102      	bne.n	800a7ee <_read_r+0x1e>
 800a7e8:	682b      	ldr	r3, [r5, #0]
 800a7ea:	b103      	cbz	r3, 800a7ee <_read_r+0x1e>
 800a7ec:	6023      	str	r3, [r4, #0]
 800a7ee:	bd38      	pop	{r3, r4, r5, pc}
 800a7f0:	20001538 	.word	0x20001538

0800a7f4 <_sbrk_r>:
 800a7f4:	b538      	push	{r3, r4, r5, lr}
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	4d05      	ldr	r5, [pc, #20]	; (800a810 <_sbrk_r+0x1c>)
 800a7fa:	4604      	mov	r4, r0
 800a7fc:	4608      	mov	r0, r1
 800a7fe:	602b      	str	r3, [r5, #0]
 800a800:	f7f6 faa6 	bl	8000d50 <_sbrk>
 800a804:	1c43      	adds	r3, r0, #1
 800a806:	d102      	bne.n	800a80e <_sbrk_r+0x1a>
 800a808:	682b      	ldr	r3, [r5, #0]
 800a80a:	b103      	cbz	r3, 800a80e <_sbrk_r+0x1a>
 800a80c:	6023      	str	r3, [r4, #0]
 800a80e:	bd38      	pop	{r3, r4, r5, pc}
 800a810:	20001538 	.word	0x20001538

0800a814 <__sccl>:
 800a814:	b570      	push	{r4, r5, r6, lr}
 800a816:	780b      	ldrb	r3, [r1, #0]
 800a818:	4604      	mov	r4, r0
 800a81a:	2b5e      	cmp	r3, #94	; 0x5e
 800a81c:	bf13      	iteet	ne
 800a81e:	2200      	movne	r2, #0
 800a820:	2201      	moveq	r2, #1
 800a822:	784b      	ldrbeq	r3, [r1, #1]
 800a824:	1c48      	addne	r0, r1, #1
 800a826:	bf08      	it	eq
 800a828:	1c88      	addeq	r0, r1, #2
 800a82a:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 800a82e:	1e61      	subs	r1, r4, #1
 800a830:	f801 2f01 	strb.w	r2, [r1, #1]!
 800a834:	42a9      	cmp	r1, r5
 800a836:	d1fb      	bne.n	800a830 <__sccl+0x1c>
 800a838:	b90b      	cbnz	r3, 800a83e <__sccl+0x2a>
 800a83a:	3801      	subs	r0, #1
 800a83c:	bd70      	pop	{r4, r5, r6, pc}
 800a83e:	f082 0201 	eor.w	r2, r2, #1
 800a842:	4605      	mov	r5, r0
 800a844:	54e2      	strb	r2, [r4, r3]
 800a846:	4628      	mov	r0, r5
 800a848:	f810 1b01 	ldrb.w	r1, [r0], #1
 800a84c:	292d      	cmp	r1, #45	; 0x2d
 800a84e:	d006      	beq.n	800a85e <__sccl+0x4a>
 800a850:	295d      	cmp	r1, #93	; 0x5d
 800a852:	d0f3      	beq.n	800a83c <__sccl+0x28>
 800a854:	b909      	cbnz	r1, 800a85a <__sccl+0x46>
 800a856:	4628      	mov	r0, r5
 800a858:	e7f0      	b.n	800a83c <__sccl+0x28>
 800a85a:	460b      	mov	r3, r1
 800a85c:	e7f1      	b.n	800a842 <__sccl+0x2e>
 800a85e:	786e      	ldrb	r6, [r5, #1]
 800a860:	2e5d      	cmp	r6, #93	; 0x5d
 800a862:	d0fa      	beq.n	800a85a <__sccl+0x46>
 800a864:	42b3      	cmp	r3, r6
 800a866:	dcf8      	bgt.n	800a85a <__sccl+0x46>
 800a868:	4619      	mov	r1, r3
 800a86a:	3502      	adds	r5, #2
 800a86c:	3101      	adds	r1, #1
 800a86e:	428e      	cmp	r6, r1
 800a870:	5462      	strb	r2, [r4, r1]
 800a872:	dcfb      	bgt.n	800a86c <__sccl+0x58>
 800a874:	1af1      	subs	r1, r6, r3
 800a876:	3901      	subs	r1, #1
 800a878:	42b3      	cmp	r3, r6
 800a87a:	bfa8      	it	ge
 800a87c:	2100      	movge	r1, #0
 800a87e:	1c58      	adds	r0, r3, #1
 800a880:	1843      	adds	r3, r0, r1
 800a882:	e7e0      	b.n	800a846 <__sccl+0x32>

0800a884 <_strtol_l.constprop.0>:
 800a884:	2b01      	cmp	r3, #1
 800a886:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a88a:	4680      	mov	r8, r0
 800a88c:	d001      	beq.n	800a892 <_strtol_l.constprop.0+0xe>
 800a88e:	2b24      	cmp	r3, #36	; 0x24
 800a890:	d906      	bls.n	800a8a0 <_strtol_l.constprop.0+0x1c>
 800a892:	f7fe fd9f 	bl	80093d4 <__errno>
 800a896:	2316      	movs	r3, #22
 800a898:	6003      	str	r3, [r0, #0]
 800a89a:	2000      	movs	r0, #0
 800a89c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a8a0:	460d      	mov	r5, r1
 800a8a2:	4f35      	ldr	r7, [pc, #212]	; (800a978 <_strtol_l.constprop.0+0xf4>)
 800a8a4:	4628      	mov	r0, r5
 800a8a6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a8aa:	5de6      	ldrb	r6, [r4, r7]
 800a8ac:	f016 0608 	ands.w	r6, r6, #8
 800a8b0:	d1f8      	bne.n	800a8a4 <_strtol_l.constprop.0+0x20>
 800a8b2:	2c2d      	cmp	r4, #45	; 0x2d
 800a8b4:	d12f      	bne.n	800a916 <_strtol_l.constprop.0+0x92>
 800a8b6:	2601      	movs	r6, #1
 800a8b8:	782c      	ldrb	r4, [r5, #0]
 800a8ba:	1c85      	adds	r5, r0, #2
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d057      	beq.n	800a970 <_strtol_l.constprop.0+0xec>
 800a8c0:	2b10      	cmp	r3, #16
 800a8c2:	d109      	bne.n	800a8d8 <_strtol_l.constprop.0+0x54>
 800a8c4:	2c30      	cmp	r4, #48	; 0x30
 800a8c6:	d107      	bne.n	800a8d8 <_strtol_l.constprop.0+0x54>
 800a8c8:	7828      	ldrb	r0, [r5, #0]
 800a8ca:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a8ce:	2858      	cmp	r0, #88	; 0x58
 800a8d0:	d149      	bne.n	800a966 <_strtol_l.constprop.0+0xe2>
 800a8d2:	2310      	movs	r3, #16
 800a8d4:	786c      	ldrb	r4, [r5, #1]
 800a8d6:	3502      	adds	r5, #2
 800a8d8:	2700      	movs	r7, #0
 800a8da:	f106 4e00 	add.w	lr, r6, #2147483648	; 0x80000000
 800a8de:	f10e 3eff 	add.w	lr, lr, #4294967295
 800a8e2:	fbbe f9f3 	udiv	r9, lr, r3
 800a8e6:	4638      	mov	r0, r7
 800a8e8:	fb03 ea19 	mls	sl, r3, r9, lr
 800a8ec:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a8f0:	f1bc 0f09 	cmp.w	ip, #9
 800a8f4:	d814      	bhi.n	800a920 <_strtol_l.constprop.0+0x9c>
 800a8f6:	4664      	mov	r4, ip
 800a8f8:	42a3      	cmp	r3, r4
 800a8fa:	dd22      	ble.n	800a942 <_strtol_l.constprop.0+0xbe>
 800a8fc:	2f00      	cmp	r7, #0
 800a8fe:	db1d      	blt.n	800a93c <_strtol_l.constprop.0+0xb8>
 800a900:	4581      	cmp	r9, r0
 800a902:	d31b      	bcc.n	800a93c <_strtol_l.constprop.0+0xb8>
 800a904:	d101      	bne.n	800a90a <_strtol_l.constprop.0+0x86>
 800a906:	45a2      	cmp	sl, r4
 800a908:	db18      	blt.n	800a93c <_strtol_l.constprop.0+0xb8>
 800a90a:	2701      	movs	r7, #1
 800a90c:	fb00 4003 	mla	r0, r0, r3, r4
 800a910:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a914:	e7ea      	b.n	800a8ec <_strtol_l.constprop.0+0x68>
 800a916:	2c2b      	cmp	r4, #43	; 0x2b
 800a918:	bf04      	itt	eq
 800a91a:	782c      	ldrbeq	r4, [r5, #0]
 800a91c:	1c85      	addeq	r5, r0, #2
 800a91e:	e7cd      	b.n	800a8bc <_strtol_l.constprop.0+0x38>
 800a920:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800a924:	f1bc 0f19 	cmp.w	ip, #25
 800a928:	d801      	bhi.n	800a92e <_strtol_l.constprop.0+0xaa>
 800a92a:	3c37      	subs	r4, #55	; 0x37
 800a92c:	e7e4      	b.n	800a8f8 <_strtol_l.constprop.0+0x74>
 800a92e:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800a932:	f1bc 0f19 	cmp.w	ip, #25
 800a936:	d804      	bhi.n	800a942 <_strtol_l.constprop.0+0xbe>
 800a938:	3c57      	subs	r4, #87	; 0x57
 800a93a:	e7dd      	b.n	800a8f8 <_strtol_l.constprop.0+0x74>
 800a93c:	f04f 37ff 	mov.w	r7, #4294967295
 800a940:	e7e6      	b.n	800a910 <_strtol_l.constprop.0+0x8c>
 800a942:	2f00      	cmp	r7, #0
 800a944:	da07      	bge.n	800a956 <_strtol_l.constprop.0+0xd2>
 800a946:	2322      	movs	r3, #34	; 0x22
 800a948:	4670      	mov	r0, lr
 800a94a:	f8c8 3000 	str.w	r3, [r8]
 800a94e:	2a00      	cmp	r2, #0
 800a950:	d0a4      	beq.n	800a89c <_strtol_l.constprop.0+0x18>
 800a952:	1e69      	subs	r1, r5, #1
 800a954:	e005      	b.n	800a962 <_strtol_l.constprop.0+0xde>
 800a956:	b106      	cbz	r6, 800a95a <_strtol_l.constprop.0+0xd6>
 800a958:	4240      	negs	r0, r0
 800a95a:	2a00      	cmp	r2, #0
 800a95c:	d09e      	beq.n	800a89c <_strtol_l.constprop.0+0x18>
 800a95e:	2f00      	cmp	r7, #0
 800a960:	d1f7      	bne.n	800a952 <_strtol_l.constprop.0+0xce>
 800a962:	6011      	str	r1, [r2, #0]
 800a964:	e79a      	b.n	800a89c <_strtol_l.constprop.0+0x18>
 800a966:	2430      	movs	r4, #48	; 0x30
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d1b5      	bne.n	800a8d8 <_strtol_l.constprop.0+0x54>
 800a96c:	2308      	movs	r3, #8
 800a96e:	e7b3      	b.n	800a8d8 <_strtol_l.constprop.0+0x54>
 800a970:	2c30      	cmp	r4, #48	; 0x30
 800a972:	d0a9      	beq.n	800a8c8 <_strtol_l.constprop.0+0x44>
 800a974:	230a      	movs	r3, #10
 800a976:	e7af      	b.n	800a8d8 <_strtol_l.constprop.0+0x54>
 800a978:	0800b47b 	.word	0x0800b47b

0800a97c <_strtol_r>:
 800a97c:	f7ff bf82 	b.w	800a884 <_strtol_l.constprop.0>

0800a980 <_strtoul_l.constprop.0>:
 800a980:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a984:	4686      	mov	lr, r0
 800a986:	460d      	mov	r5, r1
 800a988:	4f35      	ldr	r7, [pc, #212]	; (800aa60 <_strtoul_l.constprop.0+0xe0>)
 800a98a:	4628      	mov	r0, r5
 800a98c:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a990:	5de6      	ldrb	r6, [r4, r7]
 800a992:	f016 0608 	ands.w	r6, r6, #8
 800a996:	d1f8      	bne.n	800a98a <_strtoul_l.constprop.0+0xa>
 800a998:	2c2d      	cmp	r4, #45	; 0x2d
 800a99a:	d12f      	bne.n	800a9fc <_strtoul_l.constprop.0+0x7c>
 800a99c:	2601      	movs	r6, #1
 800a99e:	782c      	ldrb	r4, [r5, #0]
 800a9a0:	1c85      	adds	r5, r0, #2
 800a9a2:	2b00      	cmp	r3, #0
 800a9a4:	d057      	beq.n	800aa56 <_strtoul_l.constprop.0+0xd6>
 800a9a6:	2b10      	cmp	r3, #16
 800a9a8:	d109      	bne.n	800a9be <_strtoul_l.constprop.0+0x3e>
 800a9aa:	2c30      	cmp	r4, #48	; 0x30
 800a9ac:	d107      	bne.n	800a9be <_strtoul_l.constprop.0+0x3e>
 800a9ae:	7828      	ldrb	r0, [r5, #0]
 800a9b0:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 800a9b4:	2858      	cmp	r0, #88	; 0x58
 800a9b6:	d149      	bne.n	800aa4c <_strtoul_l.constprop.0+0xcc>
 800a9b8:	2310      	movs	r3, #16
 800a9ba:	786c      	ldrb	r4, [r5, #1]
 800a9bc:	3502      	adds	r5, #2
 800a9be:	f04f 38ff 	mov.w	r8, #4294967295
 800a9c2:	fbb8 f8f3 	udiv	r8, r8, r3
 800a9c6:	2700      	movs	r7, #0
 800a9c8:	fb03 f908 	mul.w	r9, r3, r8
 800a9cc:	4638      	mov	r0, r7
 800a9ce:	ea6f 0909 	mvn.w	r9, r9
 800a9d2:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 800a9d6:	f1bc 0f09 	cmp.w	ip, #9
 800a9da:	d814      	bhi.n	800aa06 <_strtoul_l.constprop.0+0x86>
 800a9dc:	4664      	mov	r4, ip
 800a9de:	42a3      	cmp	r3, r4
 800a9e0:	dd22      	ble.n	800aa28 <_strtoul_l.constprop.0+0xa8>
 800a9e2:	2f00      	cmp	r7, #0
 800a9e4:	db1d      	blt.n	800aa22 <_strtoul_l.constprop.0+0xa2>
 800a9e6:	4580      	cmp	r8, r0
 800a9e8:	d31b      	bcc.n	800aa22 <_strtoul_l.constprop.0+0xa2>
 800a9ea:	d101      	bne.n	800a9f0 <_strtoul_l.constprop.0+0x70>
 800a9ec:	45a1      	cmp	r9, r4
 800a9ee:	db18      	blt.n	800aa22 <_strtoul_l.constprop.0+0xa2>
 800a9f0:	2701      	movs	r7, #1
 800a9f2:	fb00 4003 	mla	r0, r0, r3, r4
 800a9f6:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a9fa:	e7ea      	b.n	800a9d2 <_strtoul_l.constprop.0+0x52>
 800a9fc:	2c2b      	cmp	r4, #43	; 0x2b
 800a9fe:	bf04      	itt	eq
 800aa00:	782c      	ldrbeq	r4, [r5, #0]
 800aa02:	1c85      	addeq	r5, r0, #2
 800aa04:	e7cd      	b.n	800a9a2 <_strtoul_l.constprop.0+0x22>
 800aa06:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 800aa0a:	f1bc 0f19 	cmp.w	ip, #25
 800aa0e:	d801      	bhi.n	800aa14 <_strtoul_l.constprop.0+0x94>
 800aa10:	3c37      	subs	r4, #55	; 0x37
 800aa12:	e7e4      	b.n	800a9de <_strtoul_l.constprop.0+0x5e>
 800aa14:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 800aa18:	f1bc 0f19 	cmp.w	ip, #25
 800aa1c:	d804      	bhi.n	800aa28 <_strtoul_l.constprop.0+0xa8>
 800aa1e:	3c57      	subs	r4, #87	; 0x57
 800aa20:	e7dd      	b.n	800a9de <_strtoul_l.constprop.0+0x5e>
 800aa22:	f04f 37ff 	mov.w	r7, #4294967295
 800aa26:	e7e6      	b.n	800a9f6 <_strtoul_l.constprop.0+0x76>
 800aa28:	2f00      	cmp	r7, #0
 800aa2a:	da07      	bge.n	800aa3c <_strtoul_l.constprop.0+0xbc>
 800aa2c:	2322      	movs	r3, #34	; 0x22
 800aa2e:	f04f 30ff 	mov.w	r0, #4294967295
 800aa32:	f8ce 3000 	str.w	r3, [lr]
 800aa36:	b932      	cbnz	r2, 800aa46 <_strtoul_l.constprop.0+0xc6>
 800aa38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800aa3c:	b106      	cbz	r6, 800aa40 <_strtoul_l.constprop.0+0xc0>
 800aa3e:	4240      	negs	r0, r0
 800aa40:	2a00      	cmp	r2, #0
 800aa42:	d0f9      	beq.n	800aa38 <_strtoul_l.constprop.0+0xb8>
 800aa44:	b107      	cbz	r7, 800aa48 <_strtoul_l.constprop.0+0xc8>
 800aa46:	1e69      	subs	r1, r5, #1
 800aa48:	6011      	str	r1, [r2, #0]
 800aa4a:	e7f5      	b.n	800aa38 <_strtoul_l.constprop.0+0xb8>
 800aa4c:	2430      	movs	r4, #48	; 0x30
 800aa4e:	2b00      	cmp	r3, #0
 800aa50:	d1b5      	bne.n	800a9be <_strtoul_l.constprop.0+0x3e>
 800aa52:	2308      	movs	r3, #8
 800aa54:	e7b3      	b.n	800a9be <_strtoul_l.constprop.0+0x3e>
 800aa56:	2c30      	cmp	r4, #48	; 0x30
 800aa58:	d0a9      	beq.n	800a9ae <_strtoul_l.constprop.0+0x2e>
 800aa5a:	230a      	movs	r3, #10
 800aa5c:	e7af      	b.n	800a9be <_strtoul_l.constprop.0+0x3e>
 800aa5e:	bf00      	nop
 800aa60:	0800b47b 	.word	0x0800b47b

0800aa64 <_strtoul_r>:
 800aa64:	f7ff bf8c 	b.w	800a980 <_strtoul_l.constprop.0>

0800aa68 <__submore>:
 800aa68:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aa6c:	460c      	mov	r4, r1
 800aa6e:	6b49      	ldr	r1, [r1, #52]	; 0x34
 800aa70:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800aa74:	4299      	cmp	r1, r3
 800aa76:	d11b      	bne.n	800aab0 <__submore+0x48>
 800aa78:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800aa7c:	f7fe fec4 	bl	8009808 <_malloc_r>
 800aa80:	b918      	cbnz	r0, 800aa8a <__submore+0x22>
 800aa82:	f04f 30ff 	mov.w	r0, #4294967295
 800aa86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aa8a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aa8e:	63a3      	str	r3, [r4, #56]	; 0x38
 800aa90:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 800aa94:	6360      	str	r0, [r4, #52]	; 0x34
 800aa96:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 800aa9a:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 800aa9e:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 800aaa2:	7043      	strb	r3, [r0, #1]
 800aaa4:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 800aaa8:	7003      	strb	r3, [r0, #0]
 800aaaa:	6020      	str	r0, [r4, #0]
 800aaac:	2000      	movs	r0, #0
 800aaae:	e7ea      	b.n	800aa86 <__submore+0x1e>
 800aab0:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 800aab2:	0077      	lsls	r7, r6, #1
 800aab4:	463a      	mov	r2, r7
 800aab6:	f000 fb27 	bl	800b108 <_realloc_r>
 800aaba:	4605      	mov	r5, r0
 800aabc:	2800      	cmp	r0, #0
 800aabe:	d0e0      	beq.n	800aa82 <__submore+0x1a>
 800aac0:	eb00 0806 	add.w	r8, r0, r6
 800aac4:	4601      	mov	r1, r0
 800aac6:	4632      	mov	r2, r6
 800aac8:	4640      	mov	r0, r8
 800aaca:	f7fe fcad 	bl	8009428 <memcpy>
 800aace:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 800aad2:	f8c4 8000 	str.w	r8, [r4]
 800aad6:	e7e9      	b.n	800aaac <__submore+0x44>

0800aad8 <__swbuf_r>:
 800aad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aada:	460e      	mov	r6, r1
 800aadc:	4614      	mov	r4, r2
 800aade:	4605      	mov	r5, r0
 800aae0:	b118      	cbz	r0, 800aaea <__swbuf_r+0x12>
 800aae2:	6983      	ldr	r3, [r0, #24]
 800aae4:	b90b      	cbnz	r3, 800aaea <__swbuf_r+0x12>
 800aae6:	f000 f9d5 	bl	800ae94 <__sinit>
 800aaea:	4b21      	ldr	r3, [pc, #132]	; (800ab70 <__swbuf_r+0x98>)
 800aaec:	429c      	cmp	r4, r3
 800aaee:	d12b      	bne.n	800ab48 <__swbuf_r+0x70>
 800aaf0:	686c      	ldr	r4, [r5, #4]
 800aaf2:	69a3      	ldr	r3, [r4, #24]
 800aaf4:	60a3      	str	r3, [r4, #8]
 800aaf6:	89a3      	ldrh	r3, [r4, #12]
 800aaf8:	071a      	lsls	r2, r3, #28
 800aafa:	d52f      	bpl.n	800ab5c <__swbuf_r+0x84>
 800aafc:	6923      	ldr	r3, [r4, #16]
 800aafe:	b36b      	cbz	r3, 800ab5c <__swbuf_r+0x84>
 800ab00:	6923      	ldr	r3, [r4, #16]
 800ab02:	6820      	ldr	r0, [r4, #0]
 800ab04:	b2f6      	uxtb	r6, r6
 800ab06:	1ac0      	subs	r0, r0, r3
 800ab08:	6963      	ldr	r3, [r4, #20]
 800ab0a:	4637      	mov	r7, r6
 800ab0c:	4283      	cmp	r3, r0
 800ab0e:	dc04      	bgt.n	800ab1a <__swbuf_r+0x42>
 800ab10:	4621      	mov	r1, r4
 800ab12:	4628      	mov	r0, r5
 800ab14:	f000 f92a 	bl	800ad6c <_fflush_r>
 800ab18:	bb30      	cbnz	r0, 800ab68 <__swbuf_r+0x90>
 800ab1a:	68a3      	ldr	r3, [r4, #8]
 800ab1c:	3001      	adds	r0, #1
 800ab1e:	3b01      	subs	r3, #1
 800ab20:	60a3      	str	r3, [r4, #8]
 800ab22:	6823      	ldr	r3, [r4, #0]
 800ab24:	1c5a      	adds	r2, r3, #1
 800ab26:	6022      	str	r2, [r4, #0]
 800ab28:	701e      	strb	r6, [r3, #0]
 800ab2a:	6963      	ldr	r3, [r4, #20]
 800ab2c:	4283      	cmp	r3, r0
 800ab2e:	d004      	beq.n	800ab3a <__swbuf_r+0x62>
 800ab30:	89a3      	ldrh	r3, [r4, #12]
 800ab32:	07db      	lsls	r3, r3, #31
 800ab34:	d506      	bpl.n	800ab44 <__swbuf_r+0x6c>
 800ab36:	2e0a      	cmp	r6, #10
 800ab38:	d104      	bne.n	800ab44 <__swbuf_r+0x6c>
 800ab3a:	4621      	mov	r1, r4
 800ab3c:	4628      	mov	r0, r5
 800ab3e:	f000 f915 	bl	800ad6c <_fflush_r>
 800ab42:	b988      	cbnz	r0, 800ab68 <__swbuf_r+0x90>
 800ab44:	4638      	mov	r0, r7
 800ab46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ab48:	4b0a      	ldr	r3, [pc, #40]	; (800ab74 <__swbuf_r+0x9c>)
 800ab4a:	429c      	cmp	r4, r3
 800ab4c:	d101      	bne.n	800ab52 <__swbuf_r+0x7a>
 800ab4e:	68ac      	ldr	r4, [r5, #8]
 800ab50:	e7cf      	b.n	800aaf2 <__swbuf_r+0x1a>
 800ab52:	4b09      	ldr	r3, [pc, #36]	; (800ab78 <__swbuf_r+0xa0>)
 800ab54:	429c      	cmp	r4, r3
 800ab56:	bf08      	it	eq
 800ab58:	68ec      	ldreq	r4, [r5, #12]
 800ab5a:	e7ca      	b.n	800aaf2 <__swbuf_r+0x1a>
 800ab5c:	4621      	mov	r1, r4
 800ab5e:	4628      	mov	r0, r5
 800ab60:	f000 f80c 	bl	800ab7c <__swsetup_r>
 800ab64:	2800      	cmp	r0, #0
 800ab66:	d0cb      	beq.n	800ab00 <__swbuf_r+0x28>
 800ab68:	f04f 37ff 	mov.w	r7, #4294967295
 800ab6c:	e7ea      	b.n	800ab44 <__swbuf_r+0x6c>
 800ab6e:	bf00      	nop
 800ab70:	0800b59c 	.word	0x0800b59c
 800ab74:	0800b5bc 	.word	0x0800b5bc
 800ab78:	0800b57c 	.word	0x0800b57c

0800ab7c <__swsetup_r>:
 800ab7c:	4b32      	ldr	r3, [pc, #200]	; (800ac48 <__swsetup_r+0xcc>)
 800ab7e:	b570      	push	{r4, r5, r6, lr}
 800ab80:	681d      	ldr	r5, [r3, #0]
 800ab82:	4606      	mov	r6, r0
 800ab84:	460c      	mov	r4, r1
 800ab86:	b125      	cbz	r5, 800ab92 <__swsetup_r+0x16>
 800ab88:	69ab      	ldr	r3, [r5, #24]
 800ab8a:	b913      	cbnz	r3, 800ab92 <__swsetup_r+0x16>
 800ab8c:	4628      	mov	r0, r5
 800ab8e:	f000 f981 	bl	800ae94 <__sinit>
 800ab92:	4b2e      	ldr	r3, [pc, #184]	; (800ac4c <__swsetup_r+0xd0>)
 800ab94:	429c      	cmp	r4, r3
 800ab96:	d10f      	bne.n	800abb8 <__swsetup_r+0x3c>
 800ab98:	686c      	ldr	r4, [r5, #4]
 800ab9a:	89a3      	ldrh	r3, [r4, #12]
 800ab9c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aba0:	0719      	lsls	r1, r3, #28
 800aba2:	d42c      	bmi.n	800abfe <__swsetup_r+0x82>
 800aba4:	06dd      	lsls	r5, r3, #27
 800aba6:	d411      	bmi.n	800abcc <__swsetup_r+0x50>
 800aba8:	2309      	movs	r3, #9
 800abaa:	6033      	str	r3, [r6, #0]
 800abac:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800abb0:	f04f 30ff 	mov.w	r0, #4294967295
 800abb4:	81a3      	strh	r3, [r4, #12]
 800abb6:	e03e      	b.n	800ac36 <__swsetup_r+0xba>
 800abb8:	4b25      	ldr	r3, [pc, #148]	; (800ac50 <__swsetup_r+0xd4>)
 800abba:	429c      	cmp	r4, r3
 800abbc:	d101      	bne.n	800abc2 <__swsetup_r+0x46>
 800abbe:	68ac      	ldr	r4, [r5, #8]
 800abc0:	e7eb      	b.n	800ab9a <__swsetup_r+0x1e>
 800abc2:	4b24      	ldr	r3, [pc, #144]	; (800ac54 <__swsetup_r+0xd8>)
 800abc4:	429c      	cmp	r4, r3
 800abc6:	bf08      	it	eq
 800abc8:	68ec      	ldreq	r4, [r5, #12]
 800abca:	e7e6      	b.n	800ab9a <__swsetup_r+0x1e>
 800abcc:	0758      	lsls	r0, r3, #29
 800abce:	d512      	bpl.n	800abf6 <__swsetup_r+0x7a>
 800abd0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800abd2:	b141      	cbz	r1, 800abe6 <__swsetup_r+0x6a>
 800abd4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800abd8:	4299      	cmp	r1, r3
 800abda:	d002      	beq.n	800abe2 <__swsetup_r+0x66>
 800abdc:	4630      	mov	r0, r6
 800abde:	f7fe fdab 	bl	8009738 <_free_r>
 800abe2:	2300      	movs	r3, #0
 800abe4:	6363      	str	r3, [r4, #52]	; 0x34
 800abe6:	89a3      	ldrh	r3, [r4, #12]
 800abe8:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800abec:	81a3      	strh	r3, [r4, #12]
 800abee:	2300      	movs	r3, #0
 800abf0:	6063      	str	r3, [r4, #4]
 800abf2:	6923      	ldr	r3, [r4, #16]
 800abf4:	6023      	str	r3, [r4, #0]
 800abf6:	89a3      	ldrh	r3, [r4, #12]
 800abf8:	f043 0308 	orr.w	r3, r3, #8
 800abfc:	81a3      	strh	r3, [r4, #12]
 800abfe:	6923      	ldr	r3, [r4, #16]
 800ac00:	b94b      	cbnz	r3, 800ac16 <__swsetup_r+0x9a>
 800ac02:	89a3      	ldrh	r3, [r4, #12]
 800ac04:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ac08:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ac0c:	d003      	beq.n	800ac16 <__swsetup_r+0x9a>
 800ac0e:	4621      	mov	r1, r4
 800ac10:	4630      	mov	r0, r6
 800ac12:	f000 fa05 	bl	800b020 <__smakebuf_r>
 800ac16:	89a0      	ldrh	r0, [r4, #12]
 800ac18:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ac1c:	f010 0301 	ands.w	r3, r0, #1
 800ac20:	d00a      	beq.n	800ac38 <__swsetup_r+0xbc>
 800ac22:	2300      	movs	r3, #0
 800ac24:	60a3      	str	r3, [r4, #8]
 800ac26:	6963      	ldr	r3, [r4, #20]
 800ac28:	425b      	negs	r3, r3
 800ac2a:	61a3      	str	r3, [r4, #24]
 800ac2c:	6923      	ldr	r3, [r4, #16]
 800ac2e:	b943      	cbnz	r3, 800ac42 <__swsetup_r+0xc6>
 800ac30:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ac34:	d1ba      	bne.n	800abac <__swsetup_r+0x30>
 800ac36:	bd70      	pop	{r4, r5, r6, pc}
 800ac38:	0781      	lsls	r1, r0, #30
 800ac3a:	bf58      	it	pl
 800ac3c:	6963      	ldrpl	r3, [r4, #20]
 800ac3e:	60a3      	str	r3, [r4, #8]
 800ac40:	e7f4      	b.n	800ac2c <__swsetup_r+0xb0>
 800ac42:	2000      	movs	r0, #0
 800ac44:	e7f7      	b.n	800ac36 <__swsetup_r+0xba>
 800ac46:	bf00      	nop
 800ac48:	20000184 	.word	0x20000184
 800ac4c:	0800b59c 	.word	0x0800b59c
 800ac50:	0800b5bc 	.word	0x0800b5bc
 800ac54:	0800b57c 	.word	0x0800b57c

0800ac58 <abort>:
 800ac58:	2006      	movs	r0, #6
 800ac5a:	b508      	push	{r3, lr}
 800ac5c:	f000 faac 	bl	800b1b8 <raise>
 800ac60:	2001      	movs	r0, #1
 800ac62:	f7f6 f802 	bl	8000c6a <_exit>
	...

0800ac68 <__sflush_r>:
 800ac68:	898a      	ldrh	r2, [r1, #12]
 800ac6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ac6c:	4605      	mov	r5, r0
 800ac6e:	0710      	lsls	r0, r2, #28
 800ac70:	460c      	mov	r4, r1
 800ac72:	d457      	bmi.n	800ad24 <__sflush_r+0xbc>
 800ac74:	684b      	ldr	r3, [r1, #4]
 800ac76:	2b00      	cmp	r3, #0
 800ac78:	dc04      	bgt.n	800ac84 <__sflush_r+0x1c>
 800ac7a:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800ac7c:	2b00      	cmp	r3, #0
 800ac7e:	dc01      	bgt.n	800ac84 <__sflush_r+0x1c>
 800ac80:	2000      	movs	r0, #0
 800ac82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ac84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ac86:	2e00      	cmp	r6, #0
 800ac88:	d0fa      	beq.n	800ac80 <__sflush_r+0x18>
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800ac90:	682f      	ldr	r7, [r5, #0]
 800ac92:	602b      	str	r3, [r5, #0]
 800ac94:	d032      	beq.n	800acfc <__sflush_r+0x94>
 800ac96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800ac98:	89a3      	ldrh	r3, [r4, #12]
 800ac9a:	075a      	lsls	r2, r3, #29
 800ac9c:	d505      	bpl.n	800acaa <__sflush_r+0x42>
 800ac9e:	6863      	ldr	r3, [r4, #4]
 800aca0:	1ac0      	subs	r0, r0, r3
 800aca2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aca4:	b10b      	cbz	r3, 800acaa <__sflush_r+0x42>
 800aca6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aca8:	1ac0      	subs	r0, r0, r3
 800acaa:	2300      	movs	r3, #0
 800acac:	4602      	mov	r2, r0
 800acae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800acb0:	4628      	mov	r0, r5
 800acb2:	6a21      	ldr	r1, [r4, #32]
 800acb4:	47b0      	blx	r6
 800acb6:	1c43      	adds	r3, r0, #1
 800acb8:	89a3      	ldrh	r3, [r4, #12]
 800acba:	d106      	bne.n	800acca <__sflush_r+0x62>
 800acbc:	6829      	ldr	r1, [r5, #0]
 800acbe:	291d      	cmp	r1, #29
 800acc0:	d82c      	bhi.n	800ad1c <__sflush_r+0xb4>
 800acc2:	4a29      	ldr	r2, [pc, #164]	; (800ad68 <__sflush_r+0x100>)
 800acc4:	40ca      	lsrs	r2, r1
 800acc6:	07d6      	lsls	r6, r2, #31
 800acc8:	d528      	bpl.n	800ad1c <__sflush_r+0xb4>
 800acca:	2200      	movs	r2, #0
 800accc:	6062      	str	r2, [r4, #4]
 800acce:	6922      	ldr	r2, [r4, #16]
 800acd0:	04d9      	lsls	r1, r3, #19
 800acd2:	6022      	str	r2, [r4, #0]
 800acd4:	d504      	bpl.n	800ace0 <__sflush_r+0x78>
 800acd6:	1c42      	adds	r2, r0, #1
 800acd8:	d101      	bne.n	800acde <__sflush_r+0x76>
 800acda:	682b      	ldr	r3, [r5, #0]
 800acdc:	b903      	cbnz	r3, 800ace0 <__sflush_r+0x78>
 800acde:	6560      	str	r0, [r4, #84]	; 0x54
 800ace0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ace2:	602f      	str	r7, [r5, #0]
 800ace4:	2900      	cmp	r1, #0
 800ace6:	d0cb      	beq.n	800ac80 <__sflush_r+0x18>
 800ace8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800acec:	4299      	cmp	r1, r3
 800acee:	d002      	beq.n	800acf6 <__sflush_r+0x8e>
 800acf0:	4628      	mov	r0, r5
 800acf2:	f7fe fd21 	bl	8009738 <_free_r>
 800acf6:	2000      	movs	r0, #0
 800acf8:	6360      	str	r0, [r4, #52]	; 0x34
 800acfa:	e7c2      	b.n	800ac82 <__sflush_r+0x1a>
 800acfc:	6a21      	ldr	r1, [r4, #32]
 800acfe:	2301      	movs	r3, #1
 800ad00:	4628      	mov	r0, r5
 800ad02:	47b0      	blx	r6
 800ad04:	1c41      	adds	r1, r0, #1
 800ad06:	d1c7      	bne.n	800ac98 <__sflush_r+0x30>
 800ad08:	682b      	ldr	r3, [r5, #0]
 800ad0a:	2b00      	cmp	r3, #0
 800ad0c:	d0c4      	beq.n	800ac98 <__sflush_r+0x30>
 800ad0e:	2b1d      	cmp	r3, #29
 800ad10:	d001      	beq.n	800ad16 <__sflush_r+0xae>
 800ad12:	2b16      	cmp	r3, #22
 800ad14:	d101      	bne.n	800ad1a <__sflush_r+0xb2>
 800ad16:	602f      	str	r7, [r5, #0]
 800ad18:	e7b2      	b.n	800ac80 <__sflush_r+0x18>
 800ad1a:	89a3      	ldrh	r3, [r4, #12]
 800ad1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad20:	81a3      	strh	r3, [r4, #12]
 800ad22:	e7ae      	b.n	800ac82 <__sflush_r+0x1a>
 800ad24:	690f      	ldr	r7, [r1, #16]
 800ad26:	2f00      	cmp	r7, #0
 800ad28:	d0aa      	beq.n	800ac80 <__sflush_r+0x18>
 800ad2a:	0793      	lsls	r3, r2, #30
 800ad2c:	bf18      	it	ne
 800ad2e:	2300      	movne	r3, #0
 800ad30:	680e      	ldr	r6, [r1, #0]
 800ad32:	bf08      	it	eq
 800ad34:	694b      	ldreq	r3, [r1, #20]
 800ad36:	1bf6      	subs	r6, r6, r7
 800ad38:	600f      	str	r7, [r1, #0]
 800ad3a:	608b      	str	r3, [r1, #8]
 800ad3c:	2e00      	cmp	r6, #0
 800ad3e:	dd9f      	ble.n	800ac80 <__sflush_r+0x18>
 800ad40:	4633      	mov	r3, r6
 800ad42:	463a      	mov	r2, r7
 800ad44:	4628      	mov	r0, r5
 800ad46:	6a21      	ldr	r1, [r4, #32]
 800ad48:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800ad4c:	47e0      	blx	ip
 800ad4e:	2800      	cmp	r0, #0
 800ad50:	dc06      	bgt.n	800ad60 <__sflush_r+0xf8>
 800ad52:	89a3      	ldrh	r3, [r4, #12]
 800ad54:	f04f 30ff 	mov.w	r0, #4294967295
 800ad58:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ad5c:	81a3      	strh	r3, [r4, #12]
 800ad5e:	e790      	b.n	800ac82 <__sflush_r+0x1a>
 800ad60:	4407      	add	r7, r0
 800ad62:	1a36      	subs	r6, r6, r0
 800ad64:	e7ea      	b.n	800ad3c <__sflush_r+0xd4>
 800ad66:	bf00      	nop
 800ad68:	20400001 	.word	0x20400001

0800ad6c <_fflush_r>:
 800ad6c:	b538      	push	{r3, r4, r5, lr}
 800ad6e:	690b      	ldr	r3, [r1, #16]
 800ad70:	4605      	mov	r5, r0
 800ad72:	460c      	mov	r4, r1
 800ad74:	b913      	cbnz	r3, 800ad7c <_fflush_r+0x10>
 800ad76:	2500      	movs	r5, #0
 800ad78:	4628      	mov	r0, r5
 800ad7a:	bd38      	pop	{r3, r4, r5, pc}
 800ad7c:	b118      	cbz	r0, 800ad86 <_fflush_r+0x1a>
 800ad7e:	6983      	ldr	r3, [r0, #24]
 800ad80:	b90b      	cbnz	r3, 800ad86 <_fflush_r+0x1a>
 800ad82:	f000 f887 	bl	800ae94 <__sinit>
 800ad86:	4b14      	ldr	r3, [pc, #80]	; (800add8 <_fflush_r+0x6c>)
 800ad88:	429c      	cmp	r4, r3
 800ad8a:	d11b      	bne.n	800adc4 <_fflush_r+0x58>
 800ad8c:	686c      	ldr	r4, [r5, #4]
 800ad8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ad92:	2b00      	cmp	r3, #0
 800ad94:	d0ef      	beq.n	800ad76 <_fflush_r+0xa>
 800ad96:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800ad98:	07d0      	lsls	r0, r2, #31
 800ad9a:	d404      	bmi.n	800ada6 <_fflush_r+0x3a>
 800ad9c:	0599      	lsls	r1, r3, #22
 800ad9e:	d402      	bmi.n	800ada6 <_fflush_r+0x3a>
 800ada0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ada2:	f000 f915 	bl	800afd0 <__retarget_lock_acquire_recursive>
 800ada6:	4628      	mov	r0, r5
 800ada8:	4621      	mov	r1, r4
 800adaa:	f7ff ff5d 	bl	800ac68 <__sflush_r>
 800adae:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800adb0:	4605      	mov	r5, r0
 800adb2:	07da      	lsls	r2, r3, #31
 800adb4:	d4e0      	bmi.n	800ad78 <_fflush_r+0xc>
 800adb6:	89a3      	ldrh	r3, [r4, #12]
 800adb8:	059b      	lsls	r3, r3, #22
 800adba:	d4dd      	bmi.n	800ad78 <_fflush_r+0xc>
 800adbc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800adbe:	f000 f908 	bl	800afd2 <__retarget_lock_release_recursive>
 800adc2:	e7d9      	b.n	800ad78 <_fflush_r+0xc>
 800adc4:	4b05      	ldr	r3, [pc, #20]	; (800addc <_fflush_r+0x70>)
 800adc6:	429c      	cmp	r4, r3
 800adc8:	d101      	bne.n	800adce <_fflush_r+0x62>
 800adca:	68ac      	ldr	r4, [r5, #8]
 800adcc:	e7df      	b.n	800ad8e <_fflush_r+0x22>
 800adce:	4b04      	ldr	r3, [pc, #16]	; (800ade0 <_fflush_r+0x74>)
 800add0:	429c      	cmp	r4, r3
 800add2:	bf08      	it	eq
 800add4:	68ec      	ldreq	r4, [r5, #12]
 800add6:	e7da      	b.n	800ad8e <_fflush_r+0x22>
 800add8:	0800b59c 	.word	0x0800b59c
 800addc:	0800b5bc 	.word	0x0800b5bc
 800ade0:	0800b57c 	.word	0x0800b57c

0800ade4 <std>:
 800ade4:	2300      	movs	r3, #0
 800ade6:	b510      	push	{r4, lr}
 800ade8:	4604      	mov	r4, r0
 800adea:	e9c0 3300 	strd	r3, r3, [r0]
 800adee:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800adf2:	6083      	str	r3, [r0, #8]
 800adf4:	8181      	strh	r1, [r0, #12]
 800adf6:	6643      	str	r3, [r0, #100]	; 0x64
 800adf8:	81c2      	strh	r2, [r0, #14]
 800adfa:	6183      	str	r3, [r0, #24]
 800adfc:	4619      	mov	r1, r3
 800adfe:	2208      	movs	r2, #8
 800ae00:	305c      	adds	r0, #92	; 0x5c
 800ae02:	f7fe fb1f 	bl	8009444 <memset>
 800ae06:	4b05      	ldr	r3, [pc, #20]	; (800ae1c <std+0x38>)
 800ae08:	6224      	str	r4, [r4, #32]
 800ae0a:	6263      	str	r3, [r4, #36]	; 0x24
 800ae0c:	4b04      	ldr	r3, [pc, #16]	; (800ae20 <std+0x3c>)
 800ae0e:	62a3      	str	r3, [r4, #40]	; 0x28
 800ae10:	4b04      	ldr	r3, [pc, #16]	; (800ae24 <std+0x40>)
 800ae12:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ae14:	4b04      	ldr	r3, [pc, #16]	; (800ae28 <std+0x44>)
 800ae16:	6323      	str	r3, [r4, #48]	; 0x30
 800ae18:	bd10      	pop	{r4, pc}
 800ae1a:	bf00      	nop
 800ae1c:	080094a9 	.word	0x080094a9
 800ae20:	080094cf 	.word	0x080094cf
 800ae24:	08009507 	.word	0x08009507
 800ae28:	0800952b 	.word	0x0800952b

0800ae2c <_cleanup_r>:
 800ae2c:	4901      	ldr	r1, [pc, #4]	; (800ae34 <_cleanup_r+0x8>)
 800ae2e:	f000 b8af 	b.w	800af90 <_fwalk_reent>
 800ae32:	bf00      	nop
 800ae34:	0800ad6d 	.word	0x0800ad6d

0800ae38 <__sfmoreglue>:
 800ae38:	2268      	movs	r2, #104	; 0x68
 800ae3a:	b570      	push	{r4, r5, r6, lr}
 800ae3c:	1e4d      	subs	r5, r1, #1
 800ae3e:	4355      	muls	r5, r2
 800ae40:	460e      	mov	r6, r1
 800ae42:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ae46:	f7fe fcdf 	bl	8009808 <_malloc_r>
 800ae4a:	4604      	mov	r4, r0
 800ae4c:	b140      	cbz	r0, 800ae60 <__sfmoreglue+0x28>
 800ae4e:	2100      	movs	r1, #0
 800ae50:	e9c0 1600 	strd	r1, r6, [r0]
 800ae54:	300c      	adds	r0, #12
 800ae56:	60a0      	str	r0, [r4, #8]
 800ae58:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ae5c:	f7fe faf2 	bl	8009444 <memset>
 800ae60:	4620      	mov	r0, r4
 800ae62:	bd70      	pop	{r4, r5, r6, pc}

0800ae64 <__sfp_lock_acquire>:
 800ae64:	4801      	ldr	r0, [pc, #4]	; (800ae6c <__sfp_lock_acquire+0x8>)
 800ae66:	f000 b8b3 	b.w	800afd0 <__retarget_lock_acquire_recursive>
 800ae6a:	bf00      	nop
 800ae6c:	2000153d 	.word	0x2000153d

0800ae70 <__sfp_lock_release>:
 800ae70:	4801      	ldr	r0, [pc, #4]	; (800ae78 <__sfp_lock_release+0x8>)
 800ae72:	f000 b8ae 	b.w	800afd2 <__retarget_lock_release_recursive>
 800ae76:	bf00      	nop
 800ae78:	2000153d 	.word	0x2000153d

0800ae7c <__sinit_lock_acquire>:
 800ae7c:	4801      	ldr	r0, [pc, #4]	; (800ae84 <__sinit_lock_acquire+0x8>)
 800ae7e:	f000 b8a7 	b.w	800afd0 <__retarget_lock_acquire_recursive>
 800ae82:	bf00      	nop
 800ae84:	2000153e 	.word	0x2000153e

0800ae88 <__sinit_lock_release>:
 800ae88:	4801      	ldr	r0, [pc, #4]	; (800ae90 <__sinit_lock_release+0x8>)
 800ae8a:	f000 b8a2 	b.w	800afd2 <__retarget_lock_release_recursive>
 800ae8e:	bf00      	nop
 800ae90:	2000153e 	.word	0x2000153e

0800ae94 <__sinit>:
 800ae94:	b510      	push	{r4, lr}
 800ae96:	4604      	mov	r4, r0
 800ae98:	f7ff fff0 	bl	800ae7c <__sinit_lock_acquire>
 800ae9c:	69a3      	ldr	r3, [r4, #24]
 800ae9e:	b11b      	cbz	r3, 800aea8 <__sinit+0x14>
 800aea0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aea4:	f7ff bff0 	b.w	800ae88 <__sinit_lock_release>
 800aea8:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800aeac:	6523      	str	r3, [r4, #80]	; 0x50
 800aeae:	4b13      	ldr	r3, [pc, #76]	; (800aefc <__sinit+0x68>)
 800aeb0:	4a13      	ldr	r2, [pc, #76]	; (800af00 <__sinit+0x6c>)
 800aeb2:	681b      	ldr	r3, [r3, #0]
 800aeb4:	62a2      	str	r2, [r4, #40]	; 0x28
 800aeb6:	42a3      	cmp	r3, r4
 800aeb8:	bf08      	it	eq
 800aeba:	2301      	moveq	r3, #1
 800aebc:	4620      	mov	r0, r4
 800aebe:	bf08      	it	eq
 800aec0:	61a3      	streq	r3, [r4, #24]
 800aec2:	f000 f81f 	bl	800af04 <__sfp>
 800aec6:	6060      	str	r0, [r4, #4]
 800aec8:	4620      	mov	r0, r4
 800aeca:	f000 f81b 	bl	800af04 <__sfp>
 800aece:	60a0      	str	r0, [r4, #8]
 800aed0:	4620      	mov	r0, r4
 800aed2:	f000 f817 	bl	800af04 <__sfp>
 800aed6:	2200      	movs	r2, #0
 800aed8:	2104      	movs	r1, #4
 800aeda:	60e0      	str	r0, [r4, #12]
 800aedc:	6860      	ldr	r0, [r4, #4]
 800aede:	f7ff ff81 	bl	800ade4 <std>
 800aee2:	2201      	movs	r2, #1
 800aee4:	2109      	movs	r1, #9
 800aee6:	68a0      	ldr	r0, [r4, #8]
 800aee8:	f7ff ff7c 	bl	800ade4 <std>
 800aeec:	2202      	movs	r2, #2
 800aeee:	2112      	movs	r1, #18
 800aef0:	68e0      	ldr	r0, [r4, #12]
 800aef2:	f7ff ff77 	bl	800ade4 <std>
 800aef6:	2301      	movs	r3, #1
 800aef8:	61a3      	str	r3, [r4, #24]
 800aefa:	e7d1      	b.n	800aea0 <__sinit+0xc>
 800aefc:	0800b378 	.word	0x0800b378
 800af00:	0800ae2d 	.word	0x0800ae2d

0800af04 <__sfp>:
 800af04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800af06:	4607      	mov	r7, r0
 800af08:	f7ff ffac 	bl	800ae64 <__sfp_lock_acquire>
 800af0c:	4b1e      	ldr	r3, [pc, #120]	; (800af88 <__sfp+0x84>)
 800af0e:	681e      	ldr	r6, [r3, #0]
 800af10:	69b3      	ldr	r3, [r6, #24]
 800af12:	b913      	cbnz	r3, 800af1a <__sfp+0x16>
 800af14:	4630      	mov	r0, r6
 800af16:	f7ff ffbd 	bl	800ae94 <__sinit>
 800af1a:	3648      	adds	r6, #72	; 0x48
 800af1c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800af20:	3b01      	subs	r3, #1
 800af22:	d503      	bpl.n	800af2c <__sfp+0x28>
 800af24:	6833      	ldr	r3, [r6, #0]
 800af26:	b30b      	cbz	r3, 800af6c <__sfp+0x68>
 800af28:	6836      	ldr	r6, [r6, #0]
 800af2a:	e7f7      	b.n	800af1c <__sfp+0x18>
 800af2c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800af30:	b9d5      	cbnz	r5, 800af68 <__sfp+0x64>
 800af32:	4b16      	ldr	r3, [pc, #88]	; (800af8c <__sfp+0x88>)
 800af34:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800af38:	60e3      	str	r3, [r4, #12]
 800af3a:	6665      	str	r5, [r4, #100]	; 0x64
 800af3c:	f000 f847 	bl	800afce <__retarget_lock_init_recursive>
 800af40:	f7ff ff96 	bl	800ae70 <__sfp_lock_release>
 800af44:	2208      	movs	r2, #8
 800af46:	4629      	mov	r1, r5
 800af48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800af4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800af50:	6025      	str	r5, [r4, #0]
 800af52:	61a5      	str	r5, [r4, #24]
 800af54:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800af58:	f7fe fa74 	bl	8009444 <memset>
 800af5c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800af60:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800af64:	4620      	mov	r0, r4
 800af66:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800af68:	3468      	adds	r4, #104	; 0x68
 800af6a:	e7d9      	b.n	800af20 <__sfp+0x1c>
 800af6c:	2104      	movs	r1, #4
 800af6e:	4638      	mov	r0, r7
 800af70:	f7ff ff62 	bl	800ae38 <__sfmoreglue>
 800af74:	4604      	mov	r4, r0
 800af76:	6030      	str	r0, [r6, #0]
 800af78:	2800      	cmp	r0, #0
 800af7a:	d1d5      	bne.n	800af28 <__sfp+0x24>
 800af7c:	f7ff ff78 	bl	800ae70 <__sfp_lock_release>
 800af80:	230c      	movs	r3, #12
 800af82:	603b      	str	r3, [r7, #0]
 800af84:	e7ee      	b.n	800af64 <__sfp+0x60>
 800af86:	bf00      	nop
 800af88:	0800b378 	.word	0x0800b378
 800af8c:	ffff0001 	.word	0xffff0001

0800af90 <_fwalk_reent>:
 800af90:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800af94:	4606      	mov	r6, r0
 800af96:	4688      	mov	r8, r1
 800af98:	2700      	movs	r7, #0
 800af9a:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800af9e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800afa2:	f1b9 0901 	subs.w	r9, r9, #1
 800afa6:	d505      	bpl.n	800afb4 <_fwalk_reent+0x24>
 800afa8:	6824      	ldr	r4, [r4, #0]
 800afaa:	2c00      	cmp	r4, #0
 800afac:	d1f7      	bne.n	800af9e <_fwalk_reent+0xe>
 800afae:	4638      	mov	r0, r7
 800afb0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800afb4:	89ab      	ldrh	r3, [r5, #12]
 800afb6:	2b01      	cmp	r3, #1
 800afb8:	d907      	bls.n	800afca <_fwalk_reent+0x3a>
 800afba:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800afbe:	3301      	adds	r3, #1
 800afc0:	d003      	beq.n	800afca <_fwalk_reent+0x3a>
 800afc2:	4629      	mov	r1, r5
 800afc4:	4630      	mov	r0, r6
 800afc6:	47c0      	blx	r8
 800afc8:	4307      	orrs	r7, r0
 800afca:	3568      	adds	r5, #104	; 0x68
 800afcc:	e7e9      	b.n	800afa2 <_fwalk_reent+0x12>

0800afce <__retarget_lock_init_recursive>:
 800afce:	4770      	bx	lr

0800afd0 <__retarget_lock_acquire_recursive>:
 800afd0:	4770      	bx	lr

0800afd2 <__retarget_lock_release_recursive>:
 800afd2:	4770      	bx	lr

0800afd4 <__swhatbuf_r>:
 800afd4:	b570      	push	{r4, r5, r6, lr}
 800afd6:	460e      	mov	r6, r1
 800afd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800afdc:	4614      	mov	r4, r2
 800afde:	2900      	cmp	r1, #0
 800afe0:	461d      	mov	r5, r3
 800afe2:	b096      	sub	sp, #88	; 0x58
 800afe4:	da08      	bge.n	800aff8 <__swhatbuf_r+0x24>
 800afe6:	2200      	movs	r2, #0
 800afe8:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800afec:	602a      	str	r2, [r5, #0]
 800afee:	061a      	lsls	r2, r3, #24
 800aff0:	d410      	bmi.n	800b014 <__swhatbuf_r+0x40>
 800aff2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800aff6:	e00e      	b.n	800b016 <__swhatbuf_r+0x42>
 800aff8:	466a      	mov	r2, sp
 800affa:	f000 f8f9 	bl	800b1f0 <_fstat_r>
 800affe:	2800      	cmp	r0, #0
 800b000:	dbf1      	blt.n	800afe6 <__swhatbuf_r+0x12>
 800b002:	9a01      	ldr	r2, [sp, #4]
 800b004:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b008:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b00c:	425a      	negs	r2, r3
 800b00e:	415a      	adcs	r2, r3
 800b010:	602a      	str	r2, [r5, #0]
 800b012:	e7ee      	b.n	800aff2 <__swhatbuf_r+0x1e>
 800b014:	2340      	movs	r3, #64	; 0x40
 800b016:	2000      	movs	r0, #0
 800b018:	6023      	str	r3, [r4, #0]
 800b01a:	b016      	add	sp, #88	; 0x58
 800b01c:	bd70      	pop	{r4, r5, r6, pc}
	...

0800b020 <__smakebuf_r>:
 800b020:	898b      	ldrh	r3, [r1, #12]
 800b022:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b024:	079d      	lsls	r5, r3, #30
 800b026:	4606      	mov	r6, r0
 800b028:	460c      	mov	r4, r1
 800b02a:	d507      	bpl.n	800b03c <__smakebuf_r+0x1c>
 800b02c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b030:	6023      	str	r3, [r4, #0]
 800b032:	6123      	str	r3, [r4, #16]
 800b034:	2301      	movs	r3, #1
 800b036:	6163      	str	r3, [r4, #20]
 800b038:	b002      	add	sp, #8
 800b03a:	bd70      	pop	{r4, r5, r6, pc}
 800b03c:	466a      	mov	r2, sp
 800b03e:	ab01      	add	r3, sp, #4
 800b040:	f7ff ffc8 	bl	800afd4 <__swhatbuf_r>
 800b044:	9900      	ldr	r1, [sp, #0]
 800b046:	4605      	mov	r5, r0
 800b048:	4630      	mov	r0, r6
 800b04a:	f7fe fbdd 	bl	8009808 <_malloc_r>
 800b04e:	b948      	cbnz	r0, 800b064 <__smakebuf_r+0x44>
 800b050:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b054:	059a      	lsls	r2, r3, #22
 800b056:	d4ef      	bmi.n	800b038 <__smakebuf_r+0x18>
 800b058:	f023 0303 	bic.w	r3, r3, #3
 800b05c:	f043 0302 	orr.w	r3, r3, #2
 800b060:	81a3      	strh	r3, [r4, #12]
 800b062:	e7e3      	b.n	800b02c <__smakebuf_r+0xc>
 800b064:	4b0d      	ldr	r3, [pc, #52]	; (800b09c <__smakebuf_r+0x7c>)
 800b066:	62b3      	str	r3, [r6, #40]	; 0x28
 800b068:	89a3      	ldrh	r3, [r4, #12]
 800b06a:	6020      	str	r0, [r4, #0]
 800b06c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b070:	81a3      	strh	r3, [r4, #12]
 800b072:	9b00      	ldr	r3, [sp, #0]
 800b074:	6120      	str	r0, [r4, #16]
 800b076:	6163      	str	r3, [r4, #20]
 800b078:	9b01      	ldr	r3, [sp, #4]
 800b07a:	b15b      	cbz	r3, 800b094 <__smakebuf_r+0x74>
 800b07c:	4630      	mov	r0, r6
 800b07e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b082:	f000 f8c7 	bl	800b214 <_isatty_r>
 800b086:	b128      	cbz	r0, 800b094 <__smakebuf_r+0x74>
 800b088:	89a3      	ldrh	r3, [r4, #12]
 800b08a:	f023 0303 	bic.w	r3, r3, #3
 800b08e:	f043 0301 	orr.w	r3, r3, #1
 800b092:	81a3      	strh	r3, [r4, #12]
 800b094:	89a0      	ldrh	r0, [r4, #12]
 800b096:	4305      	orrs	r5, r0
 800b098:	81a5      	strh	r5, [r4, #12]
 800b09a:	e7cd      	b.n	800b038 <__smakebuf_r+0x18>
 800b09c:	0800ae2d 	.word	0x0800ae2d

0800b0a0 <memchr>:
 800b0a0:	4603      	mov	r3, r0
 800b0a2:	b510      	push	{r4, lr}
 800b0a4:	b2c9      	uxtb	r1, r1
 800b0a6:	4402      	add	r2, r0
 800b0a8:	4293      	cmp	r3, r2
 800b0aa:	4618      	mov	r0, r3
 800b0ac:	d101      	bne.n	800b0b2 <memchr+0x12>
 800b0ae:	2000      	movs	r0, #0
 800b0b0:	e003      	b.n	800b0ba <memchr+0x1a>
 800b0b2:	7804      	ldrb	r4, [r0, #0]
 800b0b4:	3301      	adds	r3, #1
 800b0b6:	428c      	cmp	r4, r1
 800b0b8:	d1f6      	bne.n	800b0a8 <memchr+0x8>
 800b0ba:	bd10      	pop	{r4, pc}

0800b0bc <memmove>:
 800b0bc:	4288      	cmp	r0, r1
 800b0be:	b510      	push	{r4, lr}
 800b0c0:	eb01 0402 	add.w	r4, r1, r2
 800b0c4:	d902      	bls.n	800b0cc <memmove+0x10>
 800b0c6:	4284      	cmp	r4, r0
 800b0c8:	4623      	mov	r3, r4
 800b0ca:	d807      	bhi.n	800b0dc <memmove+0x20>
 800b0cc:	1e43      	subs	r3, r0, #1
 800b0ce:	42a1      	cmp	r1, r4
 800b0d0:	d008      	beq.n	800b0e4 <memmove+0x28>
 800b0d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b0d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b0da:	e7f8      	b.n	800b0ce <memmove+0x12>
 800b0dc:	4601      	mov	r1, r0
 800b0de:	4402      	add	r2, r0
 800b0e0:	428a      	cmp	r2, r1
 800b0e2:	d100      	bne.n	800b0e6 <memmove+0x2a>
 800b0e4:	bd10      	pop	{r4, pc}
 800b0e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b0ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b0ee:	e7f7      	b.n	800b0e0 <memmove+0x24>

0800b0f0 <__malloc_lock>:
 800b0f0:	4801      	ldr	r0, [pc, #4]	; (800b0f8 <__malloc_lock+0x8>)
 800b0f2:	f7ff bf6d 	b.w	800afd0 <__retarget_lock_acquire_recursive>
 800b0f6:	bf00      	nop
 800b0f8:	2000153c 	.word	0x2000153c

0800b0fc <__malloc_unlock>:
 800b0fc:	4801      	ldr	r0, [pc, #4]	; (800b104 <__malloc_unlock+0x8>)
 800b0fe:	f7ff bf68 	b.w	800afd2 <__retarget_lock_release_recursive>
 800b102:	bf00      	nop
 800b104:	2000153c 	.word	0x2000153c

0800b108 <_realloc_r>:
 800b108:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b10c:	4680      	mov	r8, r0
 800b10e:	4614      	mov	r4, r2
 800b110:	460e      	mov	r6, r1
 800b112:	b921      	cbnz	r1, 800b11e <_realloc_r+0x16>
 800b114:	4611      	mov	r1, r2
 800b116:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b11a:	f7fe bb75 	b.w	8009808 <_malloc_r>
 800b11e:	b92a      	cbnz	r2, 800b12c <_realloc_r+0x24>
 800b120:	f7fe fb0a 	bl	8009738 <_free_r>
 800b124:	4625      	mov	r5, r4
 800b126:	4628      	mov	r0, r5
 800b128:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b12c:	f000 f882 	bl	800b234 <_malloc_usable_size_r>
 800b130:	4284      	cmp	r4, r0
 800b132:	4607      	mov	r7, r0
 800b134:	d802      	bhi.n	800b13c <_realloc_r+0x34>
 800b136:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b13a:	d812      	bhi.n	800b162 <_realloc_r+0x5a>
 800b13c:	4621      	mov	r1, r4
 800b13e:	4640      	mov	r0, r8
 800b140:	f7fe fb62 	bl	8009808 <_malloc_r>
 800b144:	4605      	mov	r5, r0
 800b146:	2800      	cmp	r0, #0
 800b148:	d0ed      	beq.n	800b126 <_realloc_r+0x1e>
 800b14a:	42bc      	cmp	r4, r7
 800b14c:	4622      	mov	r2, r4
 800b14e:	4631      	mov	r1, r6
 800b150:	bf28      	it	cs
 800b152:	463a      	movcs	r2, r7
 800b154:	f7fe f968 	bl	8009428 <memcpy>
 800b158:	4631      	mov	r1, r6
 800b15a:	4640      	mov	r0, r8
 800b15c:	f7fe faec 	bl	8009738 <_free_r>
 800b160:	e7e1      	b.n	800b126 <_realloc_r+0x1e>
 800b162:	4635      	mov	r5, r6
 800b164:	e7df      	b.n	800b126 <_realloc_r+0x1e>

0800b166 <_raise_r>:
 800b166:	291f      	cmp	r1, #31
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4604      	mov	r4, r0
 800b16c:	460d      	mov	r5, r1
 800b16e:	d904      	bls.n	800b17a <_raise_r+0x14>
 800b170:	2316      	movs	r3, #22
 800b172:	6003      	str	r3, [r0, #0]
 800b174:	f04f 30ff 	mov.w	r0, #4294967295
 800b178:	bd38      	pop	{r3, r4, r5, pc}
 800b17a:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b17c:	b112      	cbz	r2, 800b184 <_raise_r+0x1e>
 800b17e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b182:	b94b      	cbnz	r3, 800b198 <_raise_r+0x32>
 800b184:	4620      	mov	r0, r4
 800b186:	f000 f831 	bl	800b1ec <_getpid_r>
 800b18a:	462a      	mov	r2, r5
 800b18c:	4601      	mov	r1, r0
 800b18e:	4620      	mov	r0, r4
 800b190:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b194:	f000 b818 	b.w	800b1c8 <_kill_r>
 800b198:	2b01      	cmp	r3, #1
 800b19a:	d00a      	beq.n	800b1b2 <_raise_r+0x4c>
 800b19c:	1c59      	adds	r1, r3, #1
 800b19e:	d103      	bne.n	800b1a8 <_raise_r+0x42>
 800b1a0:	2316      	movs	r3, #22
 800b1a2:	6003      	str	r3, [r0, #0]
 800b1a4:	2001      	movs	r0, #1
 800b1a6:	e7e7      	b.n	800b178 <_raise_r+0x12>
 800b1a8:	2400      	movs	r4, #0
 800b1aa:	4628      	mov	r0, r5
 800b1ac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b1b0:	4798      	blx	r3
 800b1b2:	2000      	movs	r0, #0
 800b1b4:	e7e0      	b.n	800b178 <_raise_r+0x12>
	...

0800b1b8 <raise>:
 800b1b8:	4b02      	ldr	r3, [pc, #8]	; (800b1c4 <raise+0xc>)
 800b1ba:	4601      	mov	r1, r0
 800b1bc:	6818      	ldr	r0, [r3, #0]
 800b1be:	f7ff bfd2 	b.w	800b166 <_raise_r>
 800b1c2:	bf00      	nop
 800b1c4:	20000184 	.word	0x20000184

0800b1c8 <_kill_r>:
 800b1c8:	b538      	push	{r3, r4, r5, lr}
 800b1ca:	2300      	movs	r3, #0
 800b1cc:	4d06      	ldr	r5, [pc, #24]	; (800b1e8 <_kill_r+0x20>)
 800b1ce:	4604      	mov	r4, r0
 800b1d0:	4608      	mov	r0, r1
 800b1d2:	4611      	mov	r1, r2
 800b1d4:	602b      	str	r3, [r5, #0]
 800b1d6:	f7f5 fd38 	bl	8000c4a <_kill>
 800b1da:	1c43      	adds	r3, r0, #1
 800b1dc:	d102      	bne.n	800b1e4 <_kill_r+0x1c>
 800b1de:	682b      	ldr	r3, [r5, #0]
 800b1e0:	b103      	cbz	r3, 800b1e4 <_kill_r+0x1c>
 800b1e2:	6023      	str	r3, [r4, #0]
 800b1e4:	bd38      	pop	{r3, r4, r5, pc}
 800b1e6:	bf00      	nop
 800b1e8:	20001538 	.word	0x20001538

0800b1ec <_getpid_r>:
 800b1ec:	f7f5 bd26 	b.w	8000c3c <_getpid>

0800b1f0 <_fstat_r>:
 800b1f0:	b538      	push	{r3, r4, r5, lr}
 800b1f2:	2300      	movs	r3, #0
 800b1f4:	4d06      	ldr	r5, [pc, #24]	; (800b210 <_fstat_r+0x20>)
 800b1f6:	4604      	mov	r4, r0
 800b1f8:	4608      	mov	r0, r1
 800b1fa:	4611      	mov	r1, r2
 800b1fc:	602b      	str	r3, [r5, #0]
 800b1fe:	f7f5 fd82 	bl	8000d06 <_fstat>
 800b202:	1c43      	adds	r3, r0, #1
 800b204:	d102      	bne.n	800b20c <_fstat_r+0x1c>
 800b206:	682b      	ldr	r3, [r5, #0]
 800b208:	b103      	cbz	r3, 800b20c <_fstat_r+0x1c>
 800b20a:	6023      	str	r3, [r4, #0]
 800b20c:	bd38      	pop	{r3, r4, r5, pc}
 800b20e:	bf00      	nop
 800b210:	20001538 	.word	0x20001538

0800b214 <_isatty_r>:
 800b214:	b538      	push	{r3, r4, r5, lr}
 800b216:	2300      	movs	r3, #0
 800b218:	4d05      	ldr	r5, [pc, #20]	; (800b230 <_isatty_r+0x1c>)
 800b21a:	4604      	mov	r4, r0
 800b21c:	4608      	mov	r0, r1
 800b21e:	602b      	str	r3, [r5, #0]
 800b220:	f7f5 fd80 	bl	8000d24 <_isatty>
 800b224:	1c43      	adds	r3, r0, #1
 800b226:	d102      	bne.n	800b22e <_isatty_r+0x1a>
 800b228:	682b      	ldr	r3, [r5, #0]
 800b22a:	b103      	cbz	r3, 800b22e <_isatty_r+0x1a>
 800b22c:	6023      	str	r3, [r4, #0]
 800b22e:	bd38      	pop	{r3, r4, r5, pc}
 800b230:	20001538 	.word	0x20001538

0800b234 <_malloc_usable_size_r>:
 800b234:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b238:	1f18      	subs	r0, r3, #4
 800b23a:	2b00      	cmp	r3, #0
 800b23c:	bfbc      	itt	lt
 800b23e:	580b      	ldrlt	r3, [r1, r0]
 800b240:	18c0      	addlt	r0, r0, r3
 800b242:	4770      	bx	lr

0800b244 <_init>:
 800b244:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b246:	bf00      	nop
 800b248:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b24a:	bc08      	pop	{r3}
 800b24c:	469e      	mov	lr, r3
 800b24e:	4770      	bx	lr

0800b250 <_fini>:
 800b250:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b252:	bf00      	nop
 800b254:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b256:	bc08      	pop	{r3}
 800b258:	469e      	mov	lr, r3
 800b25a:	4770      	bx	lr
