Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Sat Apr  8 13:51:43 2023
| Host         : DVANOFFICE-071 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file BlockDesignArtyS7_wrapper_timing_summary_routed.rpt -pb BlockDesignArtyS7_wrapper_timing_summary_routed.pb -rpx BlockDesignArtyS7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : BlockDesignArtyS7_wrapper
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1770 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.265        0.000                      0                 5498        0.026        0.000                      0                 5498        3.000        0.000                       0                  2050  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                                ------------       ----------      --------------
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
CLK100MHZ                                                            {0.000 5.000}      10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                          {0.000 5.000}      10.000          100.000         
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.637        0.000                      0                  222        0.177        0.000                      0                  222       15.686        0.000                       0                   233  
BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.827        0.000                      0                   47        0.264        0.000                      0                   47       16.166        0.000                       0                    41  
CLK100MHZ                                                                                                                                                                                                              3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0                                   2.265        0.000                      0                 5229        0.140        0.000                      0                 5229        3.750        0.000                       0                  1772  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1                                 2.297        0.000                      0                 5229        0.140        0.000                      0                 5229        3.750        0.000                       0                  1772  
  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                To Clock                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                --------                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  clk_out1_BlockDesignArtyS7_clk_wiz_1_0          2.265        0.000                      0                 5229        0.026        0.000                      0                 5229  
clk_out1_BlockDesignArtyS7_clk_wiz_1_0    clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1        2.265        0.000                      0                 5229        0.026        0.000                      0                 5229  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.637ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.177ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.637ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.916ns  (logic 0.707ns (24.248%)  route 2.209ns (75.752%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.224    23.004    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y50         LUT6 (Prop_lut6_I0_O)        0.124    23.128 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.128    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.489    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.280    36.769    
                         clock uncertainty           -0.035    36.733    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.032    36.765    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.765    
                         arrival time                         -23.128    
  -------------------------------------------------------------------
                         slack                                 13.637    

Slack (MET) :             13.691ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.861ns  (logic 0.707ns (24.710%)  route 2.154ns (75.290%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.169    22.950    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y50         LUT2 (Prop_lut2_I0_O)        0.124    23.074 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.074    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.489    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.280    36.769    
                         clock uncertainty           -0.035    36.733    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.031    36.764    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.764    
                         arrival time                         -23.074    
  -------------------------------------------------------------------
                         slack                                 13.691    

Slack (MET) :             13.706ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.890ns  (logic 0.736ns (25.466%)  route 2.154ns (74.534%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.169    22.950    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.153    23.103 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.103    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.489    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.280    36.769    
                         clock uncertainty           -0.035    36.733    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.075    36.808    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.808    
                         arrival time                         -23.103    
  -------------------------------------------------------------------
                         slack                                 13.706    

Slack (MET) :             13.838ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.716ns  (logic 0.707ns (26.028%)  route 2.009ns (73.972%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.024    22.805    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y49         LUT3 (Prop_lut3_I0_O)        0.124    22.929 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    22.929    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X35Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.498    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.273    36.771    
                         clock uncertainty           -0.035    36.736    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.031    36.767    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.767    
                         arrival time                         -22.929    
  -------------------------------------------------------------------
                         slack                                 13.838    

Slack (MET) :             13.853ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.745ns  (logic 0.736ns (26.810%)  route 2.009ns (73.190%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.165ns = ( 36.498 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           1.024    22.805    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y49         LUT4 (Prop_lut4_I0_O)        0.153    22.958 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    22.958    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X35Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.445    36.498    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.273    36.771    
                         clock uncertainty           -0.035    36.736    
    SLICE_X35Y49         FDCE (Setup_fdce_C_D)        0.075    36.811    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.811    
                         arrival time                         -22.958    
  -------------------------------------------------------------------
                         slack                                 13.853    

Slack (MET) :             13.946ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.458ns  (logic 0.704ns (28.638%)  route 1.754ns (71.362%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 19.821 - 16.667 ) 
    Source Clock Delay      (SCD):    3.546ns
    Clock Pessimism Removal (CPR):    0.366ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897     1.897    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     1.993 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553     3.546    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X33Y54         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y54         FDCE (Prop_fdce_C_Q)         0.456     4.002 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=14, routed)          1.000     5.002    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X29Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.126 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.264     5.390    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X29Y53         LUT5 (Prop_lut5_I0_O)        0.124     5.514 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.490     6.004    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    18.295    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    18.386 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    19.821    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.366    20.187    
                         clock uncertainty           -0.035    20.152    
    SLICE_X31Y53         FDRE (Setup_fdre_C_CE)      -0.202    19.950    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.950    
                         arrival time                          -6.004    
  -------------------------------------------------------------------
                         slack                                 13.946    

Slack (MET) :             14.053ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.514ns  (logic 0.701ns (27.878%)  route 1.813ns (72.122%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.156ns = ( 36.489 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.280ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.829    22.609    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X36Y50         LUT3 (Prop_lut3_I0_O)        0.118    22.727 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    22.727    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.436    36.489    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.280    36.769    
                         clock uncertainty           -0.035    36.733    
    SLICE_X36Y50         FDCE (Setup_fdce_C_D)        0.047    36.780    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.780    
                         arrival time                         -22.727    
  -------------------------------------------------------------------
                         slack                                 14.053    

Slack (MET) :             14.174ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.495ns  (logic 0.707ns (28.336%)  route 1.788ns (71.664%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.487 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.984    21.655    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    21.779 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.804    22.583    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    22.707 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_1/O
                         net (fo=1, routed)           0.000    22.707    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_30
    SLICE_X34Y55         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434    36.487    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y55         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg/C
                         clock pessimism              0.351    36.838    
                         clock uncertainty           -0.035    36.803    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.079    36.882    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_overrun_reg
  -------------------------------------------------------------------
                         required time                         36.882    
                         arrival time                         -22.707    
  -------------------------------------------------------------------
                         slack                                 14.174    

Slack (MET) :             14.258ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.413ns  (logic 0.707ns (29.299%)  route 1.706ns (70.701%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 36.487 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.984    21.655    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I4_O)        0.124    21.779 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.722    22.501    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/p_25_out__0
    SLICE_X34Y55         LUT6 (Prop_lut6_I1_O)        0.124    22.625 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    22.625    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X34Y55         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.434    36.487    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X34Y55         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.351    36.838    
                         clock uncertainty           -0.035    36.803    
    SLICE_X34Y55         FDCE (Setup_fdce_C_D)        0.081    36.884    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.884    
                         arrival time                         -22.625    
  -------------------------------------------------------------------
                         slack                                 14.258    

Slack (MET) :             14.274ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.346ns  (logic 0.707ns (30.133%)  route 1.639ns (69.867%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.155ns = ( 36.488 - 33.333 ) 
    Source Clock Delay      (SCD):    3.546ns = ( 20.212 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.351ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.897    18.563    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.659 f  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.553    20.212    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X31Y53         FDRE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y53         FDRE (Prop_fdre_C_Q)         0.459    20.671 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.985    21.656    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X32Y55         LUT6 (Prop_lut6_I0_O)        0.124    21.780 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_31_INST_0/O
                         net (fo=8, routed)           0.654    22.435    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X35Y50         LUT4 (Prop_lut4_I0_O)        0.124    22.559 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    22.559    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X35Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.629    34.962    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.053 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         1.435    36.488    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X35Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.351    36.839    
                         clock uncertainty           -0.035    36.804    
    SLICE_X35Y50         FDCE (Setup_fdce_C_D)        0.029    36.833    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.833    
                         arrival time                         -22.559    
  -------------------------------------------------------------------
                         slack                                 14.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.164ns (31.647%)  route 0.354ns (68.353%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.738ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.123ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Dbg_Clk
    SLICE_X38Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164     1.509 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_dbg_hit/sync_bits[0].sync_bit/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.354     1.863    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sync
    SLICE_X36Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.833     1.738    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y49         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]/C
                         clock pessimism             -0.123     1.615    
    SLICE_X36Y49         FDCE (Hold_fdce_C_D)         0.070     1.685    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.685    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.433%)  route 0.123ns (46.567%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.338    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[2]/Q
                         net (fo=2, routed)           0.123     1.602    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[2]
    SLICE_X32Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.822     1.727    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]/C
                         clock pessimism             -0.376     1.351    
    SLICE_X32Y30         FDCE (Hold_fdce_C_D)         0.070     1.421    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.164ns (62.120%)  route 0.100ns (37.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.376ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Dbg_Clk
    SLICE_X38Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y50         FDCE (Prop_fdce_C_Q)         0.164     1.509 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_running_clock/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.100     1.609    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/running_clock_synced
    SLICE_X37Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]/C
                         clock pessimism             -0.376     1.361    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.066     1.427    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.609    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.343%)  route 0.128ns (47.657%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.729ns
    Source Clock Delay      (SCD):    1.336ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.554     1.336    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y29         FDCE (Prop_fdce_C_Q)         0.141     1.477 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[14]/Q
                         net (fo=2, routed)           0.128     1.606    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[14]
    SLICE_X29Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.824     1.729    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                         clock pessimism             -0.377     1.352    
    SLICE_X29Y31         FDCE (Hold_fdce_C_D)         0.070     1.422    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.861%)  route 0.126ns (47.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.338ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.556     1.338    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y31         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y31         FDCE (Prop_fdce_C_Q)         0.141     1.479 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[13]/Q
                         net (fo=2, routed)           0.126     1.605    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[13]
    SLICE_X28Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.823     1.728    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X28Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                         clock pessimism             -0.377     1.351    
    SLICE_X28Y30         FDCE (Hold_fdce_C_D)         0.070     1.421    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.421    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.747%)  route 0.126ns (47.253%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.734ns
    Source Clock Delay      (SCD):    1.344ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.344    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y35         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y35         FDCE (Prop_fdce_C_Q)         0.141     1.485 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.126     1.612    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[21]
    SLICE_X15Y33         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.829     1.734    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y33         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.377     1.357    
    SLICE_X15Y33         FDCE (Hold_fdce_C_D)         0.070     1.427    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.427    
                         arrival time                           1.612    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.141ns (27.063%)  route 0.380ns (72.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.736ns
    Source Clock Delay      (SCD):    1.345ns
    Clock Pessimism Removal (CPR):    0.128ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.562     1.345    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDCE (Prop_fdce_C_Q)         0.141     1.486 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/Q
                         net (fo=2, routed)           0.380     1.866    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/unchanged
    SLICE_X37Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.830     1.736    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X37Y50         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]/C
                         clock pessimism             -0.128     1.608    
    SLICE_X37Y50         FDCE (Hold_fdce_C_D)         0.072     1.680    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.680    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.741ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.566     1.348    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X15Y46         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y46         FDCE (Prop_fdce_C_Q)         0.141     1.489 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23/Q
                         net (fo=1, routed)           0.116     1.606    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_23_n_0
    SLICE_X15Y46         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.836     1.741    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X15Y46         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24/C
                         clock pessimism             -0.393     1.348    
    SLICE_X15Y46         FDCE (Hold_fdce_C_D)         0.071     1.419    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_24
  -------------------------------------------------------------------
                         required time                         -1.419    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.148ns (66.893%)  route 0.073ns (33.107%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.742ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.567     1.349    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X14Y47         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y47         FDCE (Prop_fdce_C_Q)         0.148     1.497 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15/Q
                         net (fo=2, routed)           0.073     1.571    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_15_n_0
    SLICE_X15Y47         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.837     1.742    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X15Y47         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16/C
                         clock pessimism             -0.380     1.362    
    SLICE_X15Y47         FDCE (Hold_fdce_C_D)         0.022     1.384    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_c_16
  -------------------------------------------------------------------
                         required time                         -1.384    
                         arrival time                           1.571    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.358%)  route 0.128ns (47.642%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.730ns
    Source Clock Delay      (SCD):    1.340ns
    Clock Pessimism Removal (CPR):    0.377ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.757     0.757    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.783 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.558     1.340    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y30         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y30         FDCE (Prop_fdce_C_Q)         0.141     1.481 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.128     1.610    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[10]
    SLICE_X15Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.877     0.877    BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.906 r  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=232, routed)         0.825     1.730    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X15Y29         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]/C
                         clock pessimism             -0.377     1.353    
    SLICE_X15Y29         FDCE (Hold_fdce_C_D)         0.070     1.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.423    
                         arrival time                           1.610    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  BlockDesignArtyS7_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X38Y50   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X41Y50   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_stop_CPU/Single_Synchronize.use_async_reset.sync_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y50   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.unchanged_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         33.333      32.333     SLICE_X31Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X33Y54   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X32Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y54   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[10]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y54   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[11]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X35Y54   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[12]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y35   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y36   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X34Y34   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y34   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y38   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y39   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y39   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X34Y40   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_25/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X14Y46   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_14/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X34Y34   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y34   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y35   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y36   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y38   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y38   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y39   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y39   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y40   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Fast    SRLC16E/CLK  n/a            0.980         16.667      15.686     SLICE_X34Y40   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.827ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.827ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.491ns  (logic 0.935ns (20.821%)  route 3.556ns (79.179%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.774 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           1.248    25.031    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y43         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    36.774    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y43         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.324    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X31Y43         FDCE (Setup_fdce_C_CE)      -0.205    36.858    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -25.031    
  -------------------------------------------------------------------
                         slack                                 11.827    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.056ns  (logic 0.935ns (23.054%)  route 3.121ns (76.946%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.775 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.813    24.596    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X32Y47         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.775    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X32Y47         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.324    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X32Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.859    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -24.596    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.056ns  (logic 0.935ns (23.050%)  route 3.121ns (76.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.776 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.814    24.597    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.776    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]/C
                         clock pessimism              0.324    37.100    
                         clock uncertainty           -0.035    37.065    
    SLICE_X29Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.860    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -24.597    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.056ns  (logic 0.935ns (23.050%)  route 3.121ns (76.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.776 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.814    24.597    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.776    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.324    37.100    
                         clock uncertainty           -0.035    37.065    
    SLICE_X29Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.860    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -24.597    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.263ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.056ns  (logic 0.935ns (23.050%)  route 3.121ns (76.950%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.443ns = ( 36.776 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.814    24.597    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.447    36.776    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X29Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.324    37.100    
                         clock uncertainty           -0.035    37.065    
    SLICE_X29Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.860    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         36.860    
                         arrival time                         -24.597    
  -------------------------------------------------------------------
                         slack                                 12.263    

Slack (MET) :             12.270ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.048ns  (logic 0.935ns (23.100%)  route 3.113ns (76.900%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.774 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.805    24.588    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    36.774    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.324    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X31Y46         FDCE (Setup_fdce_C_CE)      -0.205    36.858    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.858    
                         arrival time                         -24.588    
  -------------------------------------------------------------------
                         slack                                 12.270    

Slack (MET) :             12.372ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.947ns  (logic 0.935ns (23.690%)  route 3.012ns (76.310%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.775 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.705    24.487    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y42         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.775    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y42         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.324    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X28Y42         FDCE (Setup_fdce_C_CE)      -0.205    36.859    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.859    
                         arrival time                         -24.487    
  -------------------------------------------------------------------
                         slack                                 12.372    

Slack (MET) :             12.416ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.905ns  (logic 0.935ns (23.944%)  route 2.970ns (76.056%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.444ns = ( 36.777 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.663    24.445    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X28Y47         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.448    36.777    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X28Y47         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.324    37.101    
                         clock uncertainty           -0.035    37.066    
    SLICE_X28Y47         FDCE (Setup_fdce_C_CE)      -0.205    36.861    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.861    
                         arrival time                         -24.445    
  -------------------------------------------------------------------
                         slack                                 12.416    

Slack (MET) :             12.568ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.786ns  (logic 0.935ns (24.695%)  route 2.851ns (75.305%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.442ns = ( 36.775 - 33.333 ) 
    Source Clock Delay      (SCD):    3.874ns = ( 20.540 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.554    20.540    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y52         FDCE (Prop_fdce_C_Q)         0.459    20.999 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/Q
                         net (fo=14, routed)          1.098    22.097    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q[2]
    SLICE_X32Y52         LUT3 (Prop_lut3_I2_O)        0.150    22.247 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[5]_INST_0/O
                         net (fo=8, routed)           1.210    23.456    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[5]
    SLICE_X31Y50         LUT5 (Prop_lut5_I4_O)        0.326    23.782 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=9, routed)           0.544    24.326    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X30Y48         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.446    36.775    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y48         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.324    37.099    
                         clock uncertainty           -0.035    37.064    
    SLICE_X30Y48         FDCE (Setup_fdce_C_CE)      -0.169    36.895    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         36.895    
                         arrival time                         -24.326    
  -------------------------------------------------------------------
                         slack                                 12.568    

Slack (MET) :             12.742ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        3.610ns  (logic 1.064ns (29.470%)  route 2.546ns (70.530%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.110ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.441ns = ( 36.774 - 33.333 ) 
    Source Clock Delay      (SCD):    3.875ns = ( 20.541 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.324ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           2.224    18.890    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    18.986 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.555    20.541    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X29Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.459    21.000 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.900    21.900    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X32Y52         LUT3 (Prop_lut3_I1_O)        0.154    22.054 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[0]_INST_0/O
                         net (fo=4, routed)           0.711    22.764    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[0]
    SLICE_X33Y51         LUT4 (Prop_lut4_I0_O)        0.327    23.091 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=5, routed)           0.457    23.548    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg
    SLICE_X31Y50         LUT5 (Prop_lut5_I0_O)        0.124    23.672 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.479    24.152    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X30Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.905    35.238    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    35.329 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.445    36.774    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X30Y46         FDCE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.324    37.098    
                         clock uncertainty           -0.035    37.063    
    SLICE_X30Y46         FDCE (Setup_fdce_C_CE)      -0.169    36.894    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         36.894    
                         arrival time                         -24.152    
  -------------------------------------------------------------------
                         slack                                 12.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895     0.895    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.921 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.480    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=2, routed)           0.175     1.820    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X34Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.865    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036     1.036    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.065 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.893    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.413     1.480    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.120     1.600    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895     0.895    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.921 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.480    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.164     1.644 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.233     1.878    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X34Y53         LUT3 (Prop_lut3_I2_O)        0.045     1.923 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.923    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036     1.036    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.065 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.893    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.413     1.480    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.121     1.601    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.247ns (50.316%)  route 0.244ns (49.684%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.413ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895     0.895    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.921 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.560     1.480    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y53         FDCE (Prop_fdce_C_Q)         0.148     1.628 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.244     1.872    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X34Y53         LUT3 (Prop_lut3_I2_O)        0.099     1.971 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.971    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_37
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036     1.036    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.065 r  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.828     1.893    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X34Y53         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.413     1.480    
    SLICE_X34Y53         FDCE (Hold_fdce_C_D)         0.131     1.611    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.573ns  (logic 0.191ns (33.315%)  route 0.382ns (66.685%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.896ns = ( 18.563 - 16.667 ) 
    Source Clock Delay      (SCD):    1.482ns = ( 18.149 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.562    18.149    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X29Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y52         FDCE (Prop_fdce_C_Q)         0.146    18.295 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=17, routed)          0.256    18.551    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X30Y53         LUT1 (Prop_lut1_I0_O)        0.045    18.596 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1__0/O
                         net (fo=2, routed)           0.126    18.722    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/D_1
    SLICE_X29Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.832    18.563    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X29Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism             -0.414    18.149    
    SLICE_X29Y52         FDCE (Hold_fdce_C_D)         0.077    18.226    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                        -18.226    
                         arrival time                          18.722    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.879ns  (logic 0.191ns (21.739%)  route 0.688ns (78.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.262    19.030    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X30Y52         FDCE (Hold_fdce_C_CE)       -0.012    18.172    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          19.030    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.879ns  (logic 0.191ns (21.739%)  route 0.688ns (78.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.262    19.030    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X30Y52         FDCE (Hold_fdce_C_CE)       -0.012    18.172    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          19.030    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.879ns  (logic 0.191ns (21.739%)  route 0.688ns (78.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.262    19.030    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X30Y52         FDCE (Hold_fdce_C_CE)       -0.012    18.172    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          19.030    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.859ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.879ns  (logic 0.191ns (21.739%)  route 0.688ns (78.261%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.262    19.030    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X30Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X30Y52         FDCE (Hold_fdce_C_CE)       -0.012    18.172    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.172    
                         arrival time                          19.030    
  -------------------------------------------------------------------
                         slack                                  0.859    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.939ns  (logic 0.191ns (20.343%)  route 0.748ns (79.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.322    19.091    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X31Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          19.091    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.939ns  (logic 0.191ns (20.343%)  route 0.748ns (79.657%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.485ns = ( 18.152 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.378ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           0.895    17.561    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    17.587 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.565    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X15Y51         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y51         FDCE (Prop_fdce_C_Q)         0.146    18.298 f  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=8, routed)           0.426    18.724    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]_0[1]
    SLICE_X29Y49         LUT5 (Prop_lut5_I2_O)        0.045    18.769 r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=9, routed)           0.322    19.091    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=2, routed)           1.036    17.702    BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0__0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    17.731 f  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.830    18.562    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X31Y52         FDCE                                         r  BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.378    18.184    
    SLICE_X31Y52         FDCE (Hold_fdce_C_CE)       -0.032    18.152    BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.152    
                         arrival time                          19.091    
  -------------------------------------------------------------------
                         slack                                  0.939    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { BlockDesignArtyS7_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y2  BlockDesignArtyS7_i/mdm_1/U0/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X34Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X29Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X30Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X28Y47   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X32Y47   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y48   BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X31Y52   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X34Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X30Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X29Y53   BlockDesignArtyS7_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.837ns (25.873%)  route 5.263ns (74.127%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.782     5.548    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.371    
                         clock uncertainty           -0.115     8.256    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.813    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.126ns (29.639%)  route 5.047ns (70.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.753     5.623    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.446    
                         clock uncertainty           -0.115     8.331    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.888    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.126ns (29.885%)  route 4.988ns (70.115%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.694     5.563    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.443    
                         clock uncertainty           -0.115     8.328    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.885    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.837ns (26.258%)  route 5.159ns (73.742%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.678     5.445    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.374    
                         clock uncertainty           -0.115     8.259    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.816    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.837ns (27.077%)  route 4.947ns (72.923%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.466     5.233    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.487     7.918    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.379    
                         clock uncertainty           -0.115     8.264    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.821    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.126ns (31.115%)  route 4.707ns (68.885%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.413     5.282    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.489     7.920    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.453    
                         clock uncertainty           -0.115     8.338    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.895    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.126ns (31.443%)  route 4.635ns (68.557%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.341     5.211    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.484     7.915    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.448    
                         clock uncertainty           -0.115     8.333    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.890    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.051ns (44.170%)  route 3.856ns (55.830%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.877 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.286 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.566     1.852    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.329     2.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__104/O
                         net (fo=1, routed)           0.000     2.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.582 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.582    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.696 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.696    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.810 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.810    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.103 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.321     4.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.399     4.823 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99/O
                         net (fo=1, routed)           0.533     5.357    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99_n_0
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.446     7.877    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.548     8.425    
                         clock uncertainty           -0.115     8.311    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.269     8.042    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.002ns (30.826%)  route 4.492ns (69.174%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.988     2.503    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.373     2.876 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.068     4.944    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.481     7.912    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.461     8.373    
                         clock uncertainty           -0.115     8.258    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.692    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.837ns (27.886%)  route 4.751ns (72.114%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.270     5.036    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.491     7.922    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.383    
                         clock uncertainty           -0.115     8.268    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.825    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  2.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Serial_Dbg_Intf.read_register_MSR_i_1/O
                         net (fo=1, routed)           0.000    -0.251    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_86_out
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.833    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
                         clock pessimism              0.410    -0.511    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120    -0.391    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.554    -0.534    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.306    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X46Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.822    -0.932    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.411    -0.521    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.401    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.561    -0.527    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.297    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.410    -0.514    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.121    -0.393    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.566    -0.522    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.260    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.837    -0.917    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.411    -0.506    
    SLICE_X52Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.404    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.986%)  route 0.172ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.559    -0.529    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y33         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.216    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/D
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.829    -0.925    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.412    -0.513    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.367    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.820%)  route 0.174ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.557    -0.531    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=5, routed)           0.174    -0.217    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.826    -0.928    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.412    -0.516    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.370    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.264    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_dbg_hit
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.418    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X43Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/Q
                         net (fo=3, routed)           0.102    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed0
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.409    -0.511    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121    -0.390    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.391%)  route 0.170ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.558    -0.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y32         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/Q
                         net (fo=5, routed)           0.170    -0.220    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/D
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/WCLK
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.412    -0.518    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.374    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[25]
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/C
                         clock pessimism              0.412    -0.518    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.071    -0.447    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.297ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.140ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.297ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.837ns (25.873%)  route 5.263ns (74.127%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.782     5.548    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.371    
                         clock uncertainty           -0.082     8.288    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.845    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.845    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  2.297    

Slack (MET) :             2.298ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.126ns (29.639%)  route 5.047ns (70.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.753     5.623    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.446    
                         clock uncertainty           -0.082     8.363    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.920    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.298    

Slack (MET) :             2.354ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.126ns (29.885%)  route 4.988ns (70.115%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.694     5.563    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.443    
                         clock uncertainty           -0.082     8.360    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.917    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.917    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  2.354    

Slack (MET) :             2.404ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.837ns (26.258%)  route 5.159ns (73.742%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.678     5.445    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.374    
                         clock uncertainty           -0.082     8.291    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.848    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.848    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  2.404    

Slack (MET) :             2.621ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.837ns (27.077%)  route 4.947ns (72.923%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.466     5.233    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.487     7.918    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.379    
                         clock uncertainty           -0.082     8.296    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.853    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.853    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  2.621    

Slack (MET) :             2.645ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.126ns (31.115%)  route 4.707ns (68.885%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.413     5.282    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.489     7.920    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.453    
                         clock uncertainty           -0.082     8.370    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.927    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  2.645    

Slack (MET) :             2.712ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.126ns (31.443%)  route 4.635ns (68.557%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.341     5.211    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.484     7.915    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.448    
                         clock uncertainty           -0.082     8.365    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.922    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.922    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  2.712    

Slack (MET) :             2.717ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.051ns (44.170%)  route 3.856ns (55.830%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.877 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.286 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.566     1.852    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.329     2.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__104/O
                         net (fo=1, routed)           0.000     2.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.582 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.582    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.696 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.696    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.810 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.810    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.103 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.321     4.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.399     4.823 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99/O
                         net (fo=1, routed)           0.533     5.357    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99_n_0
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.446     7.877    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.548     8.425    
                         clock uncertainty           -0.082     8.343    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.269     8.074    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.074    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  2.717    

Slack (MET) :             2.781ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.002ns (30.826%)  route 4.492ns (69.174%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.988     2.503    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.373     2.876 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.068     4.944    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.481     7.912    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.461     8.373    
                         clock uncertainty           -0.082     8.290    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.724    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.724    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.781    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.837ns (27.886%)  route 4.751ns (72.114%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.149ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.270     5.036    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.491     7.922    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.383    
                         clock uncertainty           -0.082     8.300    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.857    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Serial_Dbg_Intf.read_register_MSR_i_1/O
                         net (fo=1, routed)           0.000    -0.251    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_86_out
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.833    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
                         clock pessimism              0.410    -0.511    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120    -0.391    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.554    -0.534    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.306    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X46Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.822    -0.932    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.411    -0.521    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.401    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.561    -0.527    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.297    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.410    -0.514    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.121    -0.393    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.411ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.566    -0.522    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.260    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.837    -0.917    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.411    -0.506    
    SLICE_X52Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.404    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.986%)  route 0.172ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.559    -0.529    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y33         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.216    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/D
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.829    -0.925    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.412    -0.513    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.367    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.367    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.820%)  route 0.174ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.557    -0.531    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=5, routed)           0.174    -0.217    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.826    -0.928    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.412    -0.516    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.370    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.264    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_dbg_hit
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                         clock pessimism              0.432    -0.488    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.418    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.418    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.409ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X43Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/Q
                         net (fo=3, routed)           0.102    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed0
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.409    -0.511    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121    -0.390    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.391%)  route 0.170ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.558    -0.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y32         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/Q
                         net (fo=5, routed)           0.170    -0.220    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/D
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/WCLK
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.412    -0.518    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.374    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.412ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[25]
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/C
                         clock pessimism              0.412    -0.518    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.071    -0.447    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y4      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y7      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y6      BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y43     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[3].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X42Y44     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_24_24/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_25_25/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X46Y36     BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X38Y38     BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[6].ram32m_i/Using_FPGA.Native/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_BlockDesignArtyS7_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    BlockDesignArtyS7_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0

Setup :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.837ns (25.873%)  route 5.263ns (74.127%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.782     5.548    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.371    
                         clock uncertainty           -0.115     8.256    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.813    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.126ns (29.639%)  route 5.047ns (70.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.753     5.623    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.446    
                         clock uncertainty           -0.115     8.331    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.888    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.126ns (29.885%)  route 4.988ns (70.115%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.694     5.563    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.443    
                         clock uncertainty           -0.115     8.328    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.885    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.837ns (26.258%)  route 5.159ns (73.742%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.678     5.445    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.374    
                         clock uncertainty           -0.115     8.259    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.816    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.837ns (27.077%)  route 4.947ns (72.923%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.466     5.233    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.487     7.918    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.379    
                         clock uncertainty           -0.115     8.264    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.821    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.126ns (31.115%)  route 4.707ns (68.885%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.413     5.282    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.489     7.920    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.453    
                         clock uncertainty           -0.115     8.338    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.895    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.126ns (31.443%)  route 4.635ns (68.557%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.341     5.211    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.484     7.915    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.448    
                         clock uncertainty           -0.115     8.333    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.890    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.051ns (44.170%)  route 3.856ns (55.830%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.877 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.286 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.566     1.852    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.329     2.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__104/O
                         net (fo=1, routed)           0.000     2.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.582 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.582    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.696 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.696    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.810 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.810    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.103 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.321     4.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.399     4.823 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99/O
                         net (fo=1, routed)           0.533     5.357    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99_n_0
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.446     7.877    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.548     8.425    
                         clock uncertainty           -0.115     8.311    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.269     8.042    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.002ns (30.826%)  route 4.492ns (69.174%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.988     2.503    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.373     2.876 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.068     4.944    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.481     7.912    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.461     8.373    
                         clock uncertainty           -0.115     8.258    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.692    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.837ns (27.886%)  route 4.751ns (72.114%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.270     5.036    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.491     7.922    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.383    
                         clock uncertainty           -0.115     8.268    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.825    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  2.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Serial_Dbg_Intf.read_register_MSR_i_1/O
                         net (fo=1, routed)           0.000    -0.251    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_86_out
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.833    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.115    -0.397    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120    -0.277    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.554    -0.534    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.306    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X46Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.822    -0.932    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.411    -0.521    
                         clock uncertainty            0.115    -0.407    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.287    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.561    -0.527    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.297    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.410    -0.514    
                         clock uncertainty            0.115    -0.400    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.121    -0.279    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.566    -0.522    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.260    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.837    -0.917    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.411    -0.506    
                         clock uncertainty            0.115    -0.392    
    SLICE_X52Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.290    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.986%)  route 0.172ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.559    -0.529    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y33         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.216    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/D
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.829    -0.925    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.412    -0.513    
                         clock uncertainty            0.115    -0.399    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.253    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.820%)  route 0.174ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.557    -0.531    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=5, routed)           0.174    -0.217    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.826    -0.928    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.412    -0.516    
                         clock uncertainty            0.115    -0.402    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.256    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.264    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_dbg_hit
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.115    -0.374    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.304    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X43Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/Q
                         net (fo=3, routed)           0.102    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed0
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.409    -0.511    
                         clock uncertainty            0.115    -0.397    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121    -0.276    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.391%)  route 0.170ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.558    -0.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y32         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/Q
                         net (fo=5, routed)           0.170    -0.220    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/D
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/WCLK
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.115    -0.404    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.260    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[25]
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/C
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.115    -0.404    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.071    -0.333    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.042    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0
  To Clock:  clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1

Setup :            0  Failing Endpoints,  Worst Slack        2.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.026ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.265ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.100ns  (logic 1.837ns (25.873%)  route 5.263ns (74.127%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.782     5.548    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.371    
                         clock uncertainty           -0.115     8.256    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.813    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.813    
                         arrival time                          -5.548    
  -------------------------------------------------------------------
                         slack                                  2.265    

Slack (MET) :             2.266ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.173ns  (logic 2.126ns (29.639%)  route 5.047ns (70.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.753     5.623    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.446    
                         clock uncertainty           -0.115     8.331    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.888    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.888    
                         arrival time                          -5.623    
  -------------------------------------------------------------------
                         slack                                  2.266    

Slack (MET) :             2.322ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        7.114ns  (logic 2.126ns (29.885%)  route 4.988ns (70.115%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.090ns = ( 7.910 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.694     5.563    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.479     7.910    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.443    
                         clock uncertainty           -0.115     8.328    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.885    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.885    
                         arrival time                          -5.563    
  -------------------------------------------------------------------
                         slack                                  2.322    

Slack (MET) :             2.372ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.996ns  (logic 1.837ns (26.258%)  route 5.159ns (73.742%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.087ns = ( 7.913 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.678     5.445    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.482     7.913    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.374    
                         clock uncertainty           -0.115     8.259    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.816    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.816    
                         arrival time                          -5.445    
  -------------------------------------------------------------------
                         slack                                  2.372    

Slack (MET) :             2.588ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.784ns  (logic 1.837ns (27.077%)  route 4.947ns (72.923%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.082ns = ( 7.918 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.466     5.233    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.487     7.918    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.379    
                         clock uncertainty           -0.115     8.264    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.821    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -5.233    
  -------------------------------------------------------------------
                         slack                                  2.588    

Slack (MET) :             2.613ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.833ns  (logic 2.126ns (31.115%)  route 4.707ns (68.885%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.080ns = ( 7.920 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.413     5.282    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.489     7.920    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.453    
                         clock uncertainty           -0.115     8.338    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.895    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -5.282    
  -------------------------------------------------------------------
                         slack                                  2.613    

Slack (MET) :             2.680ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.761ns  (logic 2.126ns (31.443%)  route 4.635ns (68.557%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT6=2)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.085ns = ( 7.915 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.992     2.507    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/ex_jump
    SLICE_X35Y46         LUT6 (Prop_lut6_I3_O)        0.373     2.880 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PreFetch_Buffer_I1/Gen_Mux_Select_LUT6[2].Gen_Sel_DFF/I_AS_INST_0/O
                         net (fo=5, routed)           0.866     3.745    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/enb
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.869 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_2/O
                         net (fo=8, routed)           1.341     5.211    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENB_I
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.484     7.915    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.533     8.448    
                         clock uncertainty           -0.115     8.333    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     7.890    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.890    
                         arrival time                          -5.211    
  -------------------------------------------------------------------
                         slack                                  2.680    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.907ns  (logic 3.051ns (44.170%)  route 3.856ns (55.830%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.123ns = ( 7.877 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.548ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     1.286 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[1]
                         net (fo=1, routed)           0.566     1.852    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/ex_jump_wanted
    SLICE_X33Y42         LUT4 (Prop_lut4_I0_O)        0.329     2.181 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY3/Using_FPGA.Native_i_1__104/O
                         net (fo=1, routed)           0.000     2.181    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/lopt_9
    SLICE_X33Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.582 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/mem_wait_on_ready_N_carry_or/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.582    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_9
    SLICE_X33Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.696 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[3].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.696    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_5
    SLICE_X33Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.810 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[7].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.810    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/of_PipeRun_carry_1
    SLICE_X33Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.293     3.103 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Use_MuxCy[11].OF_Piperun_Stage/MUXCY_I/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=331, routed)         1.321     4.424    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_0
    SLICE_X40Y47         LUT5 (Prop_lut5_I4_O)        0.399     4.823 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99/O
                         net (fo=1, routed)           0.533     5.357    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native_i_1__99_n_0
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.446     7.877    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Clk
    SLICE_X39Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native/C
                         clock pessimism              0.548     8.425    
                         clock uncertainty           -0.115     8.311    
    SLICE_X39Y47         FDRE (Setup_fdre_C_D)       -0.269     8.042    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_3.of_clear_MSR_BIP_hold_Inst/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                          8.042    
                         arrival time                          -5.357    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.748ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.494ns  (logic 2.002ns (30.826%)  route 4.492ns (69.174%))
  Logic Levels:           6  (CARRY4=4 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.088ns = ( 7.912 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.551ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.565    -1.551    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/Clk
    SLICE_X39Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.095 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1_reg[0]/Q
                         net (fo=3, routed)           1.436     0.341    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Q[29]
    SLICE_X36Y40         LUT6 (Prop_lut6_I1_O)        0.124     0.465 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/S0_inferred__4/i_/O
                         net (fo=1, routed)           0.000     0.465    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/lopt_3
    SLICE_X36Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.015 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Part_Of_Zero_Carry_Start/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.015    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/zero_CI_3
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.129 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Zero_Detect_I/Zero_Detecting[3].I_Part_Of_Zero_Detect/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.129    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/jump_carry1
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.243 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY2/Using_FPGA.Native_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     1.243    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/jump_carry5
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.514 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Using_FPGA.Native_CARRY4/CO[0]
                         net (fo=47, routed)          0.988     2.503    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/ex_jump_hold_reg
    SLICE_X32Y31         LUT3 (Prop_lut3_I1_O)        0.373     2.876 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/jump_logic_I1/MUXCY_JUMP_CARRY6/Instr_Addr[27]_INST_0/O
                         net (fo=9, routed)           2.068     4.944    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/addrb[2]
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.481     7.912    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y4          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.461     8.373    
                         clock uncertainty           -0.115     8.258    
    RAMB36_X0Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566     7.692    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.692    
                         arrival time                          -4.944    
  -------------------------------------------------------------------
                         slack                                  2.748    

Slack (MET) :             2.789ns  (required time - arrival time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@10.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        6.588ns  (logic 1.837ns (27.886%)  route 4.751ns (72.114%))
  Logic Levels:           5  (AND2B1L=1 LUT2=1 LUT3=1 LUT5=2)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.078ns = ( 7.922 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.552ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.854     0.854 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.087    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.873 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -3.212    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.116 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.564    -1.552    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Clk
    SLICE_X35Y44         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.456    -1.096 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc_reg/Q
                         net (fo=17, routed)          1.071    -0.024    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/ex_Take_Intr_or_Exc
    SLICE_X37Y48         LUT5 (Prop_lut5_I3_O)        0.124     0.100 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Write_Strobe_INST_0_i_1/O
                         net (fo=3, routed)           0.323     0.423    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/p_241_in
    SLICE_X36Y47         LUT5 (Prop_lut5_I1_O)        0.124     0.547 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__22/O
                         net (fo=4, routed)           0.447     0.995    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/p_242_in
    SLICE_X36Y46         LUT3 (Prop_lut3_I2_O)        0.124     1.119 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__3/O
                         net (fo=1, routed)           0.735     1.854    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X33Y42         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.885     2.739 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=2, routed)           0.904     3.642    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ena
    SLICE_X15Y37         LUT2 (Prop_lut2_I1_O)        0.124     3.766 r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=8, routed)           1.270     5.036    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    R2                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.814    10.814 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    11.976    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     4.759 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.340    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.431 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        1.491     7.922    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.461     8.383    
                         clock uncertainty           -0.115     8.268    
    RAMB36_X1Y7          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443     7.825    BlockDesignArtyS7_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          7.825    
                         arrival time                          -5.036    
  -------------------------------------------------------------------
                         slack                                  2.789    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X31Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.383 f  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sample_synced_1_reg[3]/Q
                         net (fo=1, routed)           0.087    -0.296    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Q[0]
    SLICE_X30Y47         LUT2 (Prop_lut2_I1_O)        0.045    -0.251 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sample/sync_bits[3].sync_bit/Serial_Dbg_Intf.read_register_MSR_i_1/O
                         net (fo=1, routed)           0.000    -0.251    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_86_out
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.833    -0.921    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X30Y47         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg/C
                         clock pessimism              0.410    -0.511    
                         clock uncertainty            0.115    -0.397    
    SLICE_X30Y47         FDRE (Hold_fdre_C_D)         0.120    -0.277    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.read_register_MSR_reg
  -------------------------------------------------------------------
                         required time                          0.277    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.554    -0.534    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X47Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y28         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[19]/Q
                         net (fo=1, routed)           0.087    -0.306    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[19]
    SLICE_X46Y28         LUT3 (Prop_lut3_I2_O)        0.045    -0.261 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[19]_i_1/O
                         net (fo=1, routed)           0.000    -0.261    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[19]
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.822    -0.932    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X46Y28         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                         clock pessimism              0.411    -0.521    
                         clock uncertainty            0.115    -0.407    
    SLICE_X46Y28         FDRE (Hold_fdre_C_D)         0.120    -0.287    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]
  -------------------------------------------------------------------
                         required time                          0.287    
                         arrival time                          -0.261    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.924ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.410ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.561    -0.527    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X51Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3_reg[30]/Q
                         net (fo=1, routed)           0.089    -0.297    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/slv_reg3[30]
    SLICE_X50Y33         LUT5 (Prop_lut5_I1_O)        0.045    -0.252 r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/reg_data_out[30]
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.830    -0.924    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y33         FDRE                                         r  BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                         clock pessimism              0.410    -0.514    
                         clock uncertainty            0.115    -0.400    
    SLICE_X50Y33         FDRE (Hold_fdre_C_D)         0.121    -0.279    BlockDesignArtyS7_i/FastPulseWidthCalc_0/U0/FastPulseWidthCalc_v1_0_S00_AXI_inst/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          0.279    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.767%)  route 0.121ns (46.233%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.411ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.566    -0.522    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/s_axi_aclk
    SLICE_X51Y46         FDRE                                         r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SERIAL_TO_PARALLEL[1].fifo_din_reg[1]/Q
                         net (fo=3, routed)           0.121    -0.260    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[0]
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.837    -0.917    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/s_axi_aclk
    SLICE_X52Y45         SRL16E                                       r  BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
                         clock pessimism              0.411    -0.506    
                         clock uncertainty            0.115    -0.392    
    SLICE_X52Y45         SRL16E (Hold_srl16e_CLK_D)
                                                      0.102    -0.290    BlockDesignArtyS7_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16
  -------------------------------------------------------------------
                         required time                          0.290    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (44.986%)  route 0.172ns (55.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.925ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.559    -0.529    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y33         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[5]/Q
                         net (fo=5, routed)           0.172    -0.216    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/D
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.829    -0.925    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/WCLK
    SLICE_X46Y36         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP/CLK
                         clock pessimism              0.412    -0.513    
                         clock uncertainty            0.115    -0.399    
    SLICE_X46Y36         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.253    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_26_26/SP
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.820%)  route 0.174ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.928ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.557    -0.531    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X44Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[12]/Q
                         net (fo=5, routed)           0.174    -0.217    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/D
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.826    -0.928    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/WCLK
    SLICE_X46Y32         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP/CLK
                         clock pessimism              0.412    -0.516    
                         clock uncertainty            0.115    -0.402    
    SLICE_X46Y32         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146    -0.256    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_19_19/SP
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.254%)  route 0.119ns (45.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.432ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X39Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.wb_dbg_hit_reg[0]/Q
                         net (fo=1, routed)           0.119    -0.264    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/wb_dbg_hit
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X40Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]/C
                         clock pessimism              0.432    -0.488    
                         clock uncertainty            0.115    -0.374    
    SLICE_X40Y48         FDRE (Hold_fdre_C_D)         0.070    -0.304    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performance_Debug_Control.dbg_hit_reg[0]
  -------------------------------------------------------------------
                         required time                          0.304    
                         arrival time                          -0.264    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.583%)  route 0.102ns (35.417%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.409ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.564    -0.524    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X43Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.383 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access_reg/Q
                         net (fo=3, routed)           0.102    -0.281    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/active_access
    SLICE_X42Y48         LUT3 (Prop_lut3_I2_O)        0.045    -0.236 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_i_1/O
                         net (fo=1, routed)           0.000    -0.236    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed0
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.834    -0.920    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X42Y48         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg/C
                         clock pessimism              0.409    -0.511    
                         clock uncertainty            0.115    -0.397    
    SLICE_X42Y48         FDRE (Hold_fdre_C_D)         0.121    -0.276    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/mem_access_completed_reg
  -------------------------------------------------------------------
                         required time                          0.276    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.391%)  route 0.170ns (54.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.558    -0.530    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/Clk
    SLICE_X45Y32         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.389 r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Byte_Doublet_Handle_gti_I/MEM_DataBus_Write_Data_reg[17]/Q
                         net (fo=5, routed)           0.170    -0.220    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/D
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/WCLK
    SLICE_X46Y30         RAMD32                                       r  BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP/CLK
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.115    -0.404    
    SLICE_X46Y30         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.260    BlockDesignArtyS7_i/microblaze_0_axi_intc/U0/INTC_CORE_I/IVAR_FAST_MODE_GEN.IVAR_REG_MEM_AXI_CLK_GEN.IVAR_REG_MEM_I/ram_i[0].ram_reg_0_15_14_14/SP
  -------------------------------------------------------------------
                         required time                          0.260    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise@0.000ns - clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.930ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.412ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.218ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.320     0.320 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.760    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.600 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.114    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.088 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.556    -0.532    BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X43Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.391 r  BlockDesignArtyS7_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.101    -0.290    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/M_AXI_DP_RDATA[25]
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_BlockDesignArtyS7_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    R2                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1
    R2                   IBUF (Prop_ibuf_I_O)         0.350     0.350 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.830    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_in1_BlockDesignArtyS7_clk_wiz_1_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.312 r  BlockDesignArtyS7_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.782    BlockDesignArtyS7_i/clk_wiz_1/inst/clk_out1_BlockDesignArtyS7_clk_wiz_1_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.753 r  BlockDesignArtyS7_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1770, routed)        0.824    -0.930    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/Clk
    SLICE_X41Y31         FDRE                                         r  BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]/C
                         clock pessimism              0.412    -0.518    
                         clock uncertainty            0.115    -0.404    
    SLICE_X41Y31         FDRE (Hold_fdre_C_D)         0.071    -0.333    BlockDesignArtyS7_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DBUS.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[6]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.290    
  -------------------------------------------------------------------
                         slack                                  0.042    





