

================================================================
== Vitis HLS Report for 'cascadeClassifier_Pipeline_VITIS_LOOP_379_1'
================================================================
* Date:           Mon Jun 17 16:50:01 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        face_detect_ahls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.090 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_379_1  |       16|       16|         1|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     261|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      54|    -|
|Register             |        -|     -|      102|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|      102|     315|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |i_2_fu_110_p2         |         +|   0|  0|  12|           5|           1|
    |c_2_fu_209_p2         |         -|   0|  0|  37|          30|          30|
    |icmp_ln379_fu_104_p2  |      icmp|   0|  0|  13|           5|           6|
    |icmp_ln388_fu_197_p2  |      icmp|   0|  0|  39|          32|          32|
    |a_2_fu_215_p2         |        or|   0|  0|  32|           1|          32|
    |b_fu_185_p2           |        or|   0|  0|  32|          32|           1|
    |or_ln377_fu_191_p2    |        or|   0|  0|  30|          30|           1|
    |a_3_fu_229_p3         |    select|   0|  0|  32|           1|          32|
    |c_3_fu_221_p3         |    select|   0|  0|  30|           1|          30|
    |ap_enable_pp0         |       xor|   0|  0|   2|           1|           2|
    |xor_ln388_fu_203_p2   |       xor|   0|  0|   2|           1|           2|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 261|         139|         169|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |a_fu_56                  |   9|          2|   32|         64|
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |c_fu_52                  |   9|          2|   30|         60|
    |i_fu_60                  |   9|          2|    5|         10|
    |value_assign_2_fu_64     |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|  101|        202|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_fu_56                  |  32|   0|   32|          0|
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |c_fu_52                  |  30|   0|   30|          0|
    |i_fu_60                  |   5|   0|    5|          0|
    |value_assign_2_fu_64     |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 102|   0|  102|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+--------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  cascadeClassifier_Pipeline_VITIS_LOOP_379_1|  return value|
|empty         |   in|   32|     ap_none|                                        empty|        scalar|
|a_out         |  out|   32|      ap_vld|                                        a_out|       pointer|
|a_out_ap_vld  |  out|    1|      ap_vld|                                        a_out|       pointer|
+--------------+-----+-----+------------+---------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%c = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 4 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%a = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 5 'alloca' 'a' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:376->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%value_assign_2 = alloca i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:374->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 7 'alloca' 'value_assign_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 8 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.46ns)   --->   "%store_ln374 = store i32 %tmp, i32 %value_assign_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:374->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 9 'store' 'store_ln374' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 10 [1/1] (0.46ns)   --->   "%store_ln376 = store i5 0, i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:376->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 10 'store' 'store_ln376' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln377 = store i32 0, i32 %a" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 11 'store' 'store_ln377' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln377 = store i30 0, i30 %c" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 12 'store' 'store_ln377' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_1 = load i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 14 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.82ns)   --->   "%icmp_ln379 = icmp_eq  i5 %i_1, i5 16" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 15 'icmp' 'icmp_ln379' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.82ns)   --->   "%i_2 = add i5 %i_1, i5 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 16 'add' 'i_2' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln379 = br i1 %icmp_ln379, void %for.body.i.split, void %Stages.loopexit.exitStub" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 17 'br' 'br_ln379' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%c_load = load i30 %c" [benchmarks/rosetta/face-detection/src/face_detect.cpp:383->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 18 'load' 'c_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%a_load = load i32 %a" [benchmarks/rosetta/face-detection/src/face_detect.cpp:387->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 19 'load' 'a_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%value_assign_2_load = load i32 %value_assign_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:385->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 20 'load' 'value_assign_2_load' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specpipeline_ln377 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_5" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 21 'specpipeline' 'specpipeline_ln377' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%speclooptripcount_ln377 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 22 'speclooptripcount' 'speclooptripcount_ln377' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln379 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 23 'specloopname' 'specloopname_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %value_assign_2_load, i32 30, i32 31" [benchmarks/rosetta/face-detection/src/face_detect.cpp:383->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 24 'partselect' 'lshr_ln' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln383 = trunc i30 %c_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:383->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 25 'trunc' 'trunc_ln383' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln388)   --->   "%c_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i30.i2, i30 %c_load, i2 %lshr_ln" [benchmarks/rosetta/face-detection/src/face_detect.cpp:383->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 26 'bitconcatenate' 'c_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln383, i2 %lshr_ln" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 27 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%shl_ln385 = shl i32 %value_assign_2_load, i32 2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:385->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 28 'shl' 'shl_ln385' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%a_1 = shl i32 %a_load, i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:386->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 29 'shl' 'a_1' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln388)   --->   "%shl_ln387 = shl i32 %a_load, i32 2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:387->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 30 'shl' 'shl_ln387' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns) (grouped into LUT with out node c_2)   --->   "%trunc_ln387 = trunc i32 %a_load" [benchmarks/rosetta/face-detection/src/face_detect.cpp:387->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 31 'trunc' 'trunc_ln387' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns) (grouped into LUT with out node c_2)   --->   "%trunc_ln = bitconcatenate i30 @_ssdm_op_BitConcatenate.i30.i28.i2, i28 %trunc_ln387, i2 0" [benchmarks/rosetta/face-detection/src/face_detect.cpp:387->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 32 'bitconcatenate' 'trunc_ln' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln388)   --->   "%b = or i32 %shl_ln387, i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:387->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 33 'or' 'b' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node c_2)   --->   "%or_ln377 = or i30 %trunc_ln, i30 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 34 'or' 'or_ln377' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.14ns) (out node of the LUT)   --->   "%icmp_ln388 = icmp_ult  i32 %c_1, i32 %b" [benchmarks/rosetta/face-detection/src/face_detect.cpp:388->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 35 'icmp' 'icmp_ln388' <Predicate = (!icmp_ln379)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.14ns)   --->   "%xor_ln388 = xor i1 %icmp_ln388, i1 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:388->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 36 'xor' 'xor_ln388' <Predicate = (!icmp_ln379)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.13ns) (out node of the LUT)   --->   "%c_2 = sub i30 %or_ln, i30 %or_ln377" [benchmarks/rosetta/face-detection/src/face_detect.cpp:390->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 37 'sub' 'c_2' <Predicate = (!icmp_ln379)> <Delay = 1.13> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node a_3)   --->   "%a_2 = or i32 %a_1, i32 1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:391->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 38 'or' 'a_2' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.34ns)   --->   "%c_3 = select i1 %xor_ln388, i30 %c_2, i30 %or_ln" [benchmarks/rosetta/face-detection/src/face_detect.cpp:388->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 39 'select' 'c_3' <Predicate = (!icmp_ln379)> <Delay = 0.34> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.34> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.28ns) (out node of the LUT)   --->   "%a_3 = select i1 %xor_ln388, i32 %a_2, i32 %a_1" [benchmarks/rosetta/face-detection/src/face_detect.cpp:388->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 40 'select' 'a_3' <Predicate = (!icmp_ln379)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.46ns)   --->   "%store_ln374 = store i32 %shl_ln385, i32 %value_assign_2" [benchmarks/rosetta/face-detection/src/face_detect.cpp:374->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 41 'store' 'store_ln374' <Predicate = (!icmp_ln379)> <Delay = 0.46>
ST_2 : Operation 42 [1/1] (0.46ns)   --->   "%store_ln376 = store i5 %i_2, i5 %i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:376->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 42 'store' 'store_ln376' <Predicate = (!icmp_ln379)> <Delay = 0.46>
ST_2 : Operation 43 [1/1] (0.46ns)   --->   "%store_ln377 = store i32 %a_3, i32 %a" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 43 'store' 'store_ln377' <Predicate = (!icmp_ln379)> <Delay = 0.46>
ST_2 : Operation 44 [1/1] (0.46ns)   --->   "%store_ln377 = store i30 %c_3, i30 %c" [benchmarks/rosetta/face-detection/src/face_detect.cpp:377->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 44 'store' 'store_ln377' <Predicate = (!icmp_ln379)> <Delay = 0.46>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln379 = br void %for.body.i" [benchmarks/rosetta/face-detection/src/face_detect.cpp:379->benchmarks/rosetta/face-detection/src/face_detect.cpp:189]   --->   Operation 45 'br' 'br_ln379' <Predicate = (!icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_load_1 = load i32 %a"   --->   Operation 46 'load' 'a_load_1' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %a_out, i32 %a_load_1"   --->   Operation 47 'write' 'write_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 48 'ret' 'ret_ln0' <Predicate = (icmp_ln379)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                       (alloca           ) [ 011]
a                       (alloca           ) [ 011]
i                       (alloca           ) [ 011]
value_assign_2          (alloca           ) [ 011]
tmp                     (read             ) [ 000]
store_ln374             (store            ) [ 000]
store_ln376             (store            ) [ 000]
store_ln377             (store            ) [ 000]
store_ln377             (store            ) [ 000]
br_ln0                  (br               ) [ 000]
i_1                     (load             ) [ 000]
icmp_ln379              (icmp             ) [ 011]
i_2                     (add              ) [ 000]
br_ln379                (br               ) [ 000]
c_load                  (load             ) [ 000]
a_load                  (load             ) [ 000]
value_assign_2_load     (load             ) [ 000]
specpipeline_ln377      (specpipeline     ) [ 000]
speclooptripcount_ln377 (speclooptripcount) [ 000]
specloopname_ln379      (specloopname     ) [ 000]
lshr_ln                 (partselect       ) [ 000]
trunc_ln383             (trunc            ) [ 000]
c_1                     (bitconcatenate   ) [ 000]
or_ln                   (bitconcatenate   ) [ 000]
shl_ln385               (shl              ) [ 000]
a_1                     (shl              ) [ 000]
shl_ln387               (shl              ) [ 000]
trunc_ln387             (trunc            ) [ 000]
trunc_ln                (bitconcatenate   ) [ 000]
b                       (or               ) [ 000]
or_ln377                (or               ) [ 000]
icmp_ln388              (icmp             ) [ 000]
xor_ln388               (xor              ) [ 000]
c_2                     (sub              ) [ 000]
a_2                     (or               ) [ 000]
c_3                     (select           ) [ 000]
a_3                     (select           ) [ 000]
store_ln374             (store            ) [ 000]
store_ln376             (store            ) [ 000]
store_ln377             (store            ) [ 000]
store_ln377             (store            ) [ 000]
br_ln379                (br               ) [ 000]
a_load_1                (load             ) [ 000]
write_ln0               (write            ) [ 000]
ret_ln0                 (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="empty">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i30.i2"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i30.i28.i2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1004" name="c_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="1" slack="0"/>
<pin id="54" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="a_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="1" slack="0"/>
<pin id="58" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="a/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="i_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="value_assign_2_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="value_assign_2/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="tmp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="write_ln0_write_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="0" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="32" slack="0"/>
<pin id="78" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="81" class="1004" name="store_ln374_store_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="32" slack="0"/>
<pin id="84" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln374/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="store_ln376_store_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="5" slack="0"/>
<pin id="89" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="store_ln377_store_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="1" slack="0"/>
<pin id="93" dir="0" index="1" bw="32" slack="0"/>
<pin id="94" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="store_ln377_store_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="0" index="1" bw="30" slack="0"/>
<pin id="99" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="i_1_load_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="5" slack="1"/>
<pin id="103" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="icmp_ln379_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="5" slack="0"/>
<pin id="106" dir="0" index="1" bw="5" slack="0"/>
<pin id="107" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln379/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_2_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="116" class="1004" name="c_load_load_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="30" slack="1"/>
<pin id="118" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="a_load_load_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="value_assign_2_load_load_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="32" slack="1"/>
<pin id="124" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="value_assign_2_load/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="lshr_ln_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="2" slack="0"/>
<pin id="127" dir="0" index="1" bw="32" slack="0"/>
<pin id="128" dir="0" index="2" bw="6" slack="0"/>
<pin id="129" dir="0" index="3" bw="6" slack="0"/>
<pin id="130" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="trunc_ln383_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="30" slack="0"/>
<pin id="137" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln383/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="c_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="30" slack="0"/>
<pin id="142" dir="0" index="2" bw="2" slack="0"/>
<pin id="143" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="c_1/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="or_ln_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="0"/>
<pin id="149" dir="0" index="1" bw="28" slack="0"/>
<pin id="150" dir="0" index="2" bw="2" slack="0"/>
<pin id="151" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="shl_ln385_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="3" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln385/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="a_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="a_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="shl_ln387_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="3" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln387/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="trunc_ln387_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln387/2 "/>
</bind>
</comp>

<comp id="177" class="1004" name="trunc_ln_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="30" slack="0"/>
<pin id="179" dir="0" index="1" bw="28" slack="0"/>
<pin id="180" dir="0" index="2" bw="1" slack="0"/>
<pin id="181" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="trunc_ln/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="b_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="32" slack="0"/>
<pin id="188" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="b/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="or_ln377_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="30" slack="0"/>
<pin id="193" dir="0" index="1" bw="30" slack="0"/>
<pin id="194" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln377/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="icmp_ln388_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="32" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln388/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="xor_ln388_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln388/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="c_2_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="30" slack="0"/>
<pin id="211" dir="0" index="1" bw="30" slack="0"/>
<pin id="212" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="c_2/2 "/>
</bind>
</comp>

<comp id="215" class="1004" name="a_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="32" slack="0"/>
<pin id="217" dir="0" index="1" bw="32" slack="0"/>
<pin id="218" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="a_2/2 "/>
</bind>
</comp>

<comp id="221" class="1004" name="c_3_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="30" slack="0"/>
<pin id="224" dir="0" index="2" bw="30" slack="0"/>
<pin id="225" dir="1" index="3" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_3/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="a_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="32" slack="0"/>
<pin id="232" dir="0" index="2" bw="32" slack="0"/>
<pin id="233" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="a_3/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln374_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="32" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln374/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln376_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="5" slack="0"/>
<pin id="244" dir="0" index="1" bw="5" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln376/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln377_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="32" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="store_ln377_store_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="30" slack="0"/>
<pin id="254" dir="0" index="1" bw="30" slack="1"/>
<pin id="255" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/2 "/>
</bind>
</comp>

<comp id="257" class="1004" name="a_load_1_load_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_1/2 "/>
</bind>
</comp>

<comp id="261" class="1005" name="c_reg_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="30" slack="0"/>
<pin id="263" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="268" class="1005" name="a_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="276" class="1005" name="i_reg_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="5" slack="0"/>
<pin id="278" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="283" class="1005" name="value_assign_2_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="value_assign_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="4" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="59"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="50" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="80"><net_src comp="2" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="68" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="90"><net_src comp="8" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="95"><net_src comp="10" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="12" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="108"><net_src comp="101" pin="1"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="101" pin="1"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="131"><net_src comp="32" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="132"><net_src comp="122" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="133"><net_src comp="34" pin="0"/><net_sink comp="125" pin=2"/></net>

<net id="134"><net_src comp="36" pin="0"/><net_sink comp="125" pin=3"/></net>

<net id="138"><net_src comp="116" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="38" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="116" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="146"><net_src comp="125" pin="4"/><net_sink comp="139" pin=2"/></net>

<net id="152"><net_src comp="40" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="135" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="125" pin="4"/><net_sink comp="147" pin=2"/></net>

<net id="159"><net_src comp="122" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="42" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="119" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="4" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="119" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="42" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="176"><net_src comp="119" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="40" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="173" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="44" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="189"><net_src comp="167" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="177" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="46" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="139" pin="3"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="185" pin="2"/><net_sink comp="197" pin=1"/></net>

<net id="207"><net_src comp="197" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="208"><net_src comp="48" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="213"><net_src comp="147" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="191" pin="2"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="161" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="215" pin=1"/></net>

<net id="226"><net_src comp="203" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="209" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="147" pin="3"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="203" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="215" pin="2"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="161" pin="2"/><net_sink comp="229" pin=2"/></net>

<net id="241"><net_src comp="155" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="110" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="229" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="256"><net_src comp="221" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="260"><net_src comp="257" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="264"><net_src comp="52" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="265"><net_src comp="261" pin="1"/><net_sink comp="96" pin=1"/></net>

<net id="266"><net_src comp="261" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="267"><net_src comp="261" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="271"><net_src comp="56" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="273"><net_src comp="268" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="274"><net_src comp="268" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="275"><net_src comp="268" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="279"><net_src comp="60" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="86" pin=1"/></net>

<net id="281"><net_src comp="276" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="282"><net_src comp="276" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="286"><net_src comp="64" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="81" pin=1"/></net>

<net id="288"><net_src comp="283" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="289"><net_src comp="283" pin="1"/><net_sink comp="237" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a_out | {2 }
 - Input state : 
	Port: cascadeClassifier_Pipeline_VITIS_LOOP_379_1 : empty | {1 }
  - Chain level:
	State 1
		store_ln376 : 1
		store_ln377 : 1
		store_ln377 : 1
	State 2
		icmp_ln379 : 1
		i_2 : 1
		br_ln379 : 2
		lshr_ln : 1
		trunc_ln383 : 1
		c_1 : 2
		or_ln : 2
		shl_ln385 : 1
		a_1 : 1
		shl_ln387 : 1
		trunc_ln387 : 1
		trunc_ln : 2
		b : 1
		or_ln377 : 3
		icmp_ln388 : 3
		xor_ln388 : 4
		c_2 : 3
		a_2 : 1
		c_3 : 4
		a_3 : 4
		store_ln374 : 1
		store_ln376 : 2
		store_ln377 : 5
		store_ln377 : 5
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|  select  |       c_3_fu_221      |    0    |    30   |
|          |       a_3_fu_229      |    0    |    32   |
|----------|-----------------------|---------|---------|
|   icmp   |   icmp_ln379_fu_104   |    0    |    12   |
|          |   icmp_ln388_fu_197   |    0    |    39   |
|----------|-----------------------|---------|---------|
|    sub   |       c_2_fu_209      |    0    |    37   |
|----------|-----------------------|---------|---------|
|    add   |       i_2_fu_110      |    0    |    12   |
|----------|-----------------------|---------|---------|
|    xor   |    xor_ln388_fu_203   |    0    |    2    |
|----------|-----------------------|---------|---------|
|   read   |     tmp_read_fu_68    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln0_write_fu_74 |    0    |    0    |
|----------|-----------------------|---------|---------|
|partselect|     lshr_ln_fu_125    |    0    |    0    |
|----------|-----------------------|---------|---------|
|   trunc  |   trunc_ln383_fu_135  |    0    |    0    |
|          |   trunc_ln387_fu_173  |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |       c_1_fu_139      |    0    |    0    |
|bitconcatenate|      or_ln_fu_147     |    0    |    0    |
|          |    trunc_ln_fu_177    |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |    shl_ln385_fu_155   |    0    |    0    |
|    shl   |       a_1_fu_161      |    0    |    0    |
|          |    shl_ln387_fu_167   |    0    |    0    |
|----------|-----------------------|---------|---------|
|          |        b_fu_185       |    0    |    0    |
|    or    |    or_ln377_fu_191    |    0    |    0    |
|          |       a_2_fu_215      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |   164   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|       a_reg_268      |   32   |
|       c_reg_261      |   30   |
|       i_reg_276      |    5   |
|value_assign_2_reg_283|   32   |
+----------------------+--------+
|         Total        |   99   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   164  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   99   |    -   |
+-----------+--------+--------+
|   Total   |   99   |   164  |
+-----------+--------+--------+
