Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Apr 17 16:14:20 2024
| Host         : ImPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file climateControl_TOP_timing_summary_routed.rpt -pb climateControl_TOP_timing_summary_routed.pb -rpx climateControl_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : climateControl_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     24          
TIMING-18  Warning           Missing input or output delay   45          
TIMING-20  Warning           Non-clocked latch               22          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (451)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (76)
5. checking no_input_delay (18)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (451)
--------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: clockDividerInst/dividedClk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[2]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[4]/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: door_controller/FSM_onehot_door_state_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[22]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[23]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[24]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[25]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[26]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[27]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[28]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[29]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[30]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[31]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/counter_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/clock_1hz/dividedClk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[10]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[11]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[12]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[13]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[14]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[15]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[16]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[17]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[18]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[19]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[20]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[21]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[22]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[23]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[24]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[25]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[26]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[27]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[28]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[29]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[30]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[31]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[3]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[5]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[6]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[7]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[8]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/counter_reg[9]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: door_controller/clock_2hz/dividedClk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/morse_fsm/state_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/morse_fsm/state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: door_controller/morse_fsm/state_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: door_controller/people_count_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: door_controller/people_count_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: door_controller/people_count_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: door_controller/people_count_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fsm/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: fsm/s0/pipeline_reg[2]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: fsm/s2/pipeline_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (76)
-------------------------------------------------
 There are 76 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (18)
-------------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.352        0.000                      0                 1343        0.152        0.000                      0                 1343        4.020        0.000                       0                   696  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 4.352        0.000                      0                 1343        0.152        0.000                      0                 1343        4.020        0.000                       0                   696  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk                         
(none)                      clk           


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        4.352ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.152ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.980ns (19.696%)  route 3.996ns (80.304%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.210    10.055    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.440    14.781    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[24]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y17         FDRE (Setup_fdre_C_R)       -0.637    14.407    deb_4/clockDividerInst/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.980ns (19.696%)  route 3.996ns (80.304%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.210    10.055    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.440    14.781    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[25]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y17         FDRE (Setup_fdre_C_R)       -0.637    14.407    deb_4/clockDividerInst/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.980ns (19.696%)  route 3.996ns (80.304%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.210    10.055    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.440    14.781    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[26]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y17         FDRE (Setup_fdre_C_R)       -0.637    14.407    deb_4/clockDividerInst/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.352ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.976ns  (logic 0.980ns (19.696%)  route 3.996ns (80.304%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.210    10.055    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.440    14.781    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
                         clock pessimism              0.298    15.079    
                         clock uncertainty           -0.035    15.044    
    SLICE_X45Y17         FDRE (Setup_fdre_C_R)       -0.637    14.407    deb_4/clockDividerInst/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.407    
                         arrival time                         -10.055    
  -------------------------------------------------------------------
                         slack                                  4.352    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 door_controller/clock_2hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/clock_2hz/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.014ns (20.073%)  route 4.037ns (79.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565     5.086    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  door_controller/clock_2hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  door_controller/clock_2hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.957     6.561    door_controller/clock_2hz/counter_reg[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  door_controller/clock_2hz/open_timeout[4]_i_7/O
                         net (fo=2, routed)           0.949     7.635    door_controller/clock_2hz/open_timeout[4]_i_7_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  door_controller/clock_2hz/counter[0]_i_5__14/O
                         net (fo=1, routed)           0.570     8.329    door_controller/clock_2hz/counter[0]_i_5__14_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  door_controller/clock_2hz/counter[0]_i_3__14/O
                         net (fo=2, routed)           0.596     9.050    door_controller/south_debouncer/counter_reg[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  door_controller/south_debouncer/counter[0]_i_1__10/O
                         net (fo=32, routed)          0.964    10.138    door_controller/clock_2hz/counter_reg[0]_0
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.443    14.784    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[24]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    14.500    door_controller/clock_2hz/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 door_controller/clock_2hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/clock_2hz/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.014ns (20.073%)  route 4.037ns (79.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565     5.086    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  door_controller/clock_2hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  door_controller/clock_2hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.957     6.561    door_controller/clock_2hz/counter_reg[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  door_controller/clock_2hz/open_timeout[4]_i_7/O
                         net (fo=2, routed)           0.949     7.635    door_controller/clock_2hz/open_timeout[4]_i_7_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  door_controller/clock_2hz/counter[0]_i_5__14/O
                         net (fo=1, routed)           0.570     8.329    door_controller/clock_2hz/counter[0]_i_5__14_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  door_controller/clock_2hz/counter[0]_i_3__14/O
                         net (fo=2, routed)           0.596     9.050    door_controller/south_debouncer/counter_reg[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  door_controller/south_debouncer/counter[0]_i_1__10/O
                         net (fo=32, routed)          0.964    10.138    door_controller/clock_2hz/counter_reg[0]_0
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.443    14.784    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[25]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    14.500    door_controller/clock_2hz/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 door_controller/clock_2hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/clock_2hz/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.014ns (20.073%)  route 4.037ns (79.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565     5.086    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  door_controller/clock_2hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  door_controller/clock_2hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.957     6.561    door_controller/clock_2hz/counter_reg[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  door_controller/clock_2hz/open_timeout[4]_i_7/O
                         net (fo=2, routed)           0.949     7.635    door_controller/clock_2hz/open_timeout[4]_i_7_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  door_controller/clock_2hz/counter[0]_i_5__14/O
                         net (fo=1, routed)           0.570     8.329    door_controller/clock_2hz/counter[0]_i_5__14_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  door_controller/clock_2hz/counter[0]_i_3__14/O
                         net (fo=2, routed)           0.596     9.050    door_controller/south_debouncer/counter_reg[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  door_controller/south_debouncer/counter[0]_i_1__10/O
                         net (fo=32, routed)          0.964    10.138    door_controller/clock_2hz/counter_reg[0]_0
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.443    14.784    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[26]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    14.500    door_controller/clock_2hz/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.362ns  (required time - arrival time)
  Source:                 door_controller/clock_2hz/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/clock_2hz/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        5.051ns  (logic 1.014ns (20.073%)  route 4.037ns (79.927%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.086ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.565     5.086    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y3          FDRE                                         r  door_controller/clock_2hz/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y3          FDRE (Prop_fdre_C_Q)         0.518     5.604 r  door_controller/clock_2hz/counter_reg[2]/Q
                         net (fo=2, routed)           0.957     6.561    door_controller/clock_2hz/counter_reg[2]
    SLICE_X40Y3          LUT6 (Prop_lut6_I5_O)        0.124     6.685 r  door_controller/clock_2hz/open_timeout[4]_i_7/O
                         net (fo=2, routed)           0.949     7.635    door_controller/clock_2hz/open_timeout[4]_i_7_n_0
    SLICE_X40Y7          LUT6 (Prop_lut6_I1_O)        0.124     7.759 r  door_controller/clock_2hz/counter[0]_i_5__14/O
                         net (fo=1, routed)           0.570     8.329    door_controller/clock_2hz/counter[0]_i_5__14_n_0
    SLICE_X41Y7          LUT5 (Prop_lut5_I4_O)        0.124     8.453 r  door_controller/clock_2hz/counter[0]_i_3__14/O
                         net (fo=2, routed)           0.596     9.050    door_controller/south_debouncer/counter_reg[0]
    SLICE_X36Y6          LUT6 (Prop_lut6_I5_O)        0.124     9.174 r  door_controller/south_debouncer/counter[0]_i_1__10/O
                         net (fo=32, routed)          0.964    10.138    door_controller/clock_2hz/counter_reg[0]_0
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.443    14.784    door_controller/clock_2hz/clk_IBUF_BUFG
    SLICE_X38Y9          FDRE                                         r  door_controller/clock_2hz/counter_reg[27]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X38Y9          FDRE (Setup_fdre_C_R)       -0.524    14.500    door_controller/clock_2hz/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         14.500    
                         arrival time                         -10.138    
  -------------------------------------------------------------------
                         slack                                  4.362    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.980ns (20.260%)  route 3.857ns (79.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.072     9.916    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y16         FDRE                                         r  deb_4/clockDividerInst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.441    14.782    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  deb_4/clockDividerInst/counter_reg[20]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.637    14.384    deb_4/clockDividerInst/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  4.467    

Slack (MET) :             4.467ns  (required time - arrival time)
  Source:                 deb_4/clockDividerInst/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/clockDividerInst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.980ns (20.260%)  route 3.857ns (79.740%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.558     5.079    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y17         FDRE                                         r  deb_4/clockDividerInst/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y17         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  deb_4/clockDividerInst/counter_reg[27]/Q
                         net (fo=2, routed)           0.993     6.529    deb_4/clockDividerInst/counter_reg[27]
    SLICE_X46Y17         LUT6 (Prop_lut6_I1_O)        0.124     6.653 r  deb_4/clockDividerInst/pipeline[0]_i_5__3/O
                         net (fo=1, routed)           0.161     6.814    deb_4/clockDividerInst/pipeline[0]_i_5__3_n_0
    SLICE_X46Y17         LUT5 (Prop_lut5_I4_O)        0.124     6.938 f  deb_4/clockDividerInst/pipeline[0]_i_2__3/O
                         net (fo=2, routed)           1.121     8.059    deb_4/clockDividerInst/pipeline[0]_i_2__3_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124     8.183 r  deb_4/clockDividerInst/counter[0]_i_3__3/O
                         net (fo=2, routed)           0.510     8.692    deb_4/clockDividerInst/counter[0]_i_3__3_n_0
    SLICE_X47Y13         LUT2 (Prop_lut2_I1_O)        0.152     8.844 r  deb_4/clockDividerInst/counter[0]_i_1__2/O
                         net (fo=32, routed)          1.072     9.916    deb_4/clockDividerInst/counter[0]_i_1__2_n_0
    SLICE_X45Y16         FDRE                                         r  deb_4/clockDividerInst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.441    14.782    deb_4/clockDividerInst/clk_IBUF_BUFG
    SLICE_X45Y16         FDRE                                         r  deb_4/clockDividerInst/counter_reg[21]/C
                         clock pessimism              0.274    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X45Y16         FDRE (Setup_fdre_C_R)       -0.637    14.384    deb_4/clockDividerInst/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.384    
                         arrival time                          -9.916    
  -------------------------------------------------------------------
                         slack                                  4.467    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 deb_4/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_4/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.209%)  route 0.099ns (34.791%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.559     1.442    deb_4/clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  deb_4/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  deb_4/pipeline_reg[0]/Q
                         net (fo=4, routed)           0.099     1.682    deb_4/clockDividerInst/pipeline_reg[1]_1
    SLICE_X42Y13         LUT3 (Prop_lut3_I0_O)        0.045     1.727 r  deb_4/clockDividerInst/pipeline[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.727    deb_4/clockDividerInst_n_2
    SLICE_X42Y13         FDRE                                         r  deb_4/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.828     1.955    deb_4/clk_IBUF_BUFG
    SLICE_X42Y13         FDRE                                         r  deb_4/pipeline_reg[1]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X42Y13         FDRE (Hold_fdre_C_D)         0.120     1.575    deb_4/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.727    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 door_controller/morse_fsm/cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/morse_fsm/current_input_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.186ns (70.940%)  route 0.076ns (29.060%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.964ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.567     1.450    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X48Y2          FDRE                                         r  door_controller/morse_fsm/cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y2          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  door_controller/morse_fsm/cnt_reg[3]/Q
                         net (fo=5, routed)           0.076     1.667    door_controller/morse_fsm/cnt_reg_n_0_[3]
    SLICE_X49Y2          LUT6 (Prop_lut6_I2_O)        0.045     1.712 r  door_controller/morse_fsm/current_input[8]_i_1/O
                         net (fo=1, routed)           0.000     1.712    door_controller/morse_fsm/current_input[8]_i_1_n_0
    SLICE_X49Y2          FDRE                                         r  door_controller/morse_fsm/current_input_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.837     1.964    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X49Y2          FDRE                                         r  door_controller/morse_fsm/current_input_reg[8]/C
                         clock pessimism             -0.501     1.463    
    SLICE_X49Y2          FDRE (Hold_fdre_C_D)         0.092     1.555    door_controller/morse_fsm/current_input_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.555    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 deb_5/clockDividerInst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_5/pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.755%)  route 0.309ns (57.245%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.561     1.444    deb_5/clockDividerInst/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  deb_5/clockDividerInst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 f  deb_5/clockDividerInst/counter_reg[2]/Q
                         net (fo=3, routed)           0.135     1.720    deb_5/clockDividerInst/counter_reg[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  deb_5/clockDividerInst/pipeline[0]_i_5__4/O
                         net (fo=3, routed)           0.175     1.939    deb_5/clockDividerInst/pipeline[0]_i_5__4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.984 r  deb_5/clockDividerInst/pipeline[2]_i_1__4/O
                         net (fo=1, routed)           0.000     1.984    deb_5/clockDividerInst_n_2
    SLICE_X39Y10         FDRE                                         r  deb_5/pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.830     1.957    deb_5/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  deb_5/pipeline_reg[2]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.092     1.800    deb_5/pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.800    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 deb_5/clockDividerInst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_5/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.231ns (42.676%)  route 0.310ns (57.324%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.561     1.444    deb_5/clockDividerInst/clk_IBUF_BUFG
    SLICE_X35Y7          FDRE                                         r  deb_5/clockDividerInst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     1.585 f  deb_5/clockDividerInst/counter_reg[2]/Q
                         net (fo=3, routed)           0.135     1.720    deb_5/clockDividerInst/counter_reg[2]
    SLICE_X34Y9          LUT6 (Prop_lut6_I3_O)        0.045     1.765 r  deb_5/clockDividerInst/pipeline[0]_i_5__4/O
                         net (fo=3, routed)           0.176     1.940    deb_5/clockDividerInst/pipeline[0]_i_5__4_n_0
    SLICE_X39Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.985 r  deb_5/clockDividerInst/pipeline[1]_i_1__4/O
                         net (fo=1, routed)           0.000     1.985    deb_5/clockDividerInst_n_1
    SLICE_X39Y10         FDRE                                         r  deb_5/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.830     1.957    deb_5/clk_IBUF_BUFG
    SLICE_X39Y10         FDRE                                         r  deb_5/pipeline_reg[1]/C
                         clock pessimism             -0.249     1.708    
    SLICE_X39Y10         FDRE (Hold_fdre_C_D)         0.091     1.799    deb_5/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.985    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 door_controller/east_debouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/east_spot/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.308ns  (logic 0.189ns (61.349%)  route 0.119ns (38.651%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.564     1.447    door_controller/east_debouncer/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  door_controller/east_debouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  door_controller/east_debouncer/pipeline_reg[0]/Q
                         net (fo=4, routed)           0.119     1.707    door_controller/east_debouncer/pipeline[0]
    SLICE_X40Y2          LUT4 (Prop_lut4_I1_O)        0.048     1.755 r  door_controller/east_debouncer/out_i_1__0/O
                         net (fo=1, routed)           0.000     1.755    door_controller/east_spot/east_sig
    SLICE_X40Y2          FDRE                                         r  door_controller/east_spot/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.834     1.961    door_controller/east_spot/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  door_controller/east_spot/out_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.105     1.565    door_controller/east_spot/out_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 door_controller/center_debouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/center_spot/out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.894%)  route 0.159ns (46.106%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.564     1.447    door_controller/center_debouncer/clk_IBUF_BUFG
    SLICE_X28Y1          FDRE                                         r  door_controller/center_debouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  door_controller/center_debouncer/pipeline_reg[0]/Q
                         net (fo=3, routed)           0.159     1.747    door_controller/center_debouncer/pipeline_reg_n_0_[0]
    SLICE_X30Y2          LUT4 (Prop_lut4_I1_O)        0.045     1.792 r  door_controller/center_debouncer/out_i_1__3/O
                         net (fo=1, routed)           0.000     1.792    door_controller/center_spot/center_sig
    SLICE_X30Y2          FDRE                                         r  door_controller/center_spot/out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/center_spot/clk_IBUF_BUFG
    SLICE_X30Y2          FDRE                                         r  door_controller/center_spot/out_reg/C
                         clock pessimism             -0.478     1.482    
    SLICE_X30Y2          FDRE (Hold_fdre_C_D)         0.120     1.602    door_controller/center_spot/out_reg
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 deb_3/clockDividerInst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_3/pipeline_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.593ns  (logic 0.257ns (43.362%)  route 0.336ns (56.638%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.558     1.441    deb_3/clockDividerInst/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  deb_3/clockDividerInst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  deb_3/clockDividerInst/counter_reg[10]/Q
                         net (fo=3, routed)           0.141     1.746    deb_3/clockDividerInst/counter_reg[10]
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  deb_3/clockDividerInst/pipeline[0]_i_1__2/O
                         net (fo=3, routed)           0.195     1.986    deb_3/clockDividerInst/beat
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.048     2.034 r  deb_3/clockDividerInst/pipeline[2]_i_1__1/O
                         net (fo=1, routed)           0.000     2.034    deb_3/clockDividerInst_n_1
    SLICE_X38Y15         FDRE                                         r  deb_3/pipeline_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.826     1.953    deb_3/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  deb_3/pipeline_reg[2]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.131     1.835    deb_3/pipeline_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 door_controller/east_debouncer/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/east_debouncer/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.769%)  route 0.120ns (39.231%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.564     1.447    door_controller/east_debouncer/clk_IBUF_BUFG
    SLICE_X41Y2          FDRE                                         r  door_controller/east_debouncer/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  door_controller/east_debouncer/pipeline_reg[0]/Q
                         net (fo=4, routed)           0.120     1.708    door_controller/east_debouncer/pipeline[0]
    SLICE_X40Y2          LUT3 (Prop_lut3_I0_O)        0.045     1.753 r  door_controller/east_debouncer/pipeline[1]_i_1/O
                         net (fo=1, routed)           0.000     1.753    door_controller/east_debouncer/pipeline[1]_i_1_n_0
    SLICE_X40Y2          FDRE                                         r  door_controller/east_debouncer/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.834     1.961    door_controller/east_debouncer/clk_IBUF_BUFG
    SLICE_X40Y2          FDRE                                         r  door_controller/east_debouncer/pipeline_reg[1]/C
                         clock pessimism             -0.501     1.460    
    SLICE_X40Y2          FDRE (Hold_fdre_C_D)         0.092     1.552    door_controller/east_debouncer/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 deb_5/clockDividerInst/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_5/clockDividerInst/dividedClk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.186ns (55.193%)  route 0.151ns (44.807%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.560     1.443    deb_5/clockDividerInst/clk_IBUF_BUFG
    SLICE_X35Y10         FDRE                                         r  deb_5/clockDividerInst/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y10         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  deb_5/clockDividerInst/counter_reg[13]/Q
                         net (fo=4, routed)           0.151     1.735    deb_5/clockDividerInst/counter_reg[13]
    SLICE_X34Y10         LUT6 (Prop_lut6_I1_O)        0.045     1.780 r  deb_5/clockDividerInst/dividedClk_i_1__15/O
                         net (fo=1, routed)           0.000     1.780    deb_5/clockDividerInst/dividedClk_i_1__15_n_0
    SLICE_X34Y10         FDRE                                         r  deb_5/clockDividerInst/dividedClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.829     1.956    deb_5/clockDividerInst/clk_IBUF_BUFG
    SLICE_X34Y10         FDRE                                         r  deb_5/clockDividerInst/dividedClk_reg/C
                         clock pessimism             -0.500     1.456    
    SLICE_X34Y10         FDRE (Hold_fdre_C_D)         0.120     1.576    deb_5/clockDividerInst/dividedClk_reg
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 deb_3/clockDividerInst/counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_3/pipeline_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.590ns  (logic 0.254ns (43.074%)  route 0.336ns (56.926%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.558     1.441    deb_3/clockDividerInst/clk_IBUF_BUFG
    SLICE_X34Y15         FDRE                                         r  deb_3/clockDividerInst/counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y15         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  deb_3/clockDividerInst/counter_reg[10]/Q
                         net (fo=3, routed)           0.141     1.746    deb_3/clockDividerInst/counter_reg[10]
    SLICE_X36Y15         LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  deb_3/clockDividerInst/pipeline[0]_i_1__2/O
                         net (fo=3, routed)           0.195     1.986    deb_3/clockDividerInst/beat
    SLICE_X38Y15         LUT3 (Prop_lut3_I1_O)        0.045     2.031 r  deb_3/clockDividerInst/pipeline[1]_i_1__1/O
                         net (fo=1, routed)           0.000     2.031    deb_3/clockDividerInst_n_2
    SLICE_X38Y15         FDRE                                         r  deb_3/pipeline_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.826     1.953    deb_3/clk_IBUF_BUFG
    SLICE_X38Y15         FDRE                                         r  deb_3/pipeline_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X38Y15         FDRE (Hold_fdre_C_D)         0.120     1.824    deb_3/pipeline_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.207    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y4    clockDividerInst/counter_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y6    clockDividerInst/counter_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y6    clockDividerInst/counter_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y7    clockDividerInst/counter_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y7    clockDividerInst/counter_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y7    clockDividerInst/counter_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y7    clockDividerInst/counter_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y8    clockDividerInst/counter_reg[16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X46Y8    clockDividerInst/counter_reg[17]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y1    door_controller/center_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y1    door_controller/center_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/east_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/east_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/north_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/north_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y8    door_controller/south_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y8    door_controller/south_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/west_sync/pipeline_reg[1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/west_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y1    door_controller/center_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y1    door_controller/center_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/east_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/east_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/north_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/north_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y8    door_controller/south_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X34Y8    door_controller/south_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/west_sync/pipeline_reg[1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y0    door_controller/west_sync/pipeline_reg[1]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.082ns  (logic 5.138ns (42.526%)  route 6.944ns (57.474%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 f  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 f  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 f  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.430     5.837    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124     5.961 r  fsm/ssdCathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.587     8.547    ssdCathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.082 r  ssdCathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    12.082    ssdCathode[4]
    U8                                                                r  ssdCathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.070ns  (logic 5.114ns (42.368%)  route 6.956ns (57.632%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.295     5.702    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.826 r  fsm/ssdCathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.733     8.559    ssdCathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.070 r  ssdCathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.070    ssdCathode[6]
    W7                                                                r  ssdCathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.924ns  (logic 5.139ns (43.095%)  route 6.785ns (56.905%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290     5.697    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.821 r  fsm/ssdCathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568     8.388    ssdCathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.924 r  ssdCathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.924    ssdCathode[3]
    V8                                                                r  ssdCathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 5.132ns (43.696%)  route 6.613ns (56.304%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.931     5.338    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I3_O)        0.124     5.462 r  fsm/ssdCathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.754     8.216    ssdCathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.745 r  ssdCathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.745    ssdCathode[5]
    W6                                                                r  ssdCathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.478ns  (logic 5.107ns (44.498%)  route 6.370ns (55.502%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 f  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 f  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 f  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.885     5.292    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124     5.416 r  fsm/ssdCathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.558     7.973    ssdCathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.478 r  ssdCathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.478    ssdCathode[1]
    V5                                                                r  ssdCathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.339ns  (logic 5.123ns (45.181%)  route 6.216ns (54.819%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.889     5.296    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124     5.420 r  fsm/ssdCathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.399     7.819    ssdCathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.339 r  ssdCathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.339    ssdCathode[2]
    U5                                                                r  ssdCathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/pre_F4_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            ssdCathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.852ns  (logic 5.134ns (47.311%)  route 5.718ns (52.689%))
  Logic Levels:           6  (LDCE=1 LUT4=2 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y12         LDCE                         0.000     0.000 r  fsm/pre_F4_state_reg[1]/G
    SLICE_X38Y12         LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  fsm/pre_F4_state_reg[1]/Q
                         net (fo=3, routed)           1.107     1.732    fsm/pre_F4_state[1]
    SLICE_X38Y12         LUT4 (Prop_lut4_I3_O)        0.152     1.884 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     2.738    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     3.114 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     4.081    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     4.407 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.558     4.965    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124     5.089 r  fsm/ssdCathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.232     7.321    ssdCathode_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    10.852 r  ssdCathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.852    ssdCathode[0]
    U7                                                                r  ssdCathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vault_door_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.570ns  (logic 4.296ns (44.889%)  route 5.274ns (55.111%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[2]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  door_controller/door_timeout_reg[2]/Q
                         net (fo=12, routed)          0.788     1.306    door_controller/p_0_in[2]
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.124     1.430 r  door_controller/vault_door_led_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           0.810     2.240    door_controller/vault_door_led_OBUF[2]_inst_i_2_n_0
    SLICE_X41Y7          LUT6 (Prop_lut6_I3_O)        0.124     2.364 r  door_controller/vault_door_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.676     6.040    vault_door_led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530     9.570 r  vault_door_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.570    vault_door_led[1]
    E19                                                               r  vault_door_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alarm_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.539ns  (logic 4.337ns (45.461%)  route 5.202ns (54.539%))
  Logic Levels:           5  (FDRE=1 LUT5=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[1]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  door_controller/door_timeout_reg[1]/Q
                         net (fo=11, routed)          0.889     1.345    door_controller/p_0_in[1]
    SLICE_X42Y6          LUT6 (Prop_lut6_I2_O)        0.124     1.469 r  door_controller/vault_door_led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.639     2.108    door_controller/vault_door_led_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I0_O)        0.124     2.232 r  door_controller/alarm_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.571     2.802    door_controller/password_fsm/alarm_led[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     2.926 r  door_controller/password_fsm/alarm_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.104     6.030    alarm_led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509     9.539 r  alarm_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.539    alarm_led[0]
    W18                                                               r  alarm_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            alarm_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.458ns  (logic 4.396ns (46.479%)  route 5.062ns (53.521%))
  Logic Levels:           5  (FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[2]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  door_controller/door_timeout_reg[2]/Q
                         net (fo=12, routed)          0.788     1.306    door_controller/p_0_in[2]
    SLICE_X42Y7          LUT3 (Prop_lut3_I2_O)        0.124     1.430 f  door_controller/vault_door_led_OBUF[2]_inst_i_2/O
                         net (fo=4, routed)           0.679     2.109    door_controller/vault_door_led_OBUF[2]_inst_i_2_n_0
    SLICE_X42Y5          LUT6 (Prop_lut6_I4_O)        0.124     2.233 r  door_controller/alarm_led_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.820     3.053    door_controller/password_fsm/alarm_led[2]
    SLICE_X42Y4          LUT5 (Prop_lut5_I0_O)        0.124     3.177 r  door_controller/password_fsm/alarm_led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.775     5.952    alarm_led_OBUF[2]
    U14                  OBUF (Prop_obuf_I_O)         3.506     9.458 r  alarm_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.458    alarm_led[2]
    U14                                                               r  alarm_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 door_controller/next_people_count_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/people_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.158ns (61.239%)  route 0.100ns (38.761%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          LDCE                         0.000     0.000 r  door_controller/next_people_count_reg[1]/G
    SLICE_X43Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/next_people_count_reg[1]/Q
                         net (fo=1, routed)           0.100     0.258    door_controller/next_people_count[1]
    SLICE_X41Y9          LDCE                                         r  door_controller/people_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/next_people_count_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/people_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.158ns (57.629%)  route 0.116ns (42.371%))
  Logic Levels:           1  (LDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y9          LDCE                         0.000     0.000 r  door_controller/next_people_count_reg[0]/G
    SLICE_X43Y9          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/next_people_count_reg[0]/Q
                         net (fo=1, routed)           0.116     0.274    door_controller/next_people_count[0]
    SLICE_X42Y9          LDCE                                         r  door_controller/people_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/open_timeout_reg[1]/C
                            (rising edge-triggered cell FDSE)
  Destination:            door_controller/open_timeout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.186ns (57.358%)  route 0.138ns (42.642%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y4          FDSE                         0.000     0.000 r  door_controller/open_timeout_reg[1]/C
    SLICE_X41Y4          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  door_controller/open_timeout_reg[1]/Q
                         net (fo=7, routed)           0.138     0.279    door_controller/open_timeout_reg_n_0_[1]
    SLICE_X41Y3          LUT6 (Prop_lut6_I0_O)        0.045     0.324 r  door_controller/open_timeout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.324    door_controller/open_timeout[0]_i_1_n_0
    SLICE_X41Y3          FDRE                                         r  door_controller/open_timeout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/door_timeout_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.420%)  route 0.156ns (45.580%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[1]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  door_controller/door_timeout_reg[1]/Q
                         net (fo=11, routed)          0.156     0.297    door_controller/p_0_in[1]
    SLICE_X42Y7          LUT6 (Prop_lut6_I1_O)        0.045     0.342 r  door_controller/door_timeout[0]_i_1/O
                         net (fo=1, routed)           0.000     0.342    door_controller/door_timeout[0]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  door_controller/door_timeout_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/door_timeout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.790%)  route 0.160ns (46.210%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[1]/C
    SLICE_X43Y7          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  door_controller/door_timeout_reg[1]/Q
                         net (fo=11, routed)          0.160     0.301    door_controller/p_0_in[1]
    SLICE_X42Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.346 r  door_controller/door_timeout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.346    door_controller/door_timeout[2]_i_1_n_0
    SLICE_X42Y7          FDRE                                         r  door_controller/door_timeout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/open_timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/open_timeout_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE                         0.000     0.000 r  door_controller/open_timeout_reg[0]/C
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  door_controller/open_timeout_reg[0]/Q
                         net (fo=7, routed)           0.176     0.317    door_controller/open_timeout_reg_n_0_[0]
    SLICE_X41Y4          LUT3 (Prop_lut3_I2_O)        0.045     0.362 r  door_controller/open_timeout[2]_i_1/O
                         net (fo=1, routed)           0.000     0.362    door_controller/open_timeout[2]_i_1_n_0
    SLICE_X41Y4          FDSE                                         r  door_controller/open_timeout_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/open_timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/open_timeout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.189ns (51.726%)  route 0.176ns (48.274%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y3          FDRE                         0.000     0.000 r  door_controller/open_timeout_reg[0]/C
    SLICE_X41Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  door_controller/open_timeout_reg[0]/Q
                         net (fo=7, routed)           0.176     0.317    door_controller/open_timeout_reg_n_0_[0]
    SLICE_X41Y4          LUT4 (Prop_lut4_I2_O)        0.048     0.365 r  door_controller/open_timeout[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    door_controller/open_timeout[3]_i_1_n_0
    SLICE_X41Y4          FDSE                                         r  door_controller/open_timeout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/door_timeout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.209ns (56.029%)  route 0.164ns (43.971%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[0]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  door_controller/door_timeout_reg[0]/Q
                         net (fo=11, routed)          0.164     0.328    door_controller/p_0_in[0]
    SLICE_X43Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  door_controller/door_timeout[1]_i_1/O
                         net (fo=1, routed)           0.000     0.373    door_controller/door_timeout[1]_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  door_controller/door_timeout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/door_timeout_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            door_controller/door_timeout_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.209ns (55.880%)  route 0.165ns (44.120%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y7          FDRE                         0.000     0.000 r  door_controller/door_timeout_reg[0]/C
    SLICE_X42Y7          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  door_controller/door_timeout_reg[0]/Q
                         net (fo=11, routed)          0.165     0.329    door_controller/p_0_in[0]
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.045     0.374 r  door_controller/door_timeout[3]_i_2/O
                         net (fo=1, routed)           0.000     0.374    door_controller/door_timeout[3]_i_2_n_0
    SLICE_X43Y7          FDRE                                         r  door_controller/door_timeout_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 activeDisplay_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            activeDisplay_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.852%)  route 0.192ns (51.148%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y12         FDRE                         0.000     0.000 r  activeDisplay_reg[0]/C
    SLICE_X47Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  activeDisplay_reg[0]/Q
                         net (fo=17, routed)          0.192     0.333    activeDisplay[0]
    SLICE_X47Y12         LUT2 (Prop_lut2_I1_O)        0.042     0.375 r  activeDisplay[1]_i_1/O
                         net (fo=1, routed)           0.000     0.375    activeDisplay[1]_i_1_n_0
    SLICE_X47Y12         FDRE                                         r  activeDisplay_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk
  To Clock:  

Max Delay            85 Endpoints
Min Delay            85 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.935ns  (logic 4.996ns (41.861%)  route 6.939ns (58.139%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 f  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 f  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 f  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.430    10.772    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.896 r  fsm/ssdCathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.587    13.482    ssdCathode_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535    17.017 r  ssdCathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.017    ssdCathode[4]
    U8                                                                r  ssdCathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.922ns  (logic 4.972ns (41.701%)  route 6.951ns (58.299%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.295    10.637    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.761 r  fsm/ssdCathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.733    13.494    ssdCathode_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511    17.005 r  ssdCathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.005    ssdCathode[6]
    W7                                                                r  ssdCathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.777ns  (logic 4.997ns (42.428%)  route 6.780ns (57.572%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.290    10.632    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.756 r  fsm/ssdCathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.568    13.323    ssdCathode_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.859 r  ssdCathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.859    ssdCathode[3]
    V8                                                                r  ssdCathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.598ns  (logic 4.990ns (43.026%)  route 6.608ns (56.974%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.931    10.273    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X43Y14         LUT6 (Prop_lut6_I3_O)        0.124    10.397 r  fsm/ssdCathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.754    13.151    ssdCathode_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.680 r  ssdCathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.680    ssdCathode[5]
    W6                                                                r  ssdCathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 4.965ns (43.823%)  route 6.365ns (56.177%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 f  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 f  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 f  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.885    10.227    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I4_O)        0.124    10.351 r  fsm/ssdCathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.558    12.908    ssdCathode_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.413 r  ssdCathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.413    ssdCathode[1]
    V5                                                                r  ssdCathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.191ns  (logic 4.981ns (44.507%)  route 6.210ns (55.493%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.889    10.231    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y14         LUT6 (Prop_lut6_I5_O)        0.124    10.355 r  fsm/ssdCathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.399    12.754    ssdCathode_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.274 r  ssdCathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.274    ssdCathode[2]
    U5                                                                r  ssdCathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.944ns  (logic 4.380ns (40.025%)  route 6.564ns (59.975%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.424     7.025    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.117     7.142 r  fsm/light_out_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           5.140    12.281    light_out_OBUF[0]
    L1                   OBUF (Prop_obuf_I_O)         3.745    16.027 r  light_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.027    light_out[3]
    L1                                                                r  light_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ssdCathode[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.705ns  (logic 4.992ns (46.636%)  route 5.713ns (53.364%))
  Logic Levels:           5  (LUT4=2 LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 f  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.102     6.702    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y12         LUT4 (Prop_lut4_I1_O)        0.117     6.819 r  fsm/curToOutT[4]_i_7/O
                         net (fo=4, routed)           0.854     7.673    fsm/curToOutT[4]_i_7_n_0
    SLICE_X39Y14         LUT4 (Prop_lut4_I2_O)        0.376     8.049 r  fsm/curToOutT[3]_i_2/O
                         net (fo=2, routed)           0.967     9.016    fsm/curToOutT[3]_i_2_n_0
    SLICE_X41Y12         LUT6 (Prop_lut6_I0_O)        0.326     9.342 r  fsm/ssdCathode_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.558     9.900    fsm/ssdCathode_OBUF[6]_inst_i_2_n_0
    SLICE_X47Y12         LUT6 (Prop_lut6_I3_O)        0.124    10.024 r  fsm/ssdCathode_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.232    12.256    ssdCathode_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.787 r  ssdCathode_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.787    ssdCathode[0]
    U7                                                                r  ssdCathode[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.691ns  (logic 4.366ns (40.840%)  route 6.325ns (59.160%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.561     5.082    fsm/clk_IBUF_BUFG
    SLICE_X34Y11         FDCE                                         r  fsm/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y11         FDCE (Prop_fdce_C_Q)         0.518     5.600 r  fsm/FSM_onehot_state_reg[3]/Q
                         net (fo=48, routed)          1.424     7.025    fsm/FSM_onehot_state_reg_n_0_[3]
    SLICE_X38Y15         LUT3 (Prop_lut3_I0_O)        0.117     7.142 r  fsm/light_out_OBUF[3]_inst_i_1/O
                         net (fo=4, routed)           4.901    12.042    light_out_OBUF[0]
    N3                   OBUF (Prop_obuf_I_O)         3.731    15.774 r  light_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.774    light_out[1]
    N3                                                                r  light_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            alarm_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.645ns  (logic 4.694ns (44.092%)  route 5.951ns (55.908%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.566     5.087    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.456     5.543 r  door_controller/FSM_onehot_door_state_reg[0]/Q
                         net (fo=24, routed)          1.212     6.755    door_controller/p_1_in
    SLICE_X43Y6          LUT2 (Prop_lut2_I0_O)        0.149     6.904 f  door_controller/vault_door_led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.426     7.330    door_controller/vault_door_led_OBUF[3]_inst_i_3_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.332     7.662 r  door_controller/vault_door_led_OBUF[3]_inst_i_2/O
                         net (fo=4, routed)           0.639     8.301    door_controller/vault_door_led_OBUF[3]_inst_i_2_n_0
    SLICE_X42Y5          LUT5 (Prop_lut5_I0_O)        0.124     8.425 r  door_controller/alarm_led_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.571     8.995    door_controller/password_fsm/alarm_led[0]
    SLICE_X42Y8          LUT5 (Prop_lut5_I0_O)        0.124     9.119 r  door_controller/password_fsm/alarm_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.104    12.224    alarm_led_OBUF[0]
    W18                  OBUF (Prop_obuf_I_O)         3.509    15.732 r  alarm_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.732    alarm_led[0]
    W18                                                               r  alarm_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/pre_F4_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.164ns (43.868%)  route 0.210ns (56.132%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.560     1.443    fsm/clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  fsm/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  fsm/FSM_onehot_state_reg[2]/Q
                         net (fo=24, routed)          0.210     1.817    fsm/Q[2]
    SLICE_X38Y12         LDCE                                         r  fsm/pre_F4_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/morse_fsm/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/morse_fsm/one_bit_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.164ns (44.191%)  route 0.207ns (55.809%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.565     1.448    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y1          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  door_controller/morse_fsm/state_reg[2]/Q
                         net (fo=19, routed)          0.207     1.819    door_controller/morse_fsm/Q[0]
    SLICE_X44Y1          LDCE                                         r  door_controller/morse_fsm/one_bit_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/next_people_count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  door_controller/FSM_onehot_door_state_reg[0]/Q
                         net (fo=24, routed)          0.297     1.884    door_controller/p_1_in
    SLICE_X43Y9          LDCE                                         f  door_controller/next_people_count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/next_people_count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  door_controller/FSM_onehot_door_state_reg[0]/Q
                         net (fo=24, routed)          0.297     1.884    door_controller/p_1_in
    SLICE_X43Y9          LDCE                                         f  door_controller/next_people_count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/next_people_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  door_controller/FSM_onehot_door_state_reg[0]/Q
                         net (fo=24, routed)          0.297     1.884    door_controller/p_1_in
    SLICE_X43Y9          LDCE                                         f  door_controller/next_people_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/next_people_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.438ns  (logic 0.141ns (32.185%)  route 0.297ns (67.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y4          FDRE (Prop_fdre_C_Q)         0.141     1.587 f  door_controller/FSM_onehot_door_state_reg[0]/Q
                         net (fo=24, routed)          0.297     1.884    door_controller/p_1_in
    SLICE_X43Y9          LDCE                                         f  door_controller/next_people_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/door_timeout_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.449ns  (logic 0.209ns (46.590%)  route 0.240ns (53.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  door_controller/FSM_onehot_door_state_reg[4]/Q
                         net (fo=19, routed)          0.240     1.850    door_controller/FSM_onehot_door_state_reg_n_0_[4]
    SLICE_X43Y7          LUT6 (Prop_lut6_I2_O)        0.045     1.895 r  door_controller/door_timeout[1]_i_1/O
                         net (fo=1, routed)           0.000     1.895    door_controller/door_timeout[1]_i_1_n_0
    SLICE_X43Y7          FDRE                                         r  door_controller/door_timeout_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/pre_F4_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.490ns  (logic 0.164ns (33.468%)  route 0.326ns (66.532%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.560     1.443    fsm/clk_IBUF_BUFG
    SLICE_X42Y12         FDCE                                         r  fsm/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y12         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  fsm/FSM_onehot_state_reg[1]/Q
                         net (fo=26, routed)          0.326     1.933    fsm/Q[1]
    SLICE_X38Y12         LDCE                                         r  fsm/pre_F4_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 door_controller/FSM_onehot_door_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            door_controller/FSM_onehot_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.497ns  (logic 0.209ns (42.078%)  route 0.288ns (57.922%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.563     1.446    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y5          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  door_controller/FSM_onehot_door_state_reg[3]/Q
                         net (fo=16, routed)          0.172     1.782    door_controller/center_debouncer/Q[3]
    SLICE_X41Y5          LUT6 (Prop_lut6_I4_O)        0.045     1.827 r  door_controller/center_debouncer/FSM_onehot_nextstate_reg[3]_i_1/O
                         net (fo=1, routed)           0.116     1.943    door_controller/center_debouncer_n_0
    SLICE_X41Y5          LDCE                                         r  door_controller/FSM_onehot_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 deb_4/pipeline_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm/curToExpT_1_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.231ns (43.363%)  route 0.302ns (56.637%))
  Logic Levels:           2  (LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.559     1.442    deb_4/clk_IBUF_BUFG
    SLICE_X43Y13         FDRE                                         r  deb_4/pipeline_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y13         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  deb_4/pipeline_reg[0]/Q
                         net (fo=4, routed)           0.158     1.741    deb_4/p_0_in[0]
    SLICE_X41Y13         LUT6 (Prop_lut6_I2_O)        0.045     1.786 r  deb_4/curToExpT_1[3]_i_2/O
                         net (fo=1, routed)           0.144     1.930    fsm/curToExpT_1_reg[3]_0
    SLICE_X39Y13         LUT6 (Prop_lut6_I5_O)        0.045     1.975 r  fsm/curToExpT_1[3]_i_1/O
                         net (fo=1, routed)           0.000     1.975    fsm/curToExpT_1[3]_i_1_n_0
    SLICE_X39Y13         FDRE                                         r  fsm/curToExpT_1_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk

Max Delay           352 Endpoints
Min Delay           352 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.576ns (24.070%)  route 4.973ns (75.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          1.039     6.549    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.445     4.786    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[28]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.576ns (24.070%)  route 4.973ns (75.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          1.039     6.549    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.445     4.786    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[29]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.576ns (24.070%)  route 4.973ns (75.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          1.039     6.549    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.445     4.786    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[30]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.549ns  (logic 1.576ns (24.070%)  route 4.973ns (75.930%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.786ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          1.039     6.549    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.445     4.786    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y16         FDRE                                         r  deb_1/clockDividerInst/counter_reg[31]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.576ns (24.590%)  route 4.835ns (75.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.900     6.411    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.446     4.787    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[24]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.576ns (24.590%)  route 4.835ns (75.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.900     6.411    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.446     4.787    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[25]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.576ns (24.590%)  route 4.835ns (75.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.900     6.411    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.446     4.787    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[26]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.411ns  (logic 1.576ns (24.590%)  route 4.835ns (75.410%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.787ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.900     6.411    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.446     4.787    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y15         FDRE                                         r  deb_1/clockDividerInst/counter_reg[27]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.576ns (25.172%)  route 4.686ns (74.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.752     6.263    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y14         FDRE                                         r  deb_1/clockDividerInst/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.447     4.788    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  deb_1/clockDividerInst/counter_reg[20]/C

Slack:                    inf
  Source:                 btn_reset
                            (input port)
  Destination:            deb_1/clockDividerInst/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.263ns  (logic 1.576ns (25.172%)  route 4.686ns (74.828%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btn_reset (IN)
                         net (fo=0)                   0.000     0.000    btn_reset
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btn_reset_IBUF_inst/O
                         net (fo=25, routed)          3.934     5.387    deb_1/clockDividerInst/btn_reset_IBUF
    SLICE_X53Y12         LUT6 (Prop_lut6_I5_O)        0.124     5.511 r  deb_1/clockDividerInst/counter[0]_i_1__14/O
                         net (fo=32, routed)          0.752     6.263    deb_1/clockDividerInst/counter[0]_i_1__14_n_0
    SLICE_X52Y14         FDRE                                         r  deb_1/clockDividerInst/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         1.447     4.788    deb_1/clockDividerInst/clk_IBUF_BUFG
    SLICE_X52Y14         FDRE                                         r  deb_1/clockDividerInst/counter_reg[21]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[3]/G
    SLICE_X41Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[3]/Q
                         net (fo=1, routed)           0.102     0.260    door_controller/FSM_onehot_nextstate_reg_n_0_[3]
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[3]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[4]/G
    SLICE_X41Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[4]/Q
                         net (fo=1, routed)           0.102     0.260    door_controller/FSM_onehot_nextstate_reg_n_0_[4]
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[4]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[5]/G
    SLICE_X41Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[5]/Q
                         net (fo=1, routed)           0.102     0.260    door_controller/FSM_onehot_nextstate_reg_n_0_[5]
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[5]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.262ns  (logic 0.158ns (60.339%)  route 0.104ns (39.661%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[2]/G
    SLICE_X40Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[2]/Q
                         net (fo=1, routed)           0.104     0.262    door_controller/FSM_onehot_nextstate_reg_n_0_[2]
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X42Y5          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[2]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.279ns  (logic 0.158ns (56.658%)  route 0.121ns (43.342%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[1]/G
    SLICE_X40Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=2, routed)           0.121     0.279    door_controller/FSM_onehot_nextstate_reg_n_0_[1]
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[1]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/FSM_onehot_door_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.286ns  (logic 0.158ns (55.153%)  route 0.128ns (44.847%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[0]/G
    SLICE_X40Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[0]/Q
                         net (fo=2, routed)           0.128     0.286    door_controller/FSM_onehot_nextstate_reg_n_0_[0]
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/FSM_onehot_door_state_reg[0]/C

Slack:                    inf
  Source:                 door_controller/FSM_onehot_nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/enter_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.203ns (62.252%)  route 0.123ns (37.748%))
  Logic Levels:           2  (LDCE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y5          LDCE                         0.000     0.000 r  door_controller/FSM_onehot_nextstate_reg[1]/G
    SLICE_X40Y5          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  door_controller/FSM_onehot_nextstate_reg[1]/Q
                         net (fo=2, routed)           0.123     0.281    door_controller/FSM_onehot_nextstate_reg_n_0_[1]
    SLICE_X40Y4          LUT2 (Prop_lut2_I0_O)        0.045     0.326 r  door_controller/enter_enable_i_1/O
                         net (fo=1, routed)           0.000     0.326    door_controller/enter_enable0
    SLICE_X40Y4          FDRE                                         r  door_controller/enter_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.833     1.960    door_controller/clk_IBUF_BUFG
    SLICE_X40Y4          FDRE                                         r  door_controller/enter_enable_reg/C

Slack:                    inf
  Source:                 door_controller/morse_fsm/nextstate_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/morse_fsm/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.333ns  (logic 0.220ns (66.026%)  route 0.113ns (33.974%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          LDCE                         0.000     0.000 r  door_controller/morse_fsm/nextstate_reg[1]/G
    SLICE_X44Y2          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  door_controller/morse_fsm/nextstate_reg[1]/Q
                         net (fo=5, routed)           0.113     0.333    door_controller/morse_fsm/nextstate[1]
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.835     1.962    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[1]/C

Slack:                    inf
  Source:                 door_controller/morse_fsm/nextstate_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/morse_fsm/state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.220ns (65.627%)  route 0.115ns (34.373%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          LDCE                         0.000     0.000 r  door_controller/morse_fsm/nextstate_reg[2]/G
    SLICE_X44Y2          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  door_controller/morse_fsm/nextstate_reg[2]/Q
                         net (fo=8, routed)           0.115     0.335    door_controller/morse_fsm/nextstate[2]
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.835     1.962    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[2]/C

Slack:                    inf
  Source:                 door_controller/morse_fsm/nextstate_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            door_controller/morse_fsm/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.220ns (63.754%)  route 0.125ns (36.246%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y2          LDCE                         0.000     0.000 r  door_controller/morse_fsm/nextstate_reg[0]/G
    SLICE_X44Y2          LDCE (EnToQ_ldce_G_Q)        0.220     0.220 r  door_controller/morse_fsm/nextstate_reg[0]/Q
                         net (fo=8, routed)           0.125     0.345    door_controller/morse_fsm/nextstate[0]
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=695, routed)         0.835     1.962    door_controller/morse_fsm/clk_IBUF_BUFG
    SLICE_X46Y1          FDRE                                         r  door_controller/morse_fsm/state_reg[0]/C





