{
  "design": {
    "design_info": {
      "boundary_crc": "0x3981E24CDF999B2E",
      "device": "xc7a200tfbg484-2",
      "name": "mb_subsystem",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.1",
      "validated": "true"
    },
    "design_tree": {
      "microblaze_0": "",
      "microblaze_0_local_memory": {
        "dlmb_v10": "",
        "ilmb_v10": "",
        "dlmb_bram_if_cntlr": "",
        "ilmb_bram_if_cntlr": "",
        "lmb_bram": ""
      },
      "microblaze_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {},
        "m00_couplers": {},
        "m01_couplers": {},
        "m02_couplers": {},
        "m03_couplers": {},
        "m04_couplers": {},
        "m05_couplers": {},
        "m06_couplers": {},
        "m07_couplers": {},
        "m08_couplers": {},
        "m09_couplers": {},
        "m10_couplers": {},
        "m11_couplers": {},
        "m12_couplers": {},
        "m13_couplers": {},
        "m14_couplers": {},
        "m15_couplers": {}
      },
      "microblaze_0_axi_intc": "",
      "microblaze_0_xlconcat": "",
      "mdm_1": "",
      "rst_Clk_100M": "",
      "axi_iic_0": "",
      "axi_quad_spi_0": "",
      "axi_gpio_0": "",
      "AXI_to_native_FIFO_0": "",
      "axi_quad_spi_1": "",
      "axi_quad_spi_2": "",
      "axi_uartlite_0": "",
      "PLLCFG_Status": "",
      "PLLCFG_Command": "",
      "PLL_RST": "",
      "clk_wiz_0": "",
      "extm_0_axi_sel": "",
      "smpl_cmp_cmd": "",
      "smpl_cmp_stat": ""
    },
    "interface_ports": {
      "iic_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:iic_rtl:1.0"
      },
      "spi_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "gpio_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "gpio_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "fifo_read_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:fifo_read_rtl:1.0"
      },
      "fifo_write_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:fifo_write_rtl:1.0"
      },
      "spi_1": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "spi_2": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:spi_rtl:1.0"
      },
      "uart_0": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:uart_rtl:1.0"
      },
      "pllcfg_stat": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "pllcfg_cmd": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "pll_rst": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "extm_0_axi": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
        "parameters": {
          "ADDR_WIDTH": {
            "value": "32"
          },
          "ARUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "AWUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "BUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "mb_subsystem_Clk",
            "value_src": "default"
          },
          "DATA_WIDTH": {
            "value": "32"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_BRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_BURST": {
            "value": "0"
          },
          "HAS_CACHE": {
            "value": "0"
          },
          "HAS_LOCK": {
            "value": "0"
          },
          "HAS_PROT": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_QOS": {
            "value": "0"
          },
          "HAS_REGION": {
            "value": "0"
          },
          "HAS_RRESP": {
            "value": "1",
            "value_src": "default"
          },
          "HAS_WSTRB": {
            "value": "1",
            "value_src": "default"
          },
          "ID_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "MAX_BURST_LENGTH": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_READ_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_OUTSTANDING": {
            "value": "1",
            "value_src": "default"
          },
          "NUM_WRITE_THREADS": {
            "value": "1",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          },
          "PROTOCOL": {
            "value": "AXI4LITE"
          },
          "READ_WRITE_MODE": {
            "value": "READ_WRITE",
            "value_src": "default"
          },
          "RUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "RUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          },
          "SUPPORTS_NARROW_BURST": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_BITS_PER_BYTE": {
            "value": "0",
            "value_src": "default"
          },
          "WUSER_WIDTH": {
            "value": "0",
            "value_src": "default"
          }
        }
      },
      "extm_0_axi_sel": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "smpl_cmp_en": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      },
      "smpl_cmp_status": {
        "mode": "Master",
        "vlnv": "xilinx.com:interface:gpio_rtl:1.0"
      }
    },
    "ports": {
      "Clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "extm_0_axi",
            "value_src": "default"
          },
          "CLK_DOMAIN": {
            "value": "mb_subsystem_Clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "reset_n": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "fifo_write_0_aclr": {
        "type": "rst",
        "direction": "O",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "pll_c0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "pll_locked": {
        "direction": "O"
      },
      "pll_c1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "/clk_wiz_0_clk_out1",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "extm_axi_resetn_out": {
        "type": "rst",
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "microblaze_0": {
        "vlnv": "xilinx.com:ip:microblaze:11.0",
        "xci_name": "mb_subsystem_microblaze_0_7",
        "parameters": {
          "C_DEBUG_ENABLED": {
            "value": "1"
          },
          "C_D_AXI": {
            "value": "1"
          },
          "C_D_LMB": {
            "value": "1"
          },
          "C_I_LMB": {
            "value": "1"
          }
        },
        "hdl_attributes": {
          "BMM_INFO_PROCESSOR": {
            "value": "microblaze-le > mb_subsystem microblaze_0_local_memory/dlmb_bram_if_cntlr",
            "value_src": "default"
          },
          "KEEP_HIERARCHY": {
            "value": "yes",
            "value_src": "default"
          }
        }
      },
      "microblaze_0_local_memory": {
        "interface_ports": {
          "DLMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          },
          "ILMB": {
            "mode": "MirroredMaster",
            "vlnv": "xilinx.com:interface:lmb_rtl:1.0"
          }
        },
        "ports": {
          "Clk": {
            "type": "clk",
            "direction": "I"
          },
          "SYS_Rst": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "dlmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mb_subsystem_dlmb_v10_7"
          },
          "ilmb_v10": {
            "vlnv": "xilinx.com:ip:lmb_v10:3.0",
            "xci_name": "mb_subsystem_ilmb_v10_7"
          },
          "dlmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mb_subsystem_dlmb_bram_if_cntlr_7",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            },
            "hdl_attributes": {
              "BMM_INFO_ADDRESS_SPACE": {
                "value": "byte  0x00000000 32 > mb_subsystem microblaze_0_local_memory/lmb_bram",
                "value_src": "default"
              },
              "KEEP_HIERARCHY": {
                "value": "yes",
                "value_src": "default"
              }
            }
          },
          "ilmb_bram_if_cntlr": {
            "vlnv": "xilinx.com:ip:lmb_bram_if_cntlr:4.0",
            "xci_name": "mb_subsystem_ilmb_bram_if_cntlr_7",
            "parameters": {
              "C_ECC": {
                "value": "0"
              }
            }
          },
          "lmb_bram": {
            "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
            "xci_name": "mb_subsystem_lmb_bram_7",
            "parameters": {
              "Memory_Type": {
                "value": "True_Dual_Port_RAM"
              },
              "use_bram_block": {
                "value": "BRAM_Controller"
              }
            }
          }
        },
        "interface_nets": {
          "microblaze_0_ilmb": {
            "interface_ports": [
              "ILMB",
              "ilmb_v10/LMB_M"
            ]
          },
          "microblaze_0_dlmb": {
            "interface_ports": [
              "DLMB",
              "dlmb_v10/LMB_M"
            ]
          },
          "microblaze_0_ilmb_bus": {
            "interface_ports": [
              "ilmb_v10/LMB_Sl_0",
              "ilmb_bram_if_cntlr/SLMB"
            ]
          },
          "microblaze_0_ilmb_cntlr": {
            "interface_ports": [
              "ilmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTB"
            ]
          },
          "microblaze_0_dlmb_cntlr": {
            "interface_ports": [
              "dlmb_bram_if_cntlr/BRAM_PORT",
              "lmb_bram/BRAM_PORTA"
            ]
          },
          "microblaze_0_dlmb_bus": {
            "interface_ports": [
              "dlmb_v10/LMB_Sl_0",
              "dlmb_bram_if_cntlr/SLMB"
            ]
          }
        },
        "nets": {
          "microblaze_0_Clk": {
            "ports": [
              "Clk",
              "dlmb_v10/LMB_Clk",
              "dlmb_bram_if_cntlr/LMB_Clk",
              "ilmb_v10/LMB_Clk",
              "ilmb_bram_if_cntlr/LMB_Clk"
            ]
          },
          "SYS_Rst_1": {
            "ports": [
              "SYS_Rst",
              "dlmb_v10/SYS_Rst",
              "dlmb_bram_if_cntlr/LMB_Rst",
              "ilmb_v10/SYS_Rst",
              "ilmb_bram_if_cntlr/LMB_Rst"
            ]
          }
        }
      },
      "microblaze_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_name": "mb_subsystem_microblaze_0_axi_periph_5",
        "parameters": {
          "NUM_MI": {
            "value": "16"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M02_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M03_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M04_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M05_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M06_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M07_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M08_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M09_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M10_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M11_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M12_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M13_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M14_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M15_AXI": {
            "mode": "Master",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M02_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M02_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M02_ARESETN"
              }
            }
          },
          "M02_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M03_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M03_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M03_ARESETN"
              }
            }
          },
          "M03_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M04_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M04_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M04_ARESETN"
              }
            }
          },
          "M04_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M05_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M05_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M05_ARESETN"
              }
            }
          },
          "M05_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M06_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M06_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M06_ARESETN"
              }
            }
          },
          "M06_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M07_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M07_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M07_ARESETN"
              }
            }
          },
          "M07_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M08_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M08_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M08_ARESETN"
              }
            }
          },
          "M08_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M09_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M09_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M09_ARESETN"
              }
            }
          },
          "M09_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M10_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M10_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M10_ARESETN"
              }
            }
          },
          "M10_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M11_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M11_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M11_ARESETN"
              }
            }
          },
          "M11_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M12_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M12_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M12_ARESETN"
              }
            }
          },
          "M12_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M13_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M13_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M13_ARESETN"
              }
            }
          },
          "M13_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M14_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M14_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M14_ARESETN"
              }
            }
          },
          "M14_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M15_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M15_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M15_ARESETN"
              }
            }
          },
          "M15_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "xci_name": "mb_subsystem_xbar_2",
            "parameters": {
              "NUM_MI": {
                "value": "16"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m02_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m02_couplers_to_m02_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m03_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m03_couplers_to_m03_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m04_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m04_couplers_to_m04_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m05_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m05_couplers_to_m05_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m06_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m06_couplers_to_m06_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m07_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m07_couplers_to_m07_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m08_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m08_couplers_to_m08_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m09_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m09_couplers_to_m09_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m10_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m10_couplers_to_m10_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m11_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m11_couplers_to_m11_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m12_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m12_couplers_to_m12_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m13_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m13_couplers_to_m13_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m14_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m14_couplers_to_m14_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m15_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m15_couplers_to_m15_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "xbar_to_m15_couplers": {
            "interface_ports": [
              "xbar/M15_AXI",
              "m15_couplers/S_AXI"
            ]
          },
          "m03_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M03_AXI",
              "m03_couplers/M_AXI"
            ]
          },
          "xbar_to_m03_couplers": {
            "interface_ports": [
              "xbar/M03_AXI",
              "m03_couplers/S_AXI"
            ]
          },
          "m04_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M04_AXI",
              "m04_couplers/M_AXI"
            ]
          },
          "xbar_to_m04_couplers": {
            "interface_ports": [
              "xbar/M04_AXI",
              "m04_couplers/S_AXI"
            ]
          },
          "m05_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M05_AXI",
              "m05_couplers/M_AXI"
            ]
          },
          "xbar_to_m05_couplers": {
            "interface_ports": [
              "xbar/M05_AXI",
              "m05_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "m09_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M09_AXI",
              "m09_couplers/M_AXI"
            ]
          },
          "m10_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M10_AXI",
              "m10_couplers/M_AXI"
            ]
          },
          "xbar_to_m09_couplers": {
            "interface_ports": [
              "xbar/M09_AXI",
              "m09_couplers/S_AXI"
            ]
          },
          "xbar_to_m10_couplers": {
            "interface_ports": [
              "xbar/M10_AXI",
              "m10_couplers/S_AXI"
            ]
          },
          "m11_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M11_AXI",
              "m11_couplers/M_AXI"
            ]
          },
          "microblaze_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "xbar_to_m08_couplers": {
            "interface_ports": [
              "xbar/M08_AXI",
              "m08_couplers/S_AXI"
            ]
          },
          "m06_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M06_AXI",
              "m06_couplers/M_AXI"
            ]
          },
          "m00_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M00_AXI",
              "m00_couplers/M_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "m01_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M01_AXI",
              "m01_couplers/M_AXI"
            ]
          },
          "m02_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M02_AXI",
              "m02_couplers/M_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          },
          "xbar_to_m02_couplers": {
            "interface_ports": [
              "xbar/M02_AXI",
              "m02_couplers/S_AXI"
            ]
          },
          "xbar_to_m06_couplers": {
            "interface_ports": [
              "xbar/M06_AXI",
              "m06_couplers/S_AXI"
            ]
          },
          "m07_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M07_AXI",
              "m07_couplers/M_AXI"
            ]
          },
          "m08_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M08_AXI",
              "m08_couplers/M_AXI"
            ]
          },
          "xbar_to_m07_couplers": {
            "interface_ports": [
              "xbar/M07_AXI",
              "m07_couplers/S_AXI"
            ]
          },
          "xbar_to_m11_couplers": {
            "interface_ports": [
              "xbar/M11_AXI",
              "m11_couplers/S_AXI"
            ]
          },
          "m12_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M12_AXI",
              "m12_couplers/M_AXI"
            ]
          },
          "m13_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M13_AXI",
              "m13_couplers/M_AXI"
            ]
          },
          "xbar_to_m12_couplers": {
            "interface_ports": [
              "xbar/M12_AXI",
              "m12_couplers/S_AXI"
            ]
          },
          "xbar_to_m13_couplers": {
            "interface_ports": [
              "xbar/M13_AXI",
              "m13_couplers/S_AXI"
            ]
          },
          "m14_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M14_AXI",
              "m14_couplers/M_AXI"
            ]
          },
          "m15_couplers_to_microblaze_0_axi_periph": {
            "interface_ports": [
              "M15_AXI",
              "m15_couplers/M_AXI"
            ]
          },
          "xbar_to_m14_couplers": {
            "interface_ports": [
              "xbar/M14_AXI",
              "m14_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "microblaze_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m02_couplers/M_ACLK",
              "m03_couplers/M_ACLK",
              "m04_couplers/M_ACLK",
              "m05_couplers/M_ACLK",
              "m06_couplers/M_ACLK",
              "m07_couplers/M_ACLK",
              "m08_couplers/M_ACLK",
              "m09_couplers/M_ACLK",
              "m10_couplers/M_ACLK",
              "m11_couplers/M_ACLK",
              "m12_couplers/M_ACLK",
              "m13_couplers/M_ACLK",
              "m14_couplers/M_ACLK",
              "m15_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK",
              "m02_couplers/S_ACLK",
              "m03_couplers/S_ACLK",
              "m04_couplers/S_ACLK",
              "m05_couplers/S_ACLK",
              "m06_couplers/S_ACLK",
              "m07_couplers/S_ACLK",
              "m08_couplers/S_ACLK",
              "m09_couplers/S_ACLK",
              "m10_couplers/S_ACLK",
              "m11_couplers/S_ACLK",
              "m12_couplers/S_ACLK",
              "m13_couplers/S_ACLK",
              "m14_couplers/S_ACLK",
              "m15_couplers/S_ACLK"
            ]
          },
          "microblaze_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m02_couplers/M_ARESETN",
              "m03_couplers/M_ARESETN",
              "m04_couplers/M_ARESETN",
              "m05_couplers/M_ARESETN",
              "m06_couplers/M_ARESETN",
              "m07_couplers/M_ARESETN",
              "m08_couplers/M_ARESETN",
              "m09_couplers/M_ARESETN",
              "m10_couplers/M_ARESETN",
              "m11_couplers/M_ARESETN",
              "m12_couplers/M_ARESETN",
              "m13_couplers/M_ARESETN",
              "m14_couplers/M_ARESETN",
              "m15_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN",
              "m02_couplers/S_ARESETN",
              "m03_couplers/S_ARESETN",
              "m04_couplers/S_ARESETN",
              "m05_couplers/S_ARESETN",
              "m06_couplers/S_ARESETN",
              "m07_couplers/S_ARESETN",
              "m08_couplers/S_ARESETN",
              "m09_couplers/S_ARESETN",
              "m10_couplers/S_ARESETN",
              "m11_couplers/S_ARESETN",
              "m12_couplers/S_ARESETN",
              "m13_couplers/S_ARESETN",
              "m14_couplers/S_ARESETN",
              "m15_couplers/S_ARESETN"
            ]
          }
        }
      },
      "microblaze_0_axi_intc": {
        "vlnv": "xilinx.com:ip:axi_intc:4.1",
        "xci_name": "mb_subsystem_microblaze_0_axi_intc_3",
        "parameters": {
          "C_HAS_FAST": {
            "value": "1"
          }
        }
      },
      "microblaze_0_xlconcat": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "xci_name": "mb_subsystem_microblaze_0_xlconcat_3",
        "parameters": {
          "NUM_PORTS": {
            "value": "3"
          }
        }
      },
      "mdm_1": {
        "vlnv": "xilinx.com:ip:mdm:3.2",
        "xci_name": "mb_subsystem_mdm_1_6"
      },
      "rst_Clk_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "mb_subsystem_rst_Clk_100M_4"
      },
      "axi_iic_0": {
        "vlnv": "xilinx.com:ip:axi_iic:2.0",
        "xci_name": "mb_subsystem_axi_iic_0_1"
      },
      "axi_quad_spi_0": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mb_subsystem_axi_quad_spi_0_1",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "9"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_0_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_ALL_OUTPUTS_2": {
            "value": "1"
          },
          "C_GPIO2_WIDTH": {
            "value": "8"
          },
          "C_GPIO_WIDTH": {
            "value": "8"
          },
          "C_IS_DUAL": {
            "value": "1"
          }
        }
      },
      "AXI_to_native_FIFO_0": {
        "vlnv": "xilinx.com:user:AXI_to_native_FIFO:1.0",
        "xci_name": "mb_subsystem_AXI_to_native_FIFO_0_0"
      },
      "axi_quad_spi_1": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mb_subsystem_axi_quad_spi_1_0",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "2"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_quad_spi_2": {
        "vlnv": "xilinx.com:ip:axi_quad_spi:3.2",
        "xci_name": "mb_subsystem_axi_quad_spi_2_0",
        "parameters": {
          "C_NUM_SS_BITS": {
            "value": "2"
          },
          "C_USE_STARTUP": {
            "value": "0"
          }
        }
      },
      "axi_uartlite_0": {
        "vlnv": "xilinx.com:ip:axi_uartlite:2.0",
        "xci_name": "mb_subsystem_axi_uartlite_0_0"
      },
      "PLLCFG_Status": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_1_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "12"
          }
        }
      },
      "PLLCFG_Command": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_1_1",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "PLL_RST": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_2_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          }
        }
      },
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "mb_subsystem_clk_wiz_0_0",
        "parameters": {
          "CLKOUT2_JITTER": {
            "value": "130.958"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "98.575"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "10"
          },
          "NUM_OUT_CLKS": {
            "value": "2"
          },
          "USE_DYN_RECONFIG": {
            "value": "true"
          }
        }
      },
      "extm_0_axi_sel": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_1_2",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          }
        }
      },
      "smpl_cmp_cmd": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_1_3",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "4"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "smpl_cmp_stat": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "mb_subsystem_axi_gpio_1_4",
        "parameters": {
          "C_ALL_INPUTS": {
            "value": "1"
          },
          "C_GPIO_WIDTH": {
            "value": "2"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_gpio_1_GPIO": {
        "interface_ports": [
          "extm_0_axi_sel",
          "extm_0_axi_sel/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M10_AXI": {
        "interface_ports": [
          "PLL_RST/S_AXI",
          "microblaze_0_axi_periph/M10_AXI"
        ]
      },
      "microblaze_0_axi_periph_M08_AXI": {
        "interface_ports": [
          "PLLCFG_Status/S_AXI",
          "microblaze_0_axi_periph/M08_AXI"
        ]
      },
      "microblaze_0_debug": {
        "interface_ports": [
          "mdm_1/MBDEBUG_0",
          "microblaze_0/DEBUG"
        ]
      },
      "microblaze_0_ilmb_1": {
        "interface_ports": [
          "microblaze_0/ILMB",
          "microblaze_0_local_memory/ILMB"
        ]
      },
      "microblaze_0_interrupt": {
        "interface_ports": [
          "microblaze_0_axi_intc/interrupt",
          "microblaze_0/INTERRUPT"
        ]
      },
      "microblaze_0_axi_periph_M02_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M02_AXI",
          "axi_quad_spi_0/AXI_LITE"
        ]
      },
      "microblaze_0_axi_periph_M05_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M05_AXI",
          "axi_quad_spi_1/AXI_LITE"
        ]
      },
      "axi_gpio_0_GPIO2": {
        "interface_ports": [
          "gpio_1",
          "axi_gpio_0/GPIO2"
        ]
      },
      "axi_gpio_0_GPIO": {
        "interface_ports": [
          "gpio_0",
          "axi_gpio_0/GPIO"
        ]
      },
      "axi_iic_0_IIC": {
        "interface_ports": [
          "iic_0",
          "axi_iic_0/IIC"
        ]
      },
      "AXI_to_native_FIFO_0_M00_NATIVE_WRITE": {
        "interface_ports": [
          "fifo_write_0",
          "AXI_to_native_FIFO_0/M00_NATIVE_WRITE"
        ]
      },
      "axi_quad_spi_1_SPI_0": {
        "interface_ports": [
          "spi_1",
          "axi_quad_spi_1/SPI_0"
        ]
      },
      "microblaze_0_axi_periph_M03_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M03_AXI",
          "axi_gpio_0/S_AXI"
        ]
      },
      "microblaze_0_axi_dp": {
        "interface_ports": [
          "microblaze_0_axi_periph/S00_AXI",
          "microblaze_0/M_AXI_DP"
        ]
      },
      "microblaze_0_intc_axi": {
        "interface_ports": [
          "microblaze_0_axi_periph/M00_AXI",
          "microblaze_0_axi_intc/s_axi"
        ]
      },
      "AXI_to_native_FIFO_0_M00_NATIVE_READ": {
        "interface_ports": [
          "fifo_read_0",
          "AXI_to_native_FIFO_0/M00_NATIVE_READ"
        ]
      },
      "microblaze_0_dlmb_1": {
        "interface_ports": [
          "microblaze_0/DLMB",
          "microblaze_0_local_memory/DLMB"
        ]
      },
      "axi_uartlite_0_UART": {
        "interface_ports": [
          "uart_0",
          "axi_uartlite_0/UART"
        ]
      },
      "microblaze_0_axi_periph_M07_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M07_AXI",
          "axi_uartlite_0/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M04_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M04_AXI",
          "AXI_to_native_FIFO_0/S00_AXI"
        ]
      },
      "axi_quad_spi_2_SPI_0": {
        "interface_ports": [
          "spi_2",
          "axi_quad_spi_2/SPI_0"
        ]
      },
      "microblaze_0_axi_periph_M06_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M06_AXI",
          "axi_quad_spi_2/AXI_LITE"
        ]
      },
      "microblaze_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M01_AXI",
          "axi_iic_0/S_AXI"
        ]
      },
      "axi_quad_spi_0_SPI_0": {
        "interface_ports": [
          "spi_0",
          "axi_quad_spi_0/SPI_0"
        ]
      },
      "microblaze_0_axi_periph_M09_AXI": {
        "interface_ports": [
          "PLLCFG_Command/S_AXI",
          "microblaze_0_axi_periph/M09_AXI"
        ]
      },
      "PLLCFG_Command_GPIO": {
        "interface_ports": [
          "pllcfg_cmd",
          "PLLCFG_Command/GPIO"
        ]
      },
      "PLL_RST_GPIO": {
        "interface_ports": [
          "pll_rst",
          "PLL_RST/GPIO"
        ]
      },
      "PLLCFG_Status_GPIO": {
        "interface_ports": [
          "pllcfg_stat",
          "PLLCFG_Status/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M11_AXI": {
        "interface_ports": [
          "clk_wiz_0/s_axi_lite",
          "microblaze_0_axi_periph/M11_AXI"
        ]
      },
      "microblaze_0_axi_periph_M13_AXI": {
        "interface_ports": [
          "extm_0_axi_sel/S_AXI",
          "microblaze_0_axi_periph/M13_AXI"
        ]
      },
      "microblaze_0_axi_periph_M15_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M15_AXI",
          "smpl_cmp_stat/S_AXI"
        ]
      },
      "microblaze_0_axi_periph_M12_AXI": {
        "interface_ports": [
          "extm_0_axi",
          "microblaze_0_axi_periph/M12_AXI"
        ]
      },
      "smpl_cmp_cmd_GPIO": {
        "interface_ports": [
          "smpl_cmp_en",
          "smpl_cmp_cmd/GPIO"
        ]
      },
      "smpl_cmp_stat_GPIO": {
        "interface_ports": [
          "smpl_cmp_status",
          "smpl_cmp_stat/GPIO"
        ]
      },
      "microblaze_0_axi_periph_M14_AXI": {
        "interface_ports": [
          "microblaze_0_axi_periph/M14_AXI",
          "smpl_cmp_cmd/S_AXI"
        ]
      }
    },
    "nets": {
      "microblaze_0_intr": {
        "ports": [
          "microblaze_0_xlconcat/dout",
          "microblaze_0_axi_intc/intr"
        ]
      },
      "rst_Clk_100M_mb_reset": {
        "ports": [
          "rst_Clk_100M/mb_reset",
          "microblaze_0/Reset",
          "microblaze_0_axi_intc/processor_rst"
        ]
      },
      "rst_Clk_100M_bus_struct_reset": {
        "ports": [
          "rst_Clk_100M/bus_struct_reset",
          "microblaze_0_local_memory/SYS_Rst"
        ]
      },
      "rst_Clk_100M_peripheral_aresetn": {
        "ports": [
          "rst_Clk_100M/peripheral_aresetn",
          "microblaze_0_axi_periph/ARESETN",
          "microblaze_0_axi_periph/S00_ARESETN",
          "microblaze_0_axi_periph/M00_ARESETN",
          "microblaze_0_axi_intc/s_axi_aresetn",
          "axi_iic_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M01_ARESETN",
          "axi_quad_spi_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M02_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M03_ARESETN",
          "AXI_to_native_FIFO_0/s00_axi_aresetn",
          "microblaze_0_axi_periph/M04_ARESETN",
          "axi_quad_spi_1/s_axi_aresetn",
          "microblaze_0_axi_periph/M05_ARESETN",
          "axi_quad_spi_2/s_axi_aresetn",
          "microblaze_0_axi_periph/M06_ARESETN",
          "axi_uartlite_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M07_ARESETN",
          "PLLCFG_Status/s_axi_aresetn",
          "PLLCFG_Command/s_axi_aresetn",
          "PLL_RST/s_axi_aresetn",
          "microblaze_0_axi_periph/M08_ARESETN",
          "microblaze_0_axi_periph/M09_ARESETN",
          "microblaze_0_axi_periph/M10_ARESETN",
          "clk_wiz_0/s_axi_aresetn",
          "microblaze_0_axi_periph/M11_ARESETN",
          "microblaze_0_axi_periph/M12_ARESETN",
          "microblaze_0_axi_periph/M13_ARESETN",
          "extm_0_axi_sel/s_axi_aresetn",
          "extm_axi_resetn_out",
          "smpl_cmp_cmd/s_axi_aresetn",
          "smpl_cmp_stat/s_axi_aresetn",
          "microblaze_0_axi_periph/M14_ARESETN",
          "microblaze_0_axi_periph/M15_ARESETN"
        ]
      },
      "mdm_1_debug_sys_rst": {
        "ports": [
          "mdm_1/Debug_SYS_Rst",
          "rst_Clk_100M/mb_debug_sys_rst"
        ]
      },
      "reset_rtl_0_1": {
        "ports": [
          "reset_n",
          "rst_Clk_100M/ext_reset_in"
        ]
      },
      "axi_iic_0_iic2intc_irpt": {
        "ports": [
          "axi_iic_0/iic2intc_irpt",
          "microblaze_0_xlconcat/In0"
        ]
      },
      "axi_quad_spi_0_ip2intc_irpt": {
        "ports": [
          "axi_quad_spi_0/ip2intc_irpt",
          "microblaze_0_xlconcat/In1"
        ]
      },
      "AXI_to_native_FIFO_0_M_NATIVE_WRITE_ACLR": {
        "ports": [
          "AXI_to_native_FIFO_0/M_NATIVE_WRITE_ACLR",
          "fifo_write_0_aclr"
        ]
      },
      "axi_uartlite_0_interrupt": {
        "ports": [
          "axi_uartlite_0/interrupt",
          "microblaze_0_xlconcat/In2"
        ]
      },
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "pll_c0"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "pll_locked"
        ]
      },
      "clk_wiz_0_clk_out2": {
        "ports": [
          "clk_wiz_0/clk_out2",
          "pll_c1"
        ]
      },
      "microblaze_0_Clk": {
        "ports": [
          "Clk",
          "microblaze_0/Clk",
          "microblaze_0_axi_periph/ACLK",
          "microblaze_0_axi_periph/S00_ACLK",
          "microblaze_0_axi_periph/M00_ACLK",
          "microblaze_0_axi_intc/s_axi_aclk",
          "microblaze_0_axi_intc/processor_clk",
          "microblaze_0_local_memory/Clk",
          "rst_Clk_100M/slowest_sync_clk",
          "axi_iic_0/s_axi_aclk",
          "microblaze_0_axi_periph/M01_ACLK",
          "axi_quad_spi_0/s_axi_aclk",
          "microblaze_0_axi_periph/M02_ACLK",
          "axi_quad_spi_0/ext_spi_clk",
          "axi_gpio_0/s_axi_aclk",
          "microblaze_0_axi_periph/M03_ACLK",
          "AXI_to_native_FIFO_0/s00_axi_aclk",
          "microblaze_0_axi_periph/M04_ACLK",
          "axi_quad_spi_1/s_axi_aclk",
          "microblaze_0_axi_periph/M05_ACLK",
          "axi_quad_spi_1/ext_spi_clk",
          "axi_quad_spi_2/s_axi_aclk",
          "microblaze_0_axi_periph/M06_ACLK",
          "axi_quad_spi_2/ext_spi_clk",
          "axi_uartlite_0/s_axi_aclk",
          "microblaze_0_axi_periph/M07_ACLK",
          "PLLCFG_Status/s_axi_aclk",
          "PLLCFG_Command/s_axi_aclk",
          "PLL_RST/s_axi_aclk",
          "microblaze_0_axi_periph/M08_ACLK",
          "microblaze_0_axi_periph/M09_ACLK",
          "microblaze_0_axi_periph/M10_ACLK",
          "clk_wiz_0/s_axi_aclk",
          "microblaze_0_axi_periph/M11_ACLK",
          "microblaze_0_axi_periph/M12_ACLK",
          "clk_wiz_0/clk_in1",
          "microblaze_0_axi_periph/M13_ACLK",
          "extm_0_axi_sel/s_axi_aclk",
          "smpl_cmp_stat/s_axi_aclk",
          "smpl_cmp_cmd/s_axi_aclk",
          "microblaze_0_axi_periph/M14_ACLK",
          "microblaze_0_axi_periph/M15_ACLK"
        ]
      }
    },
    "addressing": {
      "/": {
        "memory_maps": {
          "extm_0_axi": {
            "address_blocks": {
              "Reg": {
                "base_address": "0",
                "range": "64K",
                "width": "32",
                "usage": "register"
              }
            }
          }
        }
      },
      "/microblaze_0": {
        "address_spaces": {
          "Data": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_AXI_to_native_FIFO_0_S00_AXI_reg": {
                "address_block": "/AXI_to_native_FIFO_0/S00_AXI/S00_AXI_reg",
                "offset": "0x44A10000",
                "range": "64K"
              },
              "SEG_EXTM0_AXI_Reg": {
                "address_block": "/extm_0_axi/Reg",
                "offset": "0x44A50000",
                "range": "64K"
              },
              "SEG_PLLCFG_Command_Reg": {
                "address_block": "/PLLCFG_Command/S_AXI/Reg",
                "offset": "0x40010000",
                "range": "64K"
              },
              "SEG_PLLCFG_Status_Reg": {
                "address_block": "/PLLCFG_Status/S_AXI/Reg",
                "offset": "0x40020000",
                "range": "64K"
              },
              "SEG_PLL_RST_Reg": {
                "address_block": "/PLL_RST/S_AXI/Reg",
                "offset": "0x40030000",
                "range": "64K"
              },
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              },
              "SEG_axi_iic_0_Reg": {
                "address_block": "/axi_iic_0/S_AXI/Reg",
                "offset": "0x40800000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_0_Reg": {
                "address_block": "/axi_quad_spi_0/AXI_LITE/Reg",
                "offset": "0x44A00000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_1_Reg": {
                "address_block": "/axi_quad_spi_1/AXI_LITE/Reg",
                "offset": "0x44A20000",
                "range": "64K"
              },
              "SEG_axi_quad_spi_2_Reg": {
                "address_block": "/axi_quad_spi_2/AXI_LITE/Reg",
                "offset": "0x44A30000",
                "range": "64K"
              },
              "SEG_axi_uartlite_0_Reg": {
                "address_block": "/axi_uartlite_0/S_AXI/Reg",
                "offset": "0x40600000",
                "range": "64K"
              },
              "SEG_clk_wiz_0_Reg": {
                "address_block": "/clk_wiz_0/s_axi_lite/Reg",
                "offset": "0x44A40000",
                "range": "64K"
              },
              "SEG_dlmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/dlmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              },
              "SEG_extm_0_axi_sel_Reg": {
                "address_block": "/extm_0_axi_sel/S_AXI/Reg",
                "offset": "0x40040000",
                "range": "64K"
              },
              "SEG_microblaze_0_axi_intc_Reg": {
                "address_block": "/microblaze_0_axi_intc/S_AXI/Reg",
                "offset": "0x41200000",
                "range": "64K"
              },
              "SEG_smpl_cmp_cmd_Reg": {
                "address_block": "/smpl_cmp_cmd/S_AXI/Reg",
                "offset": "0x40050000",
                "range": "64K"
              },
              "SEG_smpl_cmp_stat_Reg": {
                "address_block": "/smpl_cmp_stat/S_AXI/Reg",
                "offset": "0x40060000",
                "range": "64K"
              }
            }
          },
          "Instruction": {
            "range": "4G",
            "width": "32",
            "segments": {
              "SEG_ilmb_bram_if_cntlr_Mem": {
                "address_block": "/microblaze_0_local_memory/ilmb_bram_if_cntlr/SLMB/Mem",
                "offset": "0x00000000",
                "range": "32K"
              }
            }
          }
        }
      }
    }
  }
}