<!DOCTYPE html>
<html>
<head>
	<meta charset="UTF-8"/>
	<link rel="stylesheet" type="text/css" href="style.css"/>
	<title>FSINCOS—Sine and Cosine</title>
</head>
<body>
<h1 id="fsincos-sine-and-cosine">FSINCOS—Sine and Cosine</h1>
<table>
<tr>
	<td>Opcode</td>
	<td>Instruction</td>
	<td>64-Bit Mode</td>
	<td>Compat/Leg Mode</td>
	<td>Description</td>
</tr>
<tr>
	<td>D9 FB</td>
	<td>FSINCOS</td>
	<td>Valid</td>
	<td>Valid</td>
	<td>Compute the sine and cosine of ST(0); replace ST(0) with the sine, and push the cosine onto the register stack.</td>
</tr>
</table>
<h2 id="description">Description</h2>
<p>Computes both the sine and the cosine of the source operand in register ST(0), stores the sine in ST(0), and pushes the cosine onto the top of the FPU register stack. (This instruction is faster than executing the FSIN and FCOS instructions in succession.)The source operand must be given in radians and must be within the range −263 to +263. The following table shows the results obtained when taking the sine and cosine of various classes of numbers, assuming that underflow does not occur.</p><table>
<tr>
	<td>Table 3-46.</td>
	<td>FSINCOS Results DEST ST(0) Sine − ∞− 1 to + 1− 0+ 0− 1 to + 1+ ∞NaN</td>
</tr>
</table>
<p class="notes">Notes: F Means finite floating-point value. * Indicates floating-point invalid-arithmetic-operand (#IA) exception.</p><p>If the source operand is outside the acceptable range, the C2 flag in the FPU status word is set, and the value in register ST(0) remains unchanged. The instruction does not raise an exception when the source operand is out of range. It is up to the program to check the C2 flag for out-of-range conditions. Source values outside the range −263 to +263 can be reduced to the range of the instruction by subtracting an appropriate integer multiple of 2π or by using the FPREM instruction with a divisor of 2π. See the section titled “Pi” in Chapter 8 of the Intel® 64 and IA-32Architectures Software Developer’s Manual, Volume 1, for a discussion of the proper value to use for π in performing such reductions.</p><p>This instruction’s operation is the same in non-64-bit modes and 64-bit mode.</p><h2 id="operation">Operation</h2>
<pre>IF ST(0) < 263
  THEN
     C2 ← 0;
     TEMP ← cosine(ST(0));
     ST(0) ← sine(ST(0));
     TOP ← TOP − 1;
     ST(0) ← TEMP;
  ELSE (* Source operand out of range *)
     C2 ← 1;
FI;
</pre><h2 id="fpu-flags-affected">FPU Flags Affected</h2>
<table>
<tr>
	<td>C1</td>
	<td>Set to 0 if stack underflow occurred; set to 1 of stack overflow occurs. Set if result was rounded up; cleared otherwise.</td>
</tr>
<tr>
	<td>C2</td>
	<td>Set to 1 if outside range (−263 < source operand < +263); otherwise, set to 0.</td>
</tr>
<tr>
	<td>C0, C3</td>
	<td>Undefined.</td>
</tr>
</table>
<h2 id="floating-point-exceptions">Floating-Point Exceptions</h2>
<table>
<tr>
	<td>#IS</td>
	<td>Stack underflow or overflow occurred.</td>
</tr>
<tr>
	<td>#IA</td>
	<td>Source operand is an SNaN value, ∞, or unsupported format.</td>
</tr>
<tr>
	<td>#D</td>
	<td>Source operand is a denormal value.</td>
</tr>
<tr>
	<td>#U</td>
	<td>Result is too small for destination format.</td>
</tr>
<tr>
	<td>#P</td>
	<td>Value cannot be represented exactly in destination format.</td>
</tr>
</table>
<h2 id="protected-mode-exceptions">Protected Mode Exceptions</h2>
<table>
<tr>
	<td>#NM</td>
	<td>CR0.EM[bit 2] or CR0.TS[bit 3] = 1.</td>
</tr>
<tr>
	<td>#MF</td>
	<td>If there is a pending x87 FPU exception.</td>
</tr>
<tr>
	<td>#UD</td>
	<td>If the LOCK prefix is used.</td>
</tr>
</table>
<h2 id="real-address-mode-exceptions">Real-Address Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p><h2 id="virtual-8086-mode-exceptions">Virtual-8086 Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p><h2 id="compatibility-mode-exceptions">Compatibility Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p><h2 id="64-bit-mode-exceptions">64-Bit Mode Exceptions</h2>
<p>Same exceptions as in protected mode.</p></body>
</html>
