
FlightSoftware_f.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008528  080002a0  080002a0  000102a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000100  080087c8  080087c8  000187c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080088c8  080088c8  000188c8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080088d0  080088d0  000188d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  080088d4  080088d4  000188d4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000078  24000000  080088d8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00004208  24000078  08008950  00020078  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  24004280  08008950  00024280  2**0
                  ALLOC
  9 .ARM.attributes 0000002e  00000000  00000000  00020078  2**0
                  CONTENTS, READONLY
 10 .debug_info   00021816  00000000  00000000  000200a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000039f9  00000000  00000000  000418bc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001800  00000000  00000000  000452b8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_ranges 00001698  00000000  00000000  00046ab8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00039a52  00000000  00000000  00048150  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001ed11  00000000  00000000  00081ba2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0016d076  00000000  00000000  000a08b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000050  00000000  00000000  0020d929  2**0
                  CONTENTS, READONLY
 18 .debug_frame  000068f4  00000000  00000000  0020d97c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080002a0 <__do_global_dtors_aux>:
 80002a0:	b510      	push	{r4, lr}
 80002a2:	4c05      	ldr	r4, [pc, #20]	; (80002b8 <__do_global_dtors_aux+0x18>)
 80002a4:	7823      	ldrb	r3, [r4, #0]
 80002a6:	b933      	cbnz	r3, 80002b6 <__do_global_dtors_aux+0x16>
 80002a8:	4b04      	ldr	r3, [pc, #16]	; (80002bc <__do_global_dtors_aux+0x1c>)
 80002aa:	b113      	cbz	r3, 80002b2 <__do_global_dtors_aux+0x12>
 80002ac:	4804      	ldr	r0, [pc, #16]	; (80002c0 <__do_global_dtors_aux+0x20>)
 80002ae:	f3af 8000 	nop.w
 80002b2:	2301      	movs	r3, #1
 80002b4:	7023      	strb	r3, [r4, #0]
 80002b6:	bd10      	pop	{r4, pc}
 80002b8:	24000078 	.word	0x24000078
 80002bc:	00000000 	.word	0x00000000
 80002c0:	080087b0 	.word	0x080087b0

080002c4 <frame_dummy>:
 80002c4:	b508      	push	{r3, lr}
 80002c6:	4b03      	ldr	r3, [pc, #12]	; (80002d4 <frame_dummy+0x10>)
 80002c8:	b11b      	cbz	r3, 80002d2 <frame_dummy+0xe>
 80002ca:	4903      	ldr	r1, [pc, #12]	; (80002d8 <frame_dummy+0x14>)
 80002cc:	4803      	ldr	r0, [pc, #12]	; (80002dc <frame_dummy+0x18>)
 80002ce:	f3af 8000 	nop.w
 80002d2:	bd08      	pop	{r3, pc}
 80002d4:	00000000 	.word	0x00000000
 80002d8:	2400007c 	.word	0x2400007c
 80002dc:	080087b0 	.word	0x080087b0

080002e0 <__aeabi_uldivmod>:
 80002e0:	b953      	cbnz	r3, 80002f8 <__aeabi_uldivmod+0x18>
 80002e2:	b94a      	cbnz	r2, 80002f8 <__aeabi_uldivmod+0x18>
 80002e4:	2900      	cmp	r1, #0
 80002e6:	bf08      	it	eq
 80002e8:	2800      	cmpeq	r0, #0
 80002ea:	bf1c      	itt	ne
 80002ec:	f04f 31ff 	movne.w	r1, #4294967295
 80002f0:	f04f 30ff 	movne.w	r0, #4294967295
 80002f4:	f000 b974 	b.w	80005e0 <__aeabi_idiv0>
 80002f8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002fc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000300:	f000 f806 	bl	8000310 <__udivmoddi4>
 8000304:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000308:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800030c:	b004      	add	sp, #16
 800030e:	4770      	bx	lr

08000310 <__udivmoddi4>:
 8000310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000314:	9d08      	ldr	r5, [sp, #32]
 8000316:	4604      	mov	r4, r0
 8000318:	468e      	mov	lr, r1
 800031a:	2b00      	cmp	r3, #0
 800031c:	d14d      	bne.n	80003ba <__udivmoddi4+0xaa>
 800031e:	428a      	cmp	r2, r1
 8000320:	4694      	mov	ip, r2
 8000322:	d969      	bls.n	80003f8 <__udivmoddi4+0xe8>
 8000324:	fab2 f282 	clz	r2, r2
 8000328:	b152      	cbz	r2, 8000340 <__udivmoddi4+0x30>
 800032a:	fa01 f302 	lsl.w	r3, r1, r2
 800032e:	f1c2 0120 	rsb	r1, r2, #32
 8000332:	fa20 f101 	lsr.w	r1, r0, r1
 8000336:	fa0c fc02 	lsl.w	ip, ip, r2
 800033a:	ea41 0e03 	orr.w	lr, r1, r3
 800033e:	4094      	lsls	r4, r2
 8000340:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000344:	0c21      	lsrs	r1, r4, #16
 8000346:	fbbe f6f8 	udiv	r6, lr, r8
 800034a:	fa1f f78c 	uxth.w	r7, ip
 800034e:	fb08 e316 	mls	r3, r8, r6, lr
 8000352:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000356:	fb06 f107 	mul.w	r1, r6, r7
 800035a:	4299      	cmp	r1, r3
 800035c:	d90a      	bls.n	8000374 <__udivmoddi4+0x64>
 800035e:	eb1c 0303 	adds.w	r3, ip, r3
 8000362:	f106 30ff 	add.w	r0, r6, #4294967295
 8000366:	f080 811f 	bcs.w	80005a8 <__udivmoddi4+0x298>
 800036a:	4299      	cmp	r1, r3
 800036c:	f240 811c 	bls.w	80005a8 <__udivmoddi4+0x298>
 8000370:	3e02      	subs	r6, #2
 8000372:	4463      	add	r3, ip
 8000374:	1a5b      	subs	r3, r3, r1
 8000376:	b2a4      	uxth	r4, r4
 8000378:	fbb3 f0f8 	udiv	r0, r3, r8
 800037c:	fb08 3310 	mls	r3, r8, r0, r3
 8000380:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000384:	fb00 f707 	mul.w	r7, r0, r7
 8000388:	42a7      	cmp	r7, r4
 800038a:	d90a      	bls.n	80003a2 <__udivmoddi4+0x92>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 33ff 	add.w	r3, r0, #4294967295
 8000394:	f080 810a 	bcs.w	80005ac <__udivmoddi4+0x29c>
 8000398:	42a7      	cmp	r7, r4
 800039a:	f240 8107 	bls.w	80005ac <__udivmoddi4+0x29c>
 800039e:	4464      	add	r4, ip
 80003a0:	3802      	subs	r0, #2
 80003a2:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003a6:	1be4      	subs	r4, r4, r7
 80003a8:	2600      	movs	r6, #0
 80003aa:	b11d      	cbz	r5, 80003b4 <__udivmoddi4+0xa4>
 80003ac:	40d4      	lsrs	r4, r2
 80003ae:	2300      	movs	r3, #0
 80003b0:	e9c5 4300 	strd	r4, r3, [r5]
 80003b4:	4631      	mov	r1, r6
 80003b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ba:	428b      	cmp	r3, r1
 80003bc:	d909      	bls.n	80003d2 <__udivmoddi4+0xc2>
 80003be:	2d00      	cmp	r5, #0
 80003c0:	f000 80ef 	beq.w	80005a2 <__udivmoddi4+0x292>
 80003c4:	2600      	movs	r6, #0
 80003c6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ca:	4630      	mov	r0, r6
 80003cc:	4631      	mov	r1, r6
 80003ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003d2:	fab3 f683 	clz	r6, r3
 80003d6:	2e00      	cmp	r6, #0
 80003d8:	d14a      	bne.n	8000470 <__udivmoddi4+0x160>
 80003da:	428b      	cmp	r3, r1
 80003dc:	d302      	bcc.n	80003e4 <__udivmoddi4+0xd4>
 80003de:	4282      	cmp	r2, r0
 80003e0:	f200 80f9 	bhi.w	80005d6 <__udivmoddi4+0x2c6>
 80003e4:	1a84      	subs	r4, r0, r2
 80003e6:	eb61 0303 	sbc.w	r3, r1, r3
 80003ea:	2001      	movs	r0, #1
 80003ec:	469e      	mov	lr, r3
 80003ee:	2d00      	cmp	r5, #0
 80003f0:	d0e0      	beq.n	80003b4 <__udivmoddi4+0xa4>
 80003f2:	e9c5 4e00 	strd	r4, lr, [r5]
 80003f6:	e7dd      	b.n	80003b4 <__udivmoddi4+0xa4>
 80003f8:	b902      	cbnz	r2, 80003fc <__udivmoddi4+0xec>
 80003fa:	deff      	udf	#255	; 0xff
 80003fc:	fab2 f282 	clz	r2, r2
 8000400:	2a00      	cmp	r2, #0
 8000402:	f040 8092 	bne.w	800052a <__udivmoddi4+0x21a>
 8000406:	eba1 010c 	sub.w	r1, r1, ip
 800040a:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800040e:	fa1f fe8c 	uxth.w	lr, ip
 8000412:	2601      	movs	r6, #1
 8000414:	0c20      	lsrs	r0, r4, #16
 8000416:	fbb1 f3f7 	udiv	r3, r1, r7
 800041a:	fb07 1113 	mls	r1, r7, r3, r1
 800041e:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000422:	fb0e f003 	mul.w	r0, lr, r3
 8000426:	4288      	cmp	r0, r1
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x12c>
 800042a:	eb1c 0101 	adds.w	r1, ip, r1
 800042e:	f103 38ff 	add.w	r8, r3, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x12a>
 8000434:	4288      	cmp	r0, r1
 8000436:	f200 80cb 	bhi.w	80005d0 <__udivmoddi4+0x2c0>
 800043a:	4643      	mov	r3, r8
 800043c:	1a09      	subs	r1, r1, r0
 800043e:	b2a4      	uxth	r4, r4
 8000440:	fbb1 f0f7 	udiv	r0, r1, r7
 8000444:	fb07 1110 	mls	r1, r7, r0, r1
 8000448:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 800044c:	fb0e fe00 	mul.w	lr, lr, r0
 8000450:	45a6      	cmp	lr, r4
 8000452:	d908      	bls.n	8000466 <__udivmoddi4+0x156>
 8000454:	eb1c 0404 	adds.w	r4, ip, r4
 8000458:	f100 31ff 	add.w	r1, r0, #4294967295
 800045c:	d202      	bcs.n	8000464 <__udivmoddi4+0x154>
 800045e:	45a6      	cmp	lr, r4
 8000460:	f200 80bb 	bhi.w	80005da <__udivmoddi4+0x2ca>
 8000464:	4608      	mov	r0, r1
 8000466:	eba4 040e 	sub.w	r4, r4, lr
 800046a:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800046e:	e79c      	b.n	80003aa <__udivmoddi4+0x9a>
 8000470:	f1c6 0720 	rsb	r7, r6, #32
 8000474:	40b3      	lsls	r3, r6
 8000476:	fa22 fc07 	lsr.w	ip, r2, r7
 800047a:	ea4c 0c03 	orr.w	ip, ip, r3
 800047e:	fa20 f407 	lsr.w	r4, r0, r7
 8000482:	fa01 f306 	lsl.w	r3, r1, r6
 8000486:	431c      	orrs	r4, r3
 8000488:	40f9      	lsrs	r1, r7
 800048a:	ea4f 491c 	mov.w	r9, ip, lsr #16
 800048e:	fa00 f306 	lsl.w	r3, r0, r6
 8000492:	fbb1 f8f9 	udiv	r8, r1, r9
 8000496:	0c20      	lsrs	r0, r4, #16
 8000498:	fa1f fe8c 	uxth.w	lr, ip
 800049c:	fb09 1118 	mls	r1, r9, r8, r1
 80004a0:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 80004a4:	fb08 f00e 	mul.w	r0, r8, lr
 80004a8:	4288      	cmp	r0, r1
 80004aa:	fa02 f206 	lsl.w	r2, r2, r6
 80004ae:	d90b      	bls.n	80004c8 <__udivmoddi4+0x1b8>
 80004b0:	eb1c 0101 	adds.w	r1, ip, r1
 80004b4:	f108 3aff 	add.w	sl, r8, #4294967295
 80004b8:	f080 8088 	bcs.w	80005cc <__udivmoddi4+0x2bc>
 80004bc:	4288      	cmp	r0, r1
 80004be:	f240 8085 	bls.w	80005cc <__udivmoddi4+0x2bc>
 80004c2:	f1a8 0802 	sub.w	r8, r8, #2
 80004c6:	4461      	add	r1, ip
 80004c8:	1a09      	subs	r1, r1, r0
 80004ca:	b2a4      	uxth	r4, r4
 80004cc:	fbb1 f0f9 	udiv	r0, r1, r9
 80004d0:	fb09 1110 	mls	r1, r9, r0, r1
 80004d4:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80004d8:	fb00 fe0e 	mul.w	lr, r0, lr
 80004dc:	458e      	cmp	lr, r1
 80004de:	d908      	bls.n	80004f2 <__udivmoddi4+0x1e2>
 80004e0:	eb1c 0101 	adds.w	r1, ip, r1
 80004e4:	f100 34ff 	add.w	r4, r0, #4294967295
 80004e8:	d26c      	bcs.n	80005c4 <__udivmoddi4+0x2b4>
 80004ea:	458e      	cmp	lr, r1
 80004ec:	d96a      	bls.n	80005c4 <__udivmoddi4+0x2b4>
 80004ee:	3802      	subs	r0, #2
 80004f0:	4461      	add	r1, ip
 80004f2:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80004f6:	fba0 9402 	umull	r9, r4, r0, r2
 80004fa:	eba1 010e 	sub.w	r1, r1, lr
 80004fe:	42a1      	cmp	r1, r4
 8000500:	46c8      	mov	r8, r9
 8000502:	46a6      	mov	lr, r4
 8000504:	d356      	bcc.n	80005b4 <__udivmoddi4+0x2a4>
 8000506:	d053      	beq.n	80005b0 <__udivmoddi4+0x2a0>
 8000508:	b15d      	cbz	r5, 8000522 <__udivmoddi4+0x212>
 800050a:	ebb3 0208 	subs.w	r2, r3, r8
 800050e:	eb61 010e 	sbc.w	r1, r1, lr
 8000512:	fa01 f707 	lsl.w	r7, r1, r7
 8000516:	fa22 f306 	lsr.w	r3, r2, r6
 800051a:	40f1      	lsrs	r1, r6
 800051c:	431f      	orrs	r7, r3
 800051e:	e9c5 7100 	strd	r7, r1, [r5]
 8000522:	2600      	movs	r6, #0
 8000524:	4631      	mov	r1, r6
 8000526:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800052a:	f1c2 0320 	rsb	r3, r2, #32
 800052e:	40d8      	lsrs	r0, r3
 8000530:	fa0c fc02 	lsl.w	ip, ip, r2
 8000534:	fa21 f303 	lsr.w	r3, r1, r3
 8000538:	4091      	lsls	r1, r2
 800053a:	4301      	orrs	r1, r0
 800053c:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000540:	fa1f fe8c 	uxth.w	lr, ip
 8000544:	fbb3 f0f7 	udiv	r0, r3, r7
 8000548:	fb07 3610 	mls	r6, r7, r0, r3
 800054c:	0c0b      	lsrs	r3, r1, #16
 800054e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000552:	fb00 f60e 	mul.w	r6, r0, lr
 8000556:	429e      	cmp	r6, r3
 8000558:	fa04 f402 	lsl.w	r4, r4, r2
 800055c:	d908      	bls.n	8000570 <__udivmoddi4+0x260>
 800055e:	eb1c 0303 	adds.w	r3, ip, r3
 8000562:	f100 38ff 	add.w	r8, r0, #4294967295
 8000566:	d22f      	bcs.n	80005c8 <__udivmoddi4+0x2b8>
 8000568:	429e      	cmp	r6, r3
 800056a:	d92d      	bls.n	80005c8 <__udivmoddi4+0x2b8>
 800056c:	3802      	subs	r0, #2
 800056e:	4463      	add	r3, ip
 8000570:	1b9b      	subs	r3, r3, r6
 8000572:	b289      	uxth	r1, r1
 8000574:	fbb3 f6f7 	udiv	r6, r3, r7
 8000578:	fb07 3316 	mls	r3, r7, r6, r3
 800057c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000580:	fb06 f30e 	mul.w	r3, r6, lr
 8000584:	428b      	cmp	r3, r1
 8000586:	d908      	bls.n	800059a <__udivmoddi4+0x28a>
 8000588:	eb1c 0101 	adds.w	r1, ip, r1
 800058c:	f106 38ff 	add.w	r8, r6, #4294967295
 8000590:	d216      	bcs.n	80005c0 <__udivmoddi4+0x2b0>
 8000592:	428b      	cmp	r3, r1
 8000594:	d914      	bls.n	80005c0 <__udivmoddi4+0x2b0>
 8000596:	3e02      	subs	r6, #2
 8000598:	4461      	add	r1, ip
 800059a:	1ac9      	subs	r1, r1, r3
 800059c:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 80005a0:	e738      	b.n	8000414 <__udivmoddi4+0x104>
 80005a2:	462e      	mov	r6, r5
 80005a4:	4628      	mov	r0, r5
 80005a6:	e705      	b.n	80003b4 <__udivmoddi4+0xa4>
 80005a8:	4606      	mov	r6, r0
 80005aa:	e6e3      	b.n	8000374 <__udivmoddi4+0x64>
 80005ac:	4618      	mov	r0, r3
 80005ae:	e6f8      	b.n	80003a2 <__udivmoddi4+0x92>
 80005b0:	454b      	cmp	r3, r9
 80005b2:	d2a9      	bcs.n	8000508 <__udivmoddi4+0x1f8>
 80005b4:	ebb9 0802 	subs.w	r8, r9, r2
 80005b8:	eb64 0e0c 	sbc.w	lr, r4, ip
 80005bc:	3801      	subs	r0, #1
 80005be:	e7a3      	b.n	8000508 <__udivmoddi4+0x1f8>
 80005c0:	4646      	mov	r6, r8
 80005c2:	e7ea      	b.n	800059a <__udivmoddi4+0x28a>
 80005c4:	4620      	mov	r0, r4
 80005c6:	e794      	b.n	80004f2 <__udivmoddi4+0x1e2>
 80005c8:	4640      	mov	r0, r8
 80005ca:	e7d1      	b.n	8000570 <__udivmoddi4+0x260>
 80005cc:	46d0      	mov	r8, sl
 80005ce:	e77b      	b.n	80004c8 <__udivmoddi4+0x1b8>
 80005d0:	3b02      	subs	r3, #2
 80005d2:	4461      	add	r1, ip
 80005d4:	e732      	b.n	800043c <__udivmoddi4+0x12c>
 80005d6:	4630      	mov	r0, r6
 80005d8:	e709      	b.n	80003ee <__udivmoddi4+0xde>
 80005da:	4464      	add	r4, ip
 80005dc:	3802      	subs	r0, #2
 80005de:	e742      	b.n	8000466 <__udivmoddi4+0x156>

080005e0 <__aeabi_idiv0>:
 80005e0:	4770      	bx	lr
 80005e2:	bf00      	nop

080005e4 <fill_calibration_params>:


#include "BMP388.h"
#include <math.h>

void fill_calibration_params(struct BMP388_calib_data *calib_data, uint8_t *buffer) {
 80005e4:	b480      	push	{r7}
 80005e6:	b083      	sub	sp, #12
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
 80005ec:	6039      	str	r1, [r7, #0]
	// Assign buffer values to NVM_PARAMs
	        calib_data->NVM_PAR_T1 = (uint16_t)((buffer[1] << 8)|buffer[0]);
 80005ee:	683b      	ldr	r3, [r7, #0]
 80005f0:	3301      	adds	r3, #1
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	021b      	lsls	r3, r3, #8
 80005f6:	b21a      	sxth	r2, r3
 80005f8:	683b      	ldr	r3, [r7, #0]
 80005fa:	781b      	ldrb	r3, [r3, #0]
 80005fc:	b21b      	sxth	r3, r3
 80005fe:	4313      	orrs	r3, r2
 8000600:	b21b      	sxth	r3, r3
 8000602:	b29a      	uxth	r2, r3
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	801a      	strh	r2, [r3, #0]
	        calib_data->NVM_PAR_T2 = (uint16_t)((buffer[3] << 8)|buffer[2]);
 8000608:	683b      	ldr	r3, [r7, #0]
 800060a:	3303      	adds	r3, #3
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	021b      	lsls	r3, r3, #8
 8000610:	b21a      	sxth	r2, r3
 8000612:	683b      	ldr	r3, [r7, #0]
 8000614:	3302      	adds	r3, #2
 8000616:	781b      	ldrb	r3, [r3, #0]
 8000618:	b21b      	sxth	r3, r3
 800061a:	4313      	orrs	r3, r2
 800061c:	b21b      	sxth	r3, r3
 800061e:	b29a      	uxth	r2, r3
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	805a      	strh	r2, [r3, #2]
	        calib_data->NVM_PAR_T3 = (int8_t)(buffer[4]);
 8000624:	683b      	ldr	r3, [r7, #0]
 8000626:	3304      	adds	r3, #4
 8000628:	781b      	ldrb	r3, [r3, #0]
 800062a:	b25a      	sxtb	r2, r3
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	711a      	strb	r2, [r3, #4]

	        calib_data->NVM_PAR_P1 =    (int16_t)((buffer[6] << 8)|buffer[5]);
 8000630:	683b      	ldr	r3, [r7, #0]
 8000632:	3306      	adds	r3, #6
 8000634:	781b      	ldrb	r3, [r3, #0]
 8000636:	021b      	lsls	r3, r3, #8
 8000638:	b21a      	sxth	r2, r3
 800063a:	683b      	ldr	r3, [r7, #0]
 800063c:	3305      	adds	r3, #5
 800063e:	781b      	ldrb	r3, [r3, #0]
 8000640:	b21b      	sxth	r3, r3
 8000642:	4313      	orrs	r3, r2
 8000644:	b21a      	sxth	r2, r3
 8000646:	687b      	ldr	r3, [r7, #4]
 8000648:	80da      	strh	r2, [r3, #6]
	        calib_data->NVM_PAR_P2 =    (int16_t)((buffer[8] << 8)|buffer[7]);
 800064a:	683b      	ldr	r3, [r7, #0]
 800064c:	3308      	adds	r3, #8
 800064e:	781b      	ldrb	r3, [r3, #0]
 8000650:	021b      	lsls	r3, r3, #8
 8000652:	b21a      	sxth	r2, r3
 8000654:	683b      	ldr	r3, [r7, #0]
 8000656:	3307      	adds	r3, #7
 8000658:	781b      	ldrb	r3, [r3, #0]
 800065a:	b21b      	sxth	r3, r3
 800065c:	4313      	orrs	r3, r2
 800065e:	b21a      	sxth	r2, r3
 8000660:	687b      	ldr	r3, [r7, #4]
 8000662:	811a      	strh	r2, [r3, #8]
	        calib_data->NVM_PAR_P3 =    (int8_t)(buffer[9]);
 8000664:	683b      	ldr	r3, [r7, #0]
 8000666:	3309      	adds	r3, #9
 8000668:	781b      	ldrb	r3, [r3, #0]
 800066a:	b25a      	sxtb	r2, r3
 800066c:	687b      	ldr	r3, [r7, #4]
 800066e:	729a      	strb	r2, [r3, #10]
	        calib_data->NVM_PAR_P4 =    (int8_t)(buffer[10]);
 8000670:	683b      	ldr	r3, [r7, #0]
 8000672:	330a      	adds	r3, #10
 8000674:	781b      	ldrb	r3, [r3, #0]
 8000676:	b25a      	sxtb	r2, r3
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	72da      	strb	r2, [r3, #11]
	        calib_data->NVM_PAR_P5 =    (uint16_t)((buffer[12] << 8)|buffer[11]);
 800067c:	683b      	ldr	r3, [r7, #0]
 800067e:	330c      	adds	r3, #12
 8000680:	781b      	ldrb	r3, [r3, #0]
 8000682:	021b      	lsls	r3, r3, #8
 8000684:	b21a      	sxth	r2, r3
 8000686:	683b      	ldr	r3, [r7, #0]
 8000688:	330b      	adds	r3, #11
 800068a:	781b      	ldrb	r3, [r3, #0]
 800068c:	b21b      	sxth	r3, r3
 800068e:	4313      	orrs	r3, r2
 8000690:	b21b      	sxth	r3, r3
 8000692:	b29a      	uxth	r2, r3
 8000694:	687b      	ldr	r3, [r7, #4]
 8000696:	819a      	strh	r2, [r3, #12]
	        calib_data->NVM_PAR_P6 =    (uint16_t)((buffer[14] << 8)|buffer[13]);
 8000698:	683b      	ldr	r3, [r7, #0]
 800069a:	330e      	adds	r3, #14
 800069c:	781b      	ldrb	r3, [r3, #0]
 800069e:	021b      	lsls	r3, r3, #8
 80006a0:	b21a      	sxth	r2, r3
 80006a2:	683b      	ldr	r3, [r7, #0]
 80006a4:	330d      	adds	r3, #13
 80006a6:	781b      	ldrb	r3, [r3, #0]
 80006a8:	b21b      	sxth	r3, r3
 80006aa:	4313      	orrs	r3, r2
 80006ac:	b21b      	sxth	r3, r3
 80006ae:	b29a      	uxth	r2, r3
 80006b0:	687b      	ldr	r3, [r7, #4]
 80006b2:	81da      	strh	r2, [r3, #14]
	        calib_data->NVM_PAR_P7 =    (int8_t)(buffer[15]);
 80006b4:	683b      	ldr	r3, [r7, #0]
 80006b6:	330f      	adds	r3, #15
 80006b8:	781b      	ldrb	r3, [r3, #0]
 80006ba:	b25a      	sxtb	r2, r3
 80006bc:	687b      	ldr	r3, [r7, #4]
 80006be:	741a      	strb	r2, [r3, #16]
	        calib_data->NVM_PAR_P8 =    (int8_t)(buffer[16]);
 80006c0:	683b      	ldr	r3, [r7, #0]
 80006c2:	3310      	adds	r3, #16
 80006c4:	781b      	ldrb	r3, [r3, #0]
 80006c6:	b25a      	sxtb	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	745a      	strb	r2, [r3, #17]
	        calib_data->NVM_PAR_P9 =    (int16_t)((buffer[18] << 8)|buffer[17]);
 80006cc:	683b      	ldr	r3, [r7, #0]
 80006ce:	3312      	adds	r3, #18
 80006d0:	781b      	ldrb	r3, [r3, #0]
 80006d2:	021b      	lsls	r3, r3, #8
 80006d4:	b21a      	sxth	r2, r3
 80006d6:	683b      	ldr	r3, [r7, #0]
 80006d8:	3311      	adds	r3, #17
 80006da:	781b      	ldrb	r3, [r3, #0]
 80006dc:	b21b      	sxth	r3, r3
 80006de:	4313      	orrs	r3, r2
 80006e0:	b21a      	sxth	r2, r3
 80006e2:	687b      	ldr	r3, [r7, #4]
 80006e4:	825a      	strh	r2, [r3, #18]
	        calib_data->NVM_PAR_P10 =   (int8_t)(buffer[19]);
 80006e6:	683b      	ldr	r3, [r7, #0]
 80006e8:	3313      	adds	r3, #19
 80006ea:	781b      	ldrb	r3, [r3, #0]
 80006ec:	b25a      	sxtb	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	751a      	strb	r2, [r3, #20]
	        calib_data->NVM_PAR_P11 =   (int8_t)(buffer[20]);
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	3314      	adds	r3, #20
 80006f6:	781b      	ldrb	r3, [r3, #0]
 80006f8:	b25a      	sxtb	r2, r3
 80006fa:	687b      	ldr	r3, [r7, #4]
 80006fc:	755a      	strb	r2, [r3, #21]
}
 80006fe:	bf00      	nop
 8000700:	370c      	adds	r7, #12
 8000702:	46bd      	mov	sp, r7
 8000704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000708:	4770      	bx	lr
 800070a:	0000      	movs	r0, r0
 800070c:	0000      	movs	r0, r0
	...

08000710 <set_coeff>:

void set_coeff(struct BMP388_data *data, BMP388_calib *calib_data) {
 8000710:	b480      	push	{r7}
 8000712:	b083      	sub	sp, #12
 8000714:	af00      	add	r7, sp, #0
 8000716:	6078      	str	r0, [r7, #4]
 8000718:	6039      	str	r1, [r7, #0]
			data->PAR_T1 = calib_data->NVM_PAR_T1/pow(2.0,-8.0);
 800071a:	683b      	ldr	r3, [r7, #0]
 800071c:	881b      	ldrh	r3, [r3, #0]
 800071e:	ee07 3a90 	vmov	s15, r3
 8000722:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000726:	ed9f 5b72 	vldr	d5, [pc, #456]	; 80008f0 <set_coeff+0x1e0>
 800072a:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800072e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	edc3 7a00 	vstr	s15, [r3]
			data->PAR_T2 = calib_data->NVM_PAR_T2/pow(2.0,30.0);
 8000738:	683b      	ldr	r3, [r7, #0]
 800073a:	885b      	ldrh	r3, [r3, #2]
 800073c:	ee07 3a90 	vmov	s15, r3
 8000740:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000744:	ed9f 5b6c 	vldr	d5, [pc, #432]	; 80008f8 <set_coeff+0x1e8>
 8000748:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800074c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000750:	687b      	ldr	r3, [r7, #4]
 8000752:	edc3 7a01 	vstr	s15, [r3, #4]
			data->PAR_T3 = calib_data->NVM_PAR_T3/pow(2.0,48.0);
 8000756:	683b      	ldr	r3, [r7, #0]
 8000758:	f993 3004 	ldrsb.w	r3, [r3, #4]
 800075c:	ee07 3a90 	vmov	s15, r3
 8000760:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000764:	ed9f 5b66 	vldr	d5, [pc, #408]	; 8000900 <set_coeff+0x1f0>
 8000768:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800076c:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	edc3 7a02 	vstr	s15, [r3, #8]

			data->PAR_P1 = (calib_data->NVM_PAR_P1-pow(2.0, 14.0))/pow(2.0,20.0);
 8000776:	683b      	ldr	r3, [r7, #0]
 8000778:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800077c:	ee07 3a90 	vmov	s15, r3
 8000780:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8000784:	ed9f 6b60 	vldr	d6, [pc, #384]	; 8000908 <set_coeff+0x1f8>
 8000788:	ee37 6b46 	vsub.f64	d6, d7, d6
 800078c:	ed9f 5b60 	vldr	d5, [pc, #384]	; 8000910 <set_coeff+0x200>
 8000790:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000794:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000798:	687b      	ldr	r3, [r7, #4]
 800079a:	edc3 7a03 	vstr	s15, [r3, #12]
			data->PAR_P2 = (calib_data->NVM_PAR_P2-pow(2.0, 14.0))/pow(2.0,29.0);
 800079e:	683b      	ldr	r3, [r7, #0]
 80007a0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 80007a4:	ee07 3a90 	vmov	s15, r3
 80007a8:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 80007ac:	ed9f 6b56 	vldr	d6, [pc, #344]	; 8000908 <set_coeff+0x1f8>
 80007b0:	ee37 6b46 	vsub.f64	d6, d7, d6
 80007b4:	ed9f 5b58 	vldr	d5, [pc, #352]	; 8000918 <set_coeff+0x208>
 80007b8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007bc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	edc3 7a04 	vstr	s15, [r3, #16]
			data->PAR_P3 = (calib_data->NVM_PAR_P3)/pow(2.0,32.0);
 80007c6:	683b      	ldr	r3, [r7, #0]
 80007c8:	f993 300a 	ldrsb.w	r3, [r3, #10]
 80007cc:	ee07 3a90 	vmov	s15, r3
 80007d0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80007d4:	ed9f 5b52 	vldr	d5, [pc, #328]	; 8000920 <set_coeff+0x210>
 80007d8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007dc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	edc3 7a05 	vstr	s15, [r3, #20]
			data->PAR_P4 = (calib_data->NVM_PAR_P4)/pow(2.0,37.0);
 80007e6:	683b      	ldr	r3, [r7, #0]
 80007e8:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80007ec:	ee07 3a90 	vmov	s15, r3
 80007f0:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80007f4:	ed9f 5b4c 	vldr	d5, [pc, #304]	; 8000928 <set_coeff+0x218>
 80007f8:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80007fc:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	edc3 7a06 	vstr	s15, [r3, #24]
			data->PAR_P5 = (calib_data->NVM_PAR_P5)/pow(2.0,-3.0);
 8000806:	683b      	ldr	r3, [r7, #0]
 8000808:	899b      	ldrh	r3, [r3, #12]
 800080a:	ee07 3a90 	vmov	s15, r3
 800080e:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000812:	eeb4 5b00 	vmov.f64	d5, #64	; 0x3e000000  0.125
 8000816:	ee86 7b05 	vdiv.f64	d7, d6, d5
 800081a:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	edc3 7a07 	vstr	s15, [r3, #28]
			data->PAR_P6 = (calib_data->NVM_PAR_P6)/pow(2.0,6.0);
 8000824:	683b      	ldr	r3, [r7, #0]
 8000826:	89db      	ldrh	r3, [r3, #14]
 8000828:	ee07 3a90 	vmov	s15, r3
 800082c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000830:	ed9f 5b3f 	vldr	d5, [pc, #252]	; 8000930 <set_coeff+0x220>
 8000834:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000838:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800083c:	687b      	ldr	r3, [r7, #4]
 800083e:	edc3 7a08 	vstr	s15, [r3, #32]
			data->PAR_P7 = (calib_data->NVM_PAR_P7)/pow(2.0,8.0);
 8000842:	683b      	ldr	r3, [r7, #0]
 8000844:	f993 3010 	ldrsb.w	r3, [r3, #16]
 8000848:	ee07 3a90 	vmov	s15, r3
 800084c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000850:	ed9f 5b39 	vldr	d5, [pc, #228]	; 8000938 <set_coeff+0x228>
 8000854:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000858:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800085c:	687b      	ldr	r3, [r7, #4]
 800085e:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			data->PAR_P8 = (calib_data->NVM_PAR_P8)/pow(2.0,15.0);
 8000862:	683b      	ldr	r3, [r7, #0]
 8000864:	f993 3011 	ldrsb.w	r3, [r3, #17]
 8000868:	ee07 3a90 	vmov	s15, r3
 800086c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000870:	ed9f 5b33 	vldr	d5, [pc, #204]	; 8000940 <set_coeff+0x230>
 8000874:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000878:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			data->PAR_P9 = (calib_data->NVM_PAR_P9)/pow(2.0,48.0);
 8000882:	683b      	ldr	r3, [r7, #0]
 8000884:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8000888:	ee07 3a90 	vmov	s15, r3
 800088c:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 8000890:	ed9f 5b1b 	vldr	d5, [pc, #108]	; 8000900 <set_coeff+0x1f0>
 8000894:	ee86 7b05 	vdiv.f64	d7, d6, d5
 8000898:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	edc3 7a0b 	vstr	s15, [r3, #44]	; 0x2c
			data->PAR_P10 = (calib_data->NVM_PAR_P10)/pow(2.0,48.0);
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	f993 3014 	ldrsb.w	r3, [r3, #20]
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80008b0:	ed9f 5b13 	vldr	d5, [pc, #76]	; 8000900 <set_coeff+0x1f0>
 80008b4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008b8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008bc:	687b      	ldr	r3, [r7, #4]
 80008be:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
			data->PAR_P11 = (calib_data->NVM_PAR_P11)/pow(2.0,65.0);
 80008c2:	683b      	ldr	r3, [r7, #0]
 80008c4:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80008c8:	ee07 3a90 	vmov	s15, r3
 80008cc:	eeb8 6be7 	vcvt.f64.s32	d6, s15
 80008d0:	ed9f 5b1d 	vldr	d5, [pc, #116]	; 8000948 <set_coeff+0x238>
 80008d4:	ee86 7b05 	vdiv.f64	d7, d6, d5
 80008d8:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 80008dc:	687b      	ldr	r3, [r7, #4]
 80008de:	edc3 7a0d 	vstr	s15, [r3, #52]	; 0x34
}
 80008e2:	bf00      	nop
 80008e4:	370c      	adds	r7, #12
 80008e6:	46bd      	mov	sp, r7
 80008e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008ec:	4770      	bx	lr
 80008ee:	bf00      	nop
 80008f0:	00000000 	.word	0x00000000
 80008f4:	3f700000 	.word	0x3f700000
 80008f8:	00000000 	.word	0x00000000
 80008fc:	41d00000 	.word	0x41d00000
 8000900:	00000000 	.word	0x00000000
 8000904:	42f00000 	.word	0x42f00000
 8000908:	00000000 	.word	0x00000000
 800090c:	40d00000 	.word	0x40d00000
 8000910:	00000000 	.word	0x00000000
 8000914:	41300000 	.word	0x41300000
 8000918:	00000000 	.word	0x00000000
 800091c:	41c00000 	.word	0x41c00000
 8000920:	00000000 	.word	0x00000000
 8000924:	41f00000 	.word	0x41f00000
 8000928:	00000000 	.word	0x00000000
 800092c:	42400000 	.word	0x42400000
 8000930:	00000000 	.word	0x00000000
 8000934:	40500000 	.word	0x40500000
 8000938:	00000000 	.word	0x00000000
 800093c:	40700000 	.word	0x40700000
 8000940:	00000000 	.word	0x00000000
 8000944:	40e00000 	.word	0x40e00000
 8000948:	00000000 	.word	0x00000000
 800094c:	44000000 	.word	0x44000000

08000950 <get_compensated>:
void get_compensated(struct BMP388_sensor *sensor, I2C_HandleTypeDef* hi2c) {
 8000950:	b580      	push	{r7, lr}
 8000952:	b08c      	sub	sp, #48	; 0x30
 8000954:	af04      	add	r7, sp, #16
 8000956:	6078      	str	r0, [r7, #4]
 8000958:	6039      	str	r1, [r7, #0]
	 // Collect data  from registers
			uint8_t check = (0b11 << 5);
 800095a:	2360      	movs	r3, #96	; 0x60
 800095c:	77fb      	strb	r3, [r7, #31]
			uint8_t ready = 0;
 800095e:	2300      	movs	r3, #0
 8000960:	73fb      	strb	r3, [r7, #15]
			while ((ready & check) != check){
 8000962:	e00c      	b.n	800097e <get_compensated+0x2e>
				HAL_I2C_Mem_Read((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, STATUS, sizeof(uint8_t), &ready, 1, 100);
 8000964:	2364      	movs	r3, #100	; 0x64
 8000966:	9302      	str	r3, [sp, #8]
 8000968:	2301      	movs	r3, #1
 800096a:	9301      	str	r3, [sp, #4]
 800096c:	f107 030f 	add.w	r3, r7, #15
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	2301      	movs	r3, #1
 8000974:	2203      	movs	r2, #3
 8000976:	21ee      	movs	r1, #238	; 0xee
 8000978:	6838      	ldr	r0, [r7, #0]
 800097a:	f001 fc53 	bl	8002224 <HAL_I2C_Mem_Read>
			while ((ready & check) != check){
 800097e:	7bfa      	ldrb	r2, [r7, #15]
 8000980:	7ffb      	ldrb	r3, [r7, #31]
 8000982:	4013      	ands	r3, r2
 8000984:	b2db      	uxtb	r3, r3
 8000986:	7ffa      	ldrb	r2, [r7, #31]
 8000988:	429a      	cmp	r2, r3
 800098a:	d1eb      	bne.n	8000964 <get_compensated+0x14>
			}
			uint8_t temp[6];
			HAL_I2C_Mem_Read((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, PRESSURE_DATA, sizeof(uint8_t), (uint8_t *) temp, sizeof(temp), 100);
 800098c:	2364      	movs	r3, #100	; 0x64
 800098e:	9302      	str	r3, [sp, #8]
 8000990:	2306      	movs	r3, #6
 8000992:	9301      	str	r3, [sp, #4]
 8000994:	f107 0308 	add.w	r3, r7, #8
 8000998:	9300      	str	r3, [sp, #0]
 800099a:	2301      	movs	r3, #1
 800099c:	2204      	movs	r2, #4
 800099e:	21ee      	movs	r1, #238	; 0xee
 80009a0:	6838      	ldr	r0, [r7, #0]
 80009a2:	f001 fc3f 	bl	8002224 <HAL_I2C_Mem_Read>
	        uint32_t uncomp_temp = ((temp[5] << 16) | (temp[4] << 8) | temp[3]);
 80009a6:	7b7b      	ldrb	r3, [r7, #13]
 80009a8:	041a      	lsls	r2, r3, #16
 80009aa:	7b3b      	ldrb	r3, [r7, #12]
 80009ac:	021b      	lsls	r3, r3, #8
 80009ae:	4313      	orrs	r3, r2
 80009b0:	7afa      	ldrb	r2, [r7, #11]
 80009b2:	4313      	orrs	r3, r2
 80009b4:	61bb      	str	r3, [r7, #24]

	        float partial_data1;
	        float partial_data2;

	        partial_data1 = (float)(uncomp_temp - sensor->data.PAR_T1);
 80009b6:	69bb      	ldr	r3, [r7, #24]
 80009b8:	ee07 3a90 	vmov	s15, r3
 80009bc:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	edd3 7a07 	vldr	s15, [r3, #28]
 80009c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80009ca:	edc7 7a05 	vstr	s15, [r7, #20]
	        partial_data2 = (float)(partial_data1 * sensor->data.PAR_T2);
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	edd3 7a08 	vldr	s15, [r3, #32]
 80009d4:	ed97 7a05 	vldr	s14, [r7, #20]
 80009d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80009dc:	edc7 7a04 	vstr	s15, [r7, #16]
	        /*Update the compensated temperature in data structure since this is needed for
	        pressure calulation*/
	        sensor->data.T_LIN = partial_data2 + (partial_data1 * partial_data1) * sensor->data.PAR_T3;
 80009e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80009e4:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80009e8:	687b      	ldr	r3, [r7, #4]
 80009ea:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80009ee:	ee27 7a27 	vmul.f32	s14, s14, s15
 80009f2:	edd7 7a04 	vldr	s15, [r7, #16]
 80009f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
	        sensor->get_pressure_compensated(sensor, temp);
 8000a00:	687b      	ldr	r3, [r7, #4]
 8000a02:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8000a04:	f107 0208 	add.w	r2, r7, #8
 8000a08:	4611      	mov	r1, r2
 8000a0a:	6878      	ldr	r0, [r7, #4]
 8000a0c:	4798      	blx	r3

}
 8000a0e:	bf00      	nop
 8000a10:	3720      	adds	r7, #32
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}

08000a16 <get_pressure_compensated>:

void get_pressure_compensated(struct BMP388_sensor *sensor, uint8_t buffer []) {
 8000a16:	b480      	push	{r7}
 8000a18:	b08b      	sub	sp, #44	; 0x2c
 8000a1a:	af00      	add	r7, sp, #0
 8000a1c:	6078      	str	r0, [r7, #4]
 8000a1e:	6039      	str	r1, [r7, #0]
	// Collect Raw Value from Sensor
	        uint32_t uncomp_press = ((buffer[2] << 16) | (buffer[1] << 8) | buffer[0]);
 8000a20:	683b      	ldr	r3, [r7, #0]
 8000a22:	3302      	adds	r3, #2
 8000a24:	781b      	ldrb	r3, [r3, #0]
 8000a26:	041a      	lsls	r2, r3, #16
 8000a28:	683b      	ldr	r3, [r7, #0]
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	781b      	ldrb	r3, [r3, #0]
 8000a2e:	021b      	lsls	r3, r3, #8
 8000a30:	4313      	orrs	r3, r2
 8000a32:	683a      	ldr	r2, [r7, #0]
 8000a34:	7812      	ldrb	r2, [r2, #0]
 8000a36:	4313      	orrs	r3, r2
 8000a38:	627b      	str	r3, [r7, #36]	; 0x24
	        float partial_data4;
	        float partial_out1;
	        float partial_out2;
	        /*Calibration Data */

	        partial_data1 = sensor->data.PAR_P6 * sensor->data.T_LIN;
 8000a3a:	687b      	ldr	r3, [r7, #4]
 8000a3c:	ed93 7a0f 	vldr	s14, [r3, #60]	; 0x3c
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a4a:	edc7 7a08 	vstr	s15, [r7, #32]
	        partial_data2 = sensor->data.PAR_P7 * (sensor->data.T_LIN * sensor->data.T_LIN);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8000a5a:	687b      	ldr	r3, [r7, #4]
 8000a5c:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000a60:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a64:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a68:	edc7 7a07 	vstr	s15, [r7, #28]
	        partial_data3 = sensor->data.PAR_P8 * (sensor->data.T_LIN * sensor->data.T_LIN * sensor->data.T_LIN);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8000a72:	687b      	ldr	r3, [r7, #4]
 8000a74:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000a7e:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000a82:	687b      	ldr	r3, [r7, #4]
 8000a84:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000a88:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000a8c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a90:	edc7 7a06 	vstr	s15, [r7, #24]
	        partial_out1  = sensor->data.PAR_P5 + partial_data1 + partial_data2 + partial_data3;
 8000a94:	687b      	ldr	r3, [r7, #4]
 8000a96:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 8000a9a:	edd7 7a08 	vldr	s15, [r7, #32]
 8000a9e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000aa2:	edd7 7a07 	vldr	s15, [r7, #28]
 8000aa6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000aaa:	ed97 7a06 	vldr	s14, [r7, #24]
 8000aae:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000ab2:	edc7 7a05 	vstr	s15, [r7, #20]

	        partial_data1 = sensor->data.PAR_P2 * sensor->data.T_LIN;
 8000ab6:	687b      	ldr	r3, [r7, #4]
 8000ab8:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000ac2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ac6:	edc7 7a08 	vstr	s15, [r7, #32]
	        partial_data2 = sensor->data.PAR_P3 * (sensor->data.T_LIN * sensor->data.T_LIN);
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	ed93 7a0c 	vldr	s14, [r3, #48]	; 0x30
 8000ad0:	687b      	ldr	r3, [r7, #4]
 8000ad2:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000adc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000ae4:	edc7 7a07 	vstr	s15, [r7, #28]
	        partial_data3 = sensor->data.PAR_P4 * (sensor->data.T_LIN * sensor->data.T_LIN * sensor->data.T_LIN);
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	ed93 7a0d 	vldr	s14, [r3, #52]	; 0x34
 8000aee:	687b      	ldr	r3, [r7, #4]
 8000af0:	edd3 6a15 	vldr	s13, [r3, #84]	; 0x54
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000afa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000b04:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b08:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b0c:	edc7 7a06 	vstr	s15, [r7, #24]
	        partial_out2  = (float)uncomp_press *  (sensor->data.PAR_P1 + partial_data1 + partial_data2 + partial_data3);
 8000b10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b12:	ee07 3a90 	vmov	s15, r3
 8000b16:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	edd3 6a0a 	vldr	s13, [r3, #40]	; 0x28
 8000b20:	edd7 7a08 	vldr	s15, [r7, #32]
 8000b24:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000b28:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b2c:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8000b30:	edd7 7a06 	vldr	s15, [r7, #24]
 8000b34:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8000b38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b3c:	edc7 7a04 	vstr	s15, [r7, #16]

	        partial_data1 = (float)uncomp_press * (float)uncomp_press;
 8000b40:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b42:	ee07 3a90 	vmov	s15, r3
 8000b46:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b4c:	ee07 3a90 	vmov	s15, r3
 8000b50:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b58:	edc7 7a08 	vstr	s15, [r7, #32]
	        partial_data2 = sensor->data.PAR_P9 + sensor->data.PAR_P10 * sensor->data.T_LIN;
 8000b5c:	687b      	ldr	r3, [r7, #4]
 8000b5e:	ed93 7a12 	vldr	s14, [r3, #72]	; 0x48
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	edd3 6a13 	vldr	s13, [r3, #76]	; 0x4c
 8000b68:	687b      	ldr	r3, [r7, #4]
 8000b6a:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8000b6e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8000b72:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000b76:	edc7 7a07 	vstr	s15, [r7, #28]
	        partial_data3 = partial_data1 * partial_data2;
 8000b7a:	ed97 7a08 	vldr	s14, [r7, #32]
 8000b7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000b82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000b86:	edc7 7a06 	vstr	s15, [r7, #24]
	        partial_data4 = partial_data3 + ((float)uncomp_press * (float)uncomp_press * (float)uncomp_press) * sensor->data.PAR_P11;
 8000b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b8c:	ee07 3a90 	vmov	s15, r3
 8000b90:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b96:	ee07 3a90 	vmov	s15, r3
 8000b9a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000ba2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ba4:	ee07 3a90 	vmov	s15, r3
 8000ba8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000bac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000bb0:	687b      	ldr	r3, [r7, #4]
 8000bb2:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8000bb6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000bba:	ed97 7a06 	vldr	s14, [r7, #24]
 8000bbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bc2:	edc7 7a03 	vstr	s15, [r7, #12]
	        sensor->data.P_LIN = partial_out1 + partial_out2 + partial_data4;
 8000bc6:	ed97 7a05 	vldr	s14, [r7, #20]
 8000bca:	edd7 7a04 	vldr	s15, [r7, #16]
 8000bce:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000bd2:	edd7 7a03 	vldr	s15, [r7, #12]
 8000bd6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

}
 8000be0:	bf00      	nop
 8000be2:	372c      	adds	r7, #44	; 0x2c
 8000be4:	46bd      	mov	sp, r7
 8000be6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bea:	4770      	bx	lr

08000bec <calibrate_sensor>:

void calibrate_sensor(struct BMP388_sensor *sensor, I2C_HandleTypeDef* hi2c) {
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b08c      	sub	sp, #48	; 0x30
 8000bf0:	af04      	add	r7, sp, #16
 8000bf2:	6078      	str	r0, [r7, #4]
 8000bf4:	6039      	str	r1, [r7, #0]
	uint8_t buffer [21];
	HAL_I2C_Mem_Read((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, CALIBRATION_REG, sizeof(uint8_t), (uint8_t *) buffer, sizeof(buffer), 1000);
 8000bf6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bfa:	9302      	str	r3, [sp, #8]
 8000bfc:	2315      	movs	r3, #21
 8000bfe:	9301      	str	r3, [sp, #4]
 8000c00:	f107 0308 	add.w	r3, r7, #8
 8000c04:	9300      	str	r3, [sp, #0]
 8000c06:	2301      	movs	r3, #1
 8000c08:	2231      	movs	r2, #49	; 0x31
 8000c0a:	21ee      	movs	r1, #238	; 0xee
 8000c0c:	6838      	ldr	r0, [r7, #0]
 8000c0e:	f001 fb09 	bl	8002224 <HAL_I2C_Mem_Read>

	sensor->raw_calib.fill_calibration_params(&sensor->raw_calib, (uint8_t *)buffer);
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	699b      	ldr	r3, [r3, #24]
 8000c16:	687a      	ldr	r2, [r7, #4]
 8000c18:	f107 0108 	add.w	r1, r7, #8
 8000c1c:	4610      	mov	r0, r2
 8000c1e:	4798      	blx	r3
	sensor->data.set_coeff(&sensor->data, &sensor->raw_calib);
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8000c24:	687a      	ldr	r2, [r7, #4]
 8000c26:	321c      	adds	r2, #28
 8000c28:	6879      	ldr	r1, [r7, #4]
 8000c2a:	4610      	mov	r0, r2
 8000c2c:	4798      	blx	r3

}
 8000c2e:	bf00      	nop
 8000c30:	3720      	adds	r7, #32
 8000c32:	46bd      	mov	sp, r7
 8000c34:	bd80      	pop	{r7, pc}

08000c36 <configure_sensor>:

void configure_sensor(struct BMP388_sensor *sensor, I2C_HandleTypeDef* hi2c) {
 8000c36:	b580      	push	{r7, lr}
 8000c38:	b088      	sub	sp, #32
 8000c3a:	af04      	add	r7, sp, #16
 8000c3c:	6078      	str	r0, [r7, #4]
 8000c3e:	6039      	str	r1, [r7, #0]
    // Implementation of configure_sensor...
	uint8_t sf  = SOFT_RESET;
 8000c40:	23b6      	movs	r3, #182	; 0xb6
 8000c42:	73fb      	strb	r3, [r7, #15]
	uint8_t osr = OSR_SETTINGS;
 8000c44:	2303      	movs	r3, #3
 8000c46:	73bb      	strb	r3, [r7, #14]
	uint8_t pwr = PWR_SETTINGS;
 8000c48:	2333      	movs	r3, #51	; 0x33
 8000c4a:	737b      	strb	r3, [r7, #13]
	uint8_t iir = IIR_FILTER;
 8000c4c:	2304      	movs	r3, #4
 8000c4e:	733b      	strb	r3, [r7, #12]
	uint8_t odr = ODR_SETTING;
 8000c50:	2302      	movs	r3, #2
 8000c52:	72fb      	strb	r3, [r7, #11]

	HAL_I2C_Mem_Write((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, CMD_BMP, sizeof(uint8_t), &sf,sizeof(uint8_t), 100);
 8000c54:	2364      	movs	r3, #100	; 0x64
 8000c56:	9302      	str	r3, [sp, #8]
 8000c58:	2301      	movs	r3, #1
 8000c5a:	9301      	str	r3, [sp, #4]
 8000c5c:	f107 030f 	add.w	r3, r7, #15
 8000c60:	9300      	str	r3, [sp, #0]
 8000c62:	2301      	movs	r3, #1
 8000c64:	227e      	movs	r2, #126	; 0x7e
 8000c66:	21ee      	movs	r1, #238	; 0xee
 8000c68:	6838      	ldr	r0, [r7, #0]
 8000c6a:	f001 f9c7 	bl	8001ffc <HAL_I2C_Mem_Write>
	HAL_Delay(250);
 8000c6e:	20fa      	movs	r0, #250	; 0xfa
 8000c70:	f000 fe4e 	bl	8001910 <HAL_Delay>

	sensor->calibrate_sensor(sensor, (I2C_HandleTypeDef*)hi2c);
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8000c78:	6839      	ldr	r1, [r7, #0]
 8000c7a:	6878      	ldr	r0, [r7, #4]
 8000c7c:	4798      	blx	r3
	HAL_Delay(250);
 8000c7e:	20fa      	movs	r0, #250	; 0xfa
 8000c80:	f000 fe46 	bl	8001910 <HAL_Delay>

	HAL_I2C_Mem_Write((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, CONFIG, 1, &iir,1, 100);
 8000c84:	2364      	movs	r3, #100	; 0x64
 8000c86:	9302      	str	r3, [sp, #8]
 8000c88:	2301      	movs	r3, #1
 8000c8a:	9301      	str	r3, [sp, #4]
 8000c8c:	f107 030c 	add.w	r3, r7, #12
 8000c90:	9300      	str	r3, [sp, #0]
 8000c92:	2301      	movs	r3, #1
 8000c94:	221f      	movs	r2, #31
 8000c96:	21ee      	movs	r1, #238	; 0xee
 8000c98:	6838      	ldr	r0, [r7, #0]
 8000c9a:	f001 f9af 	bl	8001ffc <HAL_I2C_Mem_Write>
	HAL_Delay(250);
 8000c9e:	20fa      	movs	r0, #250	; 0xfa
 8000ca0:	f000 fe36 	bl	8001910 <HAL_Delay>

	HAL_I2C_Mem_Write((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, ODR, 1, &odr,1, 100);
 8000ca4:	2364      	movs	r3, #100	; 0x64
 8000ca6:	9302      	str	r3, [sp, #8]
 8000ca8:	2301      	movs	r3, #1
 8000caa:	9301      	str	r3, [sp, #4]
 8000cac:	f107 030b 	add.w	r3, r7, #11
 8000cb0:	9300      	str	r3, [sp, #0]
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	221d      	movs	r2, #29
 8000cb6:	21ee      	movs	r1, #238	; 0xee
 8000cb8:	6838      	ldr	r0, [r7, #0]
 8000cba:	f001 f99f 	bl	8001ffc <HAL_I2C_Mem_Write>
	HAL_Delay(250);
 8000cbe:	20fa      	movs	r0, #250	; 0xfa
 8000cc0:	f000 fe26 	bl	8001910 <HAL_Delay>


	HAL_I2C_Mem_Write((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, OSR, 1, &osr,1, 100);
 8000cc4:	2364      	movs	r3, #100	; 0x64
 8000cc6:	9302      	str	r3, [sp, #8]
 8000cc8:	2301      	movs	r3, #1
 8000cca:	9301      	str	r3, [sp, #4]
 8000ccc:	f107 030e 	add.w	r3, r7, #14
 8000cd0:	9300      	str	r3, [sp, #0]
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	221c      	movs	r2, #28
 8000cd6:	21ee      	movs	r1, #238	; 0xee
 8000cd8:	6838      	ldr	r0, [r7, #0]
 8000cda:	f001 f98f 	bl	8001ffc <HAL_I2C_Mem_Write>
	HAL_Delay(250);
 8000cde:	20fa      	movs	r0, #250	; 0xfa
 8000ce0:	f000 fe16 	bl	8001910 <HAL_Delay>


	HAL_I2C_Mem_Write((I2C_HandleTypeDef*)hi2c, DEVICE_ADDR, PWR_CTRL, 1, &pwr,1, 100);
 8000ce4:	2364      	movs	r3, #100	; 0x64
 8000ce6:	9302      	str	r3, [sp, #8]
 8000ce8:	2301      	movs	r3, #1
 8000cea:	9301      	str	r3, [sp, #4]
 8000cec:	f107 030d 	add.w	r3, r7, #13
 8000cf0:	9300      	str	r3, [sp, #0]
 8000cf2:	2301      	movs	r3, #1
 8000cf4:	221b      	movs	r2, #27
 8000cf6:	21ee      	movs	r1, #238	; 0xee
 8000cf8:	6838      	ldr	r0, [r7, #0]
 8000cfa:	f001 f97f 	bl	8001ffc <HAL_I2C_Mem_Write>
	HAL_Delay(250);
 8000cfe:	20fa      	movs	r0, #250	; 0xfa
 8000d00:	f000 fe06 	bl	8001910 <HAL_Delay>


}
 8000d04:	bf00      	nop
 8000d06:	3710      	adds	r7, #16
 8000d08:	46bd      	mov	sp, r7
 8000d0a:	bd80      	pop	{r7, pc}

08000d0c <BMP388_sensor_create>:

BMP388_sensor *BMP388_sensor_create() {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
    BMP388_sensor *sensor = (BMP388_sensor *)malloc(sizeof(BMP388_sensor));
 8000d12:	2070      	movs	r0, #112	; 0x70
 8000d14:	f007 fbd6 	bl	80084c4 <malloc>
 8000d18:	4603      	mov	r3, r0
 8000d1a:	607b      	str	r3, [r7, #4]
    if (sensor) {
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d011      	beq.n	8000d46 <BMP388_sensor_create+0x3a>
        sensor->raw_calib.fill_calibration_params = fill_calibration_params;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	4a0a      	ldr	r2, [pc, #40]	; (8000d50 <BMP388_sensor_create+0x44>)
 8000d26:	619a      	str	r2, [r3, #24]
        sensor->data.set_coeff = set_coeff;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	4a0a      	ldr	r2, [pc, #40]	; (8000d54 <BMP388_sensor_create+0x48>)
 8000d2c:	65da      	str	r2, [r3, #92]	; 0x5c
        sensor->get_compensated = get_compensated;
 8000d2e:	687b      	ldr	r3, [r7, #4]
 8000d30:	4a09      	ldr	r2, [pc, #36]	; (8000d58 <BMP388_sensor_create+0x4c>)
 8000d32:	661a      	str	r2, [r3, #96]	; 0x60
        sensor->get_pressure_compensated = get_pressure_compensated;
 8000d34:	687b      	ldr	r3, [r7, #4]
 8000d36:	4a09      	ldr	r2, [pc, #36]	; (8000d5c <BMP388_sensor_create+0x50>)
 8000d38:	665a      	str	r2, [r3, #100]	; 0x64
        sensor->calibrate_sensor = calibrate_sensor;
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	4a08      	ldr	r2, [pc, #32]	; (8000d60 <BMP388_sensor_create+0x54>)
 8000d3e:	669a      	str	r2, [r3, #104]	; 0x68
        sensor->configure_sensor = configure_sensor;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	4a08      	ldr	r2, [pc, #32]	; (8000d64 <BMP388_sensor_create+0x58>)
 8000d44:	66da      	str	r2, [r3, #108]	; 0x6c
    }
    return sensor;
 8000d46:	687b      	ldr	r3, [r7, #4]
}
 8000d48:	4618      	mov	r0, r3
 8000d4a:	3708      	adds	r7, #8
 8000d4c:	46bd      	mov	sp, r7
 8000d4e:	bd80      	pop	{r7, pc}
 8000d50:	080005e5 	.word	0x080005e5
 8000d54:	08000711 	.word	0x08000711
 8000d58:	08000951 	.word	0x08000951
 8000d5c:	08000a17 	.word	0x08000a17
 8000d60:	08000bed 	.word	0x08000bed
 8000d64:	08000c37 	.word	0x08000c37

08000d68 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	60f8      	str	r0, [r7, #12]
 8000d70:	60b9      	str	r1, [r7, #8]
 8000d72:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8000d74:	68fb      	ldr	r3, [r7, #12]
 8000d76:	4a07      	ldr	r2, [pc, #28]	; (8000d94 <vApplicationGetIdleTaskMemory+0x2c>)
 8000d78:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8000d7a:	68bb      	ldr	r3, [r7, #8]
 8000d7c:	4a06      	ldr	r2, [pc, #24]	; (8000d98 <vApplicationGetIdleTaskMemory+0x30>)
 8000d7e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	2280      	movs	r2, #128	; 0x80
 8000d84:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8000d86:	bf00      	nop
 8000d88:	3714      	adds	r7, #20
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d90:	4770      	bx	lr
 8000d92:	bf00      	nop
 8000d94:	24000094 	.word	0x24000094
 8000d98:	24000148 	.word	0x24000148

08000d9c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000d9c:	b5b0      	push	{r4, r5, r7, lr}
 8000d9e:	b088      	sub	sp, #32
 8000da0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da2:	f000 fd59 	bl	8001858 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000da6:	f000 f821 	bl	8000dec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000daa:	f000 f971 	bl	8001090 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8000dae:	f000 f923 	bl	8000ff8 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 8000db2:	f000 f8d5 	bl	8000f60 <MX_USART1_UART_Init>
  MX_I2C4_Init();
 8000db6:	f000 f893 	bl	8000ee0 <MX_I2C4_Init>
//  /* definition and creation of XBEE_Thread */
//  osThreadDef(XBEE_Thread, XBEE_Entry, osPriorityHigh, 0, 128);
//  XBEE_ThreadHandle = osThreadCreate(osThread(XBEE_Thread), NULL);

  /* definition and creation of BMP388_Thread */
  osThreadDef(BMP388_Thread, BMP388_Entry, osPriorityIdle, 0, 128);
 8000dba:	4b0a      	ldr	r3, [pc, #40]	; (8000de4 <main+0x48>)
 8000dbc:	1d3c      	adds	r4, r7, #4
 8000dbe:	461d      	mov	r5, r3
 8000dc0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000dc2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000dc4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000dc8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  BMP388_ThreadHandle = osThreadCreate(osThread(BMP388_Thread), NULL);
 8000dcc:	1d3b      	adds	r3, r7, #4
 8000dce:	2100      	movs	r1, #0
 8000dd0:	4618      	mov	r0, r3
 8000dd2:	f006 f8f2 	bl	8006fba <osThreadCreate>
 8000dd6:	4603      	mov	r3, r0
 8000dd8:	4a03      	ldr	r2, [pc, #12]	; (8000de8 <main+0x4c>)
 8000dda:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8000ddc:	f006 f8e6 	bl	8006fac <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000de0:	e7fe      	b.n	8000de0 <main+0x44>
 8000de2:	bf00      	nop
 8000de4:	080087d8 	.word	0x080087d8
 8000de8:	240004c4 	.word	0x240004c4

08000dec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b09c      	sub	sp, #112	; 0x70
 8000df0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000df2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000df6:	224c      	movs	r2, #76	; 0x4c
 8000df8:	2100      	movs	r1, #0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f007 fb6a 	bl	80084d4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000e00:	1d3b      	adds	r3, r7, #4
 8000e02:	2220      	movs	r2, #32
 8000e04:	2100      	movs	r1, #0
 8000e06:	4618      	mov	r0, r3
 8000e08:	f007 fb64 	bl	80084d4 <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_LDO_SUPPLY);
 8000e0c:	2002      	movs	r0, #2
 8000e0e:	f001 fe7d 	bl	8002b0c <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000e12:	2300      	movs	r3, #0
 8000e14:	603b      	str	r3, [r7, #0]
 8000e16:	4b30      	ldr	r3, [pc, #192]	; (8000ed8 <SystemClock_Config+0xec>)
 8000e18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e1a:	4a2f      	ldr	r2, [pc, #188]	; (8000ed8 <SystemClock_Config+0xec>)
 8000e1c:	f023 0301 	bic.w	r3, r3, #1
 8000e20:	62d3      	str	r3, [r2, #44]	; 0x2c
 8000e22:	4b2d      	ldr	r3, [pc, #180]	; (8000ed8 <SystemClock_Config+0xec>)
 8000e24:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e26:	f003 0301 	and.w	r3, r3, #1
 8000e2a:	603b      	str	r3, [r7, #0]
 8000e2c:	4b2b      	ldr	r3, [pc, #172]	; (8000edc <SystemClock_Config+0xf0>)
 8000e2e:	699b      	ldr	r3, [r3, #24]
 8000e30:	4a2a      	ldr	r2, [pc, #168]	; (8000edc <SystemClock_Config+0xf0>)
 8000e32:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000e36:	6193      	str	r3, [r2, #24]
 8000e38:	4b28      	ldr	r3, [pc, #160]	; (8000edc <SystemClock_Config+0xf0>)
 8000e3a:	699b      	ldr	r3, [r3, #24]
 8000e3c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000e40:	603b      	str	r3, [r7, #0]
 8000e42:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 8000e44:	bf00      	nop
 8000e46:	4b25      	ldr	r3, [pc, #148]	; (8000edc <SystemClock_Config+0xf0>)
 8000e48:	699b      	ldr	r3, [r3, #24]
 8000e4a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000e4e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000e52:	d1f8      	bne.n	8000e46 <SystemClock_Config+0x5a>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e54:	2302      	movs	r3, #2
 8000e56:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV1;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e5c:	2340      	movs	r3, #64	; 0x40
 8000e5e:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000e60:	2302      	movs	r3, #2
 8000e62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000e64:	2300      	movs	r3, #0
 8000e66:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000e68:	2304      	movs	r3, #4
 8000e6a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLN = 10;
 8000e6c:	230a      	movs	r3, #10
 8000e6e:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000e70:	2302      	movs	r3, #2
 8000e72:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000e74:	2304      	movs	r3, #4
 8000e76:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000e78:	2302      	movs	r3, #2
 8000e7a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLL1VCIRANGE_3;
 8000e7c:	230c      	movs	r3, #12
 8000e7e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_OscInitStruct.PLL.PLLVCOSEL = RCC_PLL1VCOMEDIUM;
 8000e80:	2302      	movs	r3, #2
 8000e82:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000e84:	2300      	movs	r3, #0
 8000e86:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000e88:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f001 fe77 	bl	8002b80 <HAL_RCC_OscConfig>
 8000e92:	4603      	mov	r3, r0
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d001      	beq.n	8000e9c <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000e98:	f000 fa30 	bl	80012fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e9c:	233f      	movs	r3, #63	; 0x3f
 8000e9e:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000ea0:	2303      	movs	r3, #3
 8000ea2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000eac:	2300      	movs	r3, #0
 8000eae:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV1;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 8000eb8:	2300      	movs	r3, #0
 8000eba:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000ebc:	1d3b      	adds	r3, r7, #4
 8000ebe:	2101      	movs	r1, #1
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	f002 fab7 	bl	8003434 <HAL_RCC_ClockConfig>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	2b00      	cmp	r3, #0
 8000eca:	d001      	beq.n	8000ed0 <SystemClock_Config+0xe4>
  {
    Error_Handler();
 8000ecc:	f000 fa16 	bl	80012fc <Error_Handler>
  }
}
 8000ed0:	bf00      	nop
 8000ed2:	3770      	adds	r7, #112	; 0x70
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	58000400 	.word	0x58000400
 8000edc:	58024800 	.word	0x58024800

08000ee0 <MX_I2C4_Init>:
  * @brief I2C4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C4_Init(void)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C4_Init 0 */

  /* USER CODE BEGIN I2C4_Init 1 */

  /* USER CODE END I2C4_Init 1 */
  hi2c4.Instance = I2C4;
 8000ee4:	4b1b      	ldr	r3, [pc, #108]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000ee6:	4a1c      	ldr	r2, [pc, #112]	; (8000f58 <MX_I2C4_Init+0x78>)
 8000ee8:	601a      	str	r2, [r3, #0]
  hi2c4.Init.Timing = 0x00702991;
 8000eea:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000eec:	4a1b      	ldr	r2, [pc, #108]	; (8000f5c <MX_I2C4_Init+0x7c>)
 8000eee:	605a      	str	r2, [r3, #4]
  hi2c4.Init.OwnAddress1 = 0;
 8000ef0:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	609a      	str	r2, [r3, #8]
  hi2c4.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000ef6:	4b17      	ldr	r3, [pc, #92]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000ef8:	2201      	movs	r2, #1
 8000efa:	60da      	str	r2, [r3, #12]
  hi2c4.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000efc:	4b15      	ldr	r3, [pc, #84]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	611a      	str	r2, [r3, #16]
  hi2c4.Init.OwnAddress2 = 0;
 8000f02:	4b14      	ldr	r3, [pc, #80]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	615a      	str	r2, [r3, #20]
  hi2c4.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000f08:	4b12      	ldr	r3, [pc, #72]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	619a      	str	r2, [r3, #24]
  hi2c4.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000f0e:	4b11      	ldr	r3, [pc, #68]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f10:	2200      	movs	r2, #0
 8000f12:	61da      	str	r2, [r3, #28]
  hi2c4.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000f14:	4b0f      	ldr	r3, [pc, #60]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c4) != HAL_OK)
 8000f1a:	480e      	ldr	r0, [pc, #56]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f1c:	f000 ffd2 	bl	8001ec4 <HAL_I2C_Init>
 8000f20:	4603      	mov	r3, r0
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d001      	beq.n	8000f2a <MX_I2C4_Init+0x4a>
  {
    Error_Handler();
 8000f26:	f000 f9e9 	bl	80012fc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c4, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000f2a:	2100      	movs	r1, #0
 8000f2c:	4809      	ldr	r0, [pc, #36]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f2e:	f001 fd55 	bl	80029dc <HAL_I2CEx_ConfigAnalogFilter>
 8000f32:	4603      	mov	r3, r0
 8000f34:	2b00      	cmp	r3, #0
 8000f36:	d001      	beq.n	8000f3c <MX_I2C4_Init+0x5c>
  {
    Error_Handler();
 8000f38:	f000 f9e0 	bl	80012fc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c4, 0) != HAL_OK)
 8000f3c:	2100      	movs	r1, #0
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <MX_I2C4_Init+0x74>)
 8000f40:	f001 fd97 	bl	8002a72 <HAL_I2CEx_ConfigDigitalFilter>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d001      	beq.n	8000f4e <MX_I2C4_Init+0x6e>
  {
    Error_Handler();
 8000f4a:	f000 f9d7 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN I2C4_Init 2 */

  /* USER CODE END I2C4_Init 2 */

}
 8000f4e:	bf00      	nop
 8000f50:	bd80      	pop	{r7, pc}
 8000f52:	bf00      	nop
 8000f54:	24000348 	.word	0x24000348
 8000f58:	58001c00 	.word	0x58001c00
 8000f5c:	00702991 	.word	0x00702991

08000f60 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000f64:	4b22      	ldr	r3, [pc, #136]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f66:	4a23      	ldr	r2, [pc, #140]	; (8000ff4 <MX_USART1_UART_Init+0x94>)
 8000f68:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000f6a:	4b21      	ldr	r3, [pc, #132]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f6c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000f70:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000f72:	4b1f      	ldr	r3, [pc, #124]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f74:	2200      	movs	r2, #0
 8000f76:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000f78:	4b1d      	ldr	r3, [pc, #116]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000f7e:	4b1c      	ldr	r3, [pc, #112]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f80:	2200      	movs	r2, #0
 8000f82:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000f84:	4b1a      	ldr	r3, [pc, #104]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f86:	220c      	movs	r2, #12
 8000f88:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000f8a:	4b19      	ldr	r3, [pc, #100]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000f90:	4b17      	ldr	r3, [pc, #92]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f92:	2200      	movs	r2, #0
 8000f94:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000f96:	4b16      	ldr	r3, [pc, #88]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000f9c:	4b14      	ldr	r3, [pc, #80]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000f9e:	2200      	movs	r2, #0
 8000fa0:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000fa8:	4811      	ldr	r0, [pc, #68]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000faa:	f004 ff0b 	bl	8005dc4 <HAL_UART_Init>
 8000fae:	4603      	mov	r3, r0
 8000fb0:	2b00      	cmp	r3, #0
 8000fb2:	d001      	beq.n	8000fb8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000fb4:	f000 f9a2 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fb8:	2100      	movs	r1, #0
 8000fba:	480d      	ldr	r0, [pc, #52]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000fbc:	f005 ff13 	bl	8006de6 <HAL_UARTEx_SetTxFifoThreshold>
 8000fc0:	4603      	mov	r3, r0
 8000fc2:	2b00      	cmp	r3, #0
 8000fc4:	d001      	beq.n	8000fca <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000fc6:	f000 f999 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000fca:	2100      	movs	r1, #0
 8000fcc:	4808      	ldr	r0, [pc, #32]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000fce:	f005 ff48 	bl	8006e62 <HAL_UARTEx_SetRxFifoThreshold>
 8000fd2:	4603      	mov	r3, r0
 8000fd4:	2b00      	cmp	r3, #0
 8000fd6:	d001      	beq.n	8000fdc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000fd8:	f000 f990 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000fdc:	4804      	ldr	r0, [pc, #16]	; (8000ff0 <MX_USART1_UART_Init+0x90>)
 8000fde:	f005 fec9 	bl	8006d74 <HAL_UARTEx_DisableFifoMode>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	2b00      	cmp	r3, #0
 8000fe6:	d001      	beq.n	8000fec <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000fe8:	f000 f988 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000fec:	bf00      	nop
 8000fee:	bd80      	pop	{r7, pc}
 8000ff0:	2400039c 	.word	0x2400039c
 8000ff4:	40011000 	.word	0x40011000

08000ff8 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000ffc:	4b22      	ldr	r3, [pc, #136]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8000ffe:	4a23      	ldr	r2, [pc, #140]	; (800108c <MX_USART3_UART_Init+0x94>)
 8001000:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8001002:	4b21      	ldr	r3, [pc, #132]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001004:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001008:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800100a:	4b1f      	ldr	r3, [pc, #124]	; (8001088 <MX_USART3_UART_Init+0x90>)
 800100c:	2200      	movs	r2, #0
 800100e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8001010:	4b1d      	ldr	r3, [pc, #116]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001012:	2200      	movs	r2, #0
 8001014:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8001016:	4b1c      	ldr	r3, [pc, #112]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001018:	2200      	movs	r2, #0
 800101a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800101c:	4b1a      	ldr	r3, [pc, #104]	; (8001088 <MX_USART3_UART_Init+0x90>)
 800101e:	220c      	movs	r2, #12
 8001020:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001022:	4b19      	ldr	r3, [pc, #100]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001024:	2200      	movs	r2, #0
 8001026:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8001028:	4b17      	ldr	r3, [pc, #92]	; (8001088 <MX_USART3_UART_Init+0x90>)
 800102a:	2200      	movs	r2, #0
 800102c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800102e:	4b16      	ldr	r3, [pc, #88]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001030:	2200      	movs	r2, #0
 8001032:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001034:	4b14      	ldr	r3, [pc, #80]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001036:	2200      	movs	r2, #0
 8001038:	625a      	str	r2, [r3, #36]	; 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800103a:	4b13      	ldr	r3, [pc, #76]	; (8001088 <MX_USART3_UART_Init+0x90>)
 800103c:	2200      	movs	r2, #0
 800103e:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8001040:	4811      	ldr	r0, [pc, #68]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001042:	f004 febf 	bl	8005dc4 <HAL_UART_Init>
 8001046:	4603      	mov	r3, r0
 8001048:	2b00      	cmp	r3, #0
 800104a:	d001      	beq.n	8001050 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 800104c:	f000 f956 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001050:	2100      	movs	r1, #0
 8001052:	480d      	ldr	r0, [pc, #52]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001054:	f005 fec7 	bl	8006de6 <HAL_UARTEx_SetTxFifoThreshold>
 8001058:	4603      	mov	r3, r0
 800105a:	2b00      	cmp	r3, #0
 800105c:	d001      	beq.n	8001062 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 800105e:	f000 f94d 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001062:	2100      	movs	r1, #0
 8001064:	4808      	ldr	r0, [pc, #32]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001066:	f005 fefc 	bl	8006e62 <HAL_UARTEx_SetRxFifoThreshold>
 800106a:	4603      	mov	r3, r0
 800106c:	2b00      	cmp	r3, #0
 800106e:	d001      	beq.n	8001074 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8001070:	f000 f944 	bl	80012fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8001074:	4804      	ldr	r0, [pc, #16]	; (8001088 <MX_USART3_UART_Init+0x90>)
 8001076:	f005 fe7d 	bl	8006d74 <HAL_UARTEx_DisableFifoMode>
 800107a:	4603      	mov	r3, r0
 800107c:	2b00      	cmp	r3, #0
 800107e:	d001      	beq.n	8001084 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8001080:	f000 f93c 	bl	80012fc <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8001084:	bf00      	nop
 8001086:	bd80      	pop	{r7, pc}
 8001088:	24000430 	.word	0x24000430
 800108c:	40004800 	.word	0x40004800

08001090 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001090:	b580      	push	{r7, lr}
 8001092:	b08c      	sub	sp, #48	; 0x30
 8001094:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001096:	f107 031c 	add.w	r3, r7, #28
 800109a:	2200      	movs	r2, #0
 800109c:	601a      	str	r2, [r3, #0]
 800109e:	605a      	str	r2, [r3, #4]
 80010a0:	609a      	str	r2, [r3, #8]
 80010a2:	60da      	str	r2, [r3, #12]
 80010a4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010a6:	4b78      	ldr	r3, [pc, #480]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010a8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ac:	4a76      	ldr	r2, [pc, #472]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010ae:	f043 0304 	orr.w	r3, r3, #4
 80010b2:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010b6:	4b74      	ldr	r3, [pc, #464]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010b8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010bc:	f003 0304 	and.w	r3, r3, #4
 80010c0:	61bb      	str	r3, [r7, #24]
 80010c2:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010c4:	4b70      	ldr	r3, [pc, #448]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010c6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010ca:	4a6f      	ldr	r2, [pc, #444]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010cc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80010d0:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010d4:	4b6c      	ldr	r3, [pc, #432]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010d6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010da:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80010de:	617b      	str	r3, [r7, #20]
 80010e0:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80010e2:	4b69      	ldr	r3, [pc, #420]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010e4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010e8:	4a67      	ldr	r2, [pc, #412]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010ea:	f043 0301 	orr.w	r3, r3, #1
 80010ee:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80010f2:	4b65      	ldr	r3, [pc, #404]	; (8001288 <MX_GPIO_Init+0x1f8>)
 80010f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80010f8:	f003 0301 	and.w	r3, r3, #1
 80010fc:	613b      	str	r3, [r7, #16]
 80010fe:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001100:	4b61      	ldr	r3, [pc, #388]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001102:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001106:	4a60      	ldr	r2, [pc, #384]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001108:	f043 0302 	orr.w	r3, r3, #2
 800110c:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001110:	4b5d      	ldr	r3, [pc, #372]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001112:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001116:	f003 0302 	and.w	r3, r3, #2
 800111a:	60fb      	str	r3, [r7, #12]
 800111c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800111e:	4b5a      	ldr	r3, [pc, #360]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001120:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001124:	4a58      	ldr	r2, [pc, #352]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001126:	f043 0308 	orr.w	r3, r3, #8
 800112a:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800112e:	4b56      	ldr	r3, [pc, #344]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001130:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001134:	f003 0308 	and.w	r3, r3, #8
 8001138:	60bb      	str	r3, [r7, #8]
 800113a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800113c:	4b52      	ldr	r3, [pc, #328]	; (8001288 <MX_GPIO_Init+0x1f8>)
 800113e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001142:	4a51      	ldr	r2, [pc, #324]	; (8001288 <MX_GPIO_Init+0x1f8>)
 8001144:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001148:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800114c:	4b4e      	ldr	r3, [pc, #312]	; (8001288 <MX_GPIO_Init+0x1f8>)
 800114e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001152:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001156:	607b      	str	r3, [r7, #4]
 8001158:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 800115a:	2200      	movs	r2, #0
 800115c:	2140      	movs	r1, #64	; 0x40
 800115e:	484b      	ldr	r0, [pc, #300]	; (800128c <MX_GPIO_Init+0x1fc>)
 8001160:	f000 fe96 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001164:	2200      	movs	r2, #0
 8001166:	2180      	movs	r1, #128	; 0x80
 8001168:	4849      	ldr	r0, [pc, #292]	; (8001290 <MX_GPIO_Init+0x200>)
 800116a:	f000 fe91 	bl	8001e90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 800116e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001172:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001174:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001178:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800117a:	2300      	movs	r3, #0
 800117c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 031c 	add.w	r3, r7, #28
 8001182:	4619      	mov	r1, r3
 8001184:	4843      	ldr	r0, [pc, #268]	; (8001294 <MX_GPIO_Init+0x204>)
 8001186:	f000 fcd3 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 800118a:	2332      	movs	r3, #50	; 0x32
 800118c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800118e:	2302      	movs	r3, #2
 8001190:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001192:	2300      	movs	r3, #0
 8001194:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001196:	2300      	movs	r3, #0
 8001198:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800119a:	230b      	movs	r3, #11
 800119c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800119e:	f107 031c 	add.w	r3, r7, #28
 80011a2:	4619      	mov	r1, r3
 80011a4:	483b      	ldr	r0, [pc, #236]	; (8001294 <MX_GPIO_Init+0x204>)
 80011a6:	f000 fcc3 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 80011aa:	2386      	movs	r3, #134	; 0x86
 80011ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011ae:	2302      	movs	r3, #2
 80011b0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011b2:	2300      	movs	r3, #0
 80011b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011b6:	2300      	movs	r3, #0
 80011b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011ba:	230b      	movs	r3, #11
 80011bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011be:	f107 031c 	add.w	r3, r7, #28
 80011c2:	4619      	mov	r1, r3
 80011c4:	4834      	ldr	r0, [pc, #208]	; (8001298 <MX_GPIO_Init+0x208>)
 80011c6:	f000 fcb3 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 80011ca:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80011ce:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011d0:	2302      	movs	r3, #2
 80011d2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011d8:	2300      	movs	r3, #0
 80011da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80011dc:	230b      	movs	r3, #11
 80011de:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 80011e0:	f107 031c 	add.w	r3, r7, #28
 80011e4:	4619      	mov	r1, r3
 80011e6:	482a      	ldr	r0, [pc, #168]	; (8001290 <MX_GPIO_Init+0x200>)
 80011e8:	f000 fca2 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 80011ec:	2340      	movs	r3, #64	; 0x40
 80011ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011f0:	2301      	movs	r3, #1
 80011f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f4:	2300      	movs	r3, #0
 80011f6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f8:	2300      	movs	r3, #0
 80011fa:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 80011fc:	f107 031c 	add.w	r3, r7, #28
 8001200:	4619      	mov	r1, r3
 8001202:	4822      	ldr	r0, [pc, #136]	; (800128c <MX_GPIO_Init+0x1fc>)
 8001204:	f000 fc94 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001208:	2380      	movs	r3, #128	; 0x80
 800120a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800120c:	2300      	movs	r3, #0
 800120e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001210:	2300      	movs	r3, #0
 8001212:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8001214:	f107 031c 	add.w	r3, r7, #28
 8001218:	4619      	mov	r1, r3
 800121a:	481c      	ldr	r0, [pc, #112]	; (800128c <MX_GPIO_Init+0x1fc>)
 800121c:	f000 fc88 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8001220:	f44f 53e8 	mov.w	r3, #7424	; 0x1d00
 8001224:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001226:	2302      	movs	r3, #2
 8001228:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800122a:	2300      	movs	r3, #0
 800122c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800122e:	2300      	movs	r3, #0
 8001230:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG1_FS;
 8001232:	230a      	movs	r3, #10
 8001234:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001236:	f107 031c 	add.w	r3, r7, #28
 800123a:	4619      	mov	r1, r3
 800123c:	4816      	ldr	r0, [pc, #88]	; (8001298 <MX_GPIO_Init+0x208>)
 800123e:	f000 fc77 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8001242:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 8001246:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001248:	2302      	movs	r3, #2
 800124a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800124c:	2300      	movs	r3, #0
 800124e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001250:	2300      	movs	r3, #0
 8001252:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8001254:	230b      	movs	r3, #11
 8001256:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001258:	f107 031c 	add.w	r3, r7, #28
 800125c:	4619      	mov	r1, r3
 800125e:	480b      	ldr	r0, [pc, #44]	; (800128c <MX_GPIO_Init+0x1fc>)
 8001260:	f000 fc66 	bl	8001b30 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001264:	2380      	movs	r3, #128	; 0x80
 8001266:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001268:	2301      	movs	r3, #1
 800126a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126c:	2300      	movs	r3, #0
 800126e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001270:	2300      	movs	r3, #0
 8001272:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001274:	f107 031c 	add.w	r3, r7, #28
 8001278:	4619      	mov	r1, r3
 800127a:	4805      	ldr	r0, [pc, #20]	; (8001290 <MX_GPIO_Init+0x200>)
 800127c:	f000 fc58 	bl	8001b30 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001280:	bf00      	nop
 8001282:	3730      	adds	r7, #48	; 0x30
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	58024400 	.word	0x58024400
 800128c:	58021800 	.word	0x58021800
 8001290:	58020400 	.word	0x58020400
 8001294:	58020800 	.word	0x58020800
 8001298:	58020000 	.word	0x58020000

0800129c <BMP388_Entry>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_BMP388_Entry */
void BMP388_Entry(void const * argument)
{
 800129c:	b580      	push	{r7, lr}
 800129e:	b086      	sub	sp, #24
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN BMP388_Entry */
  /* Infinite loop */
	BMP388_sensor *sensor = BMP388_sensor_create();
 80012a4:	f7ff fd32 	bl	8000d0c <BMP388_sensor_create>
 80012a8:	6178      	str	r0, [r7, #20]
	sensor->configure_sensor((BMP388_sensor *)sensor, &hi2c4);
 80012aa:	697b      	ldr	r3, [r7, #20]
 80012ac:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80012ae:	4909      	ldr	r1, [pc, #36]	; (80012d4 <BMP388_Entry+0x38>)
 80012b0:	6978      	ldr	r0, [r7, #20]
 80012b2:	4798      	blx	r3
  for(;;)
  {
	  sensor->get_compensated((BMP388_sensor *)sensor, &hi2c4);
 80012b4:	697b      	ldr	r3, [r7, #20]
 80012b6:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012b8:	4906      	ldr	r1, [pc, #24]	; (80012d4 <BMP388_Entry+0x38>)
 80012ba:	6978      	ldr	r0, [r7, #20]
 80012bc:	4798      	blx	r3
	  float temp = sensor->data.T_LIN; //-> C
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80012c2:	613b      	str	r3, [r7, #16]
	  float press = sensor->data.P_LIN; // -> Pa
 80012c4:	697b      	ldr	r3, [r7, #20]
 80012c6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012c8:	60fb      	str	r3, [r7, #12]
	  osDelay(100);
 80012ca:	2064      	movs	r0, #100	; 0x64
 80012cc:	f005 fec1 	bl	8007052 <osDelay>
  {
 80012d0:	e7f0      	b.n	80012b4 <BMP388_Entry+0x18>
 80012d2:	bf00      	nop
 80012d4:	24000348 	.word	0x24000348

080012d8 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1) {
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	681b      	ldr	r3, [r3, #0]
 80012e4:	4a04      	ldr	r2, [pc, #16]	; (80012f8 <HAL_TIM_PeriodElapsedCallback+0x20>)
 80012e6:	4293      	cmp	r3, r2
 80012e8:	d101      	bne.n	80012ee <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80012ea:	f000 faf1 	bl	80018d0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80012ee:	bf00      	nop
 80012f0:	3708      	adds	r7, #8
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	40010000 	.word	0x40010000

080012fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80012fc:	b480      	push	{r7}
 80012fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001300:	b672      	cpsid	i
}
 8001302:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001304:	e7fe      	b.n	8001304 <Error_Handler+0x8>
	...

08001308 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001308:	b580      	push	{r7, lr}
 800130a:	b082      	sub	sp, #8
 800130c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800130e:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <HAL_MspInit+0x38>)
 8001310:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001314:	4a0a      	ldr	r2, [pc, #40]	; (8001340 <HAL_MspInit+0x38>)
 8001316:	f043 0302 	orr.w	r3, r3, #2
 800131a:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 800131e:	4b08      	ldr	r3, [pc, #32]	; (8001340 <HAL_MspInit+0x38>)
 8001320:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001324:	f003 0302 	and.w	r3, r3, #2
 8001328:	607b      	str	r3, [r7, #4]
 800132a:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800132c:	2200      	movs	r2, #0
 800132e:	210f      	movs	r1, #15
 8001330:	f06f 0001 	mvn.w	r0, #1
 8001334:	f000 fbd4 	bl	8001ae0 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001338:	bf00      	nop
 800133a:	3708      	adds	r7, #8
 800133c:	46bd      	mov	sp, r7
 800133e:	bd80      	pop	{r7, pc}
 8001340:	58024400 	.word	0x58024400

08001344 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001344:	b580      	push	{r7, lr}
 8001346:	b0ba      	sub	sp, #232	; 0xe8
 8001348:	af00      	add	r7, sp, #0
 800134a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800134c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]
 8001358:	60da      	str	r2, [r3, #12]
 800135a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 800135c:	f107 0310 	add.w	r3, r7, #16
 8001360:	22c0      	movs	r2, #192	; 0xc0
 8001362:	2100      	movs	r1, #0
 8001364:	4618      	mov	r0, r3
 8001366:	f007 f8b5 	bl	80084d4 <memset>
  if(hi2c->Instance==I2C4)
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a27      	ldr	r2, [pc, #156]	; (800140c <HAL_I2C_MspInit+0xc8>)
 8001370:	4293      	cmp	r3, r2
 8001372:	d146      	bne.n	8001402 <HAL_I2C_MspInit+0xbe>

  /* USER CODE END I2C4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C4;
 8001374:	f04f 0210 	mov.w	r2, #16
 8001378:	f04f 0300 	mov.w	r3, #0
 800137c:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInitStruct.I2c4ClockSelection = RCC_I2C4CLKSOURCE_D3PCLK1;
 8001380:	2300      	movs	r3, #0
 8001382:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001386:	f107 0310 	add.w	r3, r7, #16
 800138a:	4618      	mov	r0, r3
 800138c:	f002 fc20 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 8001390:	4603      	mov	r3, r0
 8001392:	2b00      	cmp	r3, #0
 8001394:	d001      	beq.n	800139a <HAL_I2C_MspInit+0x56>
    {
      Error_Handler();
 8001396:	f7ff ffb1 	bl	80012fc <Error_Handler>
    }

    __HAL_RCC_GPIOD_CLK_ENABLE();
 800139a:	4b1d      	ldr	r3, [pc, #116]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 800139c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013a0:	4a1b      	ldr	r2, [pc, #108]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 80013a2:	f043 0308 	orr.w	r3, r3, #8
 80013a6:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 80013aa:	4b19      	ldr	r3, [pc, #100]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 80013ac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80013b0:	f003 0308 	and.w	r3, r3, #8
 80013b4:	60fb      	str	r3, [r7, #12]
 80013b6:	68fb      	ldr	r3, [r7, #12]
    /**I2C4 GPIO Configuration
    PD12     ------> I2C4_SCL
    PD13     ------> I2C4_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 80013b8:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 80013bc:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c0:	2312      	movs	r3, #18
 80013c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 80013d2:	2304      	movs	r3, #4
 80013d4:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80013d8:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 80013dc:	4619      	mov	r1, r3
 80013de:	480d      	ldr	r0, [pc, #52]	; (8001414 <HAL_I2C_MspInit+0xd0>)
 80013e0:	f000 fba6 	bl	8001b30 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C4_CLK_ENABLE();
 80013e4:	4b0a      	ldr	r3, [pc, #40]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 80013e6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80013ea:	4a09      	ldr	r2, [pc, #36]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 80013ec:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80013f0:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 80013f4:	4b06      	ldr	r3, [pc, #24]	; (8001410 <HAL_I2C_MspInit+0xcc>)
 80013f6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 80013fa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013fe:	60bb      	str	r3, [r7, #8]
 8001400:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C4_MspInit 1 */

  /* USER CODE END I2C4_MspInit 1 */
  }

}
 8001402:	bf00      	nop
 8001404:	37e8      	adds	r7, #232	; 0xe8
 8001406:	46bd      	mov	sp, r7
 8001408:	bd80      	pop	{r7, pc}
 800140a:	bf00      	nop
 800140c:	58001c00 	.word	0x58001c00
 8001410:	58024400 	.word	0x58024400
 8001414:	58020c00 	.word	0x58020c00

08001418 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001418:	b580      	push	{r7, lr}
 800141a:	b0bc      	sub	sp, #240	; 0xf0
 800141c:	af00      	add	r7, sp, #0
 800141e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001420:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001424:	2200      	movs	r2, #0
 8001426:	601a      	str	r2, [r3, #0]
 8001428:	605a      	str	r2, [r3, #4]
 800142a:	609a      	str	r2, [r3, #8]
 800142c:	60da      	str	r2, [r3, #12]
 800142e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001430:	f107 0318 	add.w	r3, r7, #24
 8001434:	22c0      	movs	r2, #192	; 0xc0
 8001436:	2100      	movs	r1, #0
 8001438:	4618      	mov	r0, r3
 800143a:	f007 f84b 	bl	80084d4 <memset>
  if(huart->Instance==USART1)
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	4a4d      	ldr	r2, [pc, #308]	; (8001578 <HAL_UART_MspInit+0x160>)
 8001444:	4293      	cmp	r3, r2
 8001446:	d147      	bne.n	80014d8 <HAL_UART_MspInit+0xc0>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001448:	f04f 0201 	mov.w	r2, #1
 800144c:	f04f 0300 	mov.w	r3, #0
 8001450:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8001454:	2300      	movs	r3, #0
 8001456:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800145a:	f107 0318 	add.w	r3, r7, #24
 800145e:	4618      	mov	r0, r3
 8001460:	f002 fbb6 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 8001464:	4603      	mov	r3, r0
 8001466:	2b00      	cmp	r3, #0
 8001468:	d001      	beq.n	800146e <HAL_UART_MspInit+0x56>
    {
      Error_Handler();
 800146a:	f7ff ff47 	bl	80012fc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800146e:	4b43      	ldr	r3, [pc, #268]	; (800157c <HAL_UART_MspInit+0x164>)
 8001470:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001474:	4a41      	ldr	r2, [pc, #260]	; (800157c <HAL_UART_MspInit+0x164>)
 8001476:	f043 0310 	orr.w	r3, r3, #16
 800147a:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 800147e:	4b3f      	ldr	r3, [pc, #252]	; (800157c <HAL_UART_MspInit+0x164>)
 8001480:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 8001484:	f003 0310 	and.w	r3, r3, #16
 8001488:	617b      	str	r3, [r7, #20]
 800148a:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800148c:	4b3b      	ldr	r3, [pc, #236]	; (800157c <HAL_UART_MspInit+0x164>)
 800148e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 8001492:	4a3a      	ldr	r2, [pc, #232]	; (800157c <HAL_UART_MspInit+0x164>)
 8001494:	f043 0302 	orr.w	r3, r3, #2
 8001498:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 800149c:	4b37      	ldr	r3, [pc, #220]	; (800157c <HAL_UART_MspInit+0x164>)
 800149e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	613b      	str	r3, [r7, #16]
 80014a8:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PB14     ------> USART1_TX
    PB15     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 80014aa:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80014ae:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80014b2:	2302      	movs	r3, #2
 80014b4:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_USART1;
 80014c4:	2304      	movs	r3, #4
 80014c6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014ca:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 80014ce:	4619      	mov	r1, r3
 80014d0:	482b      	ldr	r0, [pc, #172]	; (8001580 <HAL_UART_MspInit+0x168>)
 80014d2:	f000 fb2d 	bl	8001b30 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }

}
 80014d6:	e04b      	b.n	8001570 <HAL_UART_MspInit+0x158>
  else if(huart->Instance==USART3)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	4a29      	ldr	r2, [pc, #164]	; (8001584 <HAL_UART_MspInit+0x16c>)
 80014de:	4293      	cmp	r3, r2
 80014e0:	d146      	bne.n	8001570 <HAL_UART_MspInit+0x158>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 80014e2:	f04f 0202 	mov.w	r2, #2
 80014e6:	f04f 0300 	mov.w	r3, #0
 80014ea:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 80014ee:	2300      	movs	r3, #0
 80014f0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80014f4:	f107 0318 	add.w	r3, r7, #24
 80014f8:	4618      	mov	r0, r3
 80014fa:	f002 fb69 	bl	8003bd0 <HAL_RCCEx_PeriphCLKConfig>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d001      	beq.n	8001508 <HAL_UART_MspInit+0xf0>
      Error_Handler();
 8001504:	f7ff fefa 	bl	80012fc <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8001508:	4b1c      	ldr	r3, [pc, #112]	; (800157c <HAL_UART_MspInit+0x164>)
 800150a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800150e:	4a1b      	ldr	r2, [pc, #108]	; (800157c <HAL_UART_MspInit+0x164>)
 8001510:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001514:	f8c2 30e8 	str.w	r3, [r2, #232]	; 0xe8
 8001518:	4b18      	ldr	r3, [pc, #96]	; (800157c <HAL_UART_MspInit+0x164>)
 800151a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	; 0xe8
 800151e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8001522:	60fb      	str	r3, [r7, #12]
 8001524:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001526:	4b15      	ldr	r3, [pc, #84]	; (800157c <HAL_UART_MspInit+0x164>)
 8001528:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800152c:	4a13      	ldr	r2, [pc, #76]	; (800157c <HAL_UART_MspInit+0x164>)
 800152e:	f043 0302 	orr.w	r3, r3, #2
 8001532:	f8c2 30e0 	str.w	r3, [r2, #224]	; 0xe0
 8001536:	4b11      	ldr	r3, [pc, #68]	; (800157c <HAL_UART_MspInit+0x164>)
 8001538:	f8d3 30e0 	ldr.w	r3, [r3, #224]	; 0xe0
 800153c:	f003 0302 	and.w	r3, r3, #2
 8001540:	60bb      	str	r3, [r7, #8]
 8001542:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001544:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001548:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800154c:	2302      	movs	r3, #2
 800154e:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001552:	2300      	movs	r3, #0
 8001554:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001558:	2300      	movs	r3, #0
 800155a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800155e:	2307      	movs	r3, #7
 8001560:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001564:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001568:	4619      	mov	r1, r3
 800156a:	4805      	ldr	r0, [pc, #20]	; (8001580 <HAL_UART_MspInit+0x168>)
 800156c:	f000 fae0 	bl	8001b30 <HAL_GPIO_Init>
}
 8001570:	bf00      	nop
 8001572:	37f0      	adds	r7, #240	; 0xf0
 8001574:	46bd      	mov	sp, r7
 8001576:	bd80      	pop	{r7, pc}
 8001578:	40011000 	.word	0x40011000
 800157c:	58024400 	.word	0x58024400
 8001580:	58020400 	.word	0x58020400
 8001584:	40004800 	.word	0x40004800

08001588 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001588:	b580      	push	{r7, lr}
 800158a:	b08e      	sub	sp, #56	; 0x38
 800158c:	af00      	add	r7, sp, #0
 800158e:	6078      	str	r0, [r7, #4]
  uint32_t              uwTimclock;

  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;
/*Configure the TIM1 IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	2b0f      	cmp	r3, #15
 8001594:	d842      	bhi.n	800161c <HAL_InitTick+0x94>
  {
  HAL_NVIC_SetPriority(TIM1_UP_IRQn, TickPriority ,0U);
 8001596:	2200      	movs	r2, #0
 8001598:	6879      	ldr	r1, [r7, #4]
 800159a:	2019      	movs	r0, #25
 800159c:	f000 faa0 	bl	8001ae0 <HAL_NVIC_SetPriority>

  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80015a0:	2019      	movs	r0, #25
 80015a2:	f000 fab7 	bl	8001b14 <HAL_NVIC_EnableIRQ>
    uwTickPrio = TickPriority;
 80015a6:	4a23      	ldr	r2, [pc, #140]	; (8001634 <HAL_InitTick+0xac>)
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80015ac:	4b22      	ldr	r3, [pc, #136]	; (8001638 <HAL_InitTick+0xb0>)
 80015ae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80015b2:	4a21      	ldr	r2, [pc, #132]	; (8001638 <HAL_InitTick+0xb0>)
 80015b4:	f043 0301 	orr.w	r3, r3, #1
 80015b8:	f8c2 30f0 	str.w	r3, [r2, #240]	; 0xf0
 80015bc:	4b1e      	ldr	r3, [pc, #120]	; (8001638 <HAL_InitTick+0xb0>)
 80015be:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 80015c2:	f003 0301 	and.w	r3, r3, #1
 80015c6:	60bb      	str	r3, [r7, #8]
 80015c8:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80015ca:	f107 020c 	add.w	r2, r7, #12
 80015ce:	f107 0310 	add.w	r3, r7, #16
 80015d2:	4611      	mov	r1, r2
 80015d4:	4618      	mov	r0, r3
 80015d6:	f002 fab9 	bl	8003b4c <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80015da:	f002 faa1 	bl	8003b20 <HAL_RCC_GetPCLK2Freq>
 80015de:	6378      	str	r0, [r7, #52]	; 0x34

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80015e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80015e2:	4a16      	ldr	r2, [pc, #88]	; (800163c <HAL_InitTick+0xb4>)
 80015e4:	fba2 2303 	umull	r2, r3, r2, r3
 80015e8:	0c9b      	lsrs	r3, r3, #18
 80015ea:	3b01      	subs	r3, #1
 80015ec:	633b      	str	r3, [r7, #48]	; 0x30

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 80015ee:	4b14      	ldr	r3, [pc, #80]	; (8001640 <HAL_InitTick+0xb8>)
 80015f0:	4a14      	ldr	r2, [pc, #80]	; (8001644 <HAL_InitTick+0xbc>)
 80015f2:	601a      	str	r2, [r3, #0]
  + Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 80015f4:	4b12      	ldr	r3, [pc, #72]	; (8001640 <HAL_InitTick+0xb8>)
 80015f6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80015fa:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 80015fc:	4a10      	ldr	r2, [pc, #64]	; (8001640 <HAL_InitTick+0xb8>)
 80015fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001600:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8001602:	4b0f      	ldr	r3, [pc, #60]	; (8001640 <HAL_InitTick+0xb8>)
 8001604:	2200      	movs	r2, #0
 8001606:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001608:	4b0d      	ldr	r3, [pc, #52]	; (8001640 <HAL_InitTick+0xb8>)
 800160a:	2200      	movs	r2, #0
 800160c:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim1) == HAL_OK)
 800160e:	480c      	ldr	r0, [pc, #48]	; (8001640 <HAL_InitTick+0xb8>)
 8001610:	f004 f90a 	bl	8005828 <HAL_TIM_Base_Init>
 8001614:	4603      	mov	r3, r0
 8001616:	2b00      	cmp	r3, #0
 8001618:	d107      	bne.n	800162a <HAL_InitTick+0xa2>
 800161a:	e001      	b.n	8001620 <HAL_InitTick+0x98>
    return HAL_ERROR;
 800161c:	2301      	movs	r3, #1
 800161e:	e005      	b.n	800162c <HAL_InitTick+0xa4>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim1);
 8001620:	4807      	ldr	r0, [pc, #28]	; (8001640 <HAL_InitTick+0xb8>)
 8001622:	f004 f963 	bl	80058ec <HAL_TIM_Base_Start_IT>
 8001626:	4603      	mov	r3, r0
 8001628:	e000      	b.n	800162c <HAL_InitTick+0xa4>
  }

  /* Return function status */
  return HAL_ERROR;
 800162a:	2301      	movs	r3, #1
}
 800162c:	4618      	mov	r0, r3
 800162e:	3738      	adds	r7, #56	; 0x38
 8001630:	46bd      	mov	sp, r7
 8001632:	bd80      	pop	{r7, pc}
 8001634:	24000008 	.word	0x24000008
 8001638:	58024400 	.word	0x58024400
 800163c:	431bde83 	.word	0x431bde83
 8001640:	240004c8 	.word	0x240004c8
 8001644:	40010000 	.word	0x40010000

08001648 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001648:	b480      	push	{r7}
 800164a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800164c:	e7fe      	b.n	800164c <NMI_Handler+0x4>

0800164e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800164e:	b480      	push	{r7}
 8001650:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001652:	e7fe      	b.n	8001652 <HardFault_Handler+0x4>

08001654 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001654:	b480      	push	{r7}
 8001656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001658:	e7fe      	b.n	8001658 <MemManage_Handler+0x4>

0800165a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800165a:	b480      	push	{r7}
 800165c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800165e:	e7fe      	b.n	800165e <BusFault_Handler+0x4>

08001660 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001660:	b480      	push	{r7}
 8001662:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001664:	e7fe      	b.n	8001664 <UsageFault_Handler+0x4>

08001666 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001666:	b480      	push	{r7}
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800166a:	bf00      	nop
 800166c:	46bd      	mov	sp, r7
 800166e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001672:	4770      	bx	lr

08001674 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001678:	4802      	ldr	r0, [pc, #8]	; (8001684 <TIM1_UP_IRQHandler+0x10>)
 800167a:	f004 f9af 	bl	80059dc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 800167e:	bf00      	nop
 8001680:	bd80      	pop	{r7, pc}
 8001682:	bf00      	nop
 8001684:	240004c8 	.word	0x240004c8

08001688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001688:	b580      	push	{r7, lr}
 800168a:	b086      	sub	sp, #24
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001690:	4a14      	ldr	r2, [pc, #80]	; (80016e4 <_sbrk+0x5c>)
 8001692:	4b15      	ldr	r3, [pc, #84]	; (80016e8 <_sbrk+0x60>)
 8001694:	1ad3      	subs	r3, r2, r3
 8001696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001698:	697b      	ldr	r3, [r7, #20]
 800169a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800169c:	4b13      	ldr	r3, [pc, #76]	; (80016ec <_sbrk+0x64>)
 800169e:	681b      	ldr	r3, [r3, #0]
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d102      	bne.n	80016aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80016a4:	4b11      	ldr	r3, [pc, #68]	; (80016ec <_sbrk+0x64>)
 80016a6:	4a12      	ldr	r2, [pc, #72]	; (80016f0 <_sbrk+0x68>)
 80016a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80016aa:	4b10      	ldr	r3, [pc, #64]	; (80016ec <_sbrk+0x64>)
 80016ac:	681a      	ldr	r2, [r3, #0]
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	4413      	add	r3, r2
 80016b2:	693a      	ldr	r2, [r7, #16]
 80016b4:	429a      	cmp	r2, r3
 80016b6:	d207      	bcs.n	80016c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80016b8:	f006 fed8 	bl	800846c <__errno>
 80016bc:	4603      	mov	r3, r0
 80016be:	220c      	movs	r2, #12
 80016c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80016c2:	f04f 33ff 	mov.w	r3, #4294967295
 80016c6:	e009      	b.n	80016dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80016c8:	4b08      	ldr	r3, [pc, #32]	; (80016ec <_sbrk+0x64>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80016ce:	4b07      	ldr	r3, [pc, #28]	; (80016ec <_sbrk+0x64>)
 80016d0:	681a      	ldr	r2, [r3, #0]
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4413      	add	r3, r2
 80016d6:	4a05      	ldr	r2, [pc, #20]	; (80016ec <_sbrk+0x64>)
 80016d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80016da:	68fb      	ldr	r3, [r7, #12]
}
 80016dc:	4618      	mov	r0, r3
 80016de:	3718      	adds	r7, #24
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	24080000 	.word	0x24080000
 80016e8:	00000400 	.word	0x00000400
 80016ec:	24000514 	.word	0x24000514
 80016f0:	24004280 	.word	0x24004280

080016f4 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80016f4:	b480      	push	{r7}
 80016f6:	af00      	add	r7, sp, #0
 __IO uint32_t tmpreg;
#endif /* DATA_IN_D2_SRAM */

  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80016f8:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <SystemInit+0xe4>)
 80016fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80016fe:	4a36      	ldr	r2, [pc, #216]	; (80017d8 <SystemInit+0xe4>)
 8001700:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001704:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/

   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001708:	4b34      	ldr	r3, [pc, #208]	; (80017dc <SystemInit+0xe8>)
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	f003 030f 	and.w	r3, r3, #15
 8001710:	2b06      	cmp	r3, #6
 8001712:	d807      	bhi.n	8001724 <SystemInit+0x30>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8001714:	4b31      	ldr	r3, [pc, #196]	; (80017dc <SystemInit+0xe8>)
 8001716:	681b      	ldr	r3, [r3, #0]
 8001718:	f023 030f 	bic.w	r3, r3, #15
 800171c:	4a2f      	ldr	r2, [pc, #188]	; (80017dc <SystemInit+0xe8>)
 800171e:	f043 0307 	orr.w	r3, r3, #7
 8001722:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8001724:	4b2e      	ldr	r3, [pc, #184]	; (80017e0 <SystemInit+0xec>)
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	4a2d      	ldr	r2, [pc, #180]	; (80017e0 <SystemInit+0xec>)
 800172a:	f043 0301 	orr.w	r3, r3, #1
 800172e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001730:	4b2b      	ldr	r3, [pc, #172]	; (80017e0 <SystemInit+0xec>)
 8001732:	2200      	movs	r2, #0
 8001734:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8001736:	4b2a      	ldr	r3, [pc, #168]	; (80017e0 <SystemInit+0xec>)
 8001738:	681a      	ldr	r2, [r3, #0]
 800173a:	4929      	ldr	r1, [pc, #164]	; (80017e0 <SystemInit+0xec>)
 800173c:	4b29      	ldr	r3, [pc, #164]	; (80017e4 <SystemInit+0xf0>)
 800173e:	4013      	ands	r3, r2
 8001740:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8001742:	4b26      	ldr	r3, [pc, #152]	; (80017dc <SystemInit+0xe8>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f003 0308 	and.w	r3, r3, #8
 800174a:	2b00      	cmp	r3, #0
 800174c:	d007      	beq.n	800175e <SystemInit+0x6a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800174e:	4b23      	ldr	r3, [pc, #140]	; (80017dc <SystemInit+0xe8>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	f023 030f 	bic.w	r3, r3, #15
 8001756:	4a21      	ldr	r2, [pc, #132]	; (80017dc <SystemInit+0xe8>)
 8001758:	f043 0307 	orr.w	r3, r3, #7
 800175c:	6013      	str	r3, [r2, #0]
  }

#if defined(D3_SRAM_BASE)
  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800175e:	4b20      	ldr	r3, [pc, #128]	; (80017e0 <SystemInit+0xec>)
 8001760:	2200      	movs	r2, #0
 8001762:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8001764:	4b1e      	ldr	r3, [pc, #120]	; (80017e0 <SystemInit+0xec>)
 8001766:	2200      	movs	r2, #0
 8001768:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 800176a:	4b1d      	ldr	r3, [pc, #116]	; (80017e0 <SystemInit+0xec>)
 800176c:	2200      	movs	r2, #0
 800176e:	621a      	str	r2, [r3, #32]

  /* Reset SRDCFGR register */
  RCC->SRDCFGR = 0x00000000;
#endif
  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 8001770:	4b1b      	ldr	r3, [pc, #108]	; (80017e0 <SystemInit+0xec>)
 8001772:	4a1d      	ldr	r2, [pc, #116]	; (80017e8 <SystemInit+0xf4>)
 8001774:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8001776:	4b1a      	ldr	r3, [pc, #104]	; (80017e0 <SystemInit+0xec>)
 8001778:	4a1c      	ldr	r2, [pc, #112]	; (80017ec <SystemInit+0xf8>)
 800177a:	62da      	str	r2, [r3, #44]	; 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 800177c:	4b18      	ldr	r3, [pc, #96]	; (80017e0 <SystemInit+0xec>)
 800177e:	4a1c      	ldr	r2, [pc, #112]	; (80017f0 <SystemInit+0xfc>)
 8001780:	631a      	str	r2, [r3, #48]	; 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 8001782:	4b17      	ldr	r3, [pc, #92]	; (80017e0 <SystemInit+0xec>)
 8001784:	2200      	movs	r2, #0
 8001786:	635a      	str	r2, [r3, #52]	; 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 8001788:	4b15      	ldr	r3, [pc, #84]	; (80017e0 <SystemInit+0xec>)
 800178a:	4a19      	ldr	r2, [pc, #100]	; (80017f0 <SystemInit+0xfc>)
 800178c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 800178e:	4b14      	ldr	r3, [pc, #80]	; (80017e0 <SystemInit+0xec>)
 8001790:	2200      	movs	r2, #0
 8001792:	63da      	str	r2, [r3, #60]	; 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 8001794:	4b12      	ldr	r3, [pc, #72]	; (80017e0 <SystemInit+0xec>)
 8001796:	4a16      	ldr	r2, [pc, #88]	; (80017f0 <SystemInit+0xfc>)
 8001798:	641a      	str	r2, [r3, #64]	; 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 800179a:	4b11      	ldr	r3, [pc, #68]	; (80017e0 <SystemInit+0xec>)
 800179c:	2200      	movs	r2, #0
 800179e:	645a      	str	r2, [r3, #68]	; 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017a0:	4b0f      	ldr	r3, [pc, #60]	; (80017e0 <SystemInit+0xec>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a0e      	ldr	r2, [pc, #56]	; (80017e0 <SystemInit+0xec>)
 80017a6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80017aa:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80017ac:	4b0c      	ldr	r3, [pc, #48]	; (80017e0 <SystemInit+0xec>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	661a      	str	r2, [r3, #96]	; 0x60

#if (STM32H7_DEV_ID == 0x450UL)
  /* dual core CM7 or single core line */
  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80017b2:	4b10      	ldr	r3, [pc, #64]	; (80017f4 <SystemInit+0x100>)
 80017b4:	681a      	ldr	r2, [r3, #0]
 80017b6:	4b10      	ldr	r3, [pc, #64]	; (80017f8 <SystemInit+0x104>)
 80017b8:	4013      	ands	r3, r2
 80017ba:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80017be:	d202      	bcs.n	80017c6 <SystemInit+0xd2>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80017c0:	4b0e      	ldr	r3, [pc, #56]	; (80017fc <SystemInit+0x108>)
 80017c2:	2201      	movs	r2, #1
 80017c4:	601a      	str	r2, [r3, #0]
  /*
   * Disable the FMC bank1 (enabled after reset).
   * This, prevents CPU speculation access on this bank which blocks the use of FMC during
   * 24us. During this time the others FMC master (such as LTDC) cannot use it!
   */
  FMC_Bank1_R->BTCR[0] = 0x000030D2;
 80017c6:	4b0e      	ldr	r3, [pc, #56]	; (8001800 <SystemInit+0x10c>)
 80017c8:	f243 02d2 	movw	r2, #12498	; 0x30d2
 80017cc:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D1 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#endif /*DUAL_CORE && CORE_CM4*/
}
 80017ce:	bf00      	nop
 80017d0:	46bd      	mov	sp, r7
 80017d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d6:	4770      	bx	lr
 80017d8:	e000ed00 	.word	0xe000ed00
 80017dc:	52002000 	.word	0x52002000
 80017e0:	58024400 	.word	0x58024400
 80017e4:	eaf6ed7f 	.word	0xeaf6ed7f
 80017e8:	02020200 	.word	0x02020200
 80017ec:	01ff0000 	.word	0x01ff0000
 80017f0:	01010280 	.word	0x01010280
 80017f4:	5c001000 	.word	0x5c001000
 80017f8:	ffff0000 	.word	0xffff0000
 80017fc:	51008108 	.word	0x51008108
 8001800:	52004000 	.word	0x52004000

08001804 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 8001804:	f8df d034 	ldr.w	sp, [pc, #52]	; 800183c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit
 8001808:	f7ff ff74 	bl	80016f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800180c:	480c      	ldr	r0, [pc, #48]	; (8001840 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 800180e:	490d      	ldr	r1, [pc, #52]	; (8001844 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001810:	4a0d      	ldr	r2, [pc, #52]	; (8001848 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001812:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001814:	e002      	b.n	800181c <LoopCopyDataInit>

08001816 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001816:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001818:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800181a:	3304      	adds	r3, #4

0800181c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800181c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800181e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001820:	d3f9      	bcc.n	8001816 <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001822:	4a0a      	ldr	r2, [pc, #40]	; (800184c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001824:	4c0a      	ldr	r4, [pc, #40]	; (8001850 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001826:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001828:	e001      	b.n	800182e <LoopFillZerobss>

0800182a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800182a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800182c:	3204      	adds	r2, #4

0800182e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800182e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001830:	d3fb      	bcc.n	800182a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001832:	f006 fe21 	bl	8008478 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001836:	f7ff fab1 	bl	8000d9c <main>
  bx  lr
 800183a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800183c:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001840:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001844:	24000078 	.word	0x24000078
  ldr r2, =_sidata
 8001848:	080088d8 	.word	0x080088d8
  ldr r2, =_sbss
 800184c:	24000078 	.word	0x24000078
  ldr r4, =_ebss
 8001850:	24004280 	.word	0x24004280

08001854 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001854:	e7fe      	b.n	8001854 <ADC3_IRQHandler>
	...

08001858 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b082      	sub	sp, #8
 800185c:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185e:	2003      	movs	r0, #3
 8001860:	f000 f933 	bl	8001aca <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001864:	f001 ff9c 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8001868:	4602      	mov	r2, r0
 800186a:	4b15      	ldr	r3, [pc, #84]	; (80018c0 <HAL_Init+0x68>)
 800186c:	699b      	ldr	r3, [r3, #24]
 800186e:	0a1b      	lsrs	r3, r3, #8
 8001870:	f003 030f 	and.w	r3, r3, #15
 8001874:	4913      	ldr	r1, [pc, #76]	; (80018c4 <HAL_Init+0x6c>)
 8001876:	5ccb      	ldrb	r3, [r1, r3]
 8001878:	f003 031f 	and.w	r3, r3, #31
 800187c:	fa22 f303 	lsr.w	r3, r2, r3
 8001880:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001882:	4b0f      	ldr	r3, [pc, #60]	; (80018c0 <HAL_Init+0x68>)
 8001884:	699b      	ldr	r3, [r3, #24]
 8001886:	f003 030f 	and.w	r3, r3, #15
 800188a:	4a0e      	ldr	r2, [pc, #56]	; (80018c4 <HAL_Init+0x6c>)
 800188c:	5cd3      	ldrb	r3, [r2, r3]
 800188e:	f003 031f 	and.w	r3, r3, #31
 8001892:	687a      	ldr	r2, [r7, #4]
 8001894:	fa22 f303 	lsr.w	r3, r2, r3
 8001898:	4a0b      	ldr	r2, [pc, #44]	; (80018c8 <HAL_Init+0x70>)
 800189a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800189c:	4a0b      	ldr	r2, [pc, #44]	; (80018cc <HAL_Init+0x74>)
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80018a2:	200f      	movs	r0, #15
 80018a4:	f7ff fe70 	bl	8001588 <HAL_InitTick>
 80018a8:	4603      	mov	r3, r0
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d001      	beq.n	80018b2 <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 80018ae:	2301      	movs	r3, #1
 80018b0:	e002      	b.n	80018b8 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 80018b2:	f7ff fd29 	bl	8001308 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018b6:	2300      	movs	r3, #0
}
 80018b8:	4618      	mov	r0, r3
 80018ba:	3708      	adds	r7, #8
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	58024400 	.word	0x58024400
 80018c4:	08008830 	.word	0x08008830
 80018c8:	24000004 	.word	0x24000004
 80018cc:	24000000 	.word	0x24000000

080018d0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d0:	b480      	push	{r7}
 80018d2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80018d4:	4b06      	ldr	r3, [pc, #24]	; (80018f0 <HAL_IncTick+0x20>)
 80018d6:	781b      	ldrb	r3, [r3, #0]
 80018d8:	461a      	mov	r2, r3
 80018da:	4b06      	ldr	r3, [pc, #24]	; (80018f4 <HAL_IncTick+0x24>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4413      	add	r3, r2
 80018e0:	4a04      	ldr	r2, [pc, #16]	; (80018f4 <HAL_IncTick+0x24>)
 80018e2:	6013      	str	r3, [r2, #0]
}
 80018e4:	bf00      	nop
 80018e6:	46bd      	mov	sp, r7
 80018e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ec:	4770      	bx	lr
 80018ee:	bf00      	nop
 80018f0:	2400000c 	.word	0x2400000c
 80018f4:	24000518 	.word	0x24000518

080018f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018f8:	b480      	push	{r7}
 80018fa:	af00      	add	r7, sp, #0
  return uwTick;
 80018fc:	4b03      	ldr	r3, [pc, #12]	; (800190c <HAL_GetTick+0x14>)
 80018fe:	681b      	ldr	r3, [r3, #0]
}
 8001900:	4618      	mov	r0, r3
 8001902:	46bd      	mov	sp, r7
 8001904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001908:	4770      	bx	lr
 800190a:	bf00      	nop
 800190c:	24000518 	.word	0x24000518

08001910 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001910:	b580      	push	{r7, lr}
 8001912:	b084      	sub	sp, #16
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001918:	f7ff ffee 	bl	80018f8 <HAL_GetTick>
 800191c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001928:	d005      	beq.n	8001936 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800192a:	4b0a      	ldr	r3, [pc, #40]	; (8001954 <HAL_Delay+0x44>)
 800192c:	781b      	ldrb	r3, [r3, #0]
 800192e:	461a      	mov	r2, r3
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	4413      	add	r3, r2
 8001934:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001936:	bf00      	nop
 8001938:	f7ff ffde 	bl	80018f8 <HAL_GetTick>
 800193c:	4602      	mov	r2, r0
 800193e:	68bb      	ldr	r3, [r7, #8]
 8001940:	1ad3      	subs	r3, r2, r3
 8001942:	68fa      	ldr	r2, [r7, #12]
 8001944:	429a      	cmp	r2, r3
 8001946:	d8f7      	bhi.n	8001938 <HAL_Delay+0x28>
  {
  }
}
 8001948:	bf00      	nop
 800194a:	bf00      	nop
 800194c:	3710      	adds	r7, #16
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
 8001952:	bf00      	nop
 8001954:	2400000c 	.word	0x2400000c

08001958 <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 800195c:	4b03      	ldr	r3, [pc, #12]	; (800196c <HAL_GetREVID+0x14>)
 800195e:	681b      	ldr	r3, [r3, #0]
 8001960:	0c1b      	lsrs	r3, r3, #16
}
 8001962:	4618      	mov	r0, r3
 8001964:	46bd      	mov	sp, r7
 8001966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800196a:	4770      	bx	lr
 800196c:	5c001000 	.word	0x5c001000

08001970 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001970:	b480      	push	{r7}
 8001972:	b085      	sub	sp, #20
 8001974:	af00      	add	r7, sp, #0
 8001976:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001980:	4b0b      	ldr	r3, [pc, #44]	; (80019b0 <__NVIC_SetPriorityGrouping+0x40>)
 8001982:	68db      	ldr	r3, [r3, #12]
 8001984:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001986:	68ba      	ldr	r2, [r7, #8]
 8001988:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800198c:	4013      	ands	r3, r2
 800198e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001990:	68fb      	ldr	r3, [r7, #12]
 8001992:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001994:	68bb      	ldr	r3, [r7, #8]
 8001996:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001998:	4b06      	ldr	r3, [pc, #24]	; (80019b4 <__NVIC_SetPriorityGrouping+0x44>)
 800199a:	4313      	orrs	r3, r2
 800199c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800199e:	4a04      	ldr	r2, [pc, #16]	; (80019b0 <__NVIC_SetPriorityGrouping+0x40>)
 80019a0:	68bb      	ldr	r3, [r7, #8]
 80019a2:	60d3      	str	r3, [r2, #12]
}
 80019a4:	bf00      	nop
 80019a6:	3714      	adds	r7, #20
 80019a8:	46bd      	mov	sp, r7
 80019aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ae:	4770      	bx	lr
 80019b0:	e000ed00 	.word	0xe000ed00
 80019b4:	05fa0000 	.word	0x05fa0000

080019b8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019bc:	4b04      	ldr	r3, [pc, #16]	; (80019d0 <__NVIC_GetPriorityGrouping+0x18>)
 80019be:	68db      	ldr	r3, [r3, #12]
 80019c0:	0a1b      	lsrs	r3, r3, #8
 80019c2:	f003 0307 	and.w	r3, r3, #7
}
 80019c6:	4618      	mov	r0, r3
 80019c8:	46bd      	mov	sp, r7
 80019ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ce:	4770      	bx	lr
 80019d0:	e000ed00 	.word	0xe000ed00

080019d4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80019d4:	b480      	push	{r7}
 80019d6:	b083      	sub	sp, #12
 80019d8:	af00      	add	r7, sp, #0
 80019da:	4603      	mov	r3, r0
 80019dc:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 80019de:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	db0b      	blt.n	80019fe <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80019e6:	88fb      	ldrh	r3, [r7, #6]
 80019e8:	f003 021f 	and.w	r2, r3, #31
 80019ec:	4907      	ldr	r1, [pc, #28]	; (8001a0c <__NVIC_EnableIRQ+0x38>)
 80019ee:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80019f2:	095b      	lsrs	r3, r3, #5
 80019f4:	2001      	movs	r0, #1
 80019f6:	fa00 f202 	lsl.w	r2, r0, r2
 80019fa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80019fe:	bf00      	nop
 8001a00:	370c      	adds	r7, #12
 8001a02:	46bd      	mov	sp, r7
 8001a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a08:	4770      	bx	lr
 8001a0a:	bf00      	nop
 8001a0c:	e000e100 	.word	0xe000e100

08001a10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a10:	b480      	push	{r7}
 8001a12:	b083      	sub	sp, #12
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	4603      	mov	r3, r0
 8001a18:	6039      	str	r1, [r7, #0]
 8001a1a:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001a1c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	db0a      	blt.n	8001a3a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a24:	683b      	ldr	r3, [r7, #0]
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	490c      	ldr	r1, [pc, #48]	; (8001a5c <__NVIC_SetPriority+0x4c>)
 8001a2a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001a2e:	0112      	lsls	r2, r2, #4
 8001a30:	b2d2      	uxtb	r2, r2
 8001a32:	440b      	add	r3, r1
 8001a34:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a38:	e00a      	b.n	8001a50 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	b2da      	uxtb	r2, r3
 8001a3e:	4908      	ldr	r1, [pc, #32]	; (8001a60 <__NVIC_SetPriority+0x50>)
 8001a40:	88fb      	ldrh	r3, [r7, #6]
 8001a42:	f003 030f 	and.w	r3, r3, #15
 8001a46:	3b04      	subs	r3, #4
 8001a48:	0112      	lsls	r2, r2, #4
 8001a4a:	b2d2      	uxtb	r2, r2
 8001a4c:	440b      	add	r3, r1
 8001a4e:	761a      	strb	r2, [r3, #24]
}
 8001a50:	bf00      	nop
 8001a52:	370c      	adds	r7, #12
 8001a54:	46bd      	mov	sp, r7
 8001a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a5a:	4770      	bx	lr
 8001a5c:	e000e100 	.word	0xe000e100
 8001a60:	e000ed00 	.word	0xe000ed00

08001a64 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a64:	b480      	push	{r7}
 8001a66:	b089      	sub	sp, #36	; 0x24
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	60f8      	str	r0, [r7, #12]
 8001a6c:	60b9      	str	r1, [r7, #8]
 8001a6e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a70:	68fb      	ldr	r3, [r7, #12]
 8001a72:	f003 0307 	and.w	r3, r3, #7
 8001a76:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a78:	69fb      	ldr	r3, [r7, #28]
 8001a7a:	f1c3 0307 	rsb	r3, r3, #7
 8001a7e:	2b04      	cmp	r3, #4
 8001a80:	bf28      	it	cs
 8001a82:	2304      	movcs	r3, #4
 8001a84:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a86:	69fb      	ldr	r3, [r7, #28]
 8001a88:	3304      	adds	r3, #4
 8001a8a:	2b06      	cmp	r3, #6
 8001a8c:	d902      	bls.n	8001a94 <NVIC_EncodePriority+0x30>
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3b03      	subs	r3, #3
 8001a92:	e000      	b.n	8001a96 <NVIC_EncodePriority+0x32>
 8001a94:	2300      	movs	r3, #0
 8001a96:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a98:	f04f 32ff 	mov.w	r2, #4294967295
 8001a9c:	69bb      	ldr	r3, [r7, #24]
 8001a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8001aa2:	43da      	mvns	r2, r3
 8001aa4:	68bb      	ldr	r3, [r7, #8]
 8001aa6:	401a      	ands	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001aac:	f04f 31ff 	mov.w	r1, #4294967295
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab6:	43d9      	mvns	r1, r3
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001abc:	4313      	orrs	r3, r2
         );
}
 8001abe:	4618      	mov	r0, r3
 8001ac0:	3724      	adds	r7, #36	; 0x24
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr

08001aca <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aca:	b580      	push	{r7, lr}
 8001acc:	b082      	sub	sp, #8
 8001ace:	af00      	add	r7, sp, #0
 8001ad0:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ad2:	6878      	ldr	r0, [r7, #4]
 8001ad4:	f7ff ff4c 	bl	8001970 <__NVIC_SetPriorityGrouping>
}
 8001ad8:	bf00      	nop
 8001ada:	3708      	adds	r7, #8
 8001adc:	46bd      	mov	sp, r7
 8001ade:	bd80      	pop	{r7, pc}

08001ae0 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b086      	sub	sp, #24
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	60b9      	str	r1, [r7, #8]
 8001aea:	607a      	str	r2, [r7, #4]
 8001aec:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001aee:	f7ff ff63 	bl	80019b8 <__NVIC_GetPriorityGrouping>
 8001af2:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001af4:	687a      	ldr	r2, [r7, #4]
 8001af6:	68b9      	ldr	r1, [r7, #8]
 8001af8:	6978      	ldr	r0, [r7, #20]
 8001afa:	f7ff ffb3 	bl	8001a64 <NVIC_EncodePriority>
 8001afe:	4602      	mov	r2, r0
 8001b00:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001b04:	4611      	mov	r1, r2
 8001b06:	4618      	mov	r0, r3
 8001b08:	f7ff ff82 	bl	8001a10 <__NVIC_SetPriority>
}
 8001b0c:	bf00      	nop
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}

08001b14 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b1e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001b22:	4618      	mov	r0, r3
 8001b24:	f7ff ff56 	bl	80019d4 <__NVIC_EnableIRQ>
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}

08001b30 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b30:	b480      	push	{r7}
 8001b32:	b089      	sub	sp, #36	; 0x24
 8001b34:	af00      	add	r7, sp, #0
 8001b36:	6078      	str	r0, [r7, #4]
 8001b38:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8001b3e:	4b89      	ldr	r3, [pc, #548]	; (8001d64 <HAL_GPIO_Init+0x234>)
 8001b40:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001b42:	e194      	b.n	8001e6e <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001b44:	683b      	ldr	r3, [r7, #0]
 8001b46:	681a      	ldr	r2, [r3, #0]
 8001b48:	2101      	movs	r1, #1
 8001b4a:	69fb      	ldr	r3, [r7, #28]
 8001b4c:	fa01 f303 	lsl.w	r3, r1, r3
 8001b50:	4013      	ands	r3, r2
 8001b52:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8001b54:	693b      	ldr	r3, [r7, #16]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	f000 8186 	beq.w	8001e68 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001b5c:	683b      	ldr	r3, [r7, #0]
 8001b5e:	685b      	ldr	r3, [r3, #4]
 8001b60:	f003 0303 	and.w	r3, r3, #3
 8001b64:	2b01      	cmp	r3, #1
 8001b66:	d005      	beq.n	8001b74 <HAL_GPIO_Init+0x44>
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	685b      	ldr	r3, [r3, #4]
 8001b6c:	f003 0303 	and.w	r3, r3, #3
 8001b70:	2b02      	cmp	r3, #2
 8001b72:	d130      	bne.n	8001bd6 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	689b      	ldr	r3, [r3, #8]
 8001b78:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001b7a:	69fb      	ldr	r3, [r7, #28]
 8001b7c:	005b      	lsls	r3, r3, #1
 8001b7e:	2203      	movs	r2, #3
 8001b80:	fa02 f303 	lsl.w	r3, r2, r3
 8001b84:	43db      	mvns	r3, r3
 8001b86:	69ba      	ldr	r2, [r7, #24]
 8001b88:	4013      	ands	r3, r2
 8001b8a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	68da      	ldr	r2, [r3, #12]
 8001b90:	69fb      	ldr	r3, [r7, #28]
 8001b92:	005b      	lsls	r3, r3, #1
 8001b94:	fa02 f303 	lsl.w	r3, r2, r3
 8001b98:	69ba      	ldr	r2, [r7, #24]
 8001b9a:	4313      	orrs	r3, r2
 8001b9c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001b9e:	687b      	ldr	r3, [r7, #4]
 8001ba0:	69ba      	ldr	r2, [r7, #24]
 8001ba2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001baa:	2201      	movs	r2, #1
 8001bac:	69fb      	ldr	r3, [r7, #28]
 8001bae:	fa02 f303 	lsl.w	r3, r2, r3
 8001bb2:	43db      	mvns	r3, r3
 8001bb4:	69ba      	ldr	r2, [r7, #24]
 8001bb6:	4013      	ands	r3, r2
 8001bb8:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	685b      	ldr	r3, [r3, #4]
 8001bbe:	091b      	lsrs	r3, r3, #4
 8001bc0:	f003 0201 	and.w	r2, r3, #1
 8001bc4:	69fb      	ldr	r3, [r7, #28]
 8001bc6:	fa02 f303 	lsl.w	r3, r2, r3
 8001bca:	69ba      	ldr	r2, [r7, #24]
 8001bcc:	4313      	orrs	r3, r2
 8001bce:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	69ba      	ldr	r2, [r7, #24]
 8001bd4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001bd6:	683b      	ldr	r3, [r7, #0]
 8001bd8:	685b      	ldr	r3, [r3, #4]
 8001bda:	f003 0303 	and.w	r3, r3, #3
 8001bde:	2b03      	cmp	r3, #3
 8001be0:	d017      	beq.n	8001c12 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	68db      	ldr	r3, [r3, #12]
 8001be6:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001be8:	69fb      	ldr	r3, [r7, #28]
 8001bea:	005b      	lsls	r3, r3, #1
 8001bec:	2203      	movs	r2, #3
 8001bee:	fa02 f303 	lsl.w	r3, r2, r3
 8001bf2:	43db      	mvns	r3, r3
 8001bf4:	69ba      	ldr	r2, [r7, #24]
 8001bf6:	4013      	ands	r3, r2
 8001bf8:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	689a      	ldr	r2, [r3, #8]
 8001bfe:	69fb      	ldr	r3, [r7, #28]
 8001c00:	005b      	lsls	r3, r3, #1
 8001c02:	fa02 f303 	lsl.w	r3, r2, r3
 8001c06:	69ba      	ldr	r2, [r7, #24]
 8001c08:	4313      	orrs	r3, r2
 8001c0a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8001c0c:	687b      	ldr	r3, [r7, #4]
 8001c0e:	69ba      	ldr	r2, [r7, #24]
 8001c10:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	685b      	ldr	r3, [r3, #4]
 8001c16:	f003 0303 	and.w	r3, r3, #3
 8001c1a:	2b02      	cmp	r3, #2
 8001c1c:	d123      	bne.n	8001c66 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001c1e:	69fb      	ldr	r3, [r7, #28]
 8001c20:	08da      	lsrs	r2, r3, #3
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3208      	adds	r2, #8
 8001c26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001c2a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001c2c:	69fb      	ldr	r3, [r7, #28]
 8001c2e:	f003 0307 	and.w	r3, r3, #7
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	220f      	movs	r2, #15
 8001c36:	fa02 f303 	lsl.w	r3, r2, r3
 8001c3a:	43db      	mvns	r3, r3
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	4013      	ands	r3, r2
 8001c40:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	691a      	ldr	r2, [r3, #16]
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	f003 0307 	and.w	r3, r3, #7
 8001c4c:	009b      	lsls	r3, r3, #2
 8001c4e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c52:	69ba      	ldr	r2, [r7, #24]
 8001c54:	4313      	orrs	r3, r2
 8001c56:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001c58:	69fb      	ldr	r3, [r7, #28]
 8001c5a:	08da      	lsrs	r2, r3, #3
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	3208      	adds	r2, #8
 8001c60:	69b9      	ldr	r1, [r7, #24]
 8001c62:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	681b      	ldr	r3, [r3, #0]
 8001c6a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001c6c:	69fb      	ldr	r3, [r7, #28]
 8001c6e:	005b      	lsls	r3, r3, #1
 8001c70:	2203      	movs	r2, #3
 8001c72:	fa02 f303 	lsl.w	r3, r2, r3
 8001c76:	43db      	mvns	r3, r3
 8001c78:	69ba      	ldr	r2, [r7, #24]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001c7e:	683b      	ldr	r3, [r7, #0]
 8001c80:	685b      	ldr	r3, [r3, #4]
 8001c82:	f003 0203 	and.w	r2, r3, #3
 8001c86:	69fb      	ldr	r3, [r7, #28]
 8001c88:	005b      	lsls	r3, r3, #1
 8001c8a:	fa02 f303 	lsl.w	r3, r2, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	69ba      	ldr	r2, [r7, #24]
 8001c98:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	685b      	ldr	r3, [r3, #4]
 8001c9e:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	f000 80e0 	beq.w	8001e68 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ca8:	4b2f      	ldr	r3, [pc, #188]	; (8001d68 <HAL_GPIO_Init+0x238>)
 8001caa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001cae:	4a2e      	ldr	r2, [pc, #184]	; (8001d68 <HAL_GPIO_Init+0x238>)
 8001cb0:	f043 0302 	orr.w	r3, r3, #2
 8001cb4:	f8c2 30f4 	str.w	r3, [r2, #244]	; 0xf4
 8001cb8:	4b2b      	ldr	r3, [pc, #172]	; (8001d68 <HAL_GPIO_Init+0x238>)
 8001cba:	f8d3 30f4 	ldr.w	r3, [r3, #244]	; 0xf4
 8001cbe:	f003 0302 	and.w	r3, r3, #2
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001cc6:	4a29      	ldr	r2, [pc, #164]	; (8001d6c <HAL_GPIO_Init+0x23c>)
 8001cc8:	69fb      	ldr	r3, [r7, #28]
 8001cca:	089b      	lsrs	r3, r3, #2
 8001ccc:	3302      	adds	r3, #2
 8001cce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001cd4:	69fb      	ldr	r3, [r7, #28]
 8001cd6:	f003 0303 	and.w	r3, r3, #3
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	220f      	movs	r2, #15
 8001cde:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce2:	43db      	mvns	r3, r3
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	4a20      	ldr	r2, [pc, #128]	; (8001d70 <HAL_GPIO_Init+0x240>)
 8001cee:	4293      	cmp	r3, r2
 8001cf0:	d052      	beq.n	8001d98 <HAL_GPIO_Init+0x268>
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	4a1f      	ldr	r2, [pc, #124]	; (8001d74 <HAL_GPIO_Init+0x244>)
 8001cf6:	4293      	cmp	r3, r2
 8001cf8:	d031      	beq.n	8001d5e <HAL_GPIO_Init+0x22e>
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	4a1e      	ldr	r2, [pc, #120]	; (8001d78 <HAL_GPIO_Init+0x248>)
 8001cfe:	4293      	cmp	r3, r2
 8001d00:	d02b      	beq.n	8001d5a <HAL_GPIO_Init+0x22a>
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	4a1d      	ldr	r2, [pc, #116]	; (8001d7c <HAL_GPIO_Init+0x24c>)
 8001d06:	4293      	cmp	r3, r2
 8001d08:	d025      	beq.n	8001d56 <HAL_GPIO_Init+0x226>
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	4a1c      	ldr	r2, [pc, #112]	; (8001d80 <HAL_GPIO_Init+0x250>)
 8001d0e:	4293      	cmp	r3, r2
 8001d10:	d01f      	beq.n	8001d52 <HAL_GPIO_Init+0x222>
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	4a1b      	ldr	r2, [pc, #108]	; (8001d84 <HAL_GPIO_Init+0x254>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d019      	beq.n	8001d4e <HAL_GPIO_Init+0x21e>
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a1a      	ldr	r2, [pc, #104]	; (8001d88 <HAL_GPIO_Init+0x258>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d013      	beq.n	8001d4a <HAL_GPIO_Init+0x21a>
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	4a19      	ldr	r2, [pc, #100]	; (8001d8c <HAL_GPIO_Init+0x25c>)
 8001d26:	4293      	cmp	r3, r2
 8001d28:	d00d      	beq.n	8001d46 <HAL_GPIO_Init+0x216>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	4a18      	ldr	r2, [pc, #96]	; (8001d90 <HAL_GPIO_Init+0x260>)
 8001d2e:	4293      	cmp	r3, r2
 8001d30:	d007      	beq.n	8001d42 <HAL_GPIO_Init+0x212>
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	4a17      	ldr	r2, [pc, #92]	; (8001d94 <HAL_GPIO_Init+0x264>)
 8001d36:	4293      	cmp	r3, r2
 8001d38:	d101      	bne.n	8001d3e <HAL_GPIO_Init+0x20e>
 8001d3a:	2309      	movs	r3, #9
 8001d3c:	e02d      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d3e:	230a      	movs	r3, #10
 8001d40:	e02b      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d42:	2308      	movs	r3, #8
 8001d44:	e029      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d46:	2307      	movs	r3, #7
 8001d48:	e027      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d4a:	2306      	movs	r3, #6
 8001d4c:	e025      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d4e:	2305      	movs	r3, #5
 8001d50:	e023      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d52:	2304      	movs	r3, #4
 8001d54:	e021      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d56:	2303      	movs	r3, #3
 8001d58:	e01f      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d5a:	2302      	movs	r3, #2
 8001d5c:	e01d      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d5e:	2301      	movs	r3, #1
 8001d60:	e01b      	b.n	8001d9a <HAL_GPIO_Init+0x26a>
 8001d62:	bf00      	nop
 8001d64:	58000080 	.word	0x58000080
 8001d68:	58024400 	.word	0x58024400
 8001d6c:	58000400 	.word	0x58000400
 8001d70:	58020000 	.word	0x58020000
 8001d74:	58020400 	.word	0x58020400
 8001d78:	58020800 	.word	0x58020800
 8001d7c:	58020c00 	.word	0x58020c00
 8001d80:	58021000 	.word	0x58021000
 8001d84:	58021400 	.word	0x58021400
 8001d88:	58021800 	.word	0x58021800
 8001d8c:	58021c00 	.word	0x58021c00
 8001d90:	58022000 	.word	0x58022000
 8001d94:	58022400 	.word	0x58022400
 8001d98:	2300      	movs	r3, #0
 8001d9a:	69fa      	ldr	r2, [r7, #28]
 8001d9c:	f002 0203 	and.w	r2, r2, #3
 8001da0:	0092      	lsls	r2, r2, #2
 8001da2:	4093      	lsls	r3, r2
 8001da4:	69ba      	ldr	r2, [r7, #24]
 8001da6:	4313      	orrs	r3, r2
 8001da8:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001daa:	4938      	ldr	r1, [pc, #224]	; (8001e8c <HAL_GPIO_Init+0x35c>)
 8001dac:	69fb      	ldr	r3, [r7, #28]
 8001dae:	089b      	lsrs	r3, r3, #2
 8001db0:	3302      	adds	r3, #2
 8001db2:	69ba      	ldr	r2, [r7, #24]
 8001db4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001db8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dbc:	681b      	ldr	r3, [r3, #0]
 8001dbe:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	43db      	mvns	r3, r3
 8001dc4:	69ba      	ldr	r2, [r7, #24]
 8001dc6:	4013      	ands	r3, r2
 8001dc8:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001dca:	683b      	ldr	r3, [r7, #0]
 8001dcc:	685b      	ldr	r3, [r3, #4]
 8001dce:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001dd2:	2b00      	cmp	r3, #0
 8001dd4:	d003      	beq.n	8001dde <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8001dd6:	69ba      	ldr	r2, [r7, #24]
 8001dd8:	693b      	ldr	r3, [r7, #16]
 8001dda:	4313      	orrs	r3, r2
 8001ddc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8001dde:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001de2:	69bb      	ldr	r3, [r7, #24]
 8001de4:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8001de6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dea:	685b      	ldr	r3, [r3, #4]
 8001dec:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001dee:	693b      	ldr	r3, [r7, #16]
 8001df0:	43db      	mvns	r3, r3
 8001df2:	69ba      	ldr	r2, [r7, #24]
 8001df4:	4013      	ands	r3, r2
 8001df6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001df8:	683b      	ldr	r3, [r7, #0]
 8001dfa:	685b      	ldr	r3, [r3, #4]
 8001dfc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d003      	beq.n	8001e0c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8001e04:	69ba      	ldr	r2, [r7, #24]
 8001e06:	693b      	ldr	r3, [r7, #16]
 8001e08:	4313      	orrs	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8001e0c:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001e10:	69bb      	ldr	r3, [r7, #24]
 8001e12:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8001e14:	697b      	ldr	r3, [r7, #20]
 8001e16:	685b      	ldr	r3, [r3, #4]
 8001e18:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	43db      	mvns	r3, r3
 8001e1e:	69ba      	ldr	r2, [r7, #24]
 8001e20:	4013      	ands	r3, r2
 8001e22:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001e24:	683b      	ldr	r3, [r7, #0]
 8001e26:	685b      	ldr	r3, [r3, #4]
 8001e28:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d003      	beq.n	8001e38 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8001e30:	69ba      	ldr	r2, [r7, #24]
 8001e32:	693b      	ldr	r3, [r7, #16]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8001e38:	697b      	ldr	r3, [r7, #20]
 8001e3a:	69ba      	ldr	r2, [r7, #24]
 8001e3c:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8001e3e:	697b      	ldr	r3, [r7, #20]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8001e44:	693b      	ldr	r3, [r7, #16]
 8001e46:	43db      	mvns	r3, r3
 8001e48:	69ba      	ldr	r2, [r7, #24]
 8001e4a:	4013      	ands	r3, r2
 8001e4c:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001e4e:	683b      	ldr	r3, [r7, #0]
 8001e50:	685b      	ldr	r3, [r3, #4]
 8001e52:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e56:	2b00      	cmp	r3, #0
 8001e58:	d003      	beq.n	8001e62 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8001e5a:	69ba      	ldr	r2, [r7, #24]
 8001e5c:	693b      	ldr	r3, [r7, #16]
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8001e62:	697b      	ldr	r3, [r7, #20]
 8001e64:	69ba      	ldr	r2, [r7, #24]
 8001e66:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8001e68:	69fb      	ldr	r3, [r7, #28]
 8001e6a:	3301      	adds	r3, #1
 8001e6c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8001e6e:	683b      	ldr	r3, [r7, #0]
 8001e70:	681a      	ldr	r2, [r3, #0]
 8001e72:	69fb      	ldr	r3, [r7, #28]
 8001e74:	fa22 f303 	lsr.w	r3, r2, r3
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	f47f ae63 	bne.w	8001b44 <HAL_GPIO_Init+0x14>
  }
}
 8001e7e:	bf00      	nop
 8001e80:	bf00      	nop
 8001e82:	3724      	adds	r7, #36	; 0x24
 8001e84:	46bd      	mov	sp, r7
 8001e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e8a:	4770      	bx	lr
 8001e8c:	58000400 	.word	0x58000400

08001e90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b083      	sub	sp, #12
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
 8001e98:	460b      	mov	r3, r1
 8001e9a:	807b      	strh	r3, [r7, #2]
 8001e9c:	4613      	mov	r3, r2
 8001e9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001ea0:	787b      	ldrb	r3, [r7, #1]
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d003      	beq.n	8001eae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001ea6:	887a      	ldrh	r2, [r7, #2]
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8001eac:	e003      	b.n	8001eb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001eae:	887b      	ldrh	r3, [r7, #2]
 8001eb0:	041a      	lsls	r2, r3, #16
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	619a      	str	r2, [r3, #24]
}
 8001eb6:	bf00      	nop
 8001eb8:	370c      	adds	r7, #12
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
	...

08001ec4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b082      	sub	sp, #8
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d101      	bne.n	8001ed6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e08b      	b.n	8001fee <HAL_I2C_Init+0x12a>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8001edc:	b2db      	uxtb	r3, r3
 8001ede:	2b00      	cmp	r3, #0
 8001ee0:	d106      	bne.n	8001ef0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8001eea:	6878      	ldr	r0, [r7, #4]
 8001eec:	f7ff fa2a 	bl	8001344 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	2224      	movs	r2, #36	; 0x24
 8001ef4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8001ef8:	687b      	ldr	r3, [r7, #4]
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	681a      	ldr	r2, [r3, #0]
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	f022 0201 	bic.w	r2, r2, #1
 8001f06:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	685a      	ldr	r2, [r3, #4]
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	681b      	ldr	r3, [r3, #0]
 8001f10:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8001f14:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	681b      	ldr	r3, [r3, #0]
 8001f1a:	689a      	ldr	r2, [r3, #8]
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	681b      	ldr	r3, [r3, #0]
 8001f20:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f24:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	68db      	ldr	r3, [r3, #12]
 8001f2a:	2b01      	cmp	r3, #1
 8001f2c:	d107      	bne.n	8001f3e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	689a      	ldr	r2, [r3, #8]
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	e006      	b.n	8001f4c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	689a      	ldr	r2, [r3, #8]
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8001f4a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	68db      	ldr	r3, [r3, #12]
 8001f50:	2b02      	cmp	r3, #2
 8001f52:	d108      	bne.n	8001f66 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	685a      	ldr	r2, [r3, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	681b      	ldr	r3, [r3, #0]
 8001f5e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8001f62:	605a      	str	r2, [r3, #4]
 8001f64:	e007      	b.n	8001f76 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	681b      	ldr	r3, [r3, #0]
 8001f6a:	685a      	ldr	r2, [r3, #4]
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001f74:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	6859      	ldr	r1, [r3, #4]
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681a      	ldr	r2, [r3, #0]
 8001f80:	4b1d      	ldr	r3, [pc, #116]	; (8001ff8 <HAL_I2C_Init+0x134>)
 8001f82:	430b      	orrs	r3, r1
 8001f84:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	681b      	ldr	r3, [r3, #0]
 8001f8a:	68da      	ldr	r2, [r3, #12]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8001f94:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	691a      	ldr	r2, [r3, #16]
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	695b      	ldr	r3, [r3, #20]
 8001f9e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	699b      	ldr	r3, [r3, #24]
 8001fa6:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	430a      	orrs	r2, r1
 8001fae:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	69d9      	ldr	r1, [r3, #28]
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	6a1a      	ldr	r2, [r3, #32]
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	430a      	orrs	r2, r1
 8001fbe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	681a      	ldr	r2, [r3, #0]
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	f042 0201 	orr.w	r2, r2, #1
 8001fce:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	2220      	movs	r2, #32
 8001fda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2200      	movs	r2, #0
 8001fe8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8001fec:	2300      	movs	r3, #0
}
 8001fee:	4618      	mov	r0, r3
 8001ff0:	3708      	adds	r7, #8
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	02008000 	.word	0x02008000

08001ffc <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001ffc:	b580      	push	{r7, lr}
 8001ffe:	b088      	sub	sp, #32
 8002000:	af02      	add	r7, sp, #8
 8002002:	60f8      	str	r0, [r7, #12]
 8002004:	4608      	mov	r0, r1
 8002006:	4611      	mov	r1, r2
 8002008:	461a      	mov	r2, r3
 800200a:	4603      	mov	r3, r0
 800200c:	817b      	strh	r3, [r7, #10]
 800200e:	460b      	mov	r3, r1
 8002010:	813b      	strh	r3, [r7, #8]
 8002012:	4613      	mov	r3, r2
 8002014:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002016:	68fb      	ldr	r3, [r7, #12]
 8002018:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800201c:	b2db      	uxtb	r3, r3
 800201e:	2b20      	cmp	r3, #32
 8002020:	f040 80f9 	bne.w	8002216 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002024:	6a3b      	ldr	r3, [r7, #32]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d002      	beq.n	8002030 <HAL_I2C_Mem_Write+0x34>
 800202a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800202c:	2b00      	cmp	r3, #0
 800202e:	d105      	bne.n	800203c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002030:	68fb      	ldr	r3, [r7, #12]
 8002032:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002036:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002038:	2301      	movs	r3, #1
 800203a:	e0ed      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002042:	2b01      	cmp	r3, #1
 8002044:	d101      	bne.n	800204a <HAL_I2C_Mem_Write+0x4e>
 8002046:	2302      	movs	r3, #2
 8002048:	e0e6      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
 800204a:	68fb      	ldr	r3, [r7, #12]
 800204c:	2201      	movs	r2, #1
 800204e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002052:	f7ff fc51 	bl	80018f8 <HAL_GetTick>
 8002056:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002058:	697b      	ldr	r3, [r7, #20]
 800205a:	9300      	str	r3, [sp, #0]
 800205c:	2319      	movs	r3, #25
 800205e:	2201      	movs	r2, #1
 8002060:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002064:	68f8      	ldr	r0, [r7, #12]
 8002066:	f000 fac3 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 800206a:	4603      	mov	r3, r0
 800206c:	2b00      	cmp	r3, #0
 800206e:	d001      	beq.n	8002074 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8002070:	2301      	movs	r3, #1
 8002072:	e0d1      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	2221      	movs	r2, #33	; 0x21
 8002078:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800207c:	68fb      	ldr	r3, [r7, #12]
 800207e:	2240      	movs	r2, #64	; 0x40
 8002080:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	2200      	movs	r2, #0
 8002088:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 800208a:	68fb      	ldr	r3, [r7, #12]
 800208c:	6a3a      	ldr	r2, [r7, #32]
 800208e:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002090:	68fb      	ldr	r3, [r7, #12]
 8002092:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002094:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2200      	movs	r2, #0
 800209a:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800209c:	88f8      	ldrh	r0, [r7, #6]
 800209e:	893a      	ldrh	r2, [r7, #8]
 80020a0:	8979      	ldrh	r1, [r7, #10]
 80020a2:	697b      	ldr	r3, [r7, #20]
 80020a4:	9301      	str	r3, [sp, #4]
 80020a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020a8:	9300      	str	r3, [sp, #0]
 80020aa:	4603      	mov	r3, r0
 80020ac:	68f8      	ldr	r0, [r7, #12]
 80020ae:	f000 f9d3 	bl	8002458 <I2C_RequestMemoryWrite>
 80020b2:	4603      	mov	r3, r0
 80020b4:	2b00      	cmp	r3, #0
 80020b6:	d005      	beq.n	80020c4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80020b8:	68fb      	ldr	r3, [r7, #12]
 80020ba:	2200      	movs	r2, #0
 80020bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80020c0:	2301      	movs	r3, #1
 80020c2:	e0a9      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020c8:	b29b      	uxth	r3, r3
 80020ca:	2bff      	cmp	r3, #255	; 0xff
 80020cc:	d90e      	bls.n	80020ec <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	22ff      	movs	r2, #255	; 0xff
 80020d2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020d8:	b2da      	uxtb	r2, r3
 80020da:	8979      	ldrh	r1, [r7, #10]
 80020dc:	2300      	movs	r3, #0
 80020de:	9300      	str	r3, [sp, #0]
 80020e0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80020e4:	68f8      	ldr	r0, [r7, #12]
 80020e6:	f000 fc47 	bl	8002978 <I2C_TransferConfig>
 80020ea:	e00f      	b.n	800210c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80020f0:	b29a      	uxth	r2, r3
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80020f6:	68fb      	ldr	r3, [r7, #12]
 80020f8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80020fa:	b2da      	uxtb	r2, r3
 80020fc:	8979      	ldrh	r1, [r7, #10]
 80020fe:	2300      	movs	r3, #0
 8002100:	9300      	str	r3, [sp, #0]
 8002102:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002106:	68f8      	ldr	r0, [r7, #12]
 8002108:	f000 fc36 	bl	8002978 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800210c:	697a      	ldr	r2, [r7, #20]
 800210e:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002110:	68f8      	ldr	r0, [r7, #12]
 8002112:	f000 fac6 	bl	80026a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002116:	4603      	mov	r3, r0
 8002118:	2b00      	cmp	r3, #0
 800211a:	d001      	beq.n	8002120 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800211c:	2301      	movs	r3, #1
 800211e:	e07b      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002124:	781a      	ldrb	r2, [r3, #0]
 8002126:	68fb      	ldr	r3, [r7, #12]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002130:	1c5a      	adds	r2, r3, #1
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8002136:	68fb      	ldr	r3, [r7, #12]
 8002138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800213a:	b29b      	uxth	r3, r3
 800213c:	3b01      	subs	r3, #1
 800213e:	b29a      	uxth	r2, r3
 8002140:	68fb      	ldr	r3, [r7, #12]
 8002142:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002148:	3b01      	subs	r3, #1
 800214a:	b29a      	uxth	r2, r3
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002154:	b29b      	uxth	r3, r3
 8002156:	2b00      	cmp	r3, #0
 8002158:	d034      	beq.n	80021c4 <HAL_I2C_Mem_Write+0x1c8>
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800215e:	2b00      	cmp	r3, #0
 8002160:	d130      	bne.n	80021c4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002162:	697b      	ldr	r3, [r7, #20]
 8002164:	9300      	str	r3, [sp, #0]
 8002166:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002168:	2200      	movs	r2, #0
 800216a:	2180      	movs	r1, #128	; 0x80
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fa3f 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d001      	beq.n	800217c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002178:	2301      	movs	r3, #1
 800217a:	e04d      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002180:	b29b      	uxth	r3, r3
 8002182:	2bff      	cmp	r3, #255	; 0xff
 8002184:	d90e      	bls.n	80021a4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	22ff      	movs	r2, #255	; 0xff
 800218a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002190:	b2da      	uxtb	r2, r3
 8002192:	8979      	ldrh	r1, [r7, #10]
 8002194:	2300      	movs	r3, #0
 8002196:	9300      	str	r3, [sp, #0]
 8002198:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800219c:	68f8      	ldr	r0, [r7, #12]
 800219e:	f000 fbeb 	bl	8002978 <I2C_TransferConfig>
 80021a2:	e00f      	b.n	80021c4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021a8:	b29a      	uxth	r2, r3
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80021b2:	b2da      	uxtb	r2, r3
 80021b4:	8979      	ldrh	r1, [r7, #10]
 80021b6:	2300      	movs	r3, #0
 80021b8:	9300      	str	r3, [sp, #0]
 80021ba:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80021be:	68f8      	ldr	r0, [r7, #12]
 80021c0:	f000 fbda 	bl	8002978 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80021c4:	68fb      	ldr	r3, [r7, #12]
 80021c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80021c8:	b29b      	uxth	r3, r3
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d19e      	bne.n	800210c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80021ce:	697a      	ldr	r2, [r7, #20]
 80021d0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80021d2:	68f8      	ldr	r0, [r7, #12]
 80021d4:	f000 faac 	bl	8002730 <I2C_WaitOnSTOPFlagUntilTimeout>
 80021d8:	4603      	mov	r3, r0
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d001      	beq.n	80021e2 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80021de:	2301      	movs	r3, #1
 80021e0:	e01a      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	681b      	ldr	r3, [r3, #0]
 80021e6:	2220      	movs	r2, #32
 80021e8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80021ea:	68fb      	ldr	r3, [r7, #12]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	6859      	ldr	r1, [r3, #4]
 80021f0:	68fb      	ldr	r3, [r7, #12]
 80021f2:	681a      	ldr	r2, [r3, #0]
 80021f4:	4b0a      	ldr	r3, [pc, #40]	; (8002220 <HAL_I2C_Mem_Write+0x224>)
 80021f6:	400b      	ands	r3, r1
 80021f8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2220      	movs	r2, #32
 80021fe:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	2200      	movs	r2, #0
 8002206:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800220a:	68fb      	ldr	r3, [r7, #12]
 800220c:	2200      	movs	r2, #0
 800220e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002212:	2300      	movs	r3, #0
 8002214:	e000      	b.n	8002218 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8002216:	2302      	movs	r3, #2
  }
}
 8002218:	4618      	mov	r0, r3
 800221a:	3718      	adds	r7, #24
 800221c:	46bd      	mov	sp, r7
 800221e:	bd80      	pop	{r7, pc}
 8002220:	fe00e800 	.word	0xfe00e800

08002224 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b088      	sub	sp, #32
 8002228:	af02      	add	r7, sp, #8
 800222a:	60f8      	str	r0, [r7, #12]
 800222c:	4608      	mov	r0, r1
 800222e:	4611      	mov	r1, r2
 8002230:	461a      	mov	r2, r3
 8002232:	4603      	mov	r3, r0
 8002234:	817b      	strh	r3, [r7, #10]
 8002236:	460b      	mov	r3, r1
 8002238:	813b      	strh	r3, [r7, #8]
 800223a:	4613      	mov	r3, r2
 800223c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800223e:	68fb      	ldr	r3, [r7, #12]
 8002240:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002244:	b2db      	uxtb	r3, r3
 8002246:	2b20      	cmp	r3, #32
 8002248:	f040 80fd 	bne.w	8002446 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 800224c:	6a3b      	ldr	r3, [r7, #32]
 800224e:	2b00      	cmp	r3, #0
 8002250:	d002      	beq.n	8002258 <HAL_I2C_Mem_Read+0x34>
 8002252:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002254:	2b00      	cmp	r3, #0
 8002256:	d105      	bne.n	8002264 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002258:	68fb      	ldr	r3, [r7, #12]
 800225a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800225e:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002260:	2301      	movs	r3, #1
 8002262:	e0f1      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800226a:	2b01      	cmp	r3, #1
 800226c:	d101      	bne.n	8002272 <HAL_I2C_Mem_Read+0x4e>
 800226e:	2302      	movs	r3, #2
 8002270:	e0ea      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
 8002272:	68fb      	ldr	r3, [r7, #12]
 8002274:	2201      	movs	r2, #1
 8002276:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800227a:	f7ff fb3d 	bl	80018f8 <HAL_GetTick>
 800227e:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002280:	697b      	ldr	r3, [r7, #20]
 8002282:	9300      	str	r3, [sp, #0]
 8002284:	2319      	movs	r3, #25
 8002286:	2201      	movs	r2, #1
 8002288:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800228c:	68f8      	ldr	r0, [r7, #12]
 800228e:	f000 f9af 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 8002292:	4603      	mov	r3, r0
 8002294:	2b00      	cmp	r3, #0
 8002296:	d001      	beq.n	800229c <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002298:	2301      	movs	r3, #1
 800229a:	e0d5      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800229c:	68fb      	ldr	r3, [r7, #12]
 800229e:	2222      	movs	r2, #34	; 0x22
 80022a0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	2240      	movs	r2, #64	; 0x40
 80022a8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022ac:	68fb      	ldr	r3, [r7, #12]
 80022ae:	2200      	movs	r2, #0
 80022b0:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	6a3a      	ldr	r2, [r7, #32]
 80022b6:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80022b8:	68fb      	ldr	r3, [r7, #12]
 80022ba:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80022bc:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	2200      	movs	r2, #0
 80022c2:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80022c4:	88f8      	ldrh	r0, [r7, #6]
 80022c6:	893a      	ldrh	r2, [r7, #8]
 80022c8:	8979      	ldrh	r1, [r7, #10]
 80022ca:	697b      	ldr	r3, [r7, #20]
 80022cc:	9301      	str	r3, [sp, #4]
 80022ce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022d0:	9300      	str	r3, [sp, #0]
 80022d2:	4603      	mov	r3, r0
 80022d4:	68f8      	ldr	r0, [r7, #12]
 80022d6:	f000 f913 	bl	8002500 <I2C_RequestMemoryRead>
 80022da:	4603      	mov	r3, r0
 80022dc:	2b00      	cmp	r3, #0
 80022de:	d005      	beq.n	80022ec <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	2200      	movs	r2, #0
 80022e4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80022e8:	2301      	movs	r3, #1
 80022ea:	e0ad      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	2bff      	cmp	r3, #255	; 0xff
 80022f4:	d90e      	bls.n	8002314 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	22ff      	movs	r2, #255	; 0xff
 80022fa:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002300:	b2da      	uxtb	r2, r3
 8002302:	8979      	ldrh	r1, [r7, #10]
 8002304:	4b52      	ldr	r3, [pc, #328]	; (8002450 <HAL_I2C_Mem_Read+0x22c>)
 8002306:	9300      	str	r3, [sp, #0]
 8002308:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800230c:	68f8      	ldr	r0, [r7, #12]
 800230e:	f000 fb33 	bl	8002978 <I2C_TransferConfig>
 8002312:	e00f      	b.n	8002334 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002318:	b29a      	uxth	r2, r3
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002322:	b2da      	uxtb	r2, r3
 8002324:	8979      	ldrh	r1, [r7, #10]
 8002326:	4b4a      	ldr	r3, [pc, #296]	; (8002450 <HAL_I2C_Mem_Read+0x22c>)
 8002328:	9300      	str	r3, [sp, #0]
 800232a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800232e:	68f8      	ldr	r0, [r7, #12]
 8002330:	f000 fb22 	bl	8002978 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	9300      	str	r3, [sp, #0]
 8002338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800233a:	2200      	movs	r2, #0
 800233c:	2104      	movs	r1, #4
 800233e:	68f8      	ldr	r0, [r7, #12]
 8002340:	f000 f956 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 8002344:	4603      	mov	r3, r0
 8002346:	2b00      	cmp	r3, #0
 8002348:	d001      	beq.n	800234e <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800234a:	2301      	movs	r3, #1
 800234c:	e07c      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002358:	b2d2      	uxtb	r2, r2
 800235a:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002360:	1c5a      	adds	r2, r3, #1
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800236a:	3b01      	subs	r3, #1
 800236c:	b29a      	uxth	r2, r3
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002372:	68fb      	ldr	r3, [r7, #12]
 8002374:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002376:	b29b      	uxth	r3, r3
 8002378:	3b01      	subs	r3, #1
 800237a:	b29a      	uxth	r2, r3
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002384:	b29b      	uxth	r3, r3
 8002386:	2b00      	cmp	r3, #0
 8002388:	d034      	beq.n	80023f4 <HAL_I2C_Mem_Read+0x1d0>
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800238e:	2b00      	cmp	r3, #0
 8002390:	d130      	bne.n	80023f4 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	9300      	str	r3, [sp, #0]
 8002396:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002398:	2200      	movs	r2, #0
 800239a:	2180      	movs	r1, #128	; 0x80
 800239c:	68f8      	ldr	r0, [r7, #12]
 800239e:	f000 f927 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 80023a2:	4603      	mov	r3, r0
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d001      	beq.n	80023ac <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e04d      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80023ac:	68fb      	ldr	r3, [r7, #12]
 80023ae:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023b0:	b29b      	uxth	r3, r3
 80023b2:	2bff      	cmp	r3, #255	; 0xff
 80023b4:	d90e      	bls.n	80023d4 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	22ff      	movs	r2, #255	; 0xff
 80023ba:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023c0:	b2da      	uxtb	r2, r3
 80023c2:	8979      	ldrh	r1, [r7, #10]
 80023c4:	2300      	movs	r3, #0
 80023c6:	9300      	str	r3, [sp, #0]
 80023c8:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80023cc:	68f8      	ldr	r0, [r7, #12]
 80023ce:	f000 fad3 	bl	8002978 <I2C_TransferConfig>
 80023d2:	e00f      	b.n	80023f4 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80023d4:	68fb      	ldr	r3, [r7, #12]
 80023d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023d8:	b29a      	uxth	r2, r3
 80023da:	68fb      	ldr	r3, [r7, #12]
 80023dc:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80023e2:	b2da      	uxtb	r2, r3
 80023e4:	8979      	ldrh	r1, [r7, #10]
 80023e6:	2300      	movs	r3, #0
 80023e8:	9300      	str	r3, [sp, #0]
 80023ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80023ee:	68f8      	ldr	r0, [r7, #12]
 80023f0:	f000 fac2 	bl	8002978 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80023f4:	68fb      	ldr	r3, [r7, #12]
 80023f6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80023f8:	b29b      	uxth	r3, r3
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d19a      	bne.n	8002334 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023fe:	697a      	ldr	r2, [r7, #20]
 8002400:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002402:	68f8      	ldr	r0, [r7, #12]
 8002404:	f000 f994 	bl	8002730 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002408:	4603      	mov	r3, r0
 800240a:	2b00      	cmp	r3, #0
 800240c:	d001      	beq.n	8002412 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800240e:	2301      	movs	r3, #1
 8002410:	e01a      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	2220      	movs	r2, #32
 8002418:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800241a:	68fb      	ldr	r3, [r7, #12]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	6859      	ldr	r1, [r3, #4]
 8002420:	68fb      	ldr	r3, [r7, #12]
 8002422:	681a      	ldr	r2, [r3, #0]
 8002424:	4b0b      	ldr	r3, [pc, #44]	; (8002454 <HAL_I2C_Mem_Read+0x230>)
 8002426:	400b      	ands	r3, r1
 8002428:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800242a:	68fb      	ldr	r3, [r7, #12]
 800242c:	2220      	movs	r2, #32
 800242e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002432:	68fb      	ldr	r3, [r7, #12]
 8002434:	2200      	movs	r2, #0
 8002436:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800243a:	68fb      	ldr	r3, [r7, #12]
 800243c:	2200      	movs	r2, #0
 800243e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	e000      	b.n	8002448 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002446:	2302      	movs	r3, #2
  }
}
 8002448:	4618      	mov	r0, r3
 800244a:	3718      	adds	r7, #24
 800244c:	46bd      	mov	sp, r7
 800244e:	bd80      	pop	{r7, pc}
 8002450:	80002400 	.word	0x80002400
 8002454:	fe00e800 	.word	0xfe00e800

08002458 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002458:	b580      	push	{r7, lr}
 800245a:	b086      	sub	sp, #24
 800245c:	af02      	add	r7, sp, #8
 800245e:	60f8      	str	r0, [r7, #12]
 8002460:	4608      	mov	r0, r1
 8002462:	4611      	mov	r1, r2
 8002464:	461a      	mov	r2, r3
 8002466:	4603      	mov	r3, r0
 8002468:	817b      	strh	r3, [r7, #10]
 800246a:	460b      	mov	r3, r1
 800246c:	813b      	strh	r3, [r7, #8]
 800246e:	4613      	mov	r3, r2
 8002470:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002472:	88fb      	ldrh	r3, [r7, #6]
 8002474:	b2da      	uxtb	r2, r3
 8002476:	8979      	ldrh	r1, [r7, #10]
 8002478:	4b20      	ldr	r3, [pc, #128]	; (80024fc <I2C_RequestMemoryWrite+0xa4>)
 800247a:	9300      	str	r3, [sp, #0]
 800247c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002480:	68f8      	ldr	r0, [r7, #12]
 8002482:	f000 fa79 	bl	8002978 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002486:	69fa      	ldr	r2, [r7, #28]
 8002488:	69b9      	ldr	r1, [r7, #24]
 800248a:	68f8      	ldr	r0, [r7, #12]
 800248c:	f000 f909 	bl	80026a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002496:	2301      	movs	r3, #1
 8002498:	e02c      	b.n	80024f4 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800249a:	88fb      	ldrh	r3, [r7, #6]
 800249c:	2b01      	cmp	r3, #1
 800249e:	d105      	bne.n	80024ac <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024a0:	893b      	ldrh	r3, [r7, #8]
 80024a2:	b2da      	uxtb	r2, r3
 80024a4:	68fb      	ldr	r3, [r7, #12]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	629a      	str	r2, [r3, #40]	; 0x28
 80024aa:	e015      	b.n	80024d8 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80024ac:	893b      	ldrh	r3, [r7, #8]
 80024ae:	0a1b      	lsrs	r3, r3, #8
 80024b0:	b29b      	uxth	r3, r3
 80024b2:	b2da      	uxtb	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80024ba:	69fa      	ldr	r2, [r7, #28]
 80024bc:	69b9      	ldr	r1, [r7, #24]
 80024be:	68f8      	ldr	r0, [r7, #12]
 80024c0:	f000 f8ef 	bl	80026a2 <I2C_WaitOnTXISFlagUntilTimeout>
 80024c4:	4603      	mov	r3, r0
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d001      	beq.n	80024ce <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80024ca:	2301      	movs	r3, #1
 80024cc:	e012      	b.n	80024f4 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80024ce:	893b      	ldrh	r3, [r7, #8]
 80024d0:	b2da      	uxtb	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 80024d8:	69fb      	ldr	r3, [r7, #28]
 80024da:	9300      	str	r3, [sp, #0]
 80024dc:	69bb      	ldr	r3, [r7, #24]
 80024de:	2200      	movs	r2, #0
 80024e0:	2180      	movs	r1, #128	; 0x80
 80024e2:	68f8      	ldr	r0, [r7, #12]
 80024e4:	f000 f884 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 80024e8:	4603      	mov	r3, r0
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d001      	beq.n	80024f2 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 80024ee:	2301      	movs	r3, #1
 80024f0:	e000      	b.n	80024f4 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3710      	adds	r7, #16
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	80002000 	.word	0x80002000

08002500 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af02      	add	r7, sp, #8
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	4608      	mov	r0, r1
 800250a:	4611      	mov	r1, r2
 800250c:	461a      	mov	r2, r3
 800250e:	4603      	mov	r3, r0
 8002510:	817b      	strh	r3, [r7, #10]
 8002512:	460b      	mov	r3, r1
 8002514:	813b      	strh	r3, [r7, #8]
 8002516:	4613      	mov	r3, r2
 8002518:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800251a:	88fb      	ldrh	r3, [r7, #6]
 800251c:	b2da      	uxtb	r2, r3
 800251e:	8979      	ldrh	r1, [r7, #10]
 8002520:	4b20      	ldr	r3, [pc, #128]	; (80025a4 <I2C_RequestMemoryRead+0xa4>)
 8002522:	9300      	str	r3, [sp, #0]
 8002524:	2300      	movs	r3, #0
 8002526:	68f8      	ldr	r0, [r7, #12]
 8002528:	f000 fa26 	bl	8002978 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800252c:	69fa      	ldr	r2, [r7, #28]
 800252e:	69b9      	ldr	r1, [r7, #24]
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 f8b6 	bl	80026a2 <I2C_WaitOnTXISFlagUntilTimeout>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800253c:	2301      	movs	r3, #1
 800253e:	e02c      	b.n	800259a <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002540:	88fb      	ldrh	r3, [r7, #6]
 8002542:	2b01      	cmp	r3, #1
 8002544:	d105      	bne.n	8002552 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002546:	893b      	ldrh	r3, [r7, #8]
 8002548:	b2da      	uxtb	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	629a      	str	r2, [r3, #40]	; 0x28
 8002550:	e015      	b.n	800257e <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002552:	893b      	ldrh	r3, [r7, #8]
 8002554:	0a1b      	lsrs	r3, r3, #8
 8002556:	b29b      	uxth	r3, r3
 8002558:	b2da      	uxtb	r2, r3
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002560:	69fa      	ldr	r2, [r7, #28]
 8002562:	69b9      	ldr	r1, [r7, #24]
 8002564:	68f8      	ldr	r0, [r7, #12]
 8002566:	f000 f89c 	bl	80026a2 <I2C_WaitOnTXISFlagUntilTimeout>
 800256a:	4603      	mov	r3, r0
 800256c:	2b00      	cmp	r3, #0
 800256e:	d001      	beq.n	8002574 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e012      	b.n	800259a <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002574:	893b      	ldrh	r3, [r7, #8]
 8002576:	b2da      	uxtb	r2, r3
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 800257e:	69fb      	ldr	r3, [r7, #28]
 8002580:	9300      	str	r3, [sp, #0]
 8002582:	69bb      	ldr	r3, [r7, #24]
 8002584:	2200      	movs	r2, #0
 8002586:	2140      	movs	r1, #64	; 0x40
 8002588:	68f8      	ldr	r0, [r7, #12]
 800258a:	f000 f831 	bl	80025f0 <I2C_WaitOnFlagUntilTimeout>
 800258e:	4603      	mov	r3, r0
 8002590:	2b00      	cmp	r3, #0
 8002592:	d001      	beq.n	8002598 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	e000      	b.n	800259a <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002598:	2300      	movs	r3, #0
}
 800259a:	4618      	mov	r0, r3
 800259c:	3710      	adds	r7, #16
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	80002000 	.word	0x80002000

080025a8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	699b      	ldr	r3, [r3, #24]
 80025b6:	f003 0302 	and.w	r3, r3, #2
 80025ba:	2b02      	cmp	r3, #2
 80025bc:	d103      	bne.n	80025c6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2200      	movs	r2, #0
 80025c4:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80025c6:	687b      	ldr	r3, [r7, #4]
 80025c8:	681b      	ldr	r3, [r3, #0]
 80025ca:	699b      	ldr	r3, [r3, #24]
 80025cc:	f003 0301 	and.w	r3, r3, #1
 80025d0:	2b01      	cmp	r3, #1
 80025d2:	d007      	beq.n	80025e4 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	699a      	ldr	r2, [r3, #24]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f042 0201 	orr.w	r2, r2, #1
 80025e2:	619a      	str	r2, [r3, #24]
  }
}
 80025e4:	bf00      	nop
 80025e6:	370c      	adds	r7, #12
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr

080025f0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80025f0:	b580      	push	{r7, lr}
 80025f2:	b084      	sub	sp, #16
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	60f8      	str	r0, [r7, #12]
 80025f8:	60b9      	str	r1, [r7, #8]
 80025fa:	603b      	str	r3, [r7, #0]
 80025fc:	4613      	mov	r3, r2
 80025fe:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002600:	e03b      	b.n	800267a <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002602:	69ba      	ldr	r2, [r7, #24]
 8002604:	6839      	ldr	r1, [r7, #0]
 8002606:	68f8      	ldr	r0, [r7, #12]
 8002608:	f000 f8d6 	bl	80027b8 <I2C_IsErrorOccurred>
 800260c:	4603      	mov	r3, r0
 800260e:	2b00      	cmp	r3, #0
 8002610:	d001      	beq.n	8002616 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e041      	b.n	800269a <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002616:	683b      	ldr	r3, [r7, #0]
 8002618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800261c:	d02d      	beq.n	800267a <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800261e:	f7ff f96b 	bl	80018f8 <HAL_GetTick>
 8002622:	4602      	mov	r2, r0
 8002624:	69bb      	ldr	r3, [r7, #24]
 8002626:	1ad3      	subs	r3, r2, r3
 8002628:	683a      	ldr	r2, [r7, #0]
 800262a:	429a      	cmp	r2, r3
 800262c:	d302      	bcc.n	8002634 <I2C_WaitOnFlagUntilTimeout+0x44>
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d122      	bne.n	800267a <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	699a      	ldr	r2, [r3, #24]
 800263a:	68bb      	ldr	r3, [r7, #8]
 800263c:	4013      	ands	r3, r2
 800263e:	68ba      	ldr	r2, [r7, #8]
 8002640:	429a      	cmp	r2, r3
 8002642:	bf0c      	ite	eq
 8002644:	2301      	moveq	r3, #1
 8002646:	2300      	movne	r3, #0
 8002648:	b2db      	uxtb	r3, r3
 800264a:	461a      	mov	r2, r3
 800264c:	79fb      	ldrb	r3, [r7, #7]
 800264e:	429a      	cmp	r2, r3
 8002650:	d113      	bne.n	800267a <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002656:	f043 0220 	orr.w	r2, r3, #32
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	2220      	movs	r2, #32
 8002662:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	2200      	movs	r2, #0
 800266a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	2200      	movs	r2, #0
 8002672:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002676:	2301      	movs	r3, #1
 8002678:	e00f      	b.n	800269a <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	681b      	ldr	r3, [r3, #0]
 800267e:	699a      	ldr	r2, [r3, #24]
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	4013      	ands	r3, r2
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	429a      	cmp	r2, r3
 8002688:	bf0c      	ite	eq
 800268a:	2301      	moveq	r3, #1
 800268c:	2300      	movne	r3, #0
 800268e:	b2db      	uxtb	r3, r3
 8002690:	461a      	mov	r2, r3
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	429a      	cmp	r2, r3
 8002696:	d0b4      	beq.n	8002602 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002698:	2300      	movs	r3, #0
}
 800269a:	4618      	mov	r0, r3
 800269c:	3710      	adds	r7, #16
 800269e:	46bd      	mov	sp, r7
 80026a0:	bd80      	pop	{r7, pc}

080026a2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80026a2:	b580      	push	{r7, lr}
 80026a4:	b084      	sub	sp, #16
 80026a6:	af00      	add	r7, sp, #0
 80026a8:	60f8      	str	r0, [r7, #12]
 80026aa:	60b9      	str	r1, [r7, #8]
 80026ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80026ae:	e033      	b.n	8002718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026b0:	687a      	ldr	r2, [r7, #4]
 80026b2:	68b9      	ldr	r1, [r7, #8]
 80026b4:	68f8      	ldr	r0, [r7, #12]
 80026b6:	f000 f87f 	bl	80027b8 <I2C_IsErrorOccurred>
 80026ba:	4603      	mov	r3, r0
 80026bc:	2b00      	cmp	r3, #0
 80026be:	d001      	beq.n	80026c4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80026c0:	2301      	movs	r3, #1
 80026c2:	e031      	b.n	8002728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026ca:	d025      	beq.n	8002718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026cc:	f7ff f914 	bl	80018f8 <HAL_GetTick>
 80026d0:	4602      	mov	r2, r0
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	1ad3      	subs	r3, r2, r3
 80026d6:	68ba      	ldr	r2, [r7, #8]
 80026d8:	429a      	cmp	r2, r3
 80026da:	d302      	bcc.n	80026e2 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80026dc:	68bb      	ldr	r3, [r7, #8]
 80026de:	2b00      	cmp	r3, #0
 80026e0:	d11a      	bne.n	8002718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	699b      	ldr	r3, [r3, #24]
 80026e8:	f003 0302 	and.w	r3, r3, #2
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d013      	beq.n	8002718 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026f4:	f043 0220 	orr.w	r2, r3, #32
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80026fc:	68fb      	ldr	r3, [r7, #12]
 80026fe:	2220      	movs	r2, #32
 8002700:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	2200      	movs	r2, #0
 8002708:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	2200      	movs	r2, #0
 8002710:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002714:	2301      	movs	r3, #1
 8002716:	e007      	b.n	8002728 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	699b      	ldr	r3, [r3, #24]
 800271e:	f003 0302 	and.w	r3, r3, #2
 8002722:	2b02      	cmp	r3, #2
 8002724:	d1c4      	bne.n	80026b0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002726:	2300      	movs	r3, #0
}
 8002728:	4618      	mov	r0, r3
 800272a:	3710      	adds	r7, #16
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}

08002730 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002730:	b580      	push	{r7, lr}
 8002732:	b084      	sub	sp, #16
 8002734:	af00      	add	r7, sp, #0
 8002736:	60f8      	str	r0, [r7, #12]
 8002738:	60b9      	str	r1, [r7, #8]
 800273a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800273c:	e02f      	b.n	800279e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800273e:	687a      	ldr	r2, [r7, #4]
 8002740:	68b9      	ldr	r1, [r7, #8]
 8002742:	68f8      	ldr	r0, [r7, #12]
 8002744:	f000 f838 	bl	80027b8 <I2C_IsErrorOccurred>
 8002748:	4603      	mov	r3, r0
 800274a:	2b00      	cmp	r3, #0
 800274c:	d001      	beq.n	8002752 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800274e:	2301      	movs	r3, #1
 8002750:	e02d      	b.n	80027ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002752:	f7ff f8d1 	bl	80018f8 <HAL_GetTick>
 8002756:	4602      	mov	r2, r0
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	1ad3      	subs	r3, r2, r3
 800275c:	68ba      	ldr	r2, [r7, #8]
 800275e:	429a      	cmp	r2, r3
 8002760:	d302      	bcc.n	8002768 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002762:	68bb      	ldr	r3, [r7, #8]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d11a      	bne.n	800279e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	699b      	ldr	r3, [r3, #24]
 800276e:	f003 0320 	and.w	r3, r3, #32
 8002772:	2b20      	cmp	r3, #32
 8002774:	d013      	beq.n	800279e <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800277a:	f043 0220 	orr.w	r2, r3, #32
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002782:	68fb      	ldr	r3, [r7, #12]
 8002784:	2220      	movs	r2, #32
 8002786:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	2200      	movs	r2, #0
 800278e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	2200      	movs	r2, #0
 8002796:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 800279a:	2301      	movs	r3, #1
 800279c:	e007      	b.n	80027ae <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	699b      	ldr	r3, [r3, #24]
 80027a4:	f003 0320 	and.w	r3, r3, #32
 80027a8:	2b20      	cmp	r3, #32
 80027aa:	d1c8      	bne.n	800273e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80027ac:	2300      	movs	r3, #0
}
 80027ae:	4618      	mov	r0, r3
 80027b0:	3710      	adds	r7, #16
 80027b2:	46bd      	mov	sp, r7
 80027b4:	bd80      	pop	{r7, pc}
	...

080027b8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b08a      	sub	sp, #40	; 0x28
 80027bc:	af00      	add	r7, sp, #0
 80027be:	60f8      	str	r0, [r7, #12]
 80027c0:	60b9      	str	r1, [r7, #8]
 80027c2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80027c4:	2300      	movs	r3, #0
 80027c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	699b      	ldr	r3, [r3, #24]
 80027d0:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80027d2:	2300      	movs	r3, #0
 80027d4:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80027da:	69bb      	ldr	r3, [r7, #24]
 80027dc:	f003 0310 	and.w	r3, r3, #16
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	d068      	beq.n	80028b6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80027e4:	68fb      	ldr	r3, [r7, #12]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	2210      	movs	r2, #16
 80027ea:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80027ec:	e049      	b.n	8002882 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027f4:	d045      	beq.n	8002882 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80027f6:	f7ff f87f 	bl	80018f8 <HAL_GetTick>
 80027fa:	4602      	mov	r2, r0
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	1ad3      	subs	r3, r2, r3
 8002800:	68ba      	ldr	r2, [r7, #8]
 8002802:	429a      	cmp	r2, r3
 8002804:	d302      	bcc.n	800280c <I2C_IsErrorOccurred+0x54>
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d13a      	bne.n	8002882 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	685b      	ldr	r3, [r3, #4]
 8002812:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002816:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800281e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	681b      	ldr	r3, [r3, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800282a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800282e:	d121      	bne.n	8002874 <I2C_IsErrorOccurred+0xbc>
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002836:	d01d      	beq.n	8002874 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002838:	7cfb      	ldrb	r3, [r7, #19]
 800283a:	2b20      	cmp	r3, #32
 800283c:	d01a      	beq.n	8002874 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	685a      	ldr	r2, [r3, #4]
 8002844:	68fb      	ldr	r3, [r7, #12]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800284c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800284e:	f7ff f853 	bl	80018f8 <HAL_GetTick>
 8002852:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002854:	e00e      	b.n	8002874 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002856:	f7ff f84f 	bl	80018f8 <HAL_GetTick>
 800285a:	4602      	mov	r2, r0
 800285c:	69fb      	ldr	r3, [r7, #28]
 800285e:	1ad3      	subs	r3, r2, r3
 8002860:	2b19      	cmp	r3, #25
 8002862:	d907      	bls.n	8002874 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002864:	6a3b      	ldr	r3, [r7, #32]
 8002866:	f043 0320 	orr.w	r3, r3, #32
 800286a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 8002872:	e006      	b.n	8002882 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	699b      	ldr	r3, [r3, #24]
 800287a:	f003 0320 	and.w	r3, r3, #32
 800287e:	2b20      	cmp	r3, #32
 8002880:	d1e9      	bne.n	8002856 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002882:	68fb      	ldr	r3, [r7, #12]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	699b      	ldr	r3, [r3, #24]
 8002888:	f003 0320 	and.w	r3, r3, #32
 800288c:	2b20      	cmp	r3, #32
 800288e:	d003      	beq.n	8002898 <I2C_IsErrorOccurred+0xe0>
 8002890:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002894:	2b00      	cmp	r3, #0
 8002896:	d0aa      	beq.n	80027ee <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002898:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800289c:	2b00      	cmp	r3, #0
 800289e:	d103      	bne.n	80028a8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80028a0:	68fb      	ldr	r3, [r7, #12]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	2220      	movs	r2, #32
 80028a6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80028a8:	6a3b      	ldr	r3, [r7, #32]
 80028aa:	f043 0304 	orr.w	r3, r3, #4
 80028ae:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80028b0:	2301      	movs	r3, #1
 80028b2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80028b6:	68fb      	ldr	r3, [r7, #12]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	699b      	ldr	r3, [r3, #24]
 80028bc:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d00b      	beq.n	80028e0 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80028c8:	6a3b      	ldr	r3, [r7, #32]
 80028ca:	f043 0301 	orr.w	r3, r3, #1
 80028ce:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80028d0:	68fb      	ldr	r3, [r7, #12]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80028d8:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028da:	2301      	movs	r3, #1
 80028dc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80028e0:	69bb      	ldr	r3, [r7, #24]
 80028e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d00b      	beq.n	8002902 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 80028ea:	6a3b      	ldr	r3, [r7, #32]
 80028ec:	f043 0308 	orr.w	r3, r3, #8
 80028f0:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80028fa:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80028fc:	2301      	movs	r3, #1
 80028fe:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002902:	69bb      	ldr	r3, [r7, #24]
 8002904:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002908:	2b00      	cmp	r3, #0
 800290a:	d00b      	beq.n	8002924 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	f043 0302 	orr.w	r3, r3, #2
 8002912:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f44f 7200 	mov.w	r2, #512	; 0x200
 800291c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800291e:	2301      	movs	r3, #1
 8002920:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 8002924:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002928:	2b00      	cmp	r3, #0
 800292a:	d01c      	beq.n	8002966 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800292c:	68f8      	ldr	r0, [r7, #12]
 800292e:	f7ff fe3b 	bl	80025a8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	6859      	ldr	r1, [r3, #4]
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	681a      	ldr	r2, [r3, #0]
 800293c:	4b0d      	ldr	r3, [pc, #52]	; (8002974 <I2C_IsErrorOccurred+0x1bc>)
 800293e:	400b      	ands	r3, r1
 8002940:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8002946:	6a3b      	ldr	r3, [r7, #32]
 8002948:	431a      	orrs	r2, r3
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2220      	movs	r2, #32
 8002952:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2200      	movs	r2, #0
 800295a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	2200      	movs	r2, #0
 8002962:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 8002966:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800296a:	4618      	mov	r0, r3
 800296c:	3728      	adds	r7, #40	; 0x28
 800296e:	46bd      	mov	sp, r7
 8002970:	bd80      	pop	{r7, pc}
 8002972:	bf00      	nop
 8002974:	fe00e800 	.word	0xfe00e800

08002978 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002978:	b480      	push	{r7}
 800297a:	b087      	sub	sp, #28
 800297c:	af00      	add	r7, sp, #0
 800297e:	60f8      	str	r0, [r7, #12]
 8002980:	607b      	str	r3, [r7, #4]
 8002982:	460b      	mov	r3, r1
 8002984:	817b      	strh	r3, [r7, #10]
 8002986:	4613      	mov	r3, r2
 8002988:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800298a:	897b      	ldrh	r3, [r7, #10]
 800298c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002990:	7a7b      	ldrb	r3, [r7, #9]
 8002992:	041b      	lsls	r3, r3, #16
 8002994:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002998:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800299e:	6a3b      	ldr	r3, [r7, #32]
 80029a0:	4313      	orrs	r3, r2
 80029a2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029a6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	685a      	ldr	r2, [r3, #4]
 80029ae:	6a3b      	ldr	r3, [r7, #32]
 80029b0:	0d5b      	lsrs	r3, r3, #21
 80029b2:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 80029b6:	4b08      	ldr	r3, [pc, #32]	; (80029d8 <I2C_TransferConfig+0x60>)
 80029b8:	430b      	orrs	r3, r1
 80029ba:	43db      	mvns	r3, r3
 80029bc:	ea02 0103 	and.w	r1, r2, r3
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	697a      	ldr	r2, [r7, #20]
 80029c6:	430a      	orrs	r2, r1
 80029c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80029ca:	bf00      	nop
 80029cc:	371c      	adds	r7, #28
 80029ce:	46bd      	mov	sp, r7
 80029d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d4:	4770      	bx	lr
 80029d6:	bf00      	nop
 80029d8:	03ff63ff 	.word	0x03ff63ff

080029dc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80029dc:	b480      	push	{r7}
 80029de:	b083      	sub	sp, #12
 80029e0:	af00      	add	r7, sp, #0
 80029e2:	6078      	str	r0, [r7, #4]
 80029e4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	2b20      	cmp	r3, #32
 80029f0:	d138      	bne.n	8002a64 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80029f8:	2b01      	cmp	r3, #1
 80029fa:	d101      	bne.n	8002a00 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80029fc:	2302      	movs	r3, #2
 80029fe:	e032      	b.n	8002a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2201      	movs	r2, #1
 8002a04:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	2224      	movs	r2, #36	; 0x24
 8002a0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	681a      	ldr	r2, [r3, #0]
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	f022 0201 	bic.w	r2, r2, #1
 8002a1e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	681a      	ldr	r2, [r3, #0]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002a2e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	6819      	ldr	r1, [r3, #0]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	683a      	ldr	r2, [r7, #0]
 8002a3c:	430a      	orrs	r2, r1
 8002a3e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	681a      	ldr	r2, [r3, #0]
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	f042 0201 	orr.w	r2, r2, #1
 8002a4e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2220      	movs	r2, #32
 8002a54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002a60:	2300      	movs	r3, #0
 8002a62:	e000      	b.n	8002a66 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002a64:	2302      	movs	r3, #2
  }
}
 8002a66:	4618      	mov	r0, r3
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a70:	4770      	bx	lr

08002a72 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002a72:	b480      	push	{r7}
 8002a74:	b085      	sub	sp, #20
 8002a76:	af00      	add	r7, sp, #0
 8002a78:	6078      	str	r0, [r7, #4]
 8002a7a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002a82:	b2db      	uxtb	r3, r3
 8002a84:	2b20      	cmp	r3, #32
 8002a86:	d139      	bne.n	8002afc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a8e:	2b01      	cmp	r3, #1
 8002a90:	d101      	bne.n	8002a96 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002a92:	2302      	movs	r3, #2
 8002a94:	e033      	b.n	8002afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	2201      	movs	r2, #1
 8002a9a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2224      	movs	r2, #36	; 0x24
 8002aa2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	f022 0201 	bic.w	r2, r2, #1
 8002ab4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002ac4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	021b      	lsls	r3, r3, #8
 8002aca:	68fa      	ldr	r2, [r7, #12]
 8002acc:	4313      	orrs	r3, r2
 8002ace:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	68fa      	ldr	r2, [r7, #12]
 8002ad6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	681a      	ldr	r2, [r3, #0]
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f042 0201 	orr.w	r2, r2, #1
 8002ae6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	2220      	movs	r2, #32
 8002aec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002af8:	2300      	movs	r3, #0
 8002afa:	e000      	b.n	8002afe <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002afc:	2302      	movs	r3, #2
  }
}
 8002afe:	4618      	mov	r0, r3
 8002b00:	3714      	adds	r7, #20
 8002b02:	46bd      	mov	sp, r7
 8002b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b08:	4770      	bx	lr
	...

08002b0c <HAL_PWREx_ConfigSupply>:
  *         PWR_SMPS_2V5_SUPPLIES_EXT are used only for lines that supports SMPS
  *         regulator.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8002b0c:	b580      	push	{r7, lr}
 8002b0e:	b084      	sub	sp, #16
 8002b10:	af00      	add	r7, sp, #0
 8002b12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param (IS_PWR_SUPPLY (SupplySource));

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
 8002b14:	4b19      	ldr	r3, [pc, #100]	; (8002b7c <HAL_PWREx_ConfigSupply+0x70>)
 8002b16:	68db      	ldr	r3, [r3, #12]
 8002b18:	f003 0304 	and.w	r3, r3, #4
 8002b1c:	2b04      	cmp	r3, #4
 8002b1e:	d00a      	beq.n	8002b36 <HAL_PWREx_ConfigSupply+0x2a>
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8002b20:	4b16      	ldr	r3, [pc, #88]	; (8002b7c <HAL_PWREx_ConfigSupply+0x70>)
 8002b22:	68db      	ldr	r3, [r3, #12]
 8002b24:	f003 0307 	and.w	r3, r3, #7
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	429a      	cmp	r2, r3
 8002b2c:	d001      	beq.n	8002b32 <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e01f      	b.n	8002b72 <HAL_PWREx_ConfigSupply+0x66>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8002b32:	2300      	movs	r3, #0
 8002b34:	e01d      	b.n	8002b72 <HAL_PWREx_ConfigSupply+0x66>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8002b36:	4b11      	ldr	r3, [pc, #68]	; (8002b7c <HAL_PWREx_ConfigSupply+0x70>)
 8002b38:	68db      	ldr	r3, [r3, #12]
 8002b3a:	f023 0207 	bic.w	r2, r3, #7
 8002b3e:	490f      	ldr	r1, [pc, #60]	; (8002b7c <HAL_PWREx_ConfigSupply+0x70>)
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	4313      	orrs	r3, r2
 8002b44:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 8002b46:	f7fe fed7 	bl	80018f8 <HAL_GetTick>
 8002b4a:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b4c:	e009      	b.n	8002b62 <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8002b4e:	f7fe fed3 	bl	80018f8 <HAL_GetTick>
 8002b52:	4602      	mov	r2, r0
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	1ad3      	subs	r3, r2, r3
 8002b58:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002b5c:	d901      	bls.n	8002b62 <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8002b5e:	2301      	movs	r3, #1
 8002b60:	e007      	b.n	8002b72 <HAL_PWREx_ConfigSupply+0x66>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8002b62:	4b06      	ldr	r3, [pc, #24]	; (8002b7c <HAL_PWREx_ConfigSupply+0x70>)
 8002b64:	685b      	ldr	r3, [r3, #4]
 8002b66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002b6a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002b6e:	d1ee      	bne.n	8002b4e <HAL_PWREx_ConfigSupply+0x42>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 8002b70:	2300      	movs	r3, #0
}
 8002b72:	4618      	mov	r0, r3
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	58024800 	.word	0x58024800

08002b80 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002b80:	b580      	push	{r7, lr}
 8002b82:	b08c      	sub	sp, #48	; 0x30
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d102      	bne.n	8002b94 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8002b8e:	2301      	movs	r3, #1
 8002b90:	f000 bc48 	b.w	8003424 <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	f003 0301 	and.w	r3, r3, #1
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	f000 8088 	beq.w	8002cb2 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ba2:	4b99      	ldr	r3, [pc, #612]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002ba4:	691b      	ldr	r3, [r3, #16]
 8002ba6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002baa:	62fb      	str	r3, [r7, #44]	; 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002bac:	4b96      	ldr	r3, [pc, #600]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002bae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bb0:	62bb      	str	r3, [r7, #40]	; 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 8002bb2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bb4:	2b10      	cmp	r3, #16
 8002bb6:	d007      	beq.n	8002bc8 <HAL_RCC_OscConfig+0x48>
 8002bb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002bba:	2b18      	cmp	r3, #24
 8002bbc:	d111      	bne.n	8002be2 <HAL_RCC_OscConfig+0x62>
 8002bbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bc0:	f003 0303 	and.w	r3, r3, #3
 8002bc4:	2b02      	cmp	r3, #2
 8002bc6:	d10c      	bne.n	8002be2 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bc8:	4b8f      	ldr	r3, [pc, #572]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d06d      	beq.n	8002cb0 <HAL_RCC_OscConfig+0x130>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	685b      	ldr	r3, [r3, #4]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d169      	bne.n	8002cb0 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002bdc:	2301      	movs	r3, #1
 8002bde:	f000 bc21 	b.w	8003424 <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bea:	d106      	bne.n	8002bfa <HAL_RCC_OscConfig+0x7a>
 8002bec:	4b86      	ldr	r3, [pc, #536]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	4a85      	ldr	r2, [pc, #532]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002bf2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002bf6:	6013      	str	r3, [r2, #0]
 8002bf8:	e02e      	b.n	8002c58 <HAL_RCC_OscConfig+0xd8>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	685b      	ldr	r3, [r3, #4]
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d10c      	bne.n	8002c1c <HAL_RCC_OscConfig+0x9c>
 8002c02:	4b81      	ldr	r3, [pc, #516]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a80      	ldr	r2, [pc, #512]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c08:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c0c:	6013      	str	r3, [r2, #0]
 8002c0e:	4b7e      	ldr	r3, [pc, #504]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	4a7d      	ldr	r2, [pc, #500]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c14:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c18:	6013      	str	r3, [r2, #0]
 8002c1a:	e01d      	b.n	8002c58 <HAL_RCC_OscConfig+0xd8>
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	685b      	ldr	r3, [r3, #4]
 8002c20:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002c24:	d10c      	bne.n	8002c40 <HAL_RCC_OscConfig+0xc0>
 8002c26:	4b78      	ldr	r3, [pc, #480]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a77      	ldr	r2, [pc, #476]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c2c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	4b75      	ldr	r3, [pc, #468]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a74      	ldr	r2, [pc, #464]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c38:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002c3c:	6013      	str	r3, [r2, #0]
 8002c3e:	e00b      	b.n	8002c58 <HAL_RCC_OscConfig+0xd8>
 8002c40:	4b71      	ldr	r3, [pc, #452]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	4a70      	ldr	r2, [pc, #448]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002c4a:	6013      	str	r3, [r2, #0]
 8002c4c:	4b6e      	ldr	r3, [pc, #440]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a6d      	ldr	r2, [pc, #436]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002c56:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d013      	beq.n	8002c88 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c60:	f7fe fe4a 	bl	80018f8 <HAL_GetTick>
 8002c64:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c66:	e008      	b.n	8002c7a <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c68:	f7fe fe46 	bl	80018f8 <HAL_GetTick>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c70:	1ad3      	subs	r3, r2, r3
 8002c72:	2b64      	cmp	r3, #100	; 0x64
 8002c74:	d901      	bls.n	8002c7a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002c76:	2303      	movs	r3, #3
 8002c78:	e3d4      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8002c7a:	4b63      	ldr	r3, [pc, #396]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002c7c:	681b      	ldr	r3, [r3, #0]
 8002c7e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d0f0      	beq.n	8002c68 <HAL_RCC_OscConfig+0xe8>
 8002c86:	e014      	b.n	8002cb2 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c88:	f7fe fe36 	bl	80018f8 <HAL_GetTick>
 8002c8c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002c8e:	e008      	b.n	8002ca2 <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c90:	f7fe fe32 	bl	80018f8 <HAL_GetTick>
 8002c94:	4602      	mov	r2, r0
 8002c96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	2b64      	cmp	r3, #100	; 0x64
 8002c9c:	d901      	bls.n	8002ca2 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8002c9e:	2303      	movs	r3, #3
 8002ca0:	e3c0      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8002ca2:	4b59      	ldr	r3, [pc, #356]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002caa:	2b00      	cmp	r3, #0
 8002cac:	d1f0      	bne.n	8002c90 <HAL_RCC_OscConfig+0x110>
 8002cae:	e000      	b.n	8002cb2 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cb0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	f003 0302 	and.w	r3, r3, #2
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	f000 80ca 	beq.w	8002e54 <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002cc0:	4b51      	ldr	r3, [pc, #324]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002cc2:	691b      	ldr	r3, [r3, #16]
 8002cc4:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002cc8:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002cca:	4b4f      	ldr	r3, [pc, #316]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002cce:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 8002cd0:	6a3b      	ldr	r3, [r7, #32]
 8002cd2:	2b00      	cmp	r3, #0
 8002cd4:	d007      	beq.n	8002ce6 <HAL_RCC_OscConfig+0x166>
 8002cd6:	6a3b      	ldr	r3, [r7, #32]
 8002cd8:	2b18      	cmp	r3, #24
 8002cda:	d156      	bne.n	8002d8a <HAL_RCC_OscConfig+0x20a>
 8002cdc:	69fb      	ldr	r3, [r7, #28]
 8002cde:	f003 0303 	and.w	r3, r3, #3
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d151      	bne.n	8002d8a <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ce6:	4b48      	ldr	r3, [pc, #288]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	f003 0304 	and.w	r3, r3, #4
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d005      	beq.n	8002cfe <HAL_RCC_OscConfig+0x17e>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	68db      	ldr	r3, [r3, #12]
 8002cf6:	2b00      	cmp	r3, #0
 8002cf8:	d101      	bne.n	8002cfe <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8002cfa:	2301      	movs	r3, #1
 8002cfc:	e392      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002cfe:	4b42      	ldr	r3, [pc, #264]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f023 0219 	bic.w	r2, r3, #25
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	68db      	ldr	r3, [r3, #12]
 8002d0a:	493f      	ldr	r1, [pc, #252]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d0c:	4313      	orrs	r3, r2
 8002d0e:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d10:	f7fe fdf2 	bl	80018f8 <HAL_GetTick>
 8002d14:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d16:	e008      	b.n	8002d2a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d18:	f7fe fdee 	bl	80018f8 <HAL_GetTick>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d20:	1ad3      	subs	r3, r2, r3
 8002d22:	2b02      	cmp	r3, #2
 8002d24:	d901      	bls.n	8002d2a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002d26:	2303      	movs	r3, #3
 8002d28:	e37c      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002d2a:	4b37      	ldr	r3, [pc, #220]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	f003 0304 	and.w	r3, r3, #4
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d0f0      	beq.n	8002d18 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d36:	f7fe fe0f 	bl	8001958 <HAL_GetREVID>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	f241 0203 	movw	r2, #4099	; 0x1003
 8002d40:	4293      	cmp	r3, r2
 8002d42:	d817      	bhi.n	8002d74 <HAL_RCC_OscConfig+0x1f4>
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	691b      	ldr	r3, [r3, #16]
 8002d48:	2b40      	cmp	r3, #64	; 0x40
 8002d4a:	d108      	bne.n	8002d5e <HAL_RCC_OscConfig+0x1de>
 8002d4c:	4b2e      	ldr	r3, [pc, #184]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d4e:	685b      	ldr	r3, [r3, #4]
 8002d50:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002d54:	4a2c      	ldr	r2, [pc, #176]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d56:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002d5a:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d5c:	e07a      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d5e:	4b2a      	ldr	r3, [pc, #168]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d60:	685b      	ldr	r3, [r3, #4]
 8002d62:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	691b      	ldr	r3, [r3, #16]
 8002d6a:	031b      	lsls	r3, r3, #12
 8002d6c:	4926      	ldr	r1, [pc, #152]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d72:	e06f      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002d74:	4b24      	ldr	r3, [pc, #144]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d76:	685b      	ldr	r3, [r3, #4]
 8002d78:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	061b      	lsls	r3, r3, #24
 8002d82:	4921      	ldr	r1, [pc, #132]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d84:	4313      	orrs	r3, r2
 8002d86:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d88:	e064      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002d8a:	687b      	ldr	r3, [r7, #4]
 8002d8c:	68db      	ldr	r3, [r3, #12]
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d047      	beq.n	8002e22 <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8002d92:	4b1d      	ldr	r3, [pc, #116]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f023 0219 	bic.w	r2, r3, #25
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	491a      	ldr	r1, [pc, #104]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002da0:	4313      	orrs	r3, r2
 8002da2:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002da4:	f7fe fda8 	bl	80018f8 <HAL_GetTick>
 8002da8:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002daa:	e008      	b.n	8002dbe <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002dac:	f7fe fda4 	bl	80018f8 <HAL_GetTick>
 8002db0:	4602      	mov	r2, r0
 8002db2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db4:	1ad3      	subs	r3, r2, r3
 8002db6:	2b02      	cmp	r3, #2
 8002db8:	d901      	bls.n	8002dbe <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 8002dba:	2303      	movs	r3, #3
 8002dbc:	e332      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8002dbe:	4b12      	ldr	r3, [pc, #72]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f003 0304 	and.w	r3, r3, #4
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d0f0      	beq.n	8002dac <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002dca:	f7fe fdc5 	bl	8001958 <HAL_GetREVID>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	f241 0203 	movw	r2, #4099	; 0x1003
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d819      	bhi.n	8002e0c <HAL_RCC_OscConfig+0x28c>
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	2b40      	cmp	r3, #64	; 0x40
 8002dde:	d108      	bne.n	8002df2 <HAL_RCC_OscConfig+0x272>
 8002de0:	4b09      	ldr	r3, [pc, #36]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002de2:	685b      	ldr	r3, [r3, #4]
 8002de4:	f423 337c 	bic.w	r3, r3, #258048	; 0x3f000
 8002de8:	4a07      	ldr	r2, [pc, #28]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002dea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002dee:	6053      	str	r3, [r2, #4]
 8002df0:	e030      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
 8002df2:	4b05      	ldr	r3, [pc, #20]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	691b      	ldr	r3, [r3, #16]
 8002dfe:	031b      	lsls	r3, r3, #12
 8002e00:	4901      	ldr	r1, [pc, #4]	; (8002e08 <HAL_RCC_OscConfig+0x288>)
 8002e02:	4313      	orrs	r3, r2
 8002e04:	604b      	str	r3, [r1, #4]
 8002e06:	e025      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
 8002e08:	58024400 	.word	0x58024400
 8002e0c:	4b9a      	ldr	r3, [pc, #616]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	691b      	ldr	r3, [r3, #16]
 8002e18:	061b      	lsls	r3, r3, #24
 8002e1a:	4997      	ldr	r1, [pc, #604]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e1c:	4313      	orrs	r3, r2
 8002e1e:	604b      	str	r3, [r1, #4]
 8002e20:	e018      	b.n	8002e54 <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e22:	4b95      	ldr	r3, [pc, #596]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	4a94      	ldr	r2, [pc, #592]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e28:	f023 0301 	bic.w	r3, r3, #1
 8002e2c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e2e:	f7fe fd63 	bl	80018f8 <HAL_GetTick>
 8002e32:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e34:	e008      	b.n	8002e48 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e36:	f7fe fd5f 	bl	80018f8 <HAL_GetTick>
 8002e3a:	4602      	mov	r2, r0
 8002e3c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e3e:	1ad3      	subs	r3, r2, r3
 8002e40:	2b02      	cmp	r3, #2
 8002e42:	d901      	bls.n	8002e48 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 8002e44:	2303      	movs	r3, #3
 8002e46:	e2ed      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8002e48:	4b8b      	ldr	r3, [pc, #556]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0304 	and.w	r3, r3, #4
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d1f0      	bne.n	8002e36 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	681b      	ldr	r3, [r3, #0]
 8002e58:	f003 0310 	and.w	r3, r3, #16
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	f000 80a9 	beq.w	8002fb4 <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002e62:	4b85      	ldr	r3, [pc, #532]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e64:	691b      	ldr	r3, [r3, #16]
 8002e66:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8002e6a:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8002e6c:	4b82      	ldr	r3, [pc, #520]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002e70:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 8002e72:	69bb      	ldr	r3, [r7, #24]
 8002e74:	2b08      	cmp	r3, #8
 8002e76:	d007      	beq.n	8002e88 <HAL_RCC_OscConfig+0x308>
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	2b18      	cmp	r3, #24
 8002e7c:	d13a      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x374>
 8002e7e:	697b      	ldr	r3, [r7, #20]
 8002e80:	f003 0303 	and.w	r3, r3, #3
 8002e84:	2b01      	cmp	r3, #1
 8002e86:	d135      	bne.n	8002ef4 <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002e88:	4b7b      	ldr	r3, [pc, #492]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d005      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x320>
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	69db      	ldr	r3, [r3, #28]
 8002e98:	2b80      	cmp	r3, #128	; 0x80
 8002e9a:	d001      	beq.n	8002ea0 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 8002e9c:	2301      	movs	r3, #1
 8002e9e:	e2c1      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ea0:	f7fe fd5a 	bl	8001958 <HAL_GetREVID>
 8002ea4:	4603      	mov	r3, r0
 8002ea6:	f241 0203 	movw	r2, #4099	; 0x1003
 8002eaa:	4293      	cmp	r3, r2
 8002eac:	d817      	bhi.n	8002ede <HAL_RCC_OscConfig+0x35e>
 8002eae:	687b      	ldr	r3, [r7, #4]
 8002eb0:	6a1b      	ldr	r3, [r3, #32]
 8002eb2:	2b20      	cmp	r3, #32
 8002eb4:	d108      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x348>
 8002eb6:	4b70      	ldr	r3, [pc, #448]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002eb8:	685b      	ldr	r3, [r3, #4]
 8002eba:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002ebe:	4a6e      	ldr	r2, [pc, #440]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002ec0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002ec4:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ec6:	e075      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ec8:	4b6b      	ldr	r3, [pc, #428]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002eca:	685b      	ldr	r3, [r3, #4]
 8002ecc:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	6a1b      	ldr	r3, [r3, #32]
 8002ed4:	069b      	lsls	r3, r3, #26
 8002ed6:	4968      	ldr	r1, [pc, #416]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002ed8:	4313      	orrs	r3, r2
 8002eda:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002edc:	e06a      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002ede:	4b66      	ldr	r3, [pc, #408]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002ee0:	68db      	ldr	r3, [r3, #12]
 8002ee2:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	6a1b      	ldr	r3, [r3, #32]
 8002eea:	061b      	lsls	r3, r3, #24
 8002eec:	4962      	ldr	r1, [pc, #392]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002eee:	4313      	orrs	r3, r2
 8002ef0:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8002ef2:	e05f      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	69db      	ldr	r3, [r3, #28]
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d042      	beq.n	8002f82 <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8002efc:	4b5e      	ldr	r3, [pc, #376]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	4a5d      	ldr	r2, [pc, #372]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f02:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002f06:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f08:	f7fe fcf6 	bl	80018f8 <HAL_GetTick>
 8002f0c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f0e:	e008      	b.n	8002f22 <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f10:	f7fe fcf2 	bl	80018f8 <HAL_GetTick>
 8002f14:	4602      	mov	r2, r0
 8002f16:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f18:	1ad3      	subs	r3, r2, r3
 8002f1a:	2b02      	cmp	r3, #2
 8002f1c:	d901      	bls.n	8002f22 <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8002f1e:	2303      	movs	r3, #3
 8002f20:	e280      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8002f22:	4b55      	ldr	r3, [pc, #340]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d0f0      	beq.n	8002f10 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8002f2e:	f7fe fd13 	bl	8001958 <HAL_GetREVID>
 8002f32:	4603      	mov	r3, r0
 8002f34:	f241 0203 	movw	r2, #4099	; 0x1003
 8002f38:	4293      	cmp	r3, r2
 8002f3a:	d817      	bhi.n	8002f6c <HAL_RCC_OscConfig+0x3ec>
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	6a1b      	ldr	r3, [r3, #32]
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d108      	bne.n	8002f56 <HAL_RCC_OscConfig+0x3d6>
 8002f44:	4b4c      	ldr	r3, [pc, #304]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f023 43f8 	bic.w	r3, r3, #2080374784	; 0x7c000000
 8002f4c:	4a4a      	ldr	r2, [pc, #296]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f4e:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8002f52:	6053      	str	r3, [r2, #4]
 8002f54:	e02e      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
 8002f56:	4b48      	ldr	r3, [pc, #288]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f58:	685b      	ldr	r3, [r3, #4]
 8002f5a:	f023 42f8 	bic.w	r2, r3, #2080374784	; 0x7c000000
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6a1b      	ldr	r3, [r3, #32]
 8002f62:	069b      	lsls	r3, r3, #26
 8002f64:	4944      	ldr	r1, [pc, #272]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f66:	4313      	orrs	r3, r2
 8002f68:	604b      	str	r3, [r1, #4]
 8002f6a:	e023      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
 8002f6c:	4b42      	ldr	r3, [pc, #264]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f6e:	68db      	ldr	r3, [r3, #12]
 8002f70:	f023 527c 	bic.w	r2, r3, #1056964608	; 0x3f000000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	6a1b      	ldr	r3, [r3, #32]
 8002f78:	061b      	lsls	r3, r3, #24
 8002f7a:	493f      	ldr	r1, [pc, #252]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f7c:	4313      	orrs	r3, r2
 8002f7e:	60cb      	str	r3, [r1, #12]
 8002f80:	e018      	b.n	8002fb4 <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 8002f82:	4b3d      	ldr	r3, [pc, #244]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a3c      	ldr	r2, [pc, #240]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002f88:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002f8c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f8e:	f7fe fcb3 	bl	80018f8 <HAL_GetTick>
 8002f92:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002f94:	e008      	b.n	8002fa8 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8002f96:	f7fe fcaf 	bl	80018f8 <HAL_GetTick>
 8002f9a:	4602      	mov	r2, r0
 8002f9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f9e:	1ad3      	subs	r3, r2, r3
 8002fa0:	2b02      	cmp	r3, #2
 8002fa2:	d901      	bls.n	8002fa8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002fa4:	2303      	movs	r3, #3
 8002fa6:	e23d      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 8002fa8:	4b33      	ldr	r3, [pc, #204]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d1f0      	bne.n	8002f96 <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	f003 0308 	and.w	r3, r3, #8
 8002fbc:	2b00      	cmp	r3, #0
 8002fbe:	d036      	beq.n	800302e <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	695b      	ldr	r3, [r3, #20]
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d019      	beq.n	8002ffc <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002fc8:	4b2b      	ldr	r3, [pc, #172]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002fca:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002fcc:	4a2a      	ldr	r2, [pc, #168]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002fce:	f043 0301 	orr.w	r3, r3, #1
 8002fd2:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fd4:	f7fe fc90 	bl	80018f8 <HAL_GetTick>
 8002fd8:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fda:	e008      	b.n	8002fee <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002fdc:	f7fe fc8c 	bl	80018f8 <HAL_GetTick>
 8002fe0:	4602      	mov	r2, r0
 8002fe2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002fe4:	1ad3      	subs	r3, r2, r3
 8002fe6:	2b02      	cmp	r3, #2
 8002fe8:	d901      	bls.n	8002fee <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 8002fea:	2303      	movs	r3, #3
 8002fec:	e21a      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 8002fee:	4b22      	ldr	r3, [pc, #136]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002ff0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ff2:	f003 0302 	and.w	r3, r3, #2
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d0f0      	beq.n	8002fdc <HAL_RCC_OscConfig+0x45c>
 8002ffa:	e018      	b.n	800302e <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ffc:	4b1e      	ldr	r3, [pc, #120]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8002ffe:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003000:	4a1d      	ldr	r2, [pc, #116]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8003002:	f023 0301 	bic.w	r3, r3, #1
 8003006:	6753      	str	r3, [r2, #116]	; 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003008:	f7fe fc76 	bl	80018f8 <HAL_GetTick>
 800300c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800300e:	e008      	b.n	8003022 <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003010:	f7fe fc72 	bl	80018f8 <HAL_GetTick>
 8003014:	4602      	mov	r2, r0
 8003016:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003018:	1ad3      	subs	r3, r2, r3
 800301a:	2b02      	cmp	r3, #2
 800301c:	d901      	bls.n	8003022 <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 800301e:	2303      	movs	r3, #3
 8003020:	e200      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8003022:	4b15      	ldr	r3, [pc, #84]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8003024:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d1f0      	bne.n	8003010 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	f003 0320 	and.w	r3, r3, #32
 8003036:	2b00      	cmp	r3, #0
 8003038:	d039      	beq.n	80030ae <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	699b      	ldr	r3, [r3, #24]
 800303e:	2b00      	cmp	r3, #0
 8003040:	d01c      	beq.n	800307c <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8003042:	4b0d      	ldr	r3, [pc, #52]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a0c      	ldr	r2, [pc, #48]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 8003048:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800304c:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 800304e:	f7fe fc53 	bl	80018f8 <HAL_GetTick>
 8003052:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003054:	e008      	b.n	8003068 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003056:	f7fe fc4f 	bl	80018f8 <HAL_GetTick>
 800305a:	4602      	mov	r2, r0
 800305c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800305e:	1ad3      	subs	r3, r2, r3
 8003060:	2b02      	cmp	r3, #2
 8003062:	d901      	bls.n	8003068 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 8003064:	2303      	movs	r3, #3
 8003066:	e1dd      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8003068:	4b03      	ldr	r3, [pc, #12]	; (8003078 <HAL_RCC_OscConfig+0x4f8>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003070:	2b00      	cmp	r3, #0
 8003072:	d0f0      	beq.n	8003056 <HAL_RCC_OscConfig+0x4d6>
 8003074:	e01b      	b.n	80030ae <HAL_RCC_OscConfig+0x52e>
 8003076:	bf00      	nop
 8003078:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800307c:	4b9b      	ldr	r3, [pc, #620]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a9a      	ldr	r2, [pc, #616]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003082:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003086:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8003088:	f7fe fc36 	bl	80018f8 <HAL_GetTick>
 800308c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003090:	f7fe fc32 	bl	80018f8 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e1c0      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80030a2:	4b92      	ldr	r3, [pc, #584]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d1f0      	bne.n	8003090 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f003 0304 	and.w	r3, r3, #4
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	f000 8081 	beq.w	80031be <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80030bc:	4b8c      	ldr	r3, [pc, #560]	; (80032f0 <HAL_RCC_OscConfig+0x770>)
 80030be:	681b      	ldr	r3, [r3, #0]
 80030c0:	4a8b      	ldr	r2, [pc, #556]	; (80032f0 <HAL_RCC_OscConfig+0x770>)
 80030c2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80030c6:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80030c8:	f7fe fc16 	bl	80018f8 <HAL_GetTick>
 80030cc:	6278      	str	r0, [r7, #36]	; 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030ce:	e008      	b.n	80030e2 <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80030d0:	f7fe fc12 	bl	80018f8 <HAL_GetTick>
 80030d4:	4602      	mov	r2, r0
 80030d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030d8:	1ad3      	subs	r3, r2, r3
 80030da:	2b64      	cmp	r3, #100	; 0x64
 80030dc:	d901      	bls.n	80030e2 <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80030de:	2303      	movs	r3, #3
 80030e0:	e1a0      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80030e2:	4b83      	ldr	r3, [pc, #524]	; (80032f0 <HAL_RCC_OscConfig+0x770>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030ea:	2b00      	cmp	r3, #0
 80030ec:	d0f0      	beq.n	80030d0 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	689b      	ldr	r3, [r3, #8]
 80030f2:	2b01      	cmp	r3, #1
 80030f4:	d106      	bne.n	8003104 <HAL_RCC_OscConfig+0x584>
 80030f6:	4b7d      	ldr	r3, [pc, #500]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80030f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80030fa:	4a7c      	ldr	r2, [pc, #496]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80030fc:	f043 0301 	orr.w	r3, r3, #1
 8003100:	6713      	str	r3, [r2, #112]	; 0x70
 8003102:	e02d      	b.n	8003160 <HAL_RCC_OscConfig+0x5e0>
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	689b      	ldr	r3, [r3, #8]
 8003108:	2b00      	cmp	r3, #0
 800310a:	d10c      	bne.n	8003126 <HAL_RCC_OscConfig+0x5a6>
 800310c:	4b77      	ldr	r3, [pc, #476]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800310e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003110:	4a76      	ldr	r2, [pc, #472]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003112:	f023 0301 	bic.w	r3, r3, #1
 8003116:	6713      	str	r3, [r2, #112]	; 0x70
 8003118:	4b74      	ldr	r3, [pc, #464]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800311a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800311c:	4a73      	ldr	r2, [pc, #460]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800311e:	f023 0304 	bic.w	r3, r3, #4
 8003122:	6713      	str	r3, [r2, #112]	; 0x70
 8003124:	e01c      	b.n	8003160 <HAL_RCC_OscConfig+0x5e0>
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	689b      	ldr	r3, [r3, #8]
 800312a:	2b05      	cmp	r3, #5
 800312c:	d10c      	bne.n	8003148 <HAL_RCC_OscConfig+0x5c8>
 800312e:	4b6f      	ldr	r3, [pc, #444]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003130:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003132:	4a6e      	ldr	r2, [pc, #440]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003134:	f043 0304 	orr.w	r3, r3, #4
 8003138:	6713      	str	r3, [r2, #112]	; 0x70
 800313a:	4b6c      	ldr	r3, [pc, #432]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800313c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800313e:	4a6b      	ldr	r2, [pc, #428]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003140:	f043 0301 	orr.w	r3, r3, #1
 8003144:	6713      	str	r3, [r2, #112]	; 0x70
 8003146:	e00b      	b.n	8003160 <HAL_RCC_OscConfig+0x5e0>
 8003148:	4b68      	ldr	r3, [pc, #416]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800314a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800314c:	4a67      	ldr	r2, [pc, #412]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800314e:	f023 0301 	bic.w	r3, r3, #1
 8003152:	6713      	str	r3, [r2, #112]	; 0x70
 8003154:	4b65      	ldr	r3, [pc, #404]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003156:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003158:	4a64      	ldr	r2, [pc, #400]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800315a:	f023 0304 	bic.w	r3, r3, #4
 800315e:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	2b00      	cmp	r3, #0
 8003166:	d015      	beq.n	8003194 <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003168:	f7fe fbc6 	bl	80018f8 <HAL_GetTick>
 800316c:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800316e:	e00a      	b.n	8003186 <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003170:	f7fe fbc2 	bl	80018f8 <HAL_GetTick>
 8003174:	4602      	mov	r2, r0
 8003176:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003178:	1ad3      	subs	r3, r2, r3
 800317a:	f241 3288 	movw	r2, #5000	; 0x1388
 800317e:	4293      	cmp	r3, r2
 8003180:	d901      	bls.n	8003186 <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 8003182:	2303      	movs	r3, #3
 8003184:	e14e      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8003186:	4b59      	ldr	r3, [pc, #356]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003188:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800318a:	f003 0302 	and.w	r3, r3, #2
 800318e:	2b00      	cmp	r3, #0
 8003190:	d0ee      	beq.n	8003170 <HAL_RCC_OscConfig+0x5f0>
 8003192:	e014      	b.n	80031be <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003194:	f7fe fbb0 	bl	80018f8 <HAL_GetTick>
 8003198:	6278      	str	r0, [r7, #36]	; 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800319a:	e00a      	b.n	80031b2 <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800319c:	f7fe fbac 	bl	80018f8 <HAL_GetTick>
 80031a0:	4602      	mov	r2, r0
 80031a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031a4:	1ad3      	subs	r3, r2, r3
 80031a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80031aa:	4293      	cmp	r3, r2
 80031ac:	d901      	bls.n	80031b2 <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80031ae:	2303      	movs	r3, #3
 80031b0:	e138      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80031b2:	4b4e      	ldr	r3, [pc, #312]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80031b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80031b6:	f003 0302 	and.w	r3, r3, #2
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d1ee      	bne.n	800319c <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 812d 	beq.w	8003422 <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80031c8:	4b48      	ldr	r3, [pc, #288]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80031ca:	691b      	ldr	r3, [r3, #16]
 80031cc:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80031d0:	2b18      	cmp	r3, #24
 80031d2:	f000 80bd 	beq.w	8003350 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80031da:	2b02      	cmp	r3, #2
 80031dc:	f040 809e 	bne.w	800331c <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80031e0:	4b42      	ldr	r3, [pc, #264]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	4a41      	ldr	r2, [pc, #260]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80031e6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80031ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031ec:	f7fe fb84 	bl	80018f8 <HAL_GetTick>
 80031f0:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80031f2:	e008      	b.n	8003206 <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031f4:	f7fe fb80 	bl	80018f8 <HAL_GetTick>
 80031f8:	4602      	mov	r2, r0
 80031fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fc:	1ad3      	subs	r3, r2, r3
 80031fe:	2b02      	cmp	r3, #2
 8003200:	d901      	bls.n	8003206 <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 8003202:	2303      	movs	r3, #3
 8003204:	e10e      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003206:	4b39      	ldr	r3, [pc, #228]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800320e:	2b00      	cmp	r3, #0
 8003210:	d1f0      	bne.n	80031f4 <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003212:	4b36      	ldr	r3, [pc, #216]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003214:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003216:	4b37      	ldr	r3, [pc, #220]	; (80032f4 <HAL_RCC_OscConfig+0x774>)
 8003218:	4013      	ands	r3, r2
 800321a:	687a      	ldr	r2, [r7, #4]
 800321c:	6a91      	ldr	r1, [r2, #40]	; 0x28
 800321e:	687a      	ldr	r2, [r7, #4]
 8003220:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003222:	0112      	lsls	r2, r2, #4
 8003224:	430a      	orrs	r2, r1
 8003226:	4931      	ldr	r1, [pc, #196]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003228:	4313      	orrs	r3, r2
 800322a:	628b      	str	r3, [r1, #40]	; 0x28
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003230:	3b01      	subs	r3, #1
 8003232:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800323a:	3b01      	subs	r3, #1
 800323c:	025b      	lsls	r3, r3, #9
 800323e:	b29b      	uxth	r3, r3
 8003240:	431a      	orrs	r2, r3
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003246:	3b01      	subs	r3, #1
 8003248:	041b      	lsls	r3, r3, #16
 800324a:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800324e:	431a      	orrs	r2, r3
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003254:	3b01      	subs	r3, #1
 8003256:	061b      	lsls	r3, r3, #24
 8003258:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 800325c:	4923      	ldr	r1, [pc, #140]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800325e:	4313      	orrs	r3, r2
 8003260:	630b      	str	r3, [r1, #48]	; 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 8003262:	4b22      	ldr	r3, [pc, #136]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003264:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003266:	4a21      	ldr	r2, [pc, #132]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003268:	f023 0301 	bic.w	r3, r3, #1
 800326c:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800326e:	4b1f      	ldr	r3, [pc, #124]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003270:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003272:	4b21      	ldr	r3, [pc, #132]	; (80032f8 <HAL_RCC_OscConfig+0x778>)
 8003274:	4013      	ands	r3, r2
 8003276:	687a      	ldr	r2, [r7, #4]
 8003278:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800327a:	00d2      	lsls	r2, r2, #3
 800327c:	491b      	ldr	r1, [pc, #108]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 800327e:	4313      	orrs	r3, r2
 8003280:	634b      	str	r3, [r1, #52]	; 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 8003282:	4b1a      	ldr	r3, [pc, #104]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003284:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003286:	f023 020c 	bic.w	r2, r3, #12
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800328e:	4917      	ldr	r1, [pc, #92]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003290:	4313      	orrs	r3, r2
 8003292:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 8003294:	4b15      	ldr	r3, [pc, #84]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 8003296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003298:	f023 0202 	bic.w	r2, r3, #2
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032a0:	4912      	ldr	r1, [pc, #72]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032a2:	4313      	orrs	r3, r2
 80032a4:	62cb      	str	r3, [r1, #44]	; 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80032a6:	4b11      	ldr	r3, [pc, #68]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032aa:	4a10      	ldr	r2, [pc, #64]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80032b0:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80032b2:	4b0e      	ldr	r3, [pc, #56]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032b6:	4a0d      	ldr	r2, [pc, #52]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80032bc:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80032be:	4b0b      	ldr	r3, [pc, #44]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032c0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032c2:	4a0a      	ldr	r2, [pc, #40]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032c4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80032c8:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80032ca:	4b08      	ldr	r3, [pc, #32]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032ce:	4a07      	ldr	r2, [pc, #28]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032d0:	f043 0301 	orr.w	r3, r3, #1
 80032d4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80032d6:	4b05      	ldr	r3, [pc, #20]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	4a04      	ldr	r2, [pc, #16]	; (80032ec <HAL_RCC_OscConfig+0x76c>)
 80032dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80032e0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032e2:	f7fe fb09 	bl	80018f8 <HAL_GetTick>
 80032e6:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80032e8:	e011      	b.n	800330e <HAL_RCC_OscConfig+0x78e>
 80032ea:	bf00      	nop
 80032ec:	58024400 	.word	0x58024400
 80032f0:	58024800 	.word	0x58024800
 80032f4:	fffffc0c 	.word	0xfffffc0c
 80032f8:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fe fafc 	bl	80018f8 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e08a      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800330e:	4b47      	ldr	r3, [pc, #284]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0f0      	beq.n	80032fc <HAL_RCC_OscConfig+0x77c>
 800331a:	e082      	b.n	8003422 <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800331c:	4b43      	ldr	r3, [pc, #268]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	4a42      	ldr	r2, [pc, #264]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003322:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003326:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003328:	f7fe fae6 	bl	80018f8 <HAL_GetTick>
 800332c:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800332e:	e008      	b.n	8003342 <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003330:	f7fe fae2 	bl	80018f8 <HAL_GetTick>
 8003334:	4602      	mov	r2, r0
 8003336:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003338:	1ad3      	subs	r3, r2, r3
 800333a:	2b02      	cmp	r3, #2
 800333c:	d901      	bls.n	8003342 <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 800333e:	2303      	movs	r3, #3
 8003340:	e070      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8003342:	4b3a      	ldr	r3, [pc, #232]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800334a:	2b00      	cmp	r3, #0
 800334c:	d1f0      	bne.n	8003330 <HAL_RCC_OscConfig+0x7b0>
 800334e:	e068      	b.n	8003422 <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8003350:	4b36      	ldr	r3, [pc, #216]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003352:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003354:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8003356:	4b35      	ldr	r3, [pc, #212]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335a:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003360:	2b01      	cmp	r3, #1
 8003362:	d031      	beq.n	80033c8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003364:	693b      	ldr	r3, [r7, #16]
 8003366:	f003 0203 	and.w	r2, r3, #3
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800336e:	429a      	cmp	r2, r3
 8003370:	d12a      	bne.n	80033c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8003372:	693b      	ldr	r3, [r7, #16]
 8003374:	091b      	lsrs	r3, r3, #4
 8003376:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800337e:	429a      	cmp	r2, r3
 8003380:	d122      	bne.n	80033c8 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003382:	68fb      	ldr	r3, [r7, #12]
 8003384:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800338c:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800338e:	429a      	cmp	r2, r3
 8003390:	d11a      	bne.n	80033c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	0a5b      	lsrs	r3, r3, #9
 8003396:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800339e:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80033a0:	429a      	cmp	r2, r3
 80033a2:	d111      	bne.n	80033c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	0c1b      	lsrs	r3, r3, #16
 80033a8:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033b0:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80033b2:	429a      	cmp	r2, r3
 80033b4:	d108      	bne.n	80033c8 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	0e1b      	lsrs	r3, r3, #24
 80033ba:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80033c2:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d001      	beq.n	80033cc <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80033c8:	2301      	movs	r3, #1
 80033ca:	e02b      	b.n	8003424 <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80033cc:	4b17      	ldr	r3, [pc, #92]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 80033ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80033d0:	08db      	lsrs	r3, r3, #3
 80033d2:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80033d6:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80033dc:	693a      	ldr	r2, [r7, #16]
 80033de:	429a      	cmp	r2, r3
 80033e0:	d01f      	beq.n	8003422 <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80033e2:	4b12      	ldr	r3, [pc, #72]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 80033e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033e6:	4a11      	ldr	r2, [pc, #68]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 80033e8:	f023 0301 	bic.w	r3, r3, #1
 80033ec:	62d3      	str	r3, [r2, #44]	; 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80033ee:	f7fe fa83 	bl	80018f8 <HAL_GetTick>
 80033f2:	6278      	str	r0, [r7, #36]	; 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80033f4:	bf00      	nop
 80033f6:	f7fe fa7f 	bl	80018f8 <HAL_GetTick>
 80033fa:	4602      	mov	r2, r0
 80033fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033fe:	4293      	cmp	r3, r2
 8003400:	d0f9      	beq.n	80033f6 <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8003402:	4b0a      	ldr	r3, [pc, #40]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003404:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003406:	4b0a      	ldr	r3, [pc, #40]	; (8003430 <HAL_RCC_OscConfig+0x8b0>)
 8003408:	4013      	ands	r3, r2
 800340a:	687a      	ldr	r2, [r7, #4]
 800340c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800340e:	00d2      	lsls	r2, r2, #3
 8003410:	4906      	ldr	r1, [pc, #24]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003412:	4313      	orrs	r3, r2
 8003414:	634b      	str	r3, [r1, #52]	; 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 8003416:	4b05      	ldr	r3, [pc, #20]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 8003418:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800341a:	4a04      	ldr	r2, [pc, #16]	; (800342c <HAL_RCC_OscConfig+0x8ac>)
 800341c:	f043 0301 	orr.w	r3, r3, #1
 8003420:	62d3      	str	r3, [r2, #44]	; 0x2c
        }
      }
    }
  }
  return HAL_OK;
 8003422:	2300      	movs	r3, #0
}
 8003424:	4618      	mov	r0, r3
 8003426:	3730      	adds	r7, #48	; 0x30
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}
 800342c:	58024400 	.word	0x58024400
 8003430:	ffff0007 	.word	0xffff0007

08003434 <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003434:	b580      	push	{r7, lr}
 8003436:	b086      	sub	sp, #24
 8003438:	af00      	add	r7, sp, #0
 800343a:	6078      	str	r0, [r7, #4]
 800343c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	2b00      	cmp	r3, #0
 8003442:	d101      	bne.n	8003448 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003444:	2301      	movs	r3, #1
 8003446:	e19c      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003448:	4b8a      	ldr	r3, [pc, #552]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 800344a:	681b      	ldr	r3, [r3, #0]
 800344c:	f003 030f 	and.w	r3, r3, #15
 8003450:	683a      	ldr	r2, [r7, #0]
 8003452:	429a      	cmp	r2, r3
 8003454:	d910      	bls.n	8003478 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003456:	4b87      	ldr	r3, [pc, #540]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f023 020f 	bic.w	r2, r3, #15
 800345e:	4985      	ldr	r1, [pc, #532]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	4313      	orrs	r3, r2
 8003464:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003466:	4b83      	ldr	r3, [pc, #524]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	683a      	ldr	r2, [r7, #0]
 8003470:	429a      	cmp	r2, r3
 8003472:	d001      	beq.n	8003478 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003474:	2301      	movs	r3, #1
 8003476:	e184      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	f003 0304 	and.w	r3, r3, #4
 8003480:	2b00      	cmp	r3, #0
 8003482:	d010      	beq.n	80034a6 <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	691a      	ldr	r2, [r3, #16]
 8003488:	4b7b      	ldr	r3, [pc, #492]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800348a:	699b      	ldr	r3, [r3, #24]
 800348c:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003490:	429a      	cmp	r2, r3
 8003492:	d908      	bls.n	80034a6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003494:	4b78      	ldr	r3, [pc, #480]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003496:	699b      	ldr	r3, [r3, #24]
 8003498:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	4975      	ldr	r1, [pc, #468]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034a2:	4313      	orrs	r3, r2
 80034a4:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	681b      	ldr	r3, [r3, #0]
 80034aa:	f003 0308 	and.w	r3, r3, #8
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d010      	beq.n	80034d4 <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	695a      	ldr	r2, [r3, #20]
 80034b6:	4b70      	ldr	r3, [pc, #448]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034b8:	69db      	ldr	r3, [r3, #28]
 80034ba:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80034be:	429a      	cmp	r2, r3
 80034c0:	d908      	bls.n	80034d4 <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80034c2:	4b6d      	ldr	r3, [pc, #436]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	695b      	ldr	r3, [r3, #20]
 80034ce:	496a      	ldr	r1, [pc, #424]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034d0:	4313      	orrs	r3, r2
 80034d2:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	681b      	ldr	r3, [r3, #0]
 80034d8:	f003 0310 	and.w	r3, r3, #16
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d010      	beq.n	8003502 <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	699a      	ldr	r2, [r3, #24]
 80034e4:	4b64      	ldr	r3, [pc, #400]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034e6:	69db      	ldr	r3, [r3, #28]
 80034e8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80034ec:	429a      	cmp	r2, r3
 80034ee:	d908      	bls.n	8003502 <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80034f0:	4b61      	ldr	r3, [pc, #388]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034f2:	69db      	ldr	r3, [r3, #28]
 80034f4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	699b      	ldr	r3, [r3, #24]
 80034fc:	495e      	ldr	r1, [pc, #376]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80034fe:	4313      	orrs	r3, r2
 8003500:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f003 0320 	and.w	r3, r3, #32
 800350a:	2b00      	cmp	r3, #0
 800350c:	d010      	beq.n	8003530 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	69da      	ldr	r2, [r3, #28]
 8003512:	4b59      	ldr	r3, [pc, #356]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003514:	6a1b      	ldr	r3, [r3, #32]
 8003516:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800351a:	429a      	cmp	r2, r3
 800351c:	d908      	bls.n	8003530 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 800351e:	4b56      	ldr	r3, [pc, #344]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003520:	6a1b      	ldr	r3, [r3, #32]
 8003522:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	69db      	ldr	r3, [r3, #28]
 800352a:	4953      	ldr	r1, [pc, #332]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800352c:	4313      	orrs	r3, r2
 800352e:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	f003 0302 	and.w	r3, r3, #2
 8003538:	2b00      	cmp	r3, #0
 800353a:	d010      	beq.n	800355e <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	68da      	ldr	r2, [r3, #12]
 8003540:	4b4d      	ldr	r3, [pc, #308]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003542:	699b      	ldr	r3, [r3, #24]
 8003544:	f003 030f 	and.w	r3, r3, #15
 8003548:	429a      	cmp	r2, r3
 800354a:	d908      	bls.n	800355e <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800354c:	4b4a      	ldr	r3, [pc, #296]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800354e:	699b      	ldr	r3, [r3, #24]
 8003550:	f023 020f 	bic.w	r2, r3, #15
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	68db      	ldr	r3, [r3, #12]
 8003558:	4947      	ldr	r1, [pc, #284]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800355a:	4313      	orrs	r3, r2
 800355c:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f003 0301 	and.w	r3, r3, #1
 8003566:	2b00      	cmp	r3, #0
 8003568:	d055      	beq.n	8003616 <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 800356a:	4b43      	ldr	r3, [pc, #268]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800356c:	699b      	ldr	r3, [r3, #24]
 800356e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
 8003576:	4940      	ldr	r1, [pc, #256]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003578:	4313      	orrs	r3, r2
 800357a:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	685b      	ldr	r3, [r3, #4]
 8003580:	2b02      	cmp	r3, #2
 8003582:	d107      	bne.n	8003594 <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8003584:	4b3c      	ldr	r3, [pc, #240]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800358c:	2b00      	cmp	r3, #0
 800358e:	d121      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8003590:	2301      	movs	r3, #1
 8003592:	e0f6      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	685b      	ldr	r3, [r3, #4]
 8003598:	2b03      	cmp	r3, #3
 800359a:	d107      	bne.n	80035ac <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 800359c:	4b36      	ldr	r3, [pc, #216]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d115      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035a8:	2301      	movs	r3, #1
 80035aa:	e0ea      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d107      	bne.n	80035c4 <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 80035b4:	4b30      	ldr	r3, [pc, #192]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d109      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	e0de      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80035c4:	4b2c      	ldr	r3, [pc, #176]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	f003 0304 	and.w	r3, r3, #4
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	d101      	bne.n	80035d4 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80035d0:	2301      	movs	r3, #1
 80035d2:	e0d6      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80035d4:	4b28      	ldr	r3, [pc, #160]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f023 0207 	bic.w	r2, r3, #7
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	685b      	ldr	r3, [r3, #4]
 80035e0:	4925      	ldr	r1, [pc, #148]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 80035e2:	4313      	orrs	r3, r2
 80035e4:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80035e6:	f7fe f987 	bl	80018f8 <HAL_GetTick>
 80035ea:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035ec:	e00a      	b.n	8003604 <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ee:	f7fe f983 	bl	80018f8 <HAL_GetTick>
 80035f2:	4602      	mov	r2, r0
 80035f4:	697b      	ldr	r3, [r7, #20]
 80035f6:	1ad3      	subs	r3, r2, r3
 80035f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d901      	bls.n	8003604 <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8003600:	2303      	movs	r3, #3
 8003602:	e0be      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003604:	4b1c      	ldr	r3, [pc, #112]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003606:	691b      	ldr	r3, [r3, #16]
 8003608:	f003 0238 	and.w	r2, r3, #56	; 0x38
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	685b      	ldr	r3, [r3, #4]
 8003610:	00db      	lsls	r3, r3, #3
 8003612:	429a      	cmp	r2, r3
 8003614:	d1eb      	bne.n	80035ee <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	f003 0302 	and.w	r3, r3, #2
 800361e:	2b00      	cmp	r3, #0
 8003620:	d010      	beq.n	8003644 <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	68da      	ldr	r2, [r3, #12]
 8003626:	4b14      	ldr	r3, [pc, #80]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003628:	699b      	ldr	r3, [r3, #24]
 800362a:	f003 030f 	and.w	r3, r3, #15
 800362e:	429a      	cmp	r2, r3
 8003630:	d208      	bcs.n	8003644 <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003632:	4b11      	ldr	r3, [pc, #68]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003634:	699b      	ldr	r3, [r3, #24]
 8003636:	f023 020f 	bic.w	r2, r3, #15
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	68db      	ldr	r3, [r3, #12]
 800363e:	490e      	ldr	r1, [pc, #56]	; (8003678 <HAL_RCC_ClockConfig+0x244>)
 8003640:	4313      	orrs	r3, r2
 8003642:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003644:	4b0b      	ldr	r3, [pc, #44]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	f003 030f 	and.w	r3, r3, #15
 800364c:	683a      	ldr	r2, [r7, #0]
 800364e:	429a      	cmp	r2, r3
 8003650:	d214      	bcs.n	800367c <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003652:	4b08      	ldr	r3, [pc, #32]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	f023 020f 	bic.w	r2, r3, #15
 800365a:	4906      	ldr	r1, [pc, #24]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 800365c:	683b      	ldr	r3, [r7, #0]
 800365e:	4313      	orrs	r3, r2
 8003660:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003662:	4b04      	ldr	r3, [pc, #16]	; (8003674 <HAL_RCC_ClockConfig+0x240>)
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f003 030f 	and.w	r3, r3, #15
 800366a:	683a      	ldr	r2, [r7, #0]
 800366c:	429a      	cmp	r2, r3
 800366e:	d005      	beq.n	800367c <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8003670:	2301      	movs	r3, #1
 8003672:	e086      	b.n	8003782 <HAL_RCC_ClockConfig+0x34e>
 8003674:	52002000 	.word	0x52002000
 8003678:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	f003 0304 	and.w	r3, r3, #4
 8003684:	2b00      	cmp	r3, #0
 8003686:	d010      	beq.n	80036aa <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	691a      	ldr	r2, [r3, #16]
 800368c:	4b3f      	ldr	r3, [pc, #252]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	f003 0370 	and.w	r3, r3, #112	; 0x70
 8003694:	429a      	cmp	r2, r3
 8003696:	d208      	bcs.n	80036aa <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8003698:	4b3c      	ldr	r3, [pc, #240]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 800369a:	699b      	ldr	r3, [r3, #24]
 800369c:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	4939      	ldr	r1, [pc, #228]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036a6:	4313      	orrs	r3, r2
 80036a8:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f003 0308 	and.w	r3, r3, #8
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d010      	beq.n	80036d8 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695a      	ldr	r2, [r3, #20]
 80036ba:	4b34      	ldr	r3, [pc, #208]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036bc:	69db      	ldr	r3, [r3, #28]
 80036be:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d208      	bcs.n	80036d8 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80036c6:	4b31      	ldr	r3, [pc, #196]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036c8:	69db      	ldr	r3, [r3, #28]
 80036ca:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	695b      	ldr	r3, [r3, #20]
 80036d2:	492e      	ldr	r1, [pc, #184]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036d4:	4313      	orrs	r3, r2
 80036d6:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036d8:	687b      	ldr	r3, [r7, #4]
 80036da:	681b      	ldr	r3, [r3, #0]
 80036dc:	f003 0310 	and.w	r3, r3, #16
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d010      	beq.n	8003706 <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	699a      	ldr	r2, [r3, #24]
 80036e8:	4b28      	ldr	r3, [pc, #160]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036ea:	69db      	ldr	r3, [r3, #28]
 80036ec:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036f0:	429a      	cmp	r2, r3
 80036f2:	d208      	bcs.n	8003706 <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80036f4:	4b25      	ldr	r3, [pc, #148]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 80036f6:	69db      	ldr	r3, [r3, #28]
 80036f8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	699b      	ldr	r3, [r3, #24]
 8003700:	4922      	ldr	r1, [pc, #136]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 8003702:	4313      	orrs	r3, r2
 8003704:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f003 0320 	and.w	r3, r3, #32
 800370e:	2b00      	cmp	r3, #0
 8003710:	d010      	beq.n	8003734 <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	69da      	ldr	r2, [r3, #28]
 8003716:	4b1d      	ldr	r3, [pc, #116]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 8003718:	6a1b      	ldr	r3, [r3, #32]
 800371a:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800371e:	429a      	cmp	r2, r3
 8003720:	d208      	bcs.n	8003734 <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8003722:	4b1a      	ldr	r3, [pc, #104]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 8003724:	6a1b      	ldr	r3, [r3, #32]
 8003726:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	69db      	ldr	r3, [r3, #28]
 800372e:	4917      	ldr	r1, [pc, #92]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 8003730:	4313      	orrs	r3, r2
 8003732:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8003734:	f000 f834 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8003738:	4602      	mov	r2, r0
 800373a:	4b14      	ldr	r3, [pc, #80]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 800373c:	699b      	ldr	r3, [r3, #24]
 800373e:	0a1b      	lsrs	r3, r3, #8
 8003740:	f003 030f 	and.w	r3, r3, #15
 8003744:	4912      	ldr	r1, [pc, #72]	; (8003790 <HAL_RCC_ClockConfig+0x35c>)
 8003746:	5ccb      	ldrb	r3, [r1, r3]
 8003748:	f003 031f 	and.w	r3, r3, #31
 800374c:	fa22 f303 	lsr.w	r3, r2, r3
 8003750:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003752:	4b0e      	ldr	r3, [pc, #56]	; (800378c <HAL_RCC_ClockConfig+0x358>)
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	f003 030f 	and.w	r3, r3, #15
 800375a:	4a0d      	ldr	r2, [pc, #52]	; (8003790 <HAL_RCC_ClockConfig+0x35c>)
 800375c:	5cd3      	ldrb	r3, [r2, r3]
 800375e:	f003 031f 	and.w	r3, r3, #31
 8003762:	693a      	ldr	r2, [r7, #16]
 8003764:	fa22 f303 	lsr.w	r3, r2, r3
 8003768:	4a0a      	ldr	r2, [pc, #40]	; (8003794 <HAL_RCC_ClockConfig+0x360>)
 800376a:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 800376c:	4a0a      	ldr	r2, [pc, #40]	; (8003798 <HAL_RCC_ClockConfig+0x364>)
 800376e:	693b      	ldr	r3, [r7, #16]
 8003770:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8003772:	4b0a      	ldr	r3, [pc, #40]	; (800379c <HAL_RCC_ClockConfig+0x368>)
 8003774:	681b      	ldr	r3, [r3, #0]
 8003776:	4618      	mov	r0, r3
 8003778:	f7fd ff06 	bl	8001588 <HAL_InitTick>
 800377c:	4603      	mov	r3, r0
 800377e:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8003780:	7bfb      	ldrb	r3, [r7, #15]
}
 8003782:	4618      	mov	r0, r3
 8003784:	3718      	adds	r7, #24
 8003786:	46bd      	mov	sp, r7
 8003788:	bd80      	pop	{r7, pc}
 800378a:	bf00      	nop
 800378c:	58024400 	.word	0x58024400
 8003790:	08008830 	.word	0x08008830
 8003794:	24000004 	.word	0x24000004
 8003798:	24000000 	.word	0x24000000
 800379c:	24000008 	.word	0x24000008

080037a0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80037a0:	b480      	push	{r7}
 80037a2:	b089      	sub	sp, #36	; 0x24
 80037a4:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 80037a6:	4bb3      	ldr	r3, [pc, #716]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80037a8:	691b      	ldr	r3, [r3, #16]
 80037aa:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80037ae:	2b18      	cmp	r3, #24
 80037b0:	f200 8155 	bhi.w	8003a5e <HAL_RCC_GetSysClockFreq+0x2be>
 80037b4:	a201      	add	r2, pc, #4	; (adr r2, 80037bc <HAL_RCC_GetSysClockFreq+0x1c>)
 80037b6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037ba:	bf00      	nop
 80037bc:	08003821 	.word	0x08003821
 80037c0:	08003a5f 	.word	0x08003a5f
 80037c4:	08003a5f 	.word	0x08003a5f
 80037c8:	08003a5f 	.word	0x08003a5f
 80037cc:	08003a5f 	.word	0x08003a5f
 80037d0:	08003a5f 	.word	0x08003a5f
 80037d4:	08003a5f 	.word	0x08003a5f
 80037d8:	08003a5f 	.word	0x08003a5f
 80037dc:	08003847 	.word	0x08003847
 80037e0:	08003a5f 	.word	0x08003a5f
 80037e4:	08003a5f 	.word	0x08003a5f
 80037e8:	08003a5f 	.word	0x08003a5f
 80037ec:	08003a5f 	.word	0x08003a5f
 80037f0:	08003a5f 	.word	0x08003a5f
 80037f4:	08003a5f 	.word	0x08003a5f
 80037f8:	08003a5f 	.word	0x08003a5f
 80037fc:	0800384d 	.word	0x0800384d
 8003800:	08003a5f 	.word	0x08003a5f
 8003804:	08003a5f 	.word	0x08003a5f
 8003808:	08003a5f 	.word	0x08003a5f
 800380c:	08003a5f 	.word	0x08003a5f
 8003810:	08003a5f 	.word	0x08003a5f
 8003814:	08003a5f 	.word	0x08003a5f
 8003818:	08003a5f 	.word	0x08003a5f
 800381c:	08003853 	.word	0x08003853
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8003820:	4b94      	ldr	r3, [pc, #592]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	f003 0320 	and.w	r3, r3, #32
 8003828:	2b00      	cmp	r3, #0
 800382a:	d009      	beq.n	8003840 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800382c:	4b91      	ldr	r3, [pc, #580]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	08db      	lsrs	r3, r3, #3
 8003832:	f003 0303 	and.w	r3, r3, #3
 8003836:	4a90      	ldr	r2, [pc, #576]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003838:	fa22 f303 	lsr.w	r3, r2, r3
 800383c:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 800383e:	e111      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8003840:	4b8d      	ldr	r3, [pc, #564]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8003842:	61bb      	str	r3, [r7, #24]
      break;
 8003844:	e10e      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8003846:	4b8d      	ldr	r3, [pc, #564]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003848:	61bb      	str	r3, [r7, #24]
      break;
 800384a:	e10b      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 800384c:	4b8c      	ldr	r3, [pc, #560]	; (8003a80 <HAL_RCC_GetSysClockFreq+0x2e0>)
 800384e:	61bb      	str	r3, [r7, #24]
      break;
 8003850:	e108      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8003852:	4b88      	ldr	r3, [pc, #544]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003854:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 800385c:	4b85      	ldr	r3, [pc, #532]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800385e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003860:	091b      	lsrs	r3, r3, #4
 8003862:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003866:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8003868:	4b82      	ldr	r3, [pc, #520]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 800386a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800386c:	f003 0301 	and.w	r3, r3, #1
 8003870:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8003872:	4b80      	ldr	r3, [pc, #512]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003874:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003876:	08db      	lsrs	r3, r3, #3
 8003878:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800387c:	68fa      	ldr	r2, [r7, #12]
 800387e:	fb02 f303 	mul.w	r3, r2, r3
 8003882:	ee07 3a90 	vmov	s15, r3
 8003886:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800388a:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 800388e:	693b      	ldr	r3, [r7, #16]
 8003890:	2b00      	cmp	r3, #0
 8003892:	f000 80e1 	beq.w	8003a58 <HAL_RCC_GetSysClockFreq+0x2b8>
 8003896:	697b      	ldr	r3, [r7, #20]
 8003898:	2b02      	cmp	r3, #2
 800389a:	f000 8083 	beq.w	80039a4 <HAL_RCC_GetSysClockFreq+0x204>
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	2b02      	cmp	r3, #2
 80038a2:	f200 80a1 	bhi.w	80039e8 <HAL_RCC_GetSysClockFreq+0x248>
 80038a6:	697b      	ldr	r3, [r7, #20]
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_RCC_GetSysClockFreq+0x114>
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	2b01      	cmp	r3, #1
 80038b0:	d056      	beq.n	8003960 <HAL_RCC_GetSysClockFreq+0x1c0>
 80038b2:	e099      	b.n	80039e8 <HAL_RCC_GetSysClockFreq+0x248>
      {
        switch (pllsource)
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80038b4:	4b6f      	ldr	r3, [pc, #444]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	f003 0320 	and.w	r3, r3, #32
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d02d      	beq.n	800391c <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80038c0:	4b6c      	ldr	r3, [pc, #432]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	08db      	lsrs	r3, r3, #3
 80038c6:	f003 0303 	and.w	r3, r3, #3
 80038ca:	4a6b      	ldr	r2, [pc, #428]	; (8003a78 <HAL_RCC_GetSysClockFreq+0x2d8>)
 80038cc:	fa22 f303 	lsr.w	r3, r2, r3
 80038d0:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	ee07 3a90 	vmov	s15, r3
 80038d8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038dc:	693b      	ldr	r3, [r7, #16]
 80038de:	ee07 3a90 	vmov	s15, r3
 80038e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ea:	4b62      	ldr	r3, [pc, #392]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80038ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f2:	ee07 3a90 	vmov	s15, r3
 80038f6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038fa:	ed97 6a02 	vldr	s12, [r7, #8]
 80038fe:	eddf 5a61 	vldr	s11, [pc, #388]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003902:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003906:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800390a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800390e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003912:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003916:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 800391a:	e087      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 800391c:	693b      	ldr	r3, [r7, #16]
 800391e:	ee07 3a90 	vmov	s15, r3
 8003922:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003926:	eddf 6a58 	vldr	s13, [pc, #352]	; 8003a88 <HAL_RCC_GetSysClockFreq+0x2e8>
 800392a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800392e:	4b51      	ldr	r3, [pc, #324]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003930:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003932:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003936:	ee07 3a90 	vmov	s15, r3
 800393a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800393e:	ed97 6a02 	vldr	s12, [r7, #8]
 8003942:	eddf 5a50 	vldr	s11, [pc, #320]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003946:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800394a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800394e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003952:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003956:	ee67 7a27 	vmul.f32	s15, s14, s15
 800395a:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 800395e:	e065      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003960:	693b      	ldr	r3, [r7, #16]
 8003962:	ee07 3a90 	vmov	s15, r3
 8003966:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800396a:	eddf 6a48 	vldr	s13, [pc, #288]	; 8003a8c <HAL_RCC_GetSysClockFreq+0x2ec>
 800396e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003972:	4b40      	ldr	r3, [pc, #256]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003974:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003976:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800397a:	ee07 3a90 	vmov	s15, r3
 800397e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003982:	ed97 6a02 	vldr	s12, [r7, #8]
 8003986:	eddf 5a3f 	vldr	s11, [pc, #252]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e4>
 800398a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800398e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003992:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003996:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800399a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800399e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039a2:	e043      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039a4:	693b      	ldr	r3, [r7, #16]
 80039a6:	ee07 3a90 	vmov	s15, r3
 80039aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039ae:	eddf 6a38 	vldr	s13, [pc, #224]	; 8003a90 <HAL_RCC_GetSysClockFreq+0x2f0>
 80039b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039b6:	4b2f      	ldr	r3, [pc, #188]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039be:	ee07 3a90 	vmov	s15, r3
 80039c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80039c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80039ca:	eddf 5a2e 	vldr	s11, [pc, #184]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e4>
 80039ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80039d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80039d6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80039da:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80039de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80039e2:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 80039e6:	e021      	b.n	8003a2c <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 80039e8:	693b      	ldr	r3, [r7, #16]
 80039ea:	ee07 3a90 	vmov	s15, r3
 80039ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80039f2:	eddf 6a26 	vldr	s13, [pc, #152]	; 8003a8c <HAL_RCC_GetSysClockFreq+0x2ec>
 80039f6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80039fa:	4b1e      	ldr	r3, [pc, #120]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 80039fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039fe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a02:	ee07 3a90 	vmov	s15, r3
 8003a06:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003a0a:	ed97 6a02 	vldr	s12, [r7, #8]
 8003a0e:	eddf 5a1d 	vldr	s11, [pc, #116]	; 8003a84 <HAL_RCC_GetSysClockFreq+0x2e4>
 8003a12:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003a16:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003a1a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8003a1e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8003a22:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003a26:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8003a2a:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8003a2c:	4b11      	ldr	r3, [pc, #68]	; (8003a74 <HAL_RCC_GetSysClockFreq+0x2d4>)
 8003a2e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a30:	0a5b      	lsrs	r3, r3, #9
 8003a32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003a36:	3301      	adds	r3, #1
 8003a38:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8003a3a:	683b      	ldr	r3, [r7, #0]
 8003a3c:	ee07 3a90 	vmov	s15, r3
 8003a40:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003a44:	edd7 6a07 	vldr	s13, [r7, #28]
 8003a48:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003a4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003a50:	ee17 3a90 	vmov	r3, s15
 8003a54:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8003a56:	e005      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8003a58:	2300      	movs	r3, #0
 8003a5a:	61bb      	str	r3, [r7, #24]
      break;
 8003a5c:	e002      	b.n	8003a64 <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8003a5e:	4b07      	ldr	r3, [pc, #28]	; (8003a7c <HAL_RCC_GetSysClockFreq+0x2dc>)
 8003a60:	61bb      	str	r3, [r7, #24]
      break;
 8003a62:	bf00      	nop
  }

  return sysclockfreq;
 8003a64:	69bb      	ldr	r3, [r7, #24]
}
 8003a66:	4618      	mov	r0, r3
 8003a68:	3724      	adds	r7, #36	; 0x24
 8003a6a:	46bd      	mov	sp, r7
 8003a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a70:	4770      	bx	lr
 8003a72:	bf00      	nop
 8003a74:	58024400 	.word	0x58024400
 8003a78:	03d09000 	.word	0x03d09000
 8003a7c:	003d0900 	.word	0x003d0900
 8003a80:	007a1200 	.word	0x007a1200
 8003a84:	46000000 	.word	0x46000000
 8003a88:	4c742400 	.word	0x4c742400
 8003a8c:	4a742400 	.word	0x4a742400
 8003a90:	4af42400 	.word	0x4af42400

08003a94 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003a94:	b580      	push	{r7, lr}
 8003a96:	b082      	sub	sp, #8
 8003a98:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8003a9a:	f7ff fe81 	bl	80037a0 <HAL_RCC_GetSysClockFreq>
 8003a9e:	4602      	mov	r2, r0
 8003aa0:	4b10      	ldr	r3, [pc, #64]	; (8003ae4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003aa2:	699b      	ldr	r3, [r3, #24]
 8003aa4:	0a1b      	lsrs	r3, r3, #8
 8003aa6:	f003 030f 	and.w	r3, r3, #15
 8003aaa:	490f      	ldr	r1, [pc, #60]	; (8003ae8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003aac:	5ccb      	ldrb	r3, [r1, r3]
 8003aae:	f003 031f 	and.w	r3, r3, #31
 8003ab2:	fa22 f303 	lsr.w	r3, r2, r3
 8003ab6:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8003ab8:	4b0a      	ldr	r3, [pc, #40]	; (8003ae4 <HAL_RCC_GetHCLKFreq+0x50>)
 8003aba:	699b      	ldr	r3, [r3, #24]
 8003abc:	f003 030f 	and.w	r3, r3, #15
 8003ac0:	4a09      	ldr	r2, [pc, #36]	; (8003ae8 <HAL_RCC_GetHCLKFreq+0x54>)
 8003ac2:	5cd3      	ldrb	r3, [r2, r3]
 8003ac4:	f003 031f 	and.w	r3, r3, #31
 8003ac8:	687a      	ldr	r2, [r7, #4]
 8003aca:	fa22 f303 	lsr.w	r3, r2, r3
 8003ace:	4a07      	ldr	r2, [pc, #28]	; (8003aec <HAL_RCC_GetHCLKFreq+0x58>)
 8003ad0:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8003ad2:	4a07      	ldr	r2, [pc, #28]	; (8003af0 <HAL_RCC_GetHCLKFreq+0x5c>)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8003ad8:	4b04      	ldr	r3, [pc, #16]	; (8003aec <HAL_RCC_GetHCLKFreq+0x58>)
 8003ada:	681b      	ldr	r3, [r3, #0]
}
 8003adc:	4618      	mov	r0, r3
 8003ade:	3708      	adds	r7, #8
 8003ae0:	46bd      	mov	sp, r7
 8003ae2:	bd80      	pop	{r7, pc}
 8003ae4:	58024400 	.word	0x58024400
 8003ae8:	08008830 	.word	0x08008830
 8003aec:	24000004 	.word	0x24000004
 8003af0:	24000000 	.word	0x24000000

08003af4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8003af8:	f7ff ffcc 	bl	8003a94 <HAL_RCC_GetHCLKFreq>
 8003afc:	4602      	mov	r2, r0
 8003afe:	4b06      	ldr	r3, [pc, #24]	; (8003b18 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003b00:	69db      	ldr	r3, [r3, #28]
 8003b02:	091b      	lsrs	r3, r3, #4
 8003b04:	f003 0307 	and.w	r3, r3, #7
 8003b08:	4904      	ldr	r1, [pc, #16]	; (8003b1c <HAL_RCC_GetPCLK1Freq+0x28>)
 8003b0a:	5ccb      	ldrb	r3, [r1, r3]
 8003b0c:	f003 031f 	and.w	r3, r3, #31
 8003b10:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	bd80      	pop	{r7, pc}
 8003b18:	58024400 	.word	0x58024400
 8003b1c:	08008830 	.word	0x08008830

08003b20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b20:	b580      	push	{r7, lr}
 8003b22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 8003b24:	f7ff ffb6 	bl	8003a94 <HAL_RCC_GetHCLKFreq>
 8003b28:	4602      	mov	r2, r0
 8003b2a:	4b06      	ldr	r3, [pc, #24]	; (8003b44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b2c:	69db      	ldr	r3, [r3, #28]
 8003b2e:	0a1b      	lsrs	r3, r3, #8
 8003b30:	f003 0307 	and.w	r3, r3, #7
 8003b34:	4904      	ldr	r1, [pc, #16]	; (8003b48 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003b36:	5ccb      	ldrb	r3, [r1, r3]
 8003b38:	f003 031f 	and.w	r3, r3, #31
 8003b3c:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	bd80      	pop	{r7, pc}
 8003b44:	58024400 	.word	0x58024400
 8003b48:	08008830 	.word	0x08008830

08003b4c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency: Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8003b4c:	b480      	push	{r7}
 8003b4e:	b083      	sub	sp, #12
 8003b50:	af00      	add	r7, sp, #0
 8003b52:	6078      	str	r0, [r7, #4]
 8003b54:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_D1PCLK1 | RCC_CLOCKTYPE_PCLK1 |
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	223f      	movs	r2, #63	; 0x3f
 8003b5a:	601a      	str	r2, [r3, #0]
                                 RCC_CLOCKTYPE_PCLK2 |  RCC_CLOCKTYPE_D3PCLK1  ;

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8003b5c:	4b1a      	ldr	r3, [pc, #104]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b5e:	691b      	ldr	r3, [r3, #16]
 8003b60:	f003 0207 	and.w	r2, r3, #7
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	605a      	str	r2, [r3, #4]

#if defined(RCC_D1CFGR_D1CPRE)
  /* Get the SYSCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1CPRE);
 8003b68:	4b17      	ldr	r3, [pc, #92]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b6a:	699b      	ldr	r3, [r3, #24]
 8003b6c:	f403 6270 	and.w	r2, r3, #3840	; 0xf00
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	609a      	str	r2, [r3, #8]

  /* Get the D1HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_HPRE);
 8003b74:	4b14      	ldr	r3, [pc, #80]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b76:	699b      	ldr	r3, [r3, #24]
 8003b78:	f003 020f 	and.w	r2, r3, #15
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	60da      	str	r2, [r3, #12]

  /* Get the APB3 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB3CLKDivider = (uint32_t)(RCC->D1CFGR & RCC_D1CFGR_D1PPRE);
 8003b80:	4b11      	ldr	r3, [pc, #68]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b82:	699b      	ldr	r3, [r3, #24]
 8003b84:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	611a      	str	r2, [r3, #16]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1);
 8003b8c:	4b0e      	ldr	r3, [pc, #56]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b8e:	69db      	ldr	r3, [r3, #28]
 8003b90:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	615a      	str	r2, [r3, #20]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2);
 8003b98:	4b0b      	ldr	r3, [pc, #44]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003b9a:	69db      	ldr	r3, [r3, #28]
 8003b9c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	619a      	str	r2, [r3, #24]

  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->D3CFGR & RCC_D3CFGR_D3PPRE);
 8003ba4:	4b08      	ldr	r3, [pc, #32]	; (8003bc8 <HAL_RCC_GetClockConfig+0x7c>)
 8003ba6:	6a1b      	ldr	r3, [r3, #32]
 8003ba8:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	61da      	str	r2, [r3, #28]
  /* Get the APB4 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB4CLKDivider = (uint32_t)(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE);
#endif

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003bb0:	4b06      	ldr	r3, [pc, #24]	; (8003bcc <HAL_RCC_GetClockConfig+0x80>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	f003 020f 	and.w	r2, r3, #15
 8003bb8:	683b      	ldr	r3, [r7, #0]
 8003bba:	601a      	str	r2, [r3, #0]
}
 8003bbc:	bf00      	nop
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr
 8003bc8:	58024400 	.word	0x58024400
 8003bcc:	52002000 	.word	0x52002000

08003bd0 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003bd0:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003bd4:	b0ca      	sub	sp, #296	; 0x128
 8003bd6:	af00      	add	r7, sp, #0
 8003bd8:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003bdc:	2300      	movs	r3, #0
 8003bde:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003be2:	2300      	movs	r3, #0
 8003be4:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8003be8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003bec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003bf0:	f002 6400 	and.w	r4, r2, #134217728	; 0x8000000
 8003bf4:	2500      	movs	r5, #0
 8003bf6:	ea54 0305 	orrs.w	r3, r4, r5
 8003bfa:	d049      	beq.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8003bfc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c00:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c02:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c06:	d02f      	beq.n	8003c68 <HAL_RCCEx_PeriphCLKConfig+0x98>
 8003c08:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8003c0c:	d828      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c0e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c12:	d01a      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8003c14:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003c18:	d822      	bhi.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d003      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x56>
 8003c1e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003c22:	d007      	beq.n	8003c34 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8003c24:	e01c      	b.n	8003c60 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003c26:	4bb8      	ldr	r3, [pc, #736]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c28:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c2a:	4ab7      	ldr	r2, [pc, #732]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003c30:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c32:	e01a      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003c34:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c38:	3308      	adds	r3, #8
 8003c3a:	2102      	movs	r1, #2
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	f001 fc8f 	bl	8005560 <RCCEx_PLL2_Config>
 8003c42:	4603      	mov	r3, r0
 8003c44:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c48:	e00f      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8003c4a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c4e:	3328      	adds	r3, #40	; 0x28
 8003c50:	2102      	movs	r1, #2
 8003c52:	4618      	mov	r0, r3
 8003c54:	f001 fd36 	bl	80056c4 <RCCEx_PLL3_Config>
 8003c58:	4603      	mov	r3, r0
 8003c5a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 8003c5e:	e004      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003c60:	2301      	movs	r3, #1
 8003c62:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003c66:	e000      	b.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 8003c68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003c6a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d10a      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 8003c72:	4ba5      	ldr	r3, [pc, #660]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c74:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003c76:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8003c7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c7e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003c80:	4aa1      	ldr	r2, [pc, #644]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003c82:	430b      	orrs	r3, r1
 8003c84:	6513      	str	r3, [r2, #80]	; 0x50
 8003c86:	e003      	b.n	8003c90 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003c88:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003c8c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c90:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003c98:	f402 7880 	and.w	r8, r2, #256	; 0x100
 8003c9c:	f04f 0900 	mov.w	r9, #0
 8003ca0:	ea58 0309 	orrs.w	r3, r8, r9
 8003ca4:	d047      	beq.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 8003ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003caa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003cac:	2b04      	cmp	r3, #4
 8003cae:	d82a      	bhi.n	8003d06 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8003cb0:	a201      	add	r2, pc, #4	; (adr r2, 8003cb8 <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8003cb2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003cb6:	bf00      	nop
 8003cb8:	08003ccd 	.word	0x08003ccd
 8003cbc:	08003cdb 	.word	0x08003cdb
 8003cc0:	08003cf1 	.word	0x08003cf1
 8003cc4:	08003d0f 	.word	0x08003d0f
 8003cc8:	08003d0f 	.word	0x08003d0f
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003ccc:	4b8e      	ldr	r3, [pc, #568]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003cd0:	4a8d      	ldr	r2, [pc, #564]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003cd2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003cd6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cd8:	e01a      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003cda:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cde:	3308      	adds	r3, #8
 8003ce0:	2100      	movs	r1, #0
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	f001 fc3c 	bl	8005560 <RCCEx_PLL2_Config>
 8003ce8:	4603      	mov	r3, r0
 8003cea:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003cee:	e00f      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003cf0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003cf4:	3328      	adds	r3, #40	; 0x28
 8003cf6:	2100      	movs	r1, #0
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	f001 fce3 	bl	80056c4 <RCCEx_PLL3_Config>
 8003cfe:	4603      	mov	r3, r0
 8003d00:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003d04:	e004      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003d06:	2301      	movs	r3, #1
 8003d08:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003d0c:	e000      	b.n	8003d10 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8003d0e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003d10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10a      	bne.n	8003d2e <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003d18:	4b7b      	ldr	r3, [pc, #492]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d1a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d1c:	f023 0107 	bic.w	r1, r3, #7
 8003d20:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d26:	4a78      	ldr	r2, [pc, #480]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d28:	430b      	orrs	r3, r1
 8003d2a:	6513      	str	r3, [r2, #80]	; 0x50
 8003d2c:	e003      	b.n	8003d36 <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003d2e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003d32:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 8003d36:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003d3e:	f402 7a00 	and.w	sl, r2, #512	; 0x200
 8003d42:	f04f 0b00 	mov.w	fp, #0
 8003d46:	ea5a 030b 	orrs.w	r3, sl, fp
 8003d4a:	d04c      	beq.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 8003d4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d50:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d52:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d56:	d030      	beq.n	8003dba <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 8003d58:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d5c:	d829      	bhi.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d5e:	2bc0      	cmp	r3, #192	; 0xc0
 8003d60:	d02d      	beq.n	8003dbe <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 8003d62:	2bc0      	cmp	r3, #192	; 0xc0
 8003d64:	d825      	bhi.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d66:	2b80      	cmp	r3, #128	; 0x80
 8003d68:	d018      	beq.n	8003d9c <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 8003d6a:	2b80      	cmp	r3, #128	; 0x80
 8003d6c:	d821      	bhi.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d002      	beq.n	8003d78 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 8003d72:	2b40      	cmp	r3, #64	; 0x40
 8003d74:	d007      	beq.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 8003d76:	e01c      	b.n	8003db2 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003d78:	4b63      	ldr	r3, [pc, #396]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7c:	4a62      	ldr	r2, [pc, #392]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003d7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d84:	e01c      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003d86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003d8a:	3308      	adds	r3, #8
 8003d8c:	2100      	movs	r1, #0
 8003d8e:	4618      	mov	r0, r3
 8003d90:	f001 fbe6 	bl	8005560 <RCCEx_PLL2_Config>
 8003d94:	4603      	mov	r3, r0
 8003d96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003d9a:	e011      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003d9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003da0:	3328      	adds	r3, #40	; 0x28
 8003da2:	2100      	movs	r1, #0
 8003da4:	4618      	mov	r0, r3
 8003da6:	f001 fc8d 	bl	80056c4 <RCCEx_PLL3_Config>
 8003daa:	4603      	mov	r3, r0
 8003dac:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8003db0:	e006      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8003db2:	2301      	movs	r3, #1
 8003db4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003db8:	e002      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003dba:	bf00      	nop
 8003dbc:	e000      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8003dbe:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003dc0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d10a      	bne.n	8003dde <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 8003dc8:	4b4f      	ldr	r3, [pc, #316]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dca:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003dcc:	f423 71e0 	bic.w	r1, r3, #448	; 0x1c0
 8003dd0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dd4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dd6:	4a4c      	ldr	r2, [pc, #304]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003dd8:	430b      	orrs	r3, r1
 8003dda:	6513      	str	r3, [r2, #80]	; 0x50
 8003ddc:	e003      	b.n	8003de6 <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003dde:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003de2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 8003de6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003dea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dee:	f402 6380 	and.w	r3, r2, #1024	; 0x400
 8003df2:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8003df6:	2300      	movs	r3, #0
 8003df8:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003dfc:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	; 0x108
 8003e00:	460b      	mov	r3, r1
 8003e02:	4313      	orrs	r3, r2
 8003e04:	d053      	beq.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 8003e06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e0a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003e0e:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e12:	d035      	beq.n	8003e80 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8003e14:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8003e18:	d82e      	bhi.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e1a:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003e1e:	d031      	beq.n	8003e84 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 8003e20:	f5b3 0fc0 	cmp.w	r3, #6291456	; 0x600000
 8003e24:	d828      	bhi.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e26:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e2a:	d01a      	beq.n	8003e62 <HAL_RCCEx_PeriphCLKConfig+0x292>
 8003e2c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003e30:	d822      	bhi.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d003      	beq.n	8003e3e <HAL_RCCEx_PeriphCLKConfig+0x26e>
 8003e36:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003e3a:	d007      	beq.n	8003e4c <HAL_RCCEx_PeriphCLKConfig+0x27c>
 8003e3c:	e01c      	b.n	8003e78 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003e3e:	4b32      	ldr	r3, [pc, #200]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e42:	4a31      	ldr	r2, [pc, #196]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003e48:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e4a:	e01c      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e50:	3308      	adds	r3, #8
 8003e52:	2100      	movs	r1, #0
 8003e54:	4618      	mov	r0, r3
 8003e56:	f001 fb83 	bl	8005560 <RCCEx_PLL2_Config>
 8003e5a:	4603      	mov	r3, r0
 8003e5c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003e60:	e011      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e66:	3328      	adds	r3, #40	; 0x28
 8003e68:	2100      	movs	r1, #0
 8003e6a:	4618      	mov	r0, r3
 8003e6c:	f001 fc2a 	bl	80056c4 <RCCEx_PLL3_Config>
 8003e70:	4603      	mov	r3, r0
 8003e72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003e76:	e006      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003e7e:	e002      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e80:	bf00      	nop
 8003e82:	e000      	b.n	8003e86 <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8003e84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003e86:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d10b      	bne.n	8003ea6 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8003e8e:	4b1e      	ldr	r3, [pc, #120]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003e90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e92:	f423 0160 	bic.w	r1, r3, #14680064	; 0xe00000
 8003e96:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003e9a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 8003e9e:	4a1a      	ldr	r2, [pc, #104]	; (8003f08 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003ea0:	430b      	orrs	r3, r1
 8003ea2:	6593      	str	r3, [r2, #88]	; 0x58
 8003ea4:	e003      	b.n	8003eae <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003ea6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003eaa:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8003eae:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003eb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003eb6:	f402 6300 	and.w	r3, r2, #2048	; 0x800
 8003eba:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8003ec4:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	; 0x100
 8003ec8:	460b      	mov	r3, r1
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	d056      	beq.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8003ece:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003ed2:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003ed6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003eda:	d038      	beq.n	8003f4e <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8003edc:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ee0:	d831      	bhi.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003ee2:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003ee6:	d034      	beq.n	8003f52 <HAL_RCCEx_PeriphCLKConfig+0x382>
 8003ee8:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003eec:	d82b      	bhi.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003eee:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ef2:	d01d      	beq.n	8003f30 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8003ef4:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ef8:	d825      	bhi.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d006      	beq.n	8003f0c <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8003efe:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003f02:	d00a      	beq.n	8003f1a <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8003f04:	e01f      	b.n	8003f46 <HAL_RCCEx_PeriphCLKConfig+0x376>
 8003f06:	bf00      	nop
 8003f08:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003f0c:	4ba2      	ldr	r3, [pc, #648]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f10:	4aa1      	ldr	r2, [pc, #644]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f12:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003f16:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f18:	e01c      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8003f1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f1e:	3308      	adds	r3, #8
 8003f20:	2100      	movs	r1, #0
 8003f22:	4618      	mov	r0, r3
 8003f24:	f001 fb1c 	bl	8005560 <RCCEx_PLL2_Config>
 8003f28:	4603      	mov	r3, r0
 8003f2a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 8003f2e:	e011      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8003f30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f34:	3328      	adds	r3, #40	; 0x28
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f001 fbc3 	bl	80056c4 <RCCEx_PLL3_Config>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8003f44:	e006      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 8003f46:	2301      	movs	r3, #1
 8003f48:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003f4c:	e002      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f4e:	bf00      	nop
 8003f50:	e000      	b.n	8003f54 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 8003f52:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003f54:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d10b      	bne.n	8003f74 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 8003f5c:	4b8e      	ldr	r3, [pc, #568]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f60:	f023 61e0 	bic.w	r1, r3, #117440512	; 0x7000000
 8003f64:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f68:	f8d3 30ac 	ldr.w	r3, [r3, #172]	; 0xac
 8003f6c:	4a8a      	ldr	r2, [pc, #552]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003f6e:	430b      	orrs	r3, r1
 8003f70:	6593      	str	r3, [r2, #88]	; 0x58
 8003f72:	e003      	b.n	8003f7c <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003f74:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003f78:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8003f7c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003f80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f84:	f002 7300 	and.w	r3, r2, #33554432	; 0x2000000
 8003f88:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 8003f8c:	2300      	movs	r3, #0
 8003f8e:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8003f92:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	; 0xf8
 8003f96:	460b      	mov	r3, r1
 8003f98:	4313      	orrs	r3, r2
 8003f9a:	d03a      	beq.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8003f9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fa0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003fa2:	2b30      	cmp	r3, #48	; 0x30
 8003fa4:	d01f      	beq.n	8003fe6 <HAL_RCCEx_PeriphCLKConfig+0x416>
 8003fa6:	2b30      	cmp	r3, #48	; 0x30
 8003fa8:	d819      	bhi.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003faa:	2b20      	cmp	r3, #32
 8003fac:	d00c      	beq.n	8003fc8 <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8003fae:	2b20      	cmp	r3, #32
 8003fb0:	d815      	bhi.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d019      	beq.n	8003fea <HAL_RCCEx_PeriphCLKConfig+0x41a>
 8003fb6:	2b10      	cmp	r3, #16
 8003fb8:	d111      	bne.n	8003fde <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8003fba:	4b77      	ldr	r3, [pc, #476]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003fbe:	4a76      	ldr	r2, [pc, #472]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003fc0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003fc4:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003fc6:	e011      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8003fc8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8003fcc:	3308      	adds	r3, #8
 8003fce:	2102      	movs	r1, #2
 8003fd0:	4618      	mov	r0, r3
 8003fd2:	f001 fac5 	bl	8005560 <RCCEx_PLL2_Config>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8003fdc:	e006      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8003fe4:	e002      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fe6:	bf00      	nop
 8003fe8:	e000      	b.n	8003fec <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 8003fea:	bf00      	nop
    }

    if (ret == HAL_OK)
 8003fec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d10a      	bne.n	800400a <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8003ff4:	4b68      	ldr	r3, [pc, #416]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8003ff6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ff8:	f023 0130 	bic.w	r1, r3, #48	; 0x30
 8003ffc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	4a65      	ldr	r2, [pc, #404]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004004:	430b      	orrs	r3, r1
 8004006:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004008:	e003      	b.n	8004012 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800400a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800400e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8004012:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800401a:	f402 5380 	and.w	r3, r2, #4096	; 0x1000
 800401e:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 8004022:	2300      	movs	r3, #0
 8004024:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8004028:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	; 0xf0
 800402c:	460b      	mov	r3, r1
 800402e:	4313      	orrs	r3, r2
 8004030:	d051      	beq.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 8004032:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004036:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004038:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800403c:	d035      	beq.n	80040aa <HAL_RCCEx_PeriphCLKConfig+0x4da>
 800403e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004042:	d82e      	bhi.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004044:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 8004048:	d031      	beq.n	80040ae <HAL_RCCEx_PeriphCLKConfig+0x4de>
 800404a:	f5b3 5f40 	cmp.w	r3, #12288	; 0x3000
 800404e:	d828      	bhi.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 8004050:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004054:	d01a      	beq.n	800408c <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 8004056:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800405a:	d822      	bhi.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 800405c:	2b00      	cmp	r3, #0
 800405e:	d003      	beq.n	8004068 <HAL_RCCEx_PeriphCLKConfig+0x498>
 8004060:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004064:	d007      	beq.n	8004076 <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 8004066:	e01c      	b.n	80040a2 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004068:	4b4b      	ldr	r3, [pc, #300]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800406a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800406c:	4a4a      	ldr	r2, [pc, #296]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800406e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004072:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8004074:	e01c      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004076:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800407a:	3308      	adds	r3, #8
 800407c:	2100      	movs	r1, #0
 800407e:	4618      	mov	r0, r3
 8004080:	f001 fa6e 	bl	8005560 <RCCEx_PLL2_Config>
 8004084:	4603      	mov	r3, r0
 8004086:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800408a:	e011      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 800408c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004090:	3328      	adds	r3, #40	; 0x28
 8004092:	2100      	movs	r1, #0
 8004094:	4618      	mov	r0, r3
 8004096:	f001 fb15 	bl	80056c4 <RCCEx_PLL3_Config>
 800409a:	4603      	mov	r3, r0
 800409c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80040a0:	e006      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80040a2:	2301      	movs	r3, #1
 80040a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80040a8:	e002      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80040aa:	bf00      	nop
 80040ac:	e000      	b.n	80040b0 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 80040ae:	bf00      	nop
    }

    if (ret == HAL_OK)
 80040b0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d10a      	bne.n	80040ce <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 80040b8:	4b37      	ldr	r3, [pc, #220]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040ba:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80040bc:	f423 41e0 	bic.w	r1, r3, #28672	; 0x7000
 80040c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040c6:	4a34      	ldr	r2, [pc, #208]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80040c8:	430b      	orrs	r3, r1
 80040ca:	6513      	str	r3, [r2, #80]	; 0x50
 80040cc:	e003      	b.n	80040d6 <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80040ce:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80040d2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 80040d6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80040de:	f402 5300 	and.w	r3, r2, #8192	; 0x2000
 80040e2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80040e6:	2300      	movs	r3, #0
 80040e8:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80040ec:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	; 0xe8
 80040f0:	460b      	mov	r3, r1
 80040f2:	4313      	orrs	r3, r2
 80040f4:	d056      	beq.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 80040f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80040fa:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80040fc:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004100:	d033      	beq.n	800416a <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8004102:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004106:	d82c      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004108:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800410c:	d02f      	beq.n	800416e <HAL_RCCEx_PeriphCLKConfig+0x59e>
 800410e:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004112:	d826      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004114:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 8004118:	d02b      	beq.n	8004172 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800411a:	f5b3 3f40 	cmp.w	r3, #196608	; 0x30000
 800411e:	d820      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8004120:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004124:	d012      	beq.n	800414c <HAL_RCCEx_PeriphCLKConfig+0x57c>
 8004126:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800412a:	d81a      	bhi.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800412c:	2b00      	cmp	r3, #0
 800412e:	d022      	beq.n	8004176 <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 8004130:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004134:	d115      	bne.n	8004162 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004136:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800413a:	3308      	adds	r3, #8
 800413c:	2101      	movs	r1, #1
 800413e:	4618      	mov	r0, r3
 8004140:	f001 fa0e 	bl	8005560 <RCCEx_PLL2_Config>
 8004144:	4603      	mov	r3, r0
 8004146:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 800414a:	e015      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800414c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004150:	3328      	adds	r3, #40	; 0x28
 8004152:	2101      	movs	r1, #1
 8004154:	4618      	mov	r0, r3
 8004156:	f001 fab5 	bl	80056c4 <RCCEx_PLL3_Config>
 800415a:	4603      	mov	r3, r0
 800415c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 8004160:	e00a      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004162:	2301      	movs	r3, #1
 8004164:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004168:	e006      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800416a:	bf00      	nop
 800416c:	e004      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 800416e:	bf00      	nop
 8004170:	e002      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004172:	bf00      	nop
 8004174:	e000      	b.n	8004178 <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 8004176:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004178:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800417c:	2b00      	cmp	r3, #0
 800417e:	d10d      	bne.n	800419c <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8004180:	4b05      	ldr	r3, [pc, #20]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004182:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004184:	f423 21e0 	bic.w	r1, r3, #458752	; 0x70000
 8004188:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800418c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800418e:	4a02      	ldr	r2, [pc, #8]	; (8004198 <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8004190:	430b      	orrs	r3, r1
 8004192:	6513      	str	r3, [r2, #80]	; 0x50
 8004194:	e006      	b.n	80041a4 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 8004196:	bf00      	nop
 8004198:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800419c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80041a0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 80041a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80041ac:	f402 4380 	and.w	r3, r2, #16384	; 0x4000
 80041b0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80041b4:	2300      	movs	r3, #0
 80041b6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80041ba:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	; 0xe0
 80041be:	460b      	mov	r3, r1
 80041c0:	4313      	orrs	r3, r2
 80041c2:	d055      	beq.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 80041c4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80041c8:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 80041cc:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041d0:	d033      	beq.n	800423a <HAL_RCCEx_PeriphCLKConfig+0x66a>
 80041d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80041d6:	d82c      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041d8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041dc:	d02f      	beq.n	800423e <HAL_RCCEx_PeriphCLKConfig+0x66e>
 80041de:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80041e2:	d826      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041e4:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80041e8:	d02b      	beq.n	8004242 <HAL_RCCEx_PeriphCLKConfig+0x672>
 80041ea:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80041ee:	d820      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041f0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041f4:	d012      	beq.n	800421c <HAL_RCCEx_PeriphCLKConfig+0x64c>
 80041f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80041fa:	d81a      	bhi.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x662>
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d022      	beq.n	8004246 <HAL_RCCEx_PeriphCLKConfig+0x676>
 8004200:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8004204:	d115      	bne.n	8004232 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004206:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800420a:	3308      	adds	r3, #8
 800420c:	2101      	movs	r1, #1
 800420e:	4618      	mov	r0, r3
 8004210:	f001 f9a6 	bl	8005560 <RCCEx_PLL2_Config>
 8004214:	4603      	mov	r3, r0
 8004216:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800421a:	e015      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800421c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004220:	3328      	adds	r3, #40	; 0x28
 8004222:	2101      	movs	r1, #1
 8004224:	4618      	mov	r0, r3
 8004226:	f001 fa4d 	bl	80056c4 <RCCEx_PLL3_Config>
 800422a:	4603      	mov	r3, r0
 800422c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 8004230:	e00a      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 8004232:	2301      	movs	r3, #1
 8004234:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004238:	e006      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800423a:	bf00      	nop
 800423c:	e004      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 800423e:	bf00      	nop
 8004240:	e002      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004242:	bf00      	nop
 8004244:	e000      	b.n	8004248 <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 8004246:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004248:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800424c:	2b00      	cmp	r3, #0
 800424e:	d10b      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 8004250:	4ba3      	ldr	r3, [pc, #652]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004254:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 8004258:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800425c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 8004260:	4a9f      	ldr	r2, [pc, #636]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004262:	430b      	orrs	r3, r1
 8004264:	6593      	str	r3, [r2, #88]	; 0x58
 8004266:	e003      	b.n	8004270 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004268:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800426c:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8004270:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004274:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004278:	f402 4300 	and.w	r3, r2, #32768	; 0x8000
 800427c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004280:	2300      	movs	r3, #0
 8004282:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8004286:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 800428a:	460b      	mov	r3, r1
 800428c:	4313      	orrs	r3, r2
 800428e:	d037      	beq.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8004290:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004294:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004296:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800429a:	d00e      	beq.n	80042ba <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 800429c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80042a0:	d816      	bhi.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d018      	beq.n	80042d8 <HAL_RCCEx_PeriphCLKConfig+0x708>
 80042a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80042aa:	d111      	bne.n	80042d0 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80042ac:	4b8c      	ldr	r3, [pc, #560]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80042b0:	4a8b      	ldr	r2, [pc, #556]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042b2:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80042b6:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042b8:	e00f      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80042ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042be:	3308      	adds	r3, #8
 80042c0:	2101      	movs	r1, #1
 80042c2:	4618      	mov	r0, r3
 80042c4:	f001 f94c 	bl	8005560 <RCCEx_PLL2_Config>
 80042c8:	4603      	mov	r3, r0
 80042ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 80042ce:	e004      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80042d0:	2301      	movs	r3, #1
 80042d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80042d6:	e000      	b.n	80042da <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 80042d8:	bf00      	nop
    }

    if (ret == HAL_OK)
 80042da:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d10a      	bne.n	80042f8 <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80042e2:	4b7f      	ldr	r3, [pc, #508]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042e4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80042e6:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 80042ea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80042ee:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80042f0:	4a7b      	ldr	r2, [pc, #492]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80042f2:	430b      	orrs	r3, r1
 80042f4:	6513      	str	r3, [r2, #80]	; 0x50
 80042f6:	e003      	b.n	8004300 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042f8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80042fc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8004300:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004304:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004308:	f002 7380 	and.w	r3, r2, #16777216	; 0x1000000
 800430c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004310:	2300      	movs	r3, #0
 8004312:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8004316:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	; 0xd0
 800431a:	460b      	mov	r3, r1
 800431c:	4313      	orrs	r3, r2
 800431e:	d039      	beq.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 8004320:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004324:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004326:	2b03      	cmp	r3, #3
 8004328:	d81c      	bhi.n	8004364 <HAL_RCCEx_PeriphCLKConfig+0x794>
 800432a:	a201      	add	r2, pc, #4	; (adr r2, 8004330 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 800432c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004330:	0800436d 	.word	0x0800436d
 8004334:	08004341 	.word	0x08004341
 8004338:	0800434f 	.word	0x0800434f
 800433c:	0800436d 	.word	0x0800436d
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004340:	4b67      	ldr	r3, [pc, #412]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004342:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004344:	4a66      	ldr	r2, [pc, #408]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004346:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800434a:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 800434c:	e00f      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800434e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004352:	3308      	adds	r3, #8
 8004354:	2102      	movs	r1, #2
 8004356:	4618      	mov	r0, r3
 8004358:	f001 f902 	bl	8005560 <RCCEx_PLL2_Config>
 800435c:	4603      	mov	r3, r0
 800435e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 8004362:	e004      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8004364:	2301      	movs	r3, #1
 8004366:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800436a:	e000      	b.n	800436e <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 800436c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800436e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004372:	2b00      	cmp	r3, #0
 8004374:	d10a      	bne.n	800438c <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 8004376:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004378:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800437a:	f023 0103 	bic.w	r1, r3, #3
 800437e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004382:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004384:	4a56      	ldr	r2, [pc, #344]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004386:	430b      	orrs	r3, r1
 8004388:	64d3      	str	r3, [r2, #76]	; 0x4c
 800438a:	e003      	b.n	8004394 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800438c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004390:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004394:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800439c:	f402 0380 	and.w	r3, r2, #4194304	; 0x400000
 80043a0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80043a4:	2300      	movs	r3, #0
 80043a6:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80043aa:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 80043ae:	460b      	mov	r3, r1
 80043b0:	4313      	orrs	r3, r2
 80043b2:	f000 809f 	beq.w	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80043b6:	4b4b      	ldr	r3, [pc, #300]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	4a4a      	ldr	r2, [pc, #296]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043bc:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80043c0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80043c2:	f7fd fa99 	bl	80018f8 <HAL_GetTick>
 80043c6:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043ca:	e00b      	b.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043cc:	f7fd fa94 	bl	80018f8 <HAL_GetTick>
 80043d0:	4602      	mov	r2, r0
 80043d2:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 80043d6:	1ad3      	subs	r3, r2, r3
 80043d8:	2b64      	cmp	r3, #100	; 0x64
 80043da:	d903      	bls.n	80043e4 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 80043dc:	2303      	movs	r3, #3
 80043de:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80043e2:	e005      	b.n	80043f0 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80043e4:	4b3f      	ldr	r3, [pc, #252]	; (80044e4 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d0ed      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 80043f0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d179      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 80043f8:	4b39      	ldr	r3, [pc, #228]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80043fa:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 80043fc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004400:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004404:	4053      	eors	r3, r2
 8004406:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800440a:	2b00      	cmp	r3, #0
 800440c:	d015      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800440e:	4b34      	ldr	r3, [pc, #208]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004410:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004416:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800441a:	4b31      	ldr	r3, [pc, #196]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800441c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800441e:	4a30      	ldr	r2, [pc, #192]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004420:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004424:	6713      	str	r3, [r2, #112]	; 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004426:	4b2e      	ldr	r3, [pc, #184]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004428:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800442a:	4a2d      	ldr	r2, [pc, #180]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800442c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004430:	6713      	str	r3, [r2, #112]	; 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 8004432:	4a2b      	ldr	r2, [pc, #172]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004434:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
 8004438:	6713      	str	r3, [r2, #112]	; 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 800443a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800443e:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 8004442:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004446:	d118      	bne.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004448:	f7fd fa56 	bl	80018f8 <HAL_GetTick>
 800444c:	f8c7 0120 	str.w	r0, [r7, #288]	; 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8004450:	e00d      	b.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004452:	f7fd fa51 	bl	80018f8 <HAL_GetTick>
 8004456:	4602      	mov	r2, r0
 8004458:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 800445c:	1ad2      	subs	r2, r2, r3
 800445e:	f241 3388 	movw	r3, #5000	; 0x1388
 8004462:	429a      	cmp	r2, r3
 8004464:	d903      	bls.n	800446e <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 8004466:	2303      	movs	r3, #3
 8004468:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
            break;
 800446c:	e005      	b.n	800447a <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800446e:	4b1c      	ldr	r3, [pc, #112]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004470:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004472:	f003 0302 	and.w	r3, r3, #2
 8004476:	2b00      	cmp	r3, #0
 8004478:	d0eb      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 800447a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800447e:	2b00      	cmp	r3, #0
 8004480:	d129      	bne.n	80044d6 <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004482:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004486:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 800448a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800448e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004492:	d10e      	bne.n	80044b2 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8004494:	4b12      	ldr	r3, [pc, #72]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8004496:	691b      	ldr	r3, [r3, #16]
 8004498:	f423 517c 	bic.w	r1, r3, #16128	; 0x3f00
 800449c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044a0:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80044a4:	091a      	lsrs	r2, r3, #4
 80044a6:	4b10      	ldr	r3, [pc, #64]	; (80044e8 <HAL_RCCEx_PeriphCLKConfig+0x918>)
 80044a8:	4013      	ands	r3, r2
 80044aa:	4a0d      	ldr	r2, [pc, #52]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044ac:	430b      	orrs	r3, r1
 80044ae:	6113      	str	r3, [r2, #16]
 80044b0:	e005      	b.n	80044be <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 80044b2:	4b0b      	ldr	r3, [pc, #44]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044b4:	691b      	ldr	r3, [r3, #16]
 80044b6:	4a0a      	ldr	r2, [pc, #40]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044b8:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 80044bc:	6113      	str	r3, [r2, #16]
 80044be:	4b08      	ldr	r3, [pc, #32]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044c0:	6f19      	ldr	r1, [r3, #112]	; 0x70
 80044c2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044c6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	; 0xb4
 80044ca:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80044ce:	4a04      	ldr	r2, [pc, #16]	; (80044e0 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80044d0:	430b      	orrs	r3, r1
 80044d2:	6713      	str	r3, [r2, #112]	; 0x70
 80044d4:	e00e      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80044d6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044da:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
 80044de:	e009      	b.n	80044f4 <HAL_RCCEx_PeriphCLKConfig+0x924>
 80044e0:	58024400 	.word	0x58024400
 80044e4:	58024800 	.word	0x58024800
 80044e8:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80044ec:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80044f0:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 80044f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80044f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044fc:	f002 0301 	and.w	r3, r2, #1
 8004500:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004504:	2300      	movs	r3, #0
 8004506:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 800450a:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 800450e:	460b      	mov	r3, r1
 8004510:	4313      	orrs	r3, r2
 8004512:	f000 8089 	beq.w	8004628 <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 8004516:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800451a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800451c:	2b28      	cmp	r3, #40	; 0x28
 800451e:	d86b      	bhi.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0xa28>
 8004520:	a201      	add	r2, pc, #4	; (adr r2, 8004528 <HAL_RCCEx_PeriphCLKConfig+0x958>)
 8004522:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004526:	bf00      	nop
 8004528:	08004601 	.word	0x08004601
 800452c:	080045f9 	.word	0x080045f9
 8004530:	080045f9 	.word	0x080045f9
 8004534:	080045f9 	.word	0x080045f9
 8004538:	080045f9 	.word	0x080045f9
 800453c:	080045f9 	.word	0x080045f9
 8004540:	080045f9 	.word	0x080045f9
 8004544:	080045f9 	.word	0x080045f9
 8004548:	080045cd 	.word	0x080045cd
 800454c:	080045f9 	.word	0x080045f9
 8004550:	080045f9 	.word	0x080045f9
 8004554:	080045f9 	.word	0x080045f9
 8004558:	080045f9 	.word	0x080045f9
 800455c:	080045f9 	.word	0x080045f9
 8004560:	080045f9 	.word	0x080045f9
 8004564:	080045f9 	.word	0x080045f9
 8004568:	080045e3 	.word	0x080045e3
 800456c:	080045f9 	.word	0x080045f9
 8004570:	080045f9 	.word	0x080045f9
 8004574:	080045f9 	.word	0x080045f9
 8004578:	080045f9 	.word	0x080045f9
 800457c:	080045f9 	.word	0x080045f9
 8004580:	080045f9 	.word	0x080045f9
 8004584:	080045f9 	.word	0x080045f9
 8004588:	08004601 	.word	0x08004601
 800458c:	080045f9 	.word	0x080045f9
 8004590:	080045f9 	.word	0x080045f9
 8004594:	080045f9 	.word	0x080045f9
 8004598:	080045f9 	.word	0x080045f9
 800459c:	080045f9 	.word	0x080045f9
 80045a0:	080045f9 	.word	0x080045f9
 80045a4:	080045f9 	.word	0x080045f9
 80045a8:	08004601 	.word	0x08004601
 80045ac:	080045f9 	.word	0x080045f9
 80045b0:	080045f9 	.word	0x080045f9
 80045b4:	080045f9 	.word	0x080045f9
 80045b8:	080045f9 	.word	0x080045f9
 80045bc:	080045f9 	.word	0x080045f9
 80045c0:	080045f9 	.word	0x080045f9
 80045c4:	080045f9 	.word	0x080045f9
 80045c8:	08004601 	.word	0x08004601
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80045cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045d0:	3308      	adds	r3, #8
 80045d2:	2101      	movs	r1, #1
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 ffc3 	bl	8005560 <RCCEx_PLL2_Config>
 80045da:	4603      	mov	r3, r0
 80045dc:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045e0:	e00f      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80045e2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80045e6:	3328      	adds	r3, #40	; 0x28
 80045e8:	2101      	movs	r1, #1
 80045ea:	4618      	mov	r0, r3
 80045ec:	f001 f86a 	bl	80056c4 <RCCEx_PLL3_Config>
 80045f0:	4603      	mov	r3, r0
 80045f2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 80045f6:	e004      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80045fe:	e000      	b.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8004600:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004602:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004606:	2b00      	cmp	r3, #0
 8004608:	d10a      	bne.n	8004620 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 800460a:	4bbf      	ldr	r3, [pc, #764]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800460c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800460e:	f023 0138 	bic.w	r1, r3, #56	; 0x38
 8004612:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004616:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8004618:	4abb      	ldr	r2, [pc, #748]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 800461a:	430b      	orrs	r3, r1
 800461c:	6553      	str	r3, [r2, #84]	; 0x54
 800461e:	e003      	b.n	8004628 <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004620:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004624:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8004628:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800462c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004630:	f002 0302 	and.w	r3, r2, #2
 8004634:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004638:	2300      	movs	r3, #0
 800463a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800463e:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	; 0xb8
 8004642:	460b      	mov	r3, r1
 8004644:	4313      	orrs	r3, r2
 8004646:	d041      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8004648:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800464c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800464e:	2b05      	cmp	r3, #5
 8004650:	d824      	bhi.n	800469c <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8004652:	a201      	add	r2, pc, #4	; (adr r2, 8004658 <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8004654:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004658:	080046a5 	.word	0x080046a5
 800465c:	08004671 	.word	0x08004671
 8004660:	08004687 	.word	0x08004687
 8004664:	080046a5 	.word	0x080046a5
 8004668:	080046a5 	.word	0x080046a5
 800466c:	080046a5 	.word	0x080046a5
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004670:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004674:	3308      	adds	r3, #8
 8004676:	2101      	movs	r1, #1
 8004678:	4618      	mov	r0, r3
 800467a:	f000 ff71 	bl	8005560 <RCCEx_PLL2_Config>
 800467e:	4603      	mov	r3, r0
 8004680:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8004684:	e00f      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004686:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800468a:	3328      	adds	r3, #40	; 0x28
 800468c:	2101      	movs	r1, #1
 800468e:	4618      	mov	r0, r3
 8004690:	f001 f818 	bl	80056c4 <RCCEx_PLL3_Config>
 8004694:	4603      	mov	r3, r0
 8004696:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 800469a:	e004      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800469c:	2301      	movs	r3, #1
 800469e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80046a2:	e000      	b.n	80046a6 <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 80046a4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80046a6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046aa:	2b00      	cmp	r3, #0
 80046ac:	d10a      	bne.n	80046c4 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 80046ae:	4b96      	ldr	r3, [pc, #600]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046b2:	f023 0107 	bic.w	r1, r3, #7
 80046b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046ba:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80046bc:	4a92      	ldr	r2, [pc, #584]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80046be:	430b      	orrs	r3, r1
 80046c0:	6553      	str	r3, [r2, #84]	; 0x54
 80046c2:	e003      	b.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046c4:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80046c8:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80046cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046d4:	f002 0304 	and.w	r3, r2, #4
 80046d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80046dc:	2300      	movs	r3, #0
 80046de:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80046e2:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 80046e6:	460b      	mov	r3, r1
 80046e8:	4313      	orrs	r3, r2
 80046ea:	d044      	beq.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 80046ec:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80046f0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80046f4:	2b05      	cmp	r3, #5
 80046f6:	d825      	bhi.n	8004744 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 80046f8:	a201      	add	r2, pc, #4	; (adr r2, 8004700 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 80046fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80046fe:	bf00      	nop
 8004700:	0800474d 	.word	0x0800474d
 8004704:	08004719 	.word	0x08004719
 8004708:	0800472f 	.word	0x0800472f
 800470c:	0800474d 	.word	0x0800474d
 8004710:	0800474d 	.word	0x0800474d
 8004714:	0800474d 	.word	0x0800474d
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004718:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800471c:	3308      	adds	r3, #8
 800471e:	2101      	movs	r1, #1
 8004720:	4618      	mov	r0, r3
 8004722:	f000 ff1d 	bl	8005560 <RCCEx_PLL2_Config>
 8004726:	4603      	mov	r3, r0
 8004728:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 800472c:	e00f      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800472e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004732:	3328      	adds	r3, #40	; 0x28
 8004734:	2101      	movs	r1, #1
 8004736:	4618      	mov	r0, r3
 8004738:	f000 ffc4 	bl	80056c4 <RCCEx_PLL3_Config>
 800473c:	4603      	mov	r3, r0
 800473e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8004742:	e004      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004744:	2301      	movs	r3, #1
 8004746:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800474a:	e000      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 800474c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800474e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004752:	2b00      	cmp	r3, #0
 8004754:	d10b      	bne.n	800476e <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004756:	4b6c      	ldr	r3, [pc, #432]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004758:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800475a:	f023 0107 	bic.w	r1, r3, #7
 800475e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004762:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004766:	4a68      	ldr	r2, [pc, #416]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004768:	430b      	orrs	r3, r1
 800476a:	6593      	str	r3, [r2, #88]	; 0x58
 800476c:	e003      	b.n	8004776 <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800476e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004772:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8004776:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800477a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800477e:	f002 0320 	and.w	r3, r2, #32
 8004782:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004786:	2300      	movs	r3, #0
 8004788:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 800478c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004790:	460b      	mov	r3, r1
 8004792:	4313      	orrs	r3, r2
 8004794:	d055      	beq.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8004796:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800479a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800479e:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047a2:	d033      	beq.n	800480c <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 80047a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80047a8:	d82c      	bhi.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047ae:	d02f      	beq.n	8004810 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 80047b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b4:	d826      	bhi.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047b6:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80047ba:	d02b      	beq.n	8004814 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 80047bc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
 80047c0:	d820      	bhi.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047c2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80047c6:	d012      	beq.n	80047ee <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 80047c8:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80047cc:	d81a      	bhi.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d022      	beq.n	8004818 <HAL_RCCEx_PeriphCLKConfig+0xc48>
 80047d2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80047d6:	d115      	bne.n	8004804 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80047d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047dc:	3308      	adds	r3, #8
 80047de:	2100      	movs	r1, #0
 80047e0:	4618      	mov	r0, r3
 80047e2:	f000 febd 	bl	8005560 <RCCEx_PLL2_Config>
 80047e6:	4603      	mov	r3, r0
 80047e8:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 80047ec:	e015      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80047ee:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80047f2:	3328      	adds	r3, #40	; 0x28
 80047f4:	2102      	movs	r1, #2
 80047f6:	4618      	mov	r0, r3
 80047f8:	f000 ff64 	bl	80056c4 <RCCEx_PLL3_Config>
 80047fc:	4603      	mov	r3, r0
 80047fe:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8004802:	e00a      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004804:	2301      	movs	r3, #1
 8004806:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 800480a:	e006      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 800480c:	bf00      	nop
 800480e:	e004      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004810:	bf00      	nop
 8004812:	e002      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004814:	bf00      	nop
 8004816:	e000      	b.n	800481a <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8004818:	bf00      	nop
    }

    if (ret == HAL_OK)
 800481a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800481e:	2b00      	cmp	r3, #0
 8004820:	d10b      	bne.n	800483a <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004822:	4b39      	ldr	r3, [pc, #228]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004826:	f023 41e0 	bic.w	r1, r3, #1879048192	; 0x70000000
 800482a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800482e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004832:	4a35      	ldr	r2, [pc, #212]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004834:	430b      	orrs	r3, r1
 8004836:	6553      	str	r3, [r2, #84]	; 0x54
 8004838:	e003      	b.n	8004842 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800483a:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 800483e:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8004842:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800484a:	f002 0340 	and.w	r3, r2, #64	; 0x40
 800484e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004852:	2300      	movs	r3, #0
 8004854:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8004858:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	; 0xa0
 800485c:	460b      	mov	r3, r1
 800485e:	4313      	orrs	r3, r2
 8004860:	d058      	beq.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8004862:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004866:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800486a:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 800486e:	d033      	beq.n	80048d8 <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8004870:	f5b3 5fa0 	cmp.w	r3, #5120	; 0x1400
 8004874:	d82c      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004876:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800487a:	d02f      	beq.n	80048dc <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 800487c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004880:	d826      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8004882:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8004886:	d02b      	beq.n	80048e0 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8004888:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800488c:	d820      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800488e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004892:	d012      	beq.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8004894:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004898:	d81a      	bhi.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 800489a:	2b00      	cmp	r3, #0
 800489c:	d022      	beq.n	80048e4 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 800489e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80048a2:	d115      	bne.n	80048d0 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80048a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048a8:	3308      	adds	r3, #8
 80048aa:	2100      	movs	r1, #0
 80048ac:	4618      	mov	r0, r3
 80048ae:	f000 fe57 	bl	8005560 <RCCEx_PLL2_Config>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048b8:	e015      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80048ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048be:	3328      	adds	r3, #40	; 0x28
 80048c0:	2102      	movs	r1, #2
 80048c2:	4618      	mov	r0, r3
 80048c4:	f000 fefe 	bl	80056c4 <RCCEx_PLL3_Config>
 80048c8:	4603      	mov	r3, r0
 80048ca:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 80048ce:	e00a      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80048d0:	2301      	movs	r3, #1
 80048d2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80048d6:	e006      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048d8:	bf00      	nop
 80048da:	e004      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048dc:	bf00      	nop
 80048de:	e002      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048e0:	bf00      	nop
 80048e2:	e000      	b.n	80048e6 <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 80048e4:	bf00      	nop
    }

    if (ret == HAL_OK)
 80048e6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d10e      	bne.n	800490c <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80048ee:	4b06      	ldr	r3, [pc, #24]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 80048f0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80048f2:	f423 51e0 	bic.w	r1, r3, #7168	; 0x1c00
 80048f6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80048fa:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80048fe:	4a02      	ldr	r2, [pc, #8]	; (8004908 <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8004900:	430b      	orrs	r3, r1
 8004902:	6593      	str	r3, [r2, #88]	; 0x58
 8004904:	e006      	b.n	8004914 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8004906:	bf00      	nop
 8004908:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 800490c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004910:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8004914:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800491c:	f002 0380 	and.w	r3, r2, #128	; 0x80
 8004920:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004924:	2300      	movs	r3, #0
 8004926:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800492a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	; 0x98
 800492e:	460b      	mov	r3, r1
 8004930:	4313      	orrs	r3, r2
 8004932:	d055      	beq.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8004934:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004938:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800493c:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004940:	d033      	beq.n	80049aa <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8004942:	f5b3 4f20 	cmp.w	r3, #40960	; 0xa000
 8004946:	d82c      	bhi.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004948:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800494c:	d02f      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0xdde>
 800494e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004952:	d826      	bhi.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004954:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 8004958:	d02b      	beq.n	80049b2 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 800495a:	f5b3 4fc0 	cmp.w	r3, #24576	; 0x6000
 800495e:	d820      	bhi.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8004960:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004964:	d012      	beq.n	800498c <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8004966:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800496a:	d81a      	bhi.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 800496c:	2b00      	cmp	r3, #0
 800496e:	d022      	beq.n	80049b6 <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8004970:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004974:	d115      	bne.n	80049a2 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004976:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 800497a:	3308      	adds	r3, #8
 800497c:	2100      	movs	r1, #0
 800497e:	4618      	mov	r0, r3
 8004980:	f000 fdee 	bl	8005560 <RCCEx_PLL2_Config>
 8004984:	4603      	mov	r3, r0
 8004986:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 800498a:	e015      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 800498c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004990:	3328      	adds	r3, #40	; 0x28
 8004992:	2102      	movs	r1, #2
 8004994:	4618      	mov	r0, r3
 8004996:	f000 fe95 	bl	80056c4 <RCCEx_PLL3_Config>
 800499a:	4603      	mov	r3, r0
 800499c:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 80049a0:	e00a      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80049a2:	2301      	movs	r3, #1
 80049a4:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 80049a8:	e006      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049aa:	bf00      	nop
 80049ac:	e004      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049ae:	bf00      	nop
 80049b0:	e002      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049b2:	bf00      	nop
 80049b4:	e000      	b.n	80049b8 <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 80049b6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80049b8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80049bc:	2b00      	cmp	r3, #0
 80049be:	d10b      	bne.n	80049d8 <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 80049c0:	4ba1      	ldr	r3, [pc, #644]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049c4:	f423 4160 	bic.w	r1, r3, #57344	; 0xe000
 80049c8:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049cc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 80049d0:	4a9d      	ldr	r2, [pc, #628]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80049d2:	430b      	orrs	r3, r1
 80049d4:	6593      	str	r3, [r2, #88]	; 0x58
 80049d6:	e003      	b.n	80049e0 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80049d8:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 80049dc:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 80049e0:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 80049e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049e8:	f002 0308 	and.w	r3, r2, #8
 80049ec:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 80049f0:	2300      	movs	r3, #0
 80049f2:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 80049f6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	; 0x90
 80049fa:	460b      	mov	r3, r1
 80049fc:	4313      	orrs	r3, r2
 80049fe:	d01e      	beq.n	8004a3e <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8004a00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a08:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004a0c:	d10c      	bne.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a0e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a12:	3328      	adds	r3, #40	; 0x28
 8004a14:	2102      	movs	r1, #2
 8004a16:	4618      	mov	r0, r3
 8004a18:	f000 fe54 	bl	80056c4 <RCCEx_PLL3_Config>
 8004a1c:	4603      	mov	r3, r0
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d002      	beq.n	8004a28 <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8004a22:	2301      	movs	r3, #1
 8004a24:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8004a28:	4b87      	ldr	r3, [pc, #540]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a2a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a2c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8004a30:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004a38:	4a83      	ldr	r2, [pc, #524]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a3a:	430b      	orrs	r3, r1
 8004a3c:	6553      	str	r3, [r2, #84]	; 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004a3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a46:	f002 0310 	and.w	r3, r2, #16
 8004a4a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004a4e:	2300      	movs	r3, #0
 8004a50:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8004a54:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	; 0x88
 8004a58:	460b      	mov	r3, r1
 8004a5a:	4313      	orrs	r3, r2
 8004a5c:	d01e      	beq.n	8004a9c <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8004a5e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a62:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a66:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004a6a:	d10c      	bne.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004a6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a70:	3328      	adds	r3, #40	; 0x28
 8004a72:	2102      	movs	r1, #2
 8004a74:	4618      	mov	r0, r3
 8004a76:	f000 fe25 	bl	80056c4 <RCCEx_PLL3_Config>
 8004a7a:	4603      	mov	r3, r0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d002      	beq.n	8004a86 <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004a86:	4b70      	ldr	r3, [pc, #448]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a8a:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004a8e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004a92:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004a96:	4a6c      	ldr	r2, [pc, #432]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004a98:	430b      	orrs	r3, r1
 8004a9a:	6593      	str	r3, [r2, #88]	; 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004a9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004aa4:	f402 2300 	and.w	r3, r2, #524288	; 0x80000
 8004aa8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004aac:	2300      	movs	r3, #0
 8004aae:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004ab2:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	; 0x80
 8004ab6:	460b      	mov	r3, r1
 8004ab8:	4313      	orrs	r3, r2
 8004aba:	d03e      	beq.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8004abc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ac0:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004ac4:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ac8:	d022      	beq.n	8004b10 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8004aca:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8004ace:	d81b      	bhi.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8004ad0:	2b00      	cmp	r3, #0
 8004ad2:	d003      	beq.n	8004adc <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8004ad4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004ad8:	d00b      	beq.n	8004af2 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8004ada:	e015      	b.n	8004b08 <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004adc:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ae0:	3308      	adds	r3, #8
 8004ae2:	2100      	movs	r1, #0
 8004ae4:	4618      	mov	r0, r3
 8004ae6:	f000 fd3b 	bl	8005560 <RCCEx_PLL2_Config>
 8004aea:	4603      	mov	r3, r0
 8004aec:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004af0:	e00f      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004af2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004af6:	3328      	adds	r3, #40	; 0x28
 8004af8:	2102      	movs	r1, #2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f000 fde2 	bl	80056c4 <RCCEx_PLL3_Config>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8004b06:	e004      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b08:	2301      	movs	r3, #1
 8004b0a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004b0e:	e000      	b.n	8004b12 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8004b10:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004b12:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d10b      	bne.n	8004b32 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004b1a:	4b4b      	ldr	r3, [pc, #300]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004b1e:	f423 3140 	bic.w	r1, r3, #196608	; 0x30000
 8004b22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b26:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8004b2a:	4a47      	ldr	r2, [pc, #284]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b2c:	430b      	orrs	r3, r1
 8004b2e:	6593      	str	r3, [r2, #88]	; 0x58
 8004b30:	e003      	b.n	8004b3a <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004b32:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004b36:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b42:	f402 2380 	and.w	r3, r2, #262144	; 0x40000
 8004b46:	67bb      	str	r3, [r7, #120]	; 0x78
 8004b48:	2300      	movs	r3, #0
 8004b4a:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004b4c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	; 0x78
 8004b50:	460b      	mov	r3, r1
 8004b52:	4313      	orrs	r3, r2
 8004b54:	d03b      	beq.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8004b56:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b5a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004b5e:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b62:	d01f      	beq.n	8004ba4 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8004b64:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 8004b68:	d818      	bhi.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8004b6a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004b6e:	d003      	beq.n	8004b78 <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8004b70:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004b74:	d007      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8004b76:	e011      	b.n	8004b9c <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004b78:	4b33      	ldr	r3, [pc, #204]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004b7c:	4a32      	ldr	r2, [pc, #200]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004b7e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004b82:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b84:	e00f      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004b86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004b8a:	3328      	adds	r3, #40	; 0x28
 8004b8c:	2101      	movs	r1, #1
 8004b8e:	4618      	mov	r0, r3
 8004b90:	f000 fd98 	bl	80056c4 <RCCEx_PLL3_Config>
 8004b94:	4603      	mov	r3, r0
 8004b96:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 8004b9a:	e004      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004ba2:	e000      	b.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8004ba4:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004ba6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	d10b      	bne.n	8004bc6 <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004bae:	4b26      	ldr	r3, [pc, #152]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bb0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb2:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8004bb6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004bbe:	4a22      	ldr	r2, [pc, #136]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bc0:	430b      	orrs	r3, r1
 8004bc2:	6553      	str	r3, [r2, #84]	; 0x54
 8004bc4:	e003      	b.n	8004bce <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004bc6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004bca:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8004bce:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bd6:	f402 3380 	and.w	r3, r2, #65536	; 0x10000
 8004bda:	673b      	str	r3, [r7, #112]	; 0x70
 8004bdc:	2300      	movs	r3, #0
 8004bde:	677b      	str	r3, [r7, #116]	; 0x74
 8004be0:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	; 0x70
 8004be4:	460b      	mov	r3, r1
 8004be6:	4313      	orrs	r3, r2
 8004be8:	d034      	beq.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 8004bea:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004bee:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d003      	beq.n	8004bfc <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8004bf4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004bf8:	d007      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0x103a>
 8004bfa:	e011      	b.n	8004c20 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004bfc:	4b12      	ldr	r3, [pc, #72]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c00:	4a11      	ldr	r2, [pc, #68]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c02:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c06:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c08:	e00e      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004c0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c0e:	3308      	adds	r3, #8
 8004c10:	2102      	movs	r1, #2
 8004c12:	4618      	mov	r0, r3
 8004c14:	f000 fca4 	bl	8005560 <RCCEx_PLL2_Config>
 8004c18:	4603      	mov	r3, r0
 8004c1a:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 8004c1e:	e003      	b.n	8004c28 <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 8004c20:	2301      	movs	r3, #1
 8004c22:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004c26:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004c28:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c2c:	2b00      	cmp	r3, #0
 8004c2e:	d10d      	bne.n	8004c4c <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 8004c30:	4b05      	ldr	r3, [pc, #20]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004c34:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8004c38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004c3e:	4a02      	ldr	r2, [pc, #8]	; (8004c48 <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8004c40:	430b      	orrs	r3, r1
 8004c42:	64d3      	str	r3, [r2, #76]	; 0x4c
 8004c44:	e006      	b.n	8004c54 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 8004c46:	bf00      	nop
 8004c48:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c4c:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004c50:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8004c54:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c58:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c5c:	f002 5300 	and.w	r3, r2, #536870912	; 0x20000000
 8004c60:	66bb      	str	r3, [r7, #104]	; 0x68
 8004c62:	2300      	movs	r3, #0
 8004c64:	66fb      	str	r3, [r7, #108]	; 0x6c
 8004c66:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	; 0x68
 8004c6a:	460b      	mov	r3, r1
 8004c6c:	4313      	orrs	r3, r2
 8004c6e:	d00c      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8004c70:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c74:	3328      	adds	r3, #40	; 0x28
 8004c76:	2102      	movs	r1, #2
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 fd23 	bl	80056c4 <RCCEx_PLL3_Config>
 8004c7e:	4603      	mov	r3, r0
 8004c80:	2b00      	cmp	r3, #0
 8004c82:	d002      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8004c84:	2301      	movs	r3, #1
 8004c86:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004c8a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004c8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c92:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8004c96:	663b      	str	r3, [r7, #96]	; 0x60
 8004c98:	2300      	movs	r3, #0
 8004c9a:	667b      	str	r3, [r7, #100]	; 0x64
 8004c9c:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	; 0x60
 8004ca0:	460b      	mov	r3, r1
 8004ca2:	4313      	orrs	r3, r2
 8004ca4:	d038      	beq.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 8004ca6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004caa:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004cae:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cb2:	d018      	beq.n	8004ce6 <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8004cb4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004cb8:	d811      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004cba:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cbe:	d014      	beq.n	8004cea <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8004cc0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004cc4:	d80b      	bhi.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
 8004cc6:	2b00      	cmp	r3, #0
 8004cc8:	d011      	beq.n	8004cee <HAL_RCCEx_PeriphCLKConfig+0x111e>
 8004cca:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004cce:	d106      	bne.n	8004cde <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004cd0:	4bc3      	ldr	r3, [pc, #780]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cd2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004cd4:	4ac2      	ldr	r2, [pc, #776]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cd6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cda:	62d3      	str	r3, [r2, #44]	; 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8004cdc:	e008      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004cde:	2301      	movs	r3, #1
 8004ce0:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
        break;
 8004ce4:	e004      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004ce6:	bf00      	nop
 8004ce8:	e002      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cea:	bf00      	nop
 8004cec:	e000      	b.n	8004cf0 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8004cee:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004cf0:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004cf4:	2b00      	cmp	r3, #0
 8004cf6:	d10b      	bne.n	8004d10 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8004cf8:	4bb9      	ldr	r3, [pc, #740]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cfc:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8004d00:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004d08:	4ab5      	ldr	r2, [pc, #724]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	6553      	str	r3, [r2, #84]	; 0x54
 8004d0e:	e003      	b.n	8004d18 <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d10:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004d14:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8004d18:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d20:	f402 1380 	and.w	r3, r2, #1048576	; 0x100000
 8004d24:	65bb      	str	r3, [r7, #88]	; 0x58
 8004d26:	2300      	movs	r3, #0
 8004d28:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d2a:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	; 0x58
 8004d2e:	460b      	mov	r3, r1
 8004d30:	4313      	orrs	r3, r2
 8004d32:	d009      	beq.n	8004d48 <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8004d34:	4baa      	ldr	r3, [pc, #680]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d36:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d38:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8004d3c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d40:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004d42:	4aa7      	ldr	r2, [pc, #668]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d44:	430b      	orrs	r3, r1
 8004d46:	6513      	str	r3, [r2, #80]	; 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 8004d48:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d50:	f002 5380 	and.w	r3, r2, #268435456	; 0x10000000
 8004d54:	653b      	str	r3, [r7, #80]	; 0x50
 8004d56:	2300      	movs	r3, #0
 8004d58:	657b      	str	r3, [r7, #84]	; 0x54
 8004d5a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	; 0x50
 8004d5e:	460b      	mov	r3, r1
 8004d60:	4313      	orrs	r3, r2
 8004d62:	d00a      	beq.n	8004d7a <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 8004d64:	4b9e      	ldr	r3, [pc, #632]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d66:	691b      	ldr	r3, [r3, #16]
 8004d68:	f423 4180 	bic.w	r1, r3, #16384	; 0x4000
 8004d6c:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d70:	f8d3 30b8 	ldr.w	r3, [r3, #184]	; 0xb8
 8004d74:	4a9a      	ldr	r2, [pc, #616]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d76:	430b      	orrs	r3, r1
 8004d78:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8004d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004d7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d82:	f402 1300 	and.w	r3, r2, #2097152	; 0x200000
 8004d86:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d88:	2300      	movs	r3, #0
 8004d8a:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d8c:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	; 0x48
 8004d90:	460b      	mov	r3, r1
 8004d92:	4313      	orrs	r3, r2
 8004d94:	d009      	beq.n	8004daa <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004d96:	4b92      	ldr	r3, [pc, #584]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004d98:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004d9a:	f023 7180 	bic.w	r1, r3, #16777216	; 0x1000000
 8004d9e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004da2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004da4:	4a8e      	ldr	r2, [pc, #568]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004da6:	430b      	orrs	r3, r1
 8004da8:	6513      	str	r3, [r2, #80]	; 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 8004daa:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004db2:	f002 4380 	and.w	r3, r2, #1073741824	; 0x40000000
 8004db6:	643b      	str	r3, [r7, #64]	; 0x40
 8004db8:	2300      	movs	r3, #0
 8004dba:	647b      	str	r3, [r7, #68]	; 0x44
 8004dbc:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	; 0x40
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	4313      	orrs	r3, r2
 8004dc4:	d00e      	beq.n	8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8004dc6:	4b86      	ldr	r3, [pc, #536]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dc8:	691b      	ldr	r3, [r3, #16]
 8004dca:	4a85      	ldr	r2, [pc, #532]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dcc:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8004dd0:	6113      	str	r3, [r2, #16]
 8004dd2:	4b83      	ldr	r3, [pc, #524]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004dd4:	6919      	ldr	r1, [r3, #16]
 8004dd6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004dda:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8004dde:	4a80      	ldr	r2, [pc, #512]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004de0:	430b      	orrs	r3, r1
 8004de2:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8004de4:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004de8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dec:	f002 4300 	and.w	r3, r2, #2147483648	; 0x80000000
 8004df0:	63bb      	str	r3, [r7, #56]	; 0x38
 8004df2:	2300      	movs	r3, #0
 8004df4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004df6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	; 0x38
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	4313      	orrs	r3, r2
 8004dfe:	d009      	beq.n	8004e14 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8004e00:	4b77      	ldr	r3, [pc, #476]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e02:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e04:	f023 5140 	bic.w	r1, r3, #805306368	; 0x30000000
 8004e08:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e0c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e0e:	4a74      	ldr	r2, [pc, #464]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e10:	430b      	orrs	r3, r1
 8004e12:	64d3      	str	r3, [r2, #76]	; 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004e14:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e1c:	f402 0300 	and.w	r3, r2, #8388608	; 0x800000
 8004e20:	633b      	str	r3, [r7, #48]	; 0x30
 8004e22:	2300      	movs	r3, #0
 8004e24:	637b      	str	r3, [r7, #52]	; 0x34
 8004e26:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	; 0x30
 8004e2a:	460b      	mov	r3, r1
 8004e2c:	4313      	orrs	r3, r2
 8004e2e:	d00a      	beq.n	8004e46 <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004e30:	4b6b      	ldr	r3, [pc, #428]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e32:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e34:	f423 0140 	bic.w	r1, r3, #12582912	; 0xc00000
 8004e38:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8004e40:	4a67      	ldr	r2, [pc, #412]	; (8004fe0 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8004e42:	430b      	orrs	r3, r1
 8004e44:	6553      	str	r3, [r2, #84]	; 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 8004e46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4e:	2100      	movs	r1, #0
 8004e50:	62b9      	str	r1, [r7, #40]	; 0x28
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004e58:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	; 0x28
 8004e5c:	460b      	mov	r3, r1
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	d011      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8004e62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e66:	3308      	adds	r3, #8
 8004e68:	2100      	movs	r1, #0
 8004e6a:	4618      	mov	r0, r3
 8004e6c:	f000 fb78 	bl	8005560 <RCCEx_PLL2_Config>
 8004e70:	4603      	mov	r3, r0
 8004e72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004e76:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d003      	beq.n	8004e86 <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004e7e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004e82:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 8004e86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004e8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e8e:	2100      	movs	r1, #0
 8004e90:	6239      	str	r1, [r7, #32]
 8004e92:	f003 0302 	and.w	r3, r3, #2
 8004e96:	627b      	str	r3, [r7, #36]	; 0x24
 8004e98:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004e9c:	460b      	mov	r3, r1
 8004e9e:	4313      	orrs	r3, r2
 8004ea0:	d011      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8004ea2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ea6:	3308      	adds	r3, #8
 8004ea8:	2101      	movs	r1, #1
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f000 fb58 	bl	8005560 <RCCEx_PLL2_Config>
 8004eb0:	4603      	mov	r3, r0
 8004eb2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004eb6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d003      	beq.n	8004ec6 <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ebe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004ec2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 8004ec6:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ece:	2100      	movs	r1, #0
 8004ed0:	61b9      	str	r1, [r7, #24]
 8004ed2:	f003 0304 	and.w	r3, r3, #4
 8004ed6:	61fb      	str	r3, [r7, #28]
 8004ed8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8004edc:	460b      	mov	r3, r1
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	d011      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8004ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004ee6:	3308      	adds	r3, #8
 8004ee8:	2102      	movs	r1, #2
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fb38 	bl	8005560 <RCCEx_PLL2_Config>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004ef6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d003      	beq.n	8004f06 <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004efe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f02:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 8004f06:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f0e:	2100      	movs	r1, #0
 8004f10:	6139      	str	r1, [r7, #16]
 8004f12:	f003 0308 	and.w	r3, r3, #8
 8004f16:	617b      	str	r3, [r7, #20]
 8004f18:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8004f1c:	460b      	mov	r3, r1
 8004f1e:	4313      	orrs	r3, r2
 8004f20:	d011      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8004f22:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f26:	3328      	adds	r3, #40	; 0x28
 8004f28:	2100      	movs	r1, #0
 8004f2a:	4618      	mov	r0, r3
 8004f2c:	f000 fbca 	bl	80056c4 <RCCEx_PLL3_Config>
 8004f30:	4603      	mov	r3, r0
 8004f32:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
  
    if (ret == HAL_OK)
 8004f36:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d003      	beq.n	8004f46 <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f3e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f42:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 8004f46:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f4e:	2100      	movs	r1, #0
 8004f50:	60b9      	str	r1, [r7, #8]
 8004f52:	f003 0310 	and.w	r3, r3, #16
 8004f56:	60fb      	str	r3, [r7, #12]
 8004f58:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004f5c:	460b      	mov	r3, r1
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	d011      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8004f62:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f66:	3328      	adds	r3, #40	; 0x28
 8004f68:	2101      	movs	r1, #1
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fbaa 	bl	80056c4 <RCCEx_PLL3_Config>
 8004f70:	4603      	mov	r3, r0
 8004f72:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004f76:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d003      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f7e:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004f82:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 8004f86:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004f8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f8e:	2100      	movs	r1, #0
 8004f90:	6039      	str	r1, [r7, #0]
 8004f92:	f003 0320 	and.w	r3, r3, #32
 8004f96:	607b      	str	r3, [r7, #4]
 8004f98:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004f9c:	460b      	mov	r3, r1
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	d011      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8004fa2:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8004fa6:	3328      	adds	r3, #40	; 0x28
 8004fa8:	2102      	movs	r1, #2
 8004faa:	4618      	mov	r0, r3
 8004fac:	f000 fb8a 	bl	80056c4 <RCCEx_PLL3_Config>
 8004fb0:	4603      	mov	r3, r0
 8004fb2:	f887 3127 	strb.w	r3, [r7, #295]	; 0x127
    
    if (ret == HAL_OK)
 8004fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004fbe:	f897 3127 	ldrb.w	r3, [r7, #295]	; 0x127
 8004fc2:	f887 3126 	strb.w	r3, [r7, #294]	; 0x126
    } 
  }

  if (status == HAL_OK)
 8004fc6:	f897 3126 	ldrb.w	r3, [r7, #294]	; 0x126
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d101      	bne.n	8004fd2 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	e000      	b.n	8004fd4 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8004fd2:	2301      	movs	r3, #1
}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	f507 7794 	add.w	r7, r7, #296	; 0x128
 8004fda:	46bd      	mov	sp, r7
 8004fdc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004fe0:	58024400 	.word	0x58024400

08004fe4 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8004fe4:	b580      	push	{r7, lr}
 8004fe6:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 8004fe8:	f7fe fd54 	bl	8003a94 <HAL_RCC_GetHCLKFreq>
 8004fec:	4602      	mov	r2, r0
 8004fee:	4b06      	ldr	r3, [pc, #24]	; (8005008 <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8004ff0:	6a1b      	ldr	r3, [r3, #32]
 8004ff2:	091b      	lsrs	r3, r3, #4
 8004ff4:	f003 0307 	and.w	r3, r3, #7
 8004ff8:	4904      	ldr	r1, [pc, #16]	; (800500c <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 8004ffa:	5ccb      	ldrb	r3, [r1, r3]
 8004ffc:	f003 031f 	and.w	r3, r3, #31
 8005000:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8005004:	4618      	mov	r0, r3
 8005006:	bd80      	pop	{r7, pc}
 8005008:	58024400 	.word	0x58024400
 800500c:	08008830 	.word	0x08008830

08005010 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8005010:	b480      	push	{r7}
 8005012:	b089      	sub	sp, #36	; 0x24
 8005014:	af00      	add	r7, sp, #0
 8005016:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005018:	4ba1      	ldr	r3, [pc, #644]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800501a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800501c:	f003 0303 	and.w	r3, r3, #3
 8005020:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 8005022:	4b9f      	ldr	r3, [pc, #636]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005024:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005026:	0b1b      	lsrs	r3, r3, #12
 8005028:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800502c:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 800502e:	4b9c      	ldr	r3, [pc, #624]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005030:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005032:	091b      	lsrs	r3, r3, #4
 8005034:	f003 0301 	and.w	r3, r3, #1
 8005038:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 800503a:	4b99      	ldr	r3, [pc, #612]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800503c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800503e:	08db      	lsrs	r3, r3, #3
 8005040:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005044:	693a      	ldr	r2, [r7, #16]
 8005046:	fb02 f303 	mul.w	r3, r2, r3
 800504a:	ee07 3a90 	vmov	s15, r3
 800504e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005052:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 8005056:	697b      	ldr	r3, [r7, #20]
 8005058:	2b00      	cmp	r3, #0
 800505a:	f000 8111 	beq.w	8005280 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	2b02      	cmp	r3, #2
 8005062:	f000 8083 	beq.w	800516c <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 8005066:	69bb      	ldr	r3, [r7, #24]
 8005068:	2b02      	cmp	r3, #2
 800506a:	f200 80a1 	bhi.w	80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 800506e:	69bb      	ldr	r3, [r7, #24]
 8005070:	2b00      	cmp	r3, #0
 8005072:	d003      	beq.n	800507c <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 8005074:	69bb      	ldr	r3, [r7, #24]
 8005076:	2b01      	cmp	r3, #1
 8005078:	d056      	beq.n	8005128 <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 800507a:	e099      	b.n	80051b0 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800507c:	4b88      	ldr	r3, [pc, #544]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	f003 0320 	and.w	r3, r3, #32
 8005084:	2b00      	cmp	r3, #0
 8005086:	d02d      	beq.n	80050e4 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005088:	4b85      	ldr	r3, [pc, #532]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	08db      	lsrs	r3, r3, #3
 800508e:	f003 0303 	and.w	r3, r3, #3
 8005092:	4a84      	ldr	r2, [pc, #528]	; (80052a4 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8005094:	fa22 f303 	lsr.w	r3, r2, r3
 8005098:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800509a:	68bb      	ldr	r3, [r7, #8]
 800509c:	ee07 3a90 	vmov	s15, r3
 80050a0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	ee07 3a90 	vmov	s15, r3
 80050aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050b2:	4b7b      	ldr	r3, [pc, #492]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050ba:	ee07 3a90 	vmov	s15, r3
 80050be:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80050c2:	ed97 6a03 	vldr	s12, [r7, #12]
 80050c6:	eddf 5a78 	vldr	s11, [pc, #480]	; 80052a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80050ca:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80050ce:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80050d2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80050d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80050da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80050de:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 80050e2:	e087      	b.n	80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80050e4:	697b      	ldr	r3, [r7, #20]
 80050e6:	ee07 3a90 	vmov	s15, r3
 80050ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80050ee:	eddf 6a6f 	vldr	s13, [pc, #444]	; 80052ac <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 80050f2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80050f6:	4b6a      	ldr	r3, [pc, #424]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80050f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050fa:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80050fe:	ee07 3a90 	vmov	s15, r3
 8005102:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005106:	ed97 6a03 	vldr	s12, [r7, #12]
 800510a:	eddf 5a67 	vldr	s11, [pc, #412]	; 80052a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800510e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005112:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005116:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800511a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800511e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005122:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005126:	e065      	b.n	80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8005128:	697b      	ldr	r3, [r7, #20]
 800512a:	ee07 3a90 	vmov	s15, r3
 800512e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005132:	eddf 6a5f 	vldr	s13, [pc, #380]	; 80052b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8005136:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800513a:	4b59      	ldr	r3, [pc, #356]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005142:	ee07 3a90 	vmov	s15, r3
 8005146:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800514a:	ed97 6a03 	vldr	s12, [r7, #12]
 800514e:	eddf 5a56 	vldr	s11, [pc, #344]	; 80052a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005152:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005156:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800515a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800515e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005162:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005166:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800516a:	e043      	b.n	80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	ee07 3a90 	vmov	s15, r3
 8005172:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005176:	eddf 6a4f 	vldr	s13, [pc, #316]	; 80052b4 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 800517a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800517e:	4b48      	ldr	r3, [pc, #288]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005180:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005182:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005186:	ee07 3a90 	vmov	s15, r3
 800518a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800518e:	ed97 6a03 	vldr	s12, [r7, #12]
 8005192:	eddf 5a45 	vldr	s11, [pc, #276]	; 80052a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8005196:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800519a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800519e:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80051a2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051aa:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051ae:	e021      	b.n	80051f4 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80051b0:	697b      	ldr	r3, [r7, #20]
 80051b2:	ee07 3a90 	vmov	s15, r3
 80051b6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80051ba:	eddf 6a3d 	vldr	s13, [pc, #244]	; 80052b0 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80051be:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80051c2:	4b37      	ldr	r3, [pc, #220]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80051ca:	ee07 3a90 	vmov	s15, r3
 80051ce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80051d2:	ed97 6a03 	vldr	s12, [r7, #12]
 80051d6:	eddf 5a34 	vldr	s11, [pc, #208]	; 80052a8 <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80051da:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80051de:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80051e2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80051e6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80051ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80051ee:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80051f2:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 80051f4:	4b2a      	ldr	r3, [pc, #168]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80051f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051f8:	0a5b      	lsrs	r3, r3, #9
 80051fa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80051fe:	ee07 3a90 	vmov	s15, r3
 8005202:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005206:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800520a:	ee37 7a87 	vadd.f32	s14, s15, s14
 800520e:	edd7 6a07 	vldr	s13, [r7, #28]
 8005212:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005216:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800521a:	ee17 2a90 	vmov	r2, s15
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 8005222:	4b1f      	ldr	r3, [pc, #124]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005224:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005226:	0c1b      	lsrs	r3, r3, #16
 8005228:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800522c:	ee07 3a90 	vmov	s15, r3
 8005230:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005234:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005238:	ee37 7a87 	vadd.f32	s14, s15, s14
 800523c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005240:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005244:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005248:	ee17 2a90 	vmov	r2, s15
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 8005250:	4b13      	ldr	r3, [pc, #76]	; (80052a0 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8005252:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005254:	0e1b      	lsrs	r3, r3, #24
 8005256:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800525a:	ee07 3a90 	vmov	s15, r3
 800525e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005262:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8005266:	ee37 7a87 	vadd.f32	s14, s15, s14
 800526a:	edd7 6a07 	vldr	s13, [r7, #28]
 800526e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005272:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005276:	ee17 2a90 	vmov	r2, s15
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 800527e:	e008      	b.n	8005292 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	2200      	movs	r2, #0
 8005284:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2200      	movs	r2, #0
 800528a:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	2200      	movs	r2, #0
 8005290:	609a      	str	r2, [r3, #8]
}
 8005292:	bf00      	nop
 8005294:	3724      	adds	r7, #36	; 0x24
 8005296:	46bd      	mov	sp, r7
 8005298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529c:	4770      	bx	lr
 800529e:	bf00      	nop
 80052a0:	58024400 	.word	0x58024400
 80052a4:	03d09000 	.word	0x03d09000
 80052a8:	46000000 	.word	0x46000000
 80052ac:	4c742400 	.word	0x4c742400
 80052b0:	4a742400 	.word	0x4a742400
 80052b4:	4af42400 	.word	0x4af42400

080052b8 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 80052b8:	b480      	push	{r7}
 80052ba:	b089      	sub	sp, #36	; 0x24
 80052bc:	af00      	add	r7, sp, #0
 80052be:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 80052c0:	4ba1      	ldr	r3, [pc, #644]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052c2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052c4:	f003 0303 	and.w	r3, r3, #3
 80052c8:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 80052ca:	4b9f      	ldr	r3, [pc, #636]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80052ce:	0d1b      	lsrs	r3, r3, #20
 80052d0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80052d4:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 80052d6:	4b9c      	ldr	r3, [pc, #624]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052da:	0a1b      	lsrs	r3, r3, #8
 80052dc:	f003 0301 	and.w	r3, r3, #1
 80052e0:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 80052e2:	4b99      	ldr	r3, [pc, #612]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80052e4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052e6:	08db      	lsrs	r3, r3, #3
 80052e8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80052ec:	693a      	ldr	r2, [r7, #16]
 80052ee:	fb02 f303 	mul.w	r3, r2, r3
 80052f2:	ee07 3a90 	vmov	s15, r3
 80052f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80052fa:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 80052fe:	697b      	ldr	r3, [r7, #20]
 8005300:	2b00      	cmp	r3, #0
 8005302:	f000 8111 	beq.w	8005528 <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 8005306:	69bb      	ldr	r3, [r7, #24]
 8005308:	2b02      	cmp	r3, #2
 800530a:	f000 8083 	beq.w	8005414 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 800530e:	69bb      	ldr	r3, [r7, #24]
 8005310:	2b02      	cmp	r3, #2
 8005312:	f200 80a1 	bhi.w	8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 8005316:	69bb      	ldr	r3, [r7, #24]
 8005318:	2b00      	cmp	r3, #0
 800531a:	d003      	beq.n	8005324 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 800531c:	69bb      	ldr	r3, [r7, #24]
 800531e:	2b01      	cmp	r3, #1
 8005320:	d056      	beq.n	80053d0 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 8005322:	e099      	b.n	8005458 <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005324:	4b88      	ldr	r3, [pc, #544]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	f003 0320 	and.w	r3, r3, #32
 800532c:	2b00      	cmp	r3, #0
 800532e:	d02d      	beq.n	800538c <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005330:	4b85      	ldr	r3, [pc, #532]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	08db      	lsrs	r3, r3, #3
 8005336:	f003 0303 	and.w	r3, r3, #3
 800533a:	4a84      	ldr	r2, [pc, #528]	; (800554c <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 800533c:	fa22 f303 	lsr.w	r3, r2, r3
 8005340:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	ee07 3a90 	vmov	s15, r3
 8005348:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800534c:	697b      	ldr	r3, [r7, #20]
 800534e:	ee07 3a90 	vmov	s15, r3
 8005352:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005356:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800535a:	4b7b      	ldr	r3, [pc, #492]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800535c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800535e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005362:	ee07 3a90 	vmov	s15, r3
 8005366:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800536a:	ed97 6a03 	vldr	s12, [r7, #12]
 800536e:	eddf 5a78 	vldr	s11, [pc, #480]	; 8005550 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005372:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005376:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800537a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800537e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005382:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005386:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800538a:	e087      	b.n	800549c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 800538c:	697b      	ldr	r3, [r7, #20]
 800538e:	ee07 3a90 	vmov	s15, r3
 8005392:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005396:	eddf 6a6f 	vldr	s13, [pc, #444]	; 8005554 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800539a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800539e:	4b6a      	ldr	r3, [pc, #424]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053a2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053a6:	ee07 3a90 	vmov	s15, r3
 80053aa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053ae:	ed97 6a03 	vldr	s12, [r7, #12]
 80053b2:	eddf 5a67 	vldr	s11, [pc, #412]	; 8005550 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053b6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053ba:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80053be:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80053c2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80053c6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80053ca:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80053ce:	e065      	b.n	800549c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80053d0:	697b      	ldr	r3, [r7, #20]
 80053d2:	ee07 3a90 	vmov	s15, r3
 80053d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80053da:	eddf 6a5f 	vldr	s13, [pc, #380]	; 8005558 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80053de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80053e2:	4b59      	ldr	r3, [pc, #356]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80053e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053e6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80053ea:	ee07 3a90 	vmov	s15, r3
 80053ee:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80053f2:	ed97 6a03 	vldr	s12, [r7, #12]
 80053f6:	eddf 5a56 	vldr	s11, [pc, #344]	; 8005550 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80053fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80053fe:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005402:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8005406:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800540a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800540e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005412:	e043      	b.n	800549c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005414:	697b      	ldr	r3, [r7, #20]
 8005416:	ee07 3a90 	vmov	s15, r3
 800541a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800541e:	eddf 6a4f 	vldr	s13, [pc, #316]	; 800555c <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 8005422:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005426:	4b48      	ldr	r3, [pc, #288]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8005428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800542a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800542e:	ee07 3a90 	vmov	s15, r3
 8005432:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005436:	ed97 6a03 	vldr	s12, [r7, #12]
 800543a:	eddf 5a45 	vldr	s11, [pc, #276]	; 8005550 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800543e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005442:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005446:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800544a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800544e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005452:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8005456:	e021      	b.n	800549c <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	ee07 3a90 	vmov	s15, r3
 800545e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005462:	eddf 6a3d 	vldr	s13, [pc, #244]	; 8005558 <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8005466:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800546a:	4b37      	ldr	r3, [pc, #220]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005472:	ee07 3a90 	vmov	s15, r3
 8005476:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800547a:	ed97 6a03 	vldr	s12, [r7, #12]
 800547e:	eddf 5a34 	vldr	s11, [pc, #208]	; 8005550 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8005482:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005486:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800548a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800548e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005492:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005496:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800549a:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 800549c:	4b2a      	ldr	r3, [pc, #168]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800549e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054a0:	0a5b      	lsrs	r3, r3, #9
 80054a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054a6:	ee07 3a90 	vmov	s15, r3
 80054aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054ae:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80054b2:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054b6:	edd7 6a07 	vldr	s13, [r7, #28]
 80054ba:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054be:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054c2:	ee17 2a90 	vmov	r2, s15
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 80054ca:	4b1f      	ldr	r3, [pc, #124]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ce:	0c1b      	lsrs	r3, r3, #16
 80054d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80054d4:	ee07 3a90 	vmov	s15, r3
 80054d8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80054dc:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80054e0:	ee37 7a87 	vadd.f32	s14, s15, s14
 80054e4:	edd7 6a07 	vldr	s13, [r7, #28]
 80054e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80054ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80054f0:	ee17 2a90 	vmov	r2, s15
 80054f4:	687b      	ldr	r3, [r7, #4]
 80054f6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 80054f8:	4b13      	ldr	r3, [pc, #76]	; (8005548 <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	0e1b      	lsrs	r3, r3, #24
 80054fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005502:	ee07 3a90 	vmov	s15, r3
 8005506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800550a:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800550e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8005512:	edd7 6a07 	vldr	s13, [r7, #28]
 8005516:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800551a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800551e:	ee17 2a90 	vmov	r2, s15
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 8005526:	e008      	b.n	800553a <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2200      	movs	r2, #0
 800552c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	2200      	movs	r2, #0
 8005532:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2200      	movs	r2, #0
 8005538:	609a      	str	r2, [r3, #8]
}
 800553a:	bf00      	nop
 800553c:	3724      	adds	r7, #36	; 0x24
 800553e:	46bd      	mov	sp, r7
 8005540:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005544:	4770      	bx	lr
 8005546:	bf00      	nop
 8005548:	58024400 	.word	0x58024400
 800554c:	03d09000 	.word	0x03d09000
 8005550:	46000000 	.word	0x46000000
 8005554:	4c742400 	.word	0x4c742400
 8005558:	4a742400 	.word	0x4a742400
 800555c:	4af42400 	.word	0x4af42400

08005560 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 8005560:	b580      	push	{r7, lr}
 8005562:	b084      	sub	sp, #16
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
 8005568:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800556a:	2300      	movs	r3, #0
 800556c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 800556e:	4b53      	ldr	r3, [pc, #332]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005570:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005572:	f003 0303 	and.w	r3, r3, #3
 8005576:	2b03      	cmp	r3, #3
 8005578:	d101      	bne.n	800557e <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 800557a:	2301      	movs	r3, #1
 800557c:	e099      	b.n	80056b2 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 800557e:	4b4f      	ldr	r3, [pc, #316]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	4a4e      	ldr	r2, [pc, #312]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005584:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005588:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800558a:	f7fc f9b5 	bl	80018f8 <HAL_GetTick>
 800558e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8005590:	e008      	b.n	80055a4 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005592:	f7fc f9b1 	bl	80018f8 <HAL_GetTick>
 8005596:	4602      	mov	r2, r0
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	1ad3      	subs	r3, r2, r3
 800559c:	2b02      	cmp	r3, #2
 800559e:	d901      	bls.n	80055a4 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 80055a0:	2303      	movs	r3, #3
 80055a2:	e086      	b.n	80056b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80055a4:	4b45      	ldr	r3, [pc, #276]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	d1f0      	bne.n	8005592 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 80055b0:	4b42      	ldr	r3, [pc, #264]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80055b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b4:	f423 327c 	bic.w	r2, r3, #258048	; 0x3f000
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	031b      	lsls	r3, r3, #12
 80055be:	493f      	ldr	r1, [pc, #252]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80055c0:	4313      	orrs	r3, r2
 80055c2:	628b      	str	r3, [r1, #40]	; 0x28
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	3b01      	subs	r3, #1
 80055ca:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	689b      	ldr	r3, [r3, #8]
 80055d2:	3b01      	subs	r3, #1
 80055d4:	025b      	lsls	r3, r3, #9
 80055d6:	b29b      	uxth	r3, r3
 80055d8:	431a      	orrs	r2, r3
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	68db      	ldr	r3, [r3, #12]
 80055de:	3b01      	subs	r3, #1
 80055e0:	041b      	lsls	r3, r3, #16
 80055e2:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 80055e6:	431a      	orrs	r2, r3
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	691b      	ldr	r3, [r3, #16]
 80055ec:	3b01      	subs	r3, #1
 80055ee:	061b      	lsls	r3, r3, #24
 80055f0:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 80055f4:	4931      	ldr	r1, [pc, #196]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80055f6:	4313      	orrs	r3, r2
 80055f8:	638b      	str	r3, [r1, #56]	; 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 80055fa:	4b30      	ldr	r3, [pc, #192]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80055fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055fe:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	695b      	ldr	r3, [r3, #20]
 8005606:	492d      	ldr	r1, [pc, #180]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005608:	4313      	orrs	r3, r2
 800560a:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 800560c:	4b2b      	ldr	r3, [pc, #172]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 800560e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005610:	f023 0220 	bic.w	r2, r3, #32
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	699b      	ldr	r3, [r3, #24]
 8005618:	4928      	ldr	r1, [pc, #160]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 800561a:	4313      	orrs	r3, r2
 800561c:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 800561e:	4b27      	ldr	r3, [pc, #156]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005620:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005622:	4a26      	ldr	r2, [pc, #152]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005624:	f023 0310 	bic.w	r3, r3, #16
 8005628:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 800562a:	4b24      	ldr	r3, [pc, #144]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 800562c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800562e:	4b24      	ldr	r3, [pc, #144]	; (80056c0 <RCCEx_PLL2_Config+0x160>)
 8005630:	4013      	ands	r3, r2
 8005632:	687a      	ldr	r2, [r7, #4]
 8005634:	69d2      	ldr	r2, [r2, #28]
 8005636:	00d2      	lsls	r2, r2, #3
 8005638:	4920      	ldr	r1, [pc, #128]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 800563a:	4313      	orrs	r3, r2
 800563c:	63cb      	str	r3, [r1, #60]	; 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 800563e:	4b1f      	ldr	r3, [pc, #124]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005642:	4a1e      	ldr	r2, [pc, #120]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005644:	f043 0310 	orr.w	r3, r3, #16
 8005648:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 800564a:	683b      	ldr	r3, [r7, #0]
 800564c:	2b00      	cmp	r3, #0
 800564e:	d106      	bne.n	800565e <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8005650:	4b1a      	ldr	r3, [pc, #104]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005652:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005654:	4a19      	ldr	r2, [pc, #100]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005656:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800565a:	62d3      	str	r3, [r2, #44]	; 0x2c
 800565c:	e00f      	b.n	800567e <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 800565e:	683b      	ldr	r3, [r7, #0]
 8005660:	2b01      	cmp	r3, #1
 8005662:	d106      	bne.n	8005672 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8005664:	4b15      	ldr	r3, [pc, #84]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005666:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005668:	4a14      	ldr	r2, [pc, #80]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 800566a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800566e:	62d3      	str	r3, [r2, #44]	; 0x2c
 8005670:	e005      	b.n	800567e <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8005672:	4b12      	ldr	r3, [pc, #72]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005674:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005676:	4a11      	ldr	r2, [pc, #68]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005678:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800567c:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 800567e:	4b0f      	ldr	r3, [pc, #60]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005680:	681b      	ldr	r3, [r3, #0]
 8005682:	4a0e      	ldr	r2, [pc, #56]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 8005684:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005688:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800568a:	f7fc f935 	bl	80018f8 <HAL_GetTick>
 800568e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8005690:	e008      	b.n	80056a4 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8005692:	f7fc f931 	bl	80018f8 <HAL_GetTick>
 8005696:	4602      	mov	r2, r0
 8005698:	68bb      	ldr	r3, [r7, #8]
 800569a:	1ad3      	subs	r3, r2, r3
 800569c:	2b02      	cmp	r3, #2
 800569e:	d901      	bls.n	80056a4 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 80056a0:	2303      	movs	r3, #3
 80056a2:	e006      	b.n	80056b2 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80056a4:	4b05      	ldr	r3, [pc, #20]	; (80056bc <RCCEx_PLL2_Config+0x15c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80056ac:	2b00      	cmp	r3, #0
 80056ae:	d0f0      	beq.n	8005692 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 80056b0:	7bfb      	ldrb	r3, [r7, #15]
}
 80056b2:	4618      	mov	r0, r3
 80056b4:	3710      	adds	r7, #16
 80056b6:	46bd      	mov	sp, r7
 80056b8:	bd80      	pop	{r7, pc}
 80056ba:	bf00      	nop
 80056bc:	58024400 	.word	0x58024400
 80056c0:	ffff0007 	.word	0xffff0007

080056c4 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 80056c4:	b580      	push	{r7, lr}
 80056c6:	b084      	sub	sp, #16
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
 80056cc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80056ce:	2300      	movs	r3, #0
 80056d0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80056d2:	4b53      	ldr	r3, [pc, #332]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80056d4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80056d6:	f003 0303 	and.w	r3, r3, #3
 80056da:	2b03      	cmp	r3, #3
 80056dc:	d101      	bne.n	80056e2 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	e099      	b.n	8005816 <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 80056e2:	4b4f      	ldr	r3, [pc, #316]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4a4e      	ldr	r2, [pc, #312]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80056e8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80056ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80056ee:	f7fc f903 	bl	80018f8 <HAL_GetTick>
 80056f2:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 80056f4:	e008      	b.n	8005708 <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80056f6:	f7fc f8ff 	bl	80018f8 <HAL_GetTick>
 80056fa:	4602      	mov	r2, r0
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	1ad3      	subs	r3, r2, r3
 8005700:	2b02      	cmp	r3, #2
 8005702:	d901      	bls.n	8005708 <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8005704:	2303      	movs	r3, #3
 8005706:	e086      	b.n	8005816 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8005708:	4b45      	ldr	r3, [pc, #276]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005710:	2b00      	cmp	r3, #0
 8005712:	d1f0      	bne.n	80056f6 <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8005714:	4b42      	ldr	r3, [pc, #264]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005716:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005718:	f023 727c 	bic.w	r2, r3, #66060288	; 0x3f00000
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	051b      	lsls	r3, r3, #20
 8005722:	493f      	ldr	r1, [pc, #252]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005724:	4313      	orrs	r3, r2
 8005726:	628b      	str	r3, [r1, #40]	; 0x28
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	685b      	ldr	r3, [r3, #4]
 800572c:	3b01      	subs	r3, #1
 800572e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	3b01      	subs	r3, #1
 8005738:	025b      	lsls	r3, r3, #9
 800573a:	b29b      	uxth	r3, r3
 800573c:	431a      	orrs	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	3b01      	subs	r3, #1
 8005744:	041b      	lsls	r3, r3, #16
 8005746:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
 800574a:	431a      	orrs	r2, r3
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	691b      	ldr	r3, [r3, #16]
 8005750:	3b01      	subs	r3, #1
 8005752:	061b      	lsls	r3, r3, #24
 8005754:	f003 43fe 	and.w	r3, r3, #2130706432	; 0x7f000000
 8005758:	4931      	ldr	r1, [pc, #196]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800575a:	4313      	orrs	r3, r2
 800575c:	640b      	str	r3, [r1, #64]	; 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 800575e:	4b30      	ldr	r3, [pc, #192]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005760:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005762:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	695b      	ldr	r3, [r3, #20]
 800576a:	492d      	ldr	r1, [pc, #180]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800576c:	4313      	orrs	r3, r2
 800576e:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8005770:	4b2b      	ldr	r3, [pc, #172]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005772:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005774:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	699b      	ldr	r3, [r3, #24]
 800577c:	4928      	ldr	r1, [pc, #160]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800577e:	4313      	orrs	r3, r2
 8005780:	62cb      	str	r3, [r1, #44]	; 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8005782:	4b27      	ldr	r3, [pc, #156]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005784:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005786:	4a26      	ldr	r2, [pc, #152]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005788:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800578c:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800578e:	4b24      	ldr	r3, [pc, #144]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 8005790:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005792:	4b24      	ldr	r3, [pc, #144]	; (8005824 <RCCEx_PLL3_Config+0x160>)
 8005794:	4013      	ands	r3, r2
 8005796:	687a      	ldr	r2, [r7, #4]
 8005798:	69d2      	ldr	r2, [r2, #28]
 800579a:	00d2      	lsls	r2, r2, #3
 800579c:	4920      	ldr	r1, [pc, #128]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800579e:	4313      	orrs	r3, r2
 80057a0:	644b      	str	r3, [r1, #68]	; 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 80057a2:	4b1f      	ldr	r3, [pc, #124]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057a6:	4a1e      	ldr	r2, [pc, #120]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057ac:	62d3      	str	r3, [r2, #44]	; 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 80057ae:	683b      	ldr	r3, [r7, #0]
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d106      	bne.n	80057c2 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 80057b4:	4b1a      	ldr	r3, [pc, #104]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057b8:	4a19      	ldr	r2, [pc, #100]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057ba:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80057be:	62d3      	str	r3, [r2, #44]	; 0x2c
 80057c0:	e00f      	b.n	80057e2 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 80057c2:	683b      	ldr	r3, [r7, #0]
 80057c4:	2b01      	cmp	r3, #1
 80057c6:	d106      	bne.n	80057d6 <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 80057c8:	4b15      	ldr	r3, [pc, #84]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057cc:	4a14      	ldr	r2, [pc, #80]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057ce:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80057d2:	62d3      	str	r3, [r2, #44]	; 0x2c
 80057d4:	e005      	b.n	80057e2 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 80057d6:	4b12      	ldr	r3, [pc, #72]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80057da:	4a11      	ldr	r2, [pc, #68]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057dc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80057e0:	62d3      	str	r3, [r2, #44]	; 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 80057e2:	4b0f      	ldr	r3, [pc, #60]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a0e      	ldr	r2, [pc, #56]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 80057e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80057ec:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057ee:	f7fc f883 	bl	80018f8 <HAL_GetTick>
 80057f2:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80057f4:	e008      	b.n	8005808 <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80057f6:	f7fc f87f 	bl	80018f8 <HAL_GetTick>
 80057fa:	4602      	mov	r2, r0
 80057fc:	68bb      	ldr	r3, [r7, #8]
 80057fe:	1ad3      	subs	r3, r2, r3
 8005800:	2b02      	cmp	r3, #2
 8005802:	d901      	bls.n	8005808 <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8005804:	2303      	movs	r3, #3
 8005806:	e006      	b.n	8005816 <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8005808:	4b05      	ldr	r3, [pc, #20]	; (8005820 <RCCEx_PLL3_Config+0x15c>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005810:	2b00      	cmp	r3, #0
 8005812:	d0f0      	beq.n	80057f6 <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8005814:	7bfb      	ldrb	r3, [r7, #15]
}
 8005816:	4618      	mov	r0, r3
 8005818:	3710      	adds	r7, #16
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	58024400 	.word	0x58024400
 8005824:	ffff0007 	.word	0xffff0007

08005828 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005828:	b580      	push	{r7, lr}
 800582a:	b082      	sub	sp, #8
 800582c:	af00      	add	r7, sp, #0
 800582e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2b00      	cmp	r3, #0
 8005834:	d101      	bne.n	800583a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005836:	2301      	movs	r3, #1
 8005838:	e049      	b.n	80058ce <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005840:	b2db      	uxtb	r3, r3
 8005842:	2b00      	cmp	r3, #0
 8005844:	d106      	bne.n	8005854 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	2200      	movs	r2, #0
 800584a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800584e:	6878      	ldr	r0, [r7, #4]
 8005850:	f000 f841 	bl	80058d6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2202      	movs	r2, #2
 8005858:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	681a      	ldr	r2, [r3, #0]
 8005860:	687b      	ldr	r3, [r7, #4]
 8005862:	3304      	adds	r3, #4
 8005864:	4619      	mov	r1, r3
 8005866:	4610      	mov	r0, r2
 8005868:	f000 f9e8 	bl	8005c3c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	2201      	movs	r2, #1
 8005870:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2201      	movs	r2, #1
 8005878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	2201      	movs	r2, #1
 8005880:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	2201      	movs	r2, #1
 8005888:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2201      	movs	r2, #1
 8005898:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	2201      	movs	r2, #1
 80058a0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80058cc:	2300      	movs	r3, #0
}
 80058ce:	4618      	mov	r0, r3
 80058d0:	3708      	adds	r7, #8
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bd80      	pop	{r7, pc}

080058d6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 80058d6:	b480      	push	{r7}
 80058d8:	b083      	sub	sp, #12
 80058da:	af00      	add	r7, sp, #0
 80058dc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr
	...

080058ec <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b085      	sub	sp, #20
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80058fa:	b2db      	uxtb	r3, r3
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d001      	beq.n	8005904 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005900:	2301      	movs	r3, #1
 8005902:	e054      	b.n	80059ae <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2202      	movs	r2, #2
 8005908:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	68da      	ldr	r2, [r3, #12]
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	f042 0201 	orr.w	r2, r2, #1
 800591a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	681b      	ldr	r3, [r3, #0]
 8005920:	4a26      	ldr	r2, [pc, #152]	; (80059bc <HAL_TIM_Base_Start_IT+0xd0>)
 8005922:	4293      	cmp	r3, r2
 8005924:	d022      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800592e:	d01d      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a22      	ldr	r2, [pc, #136]	; (80059c0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d018      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	4a21      	ldr	r2, [pc, #132]	; (80059c4 <HAL_TIM_Base_Start_IT+0xd8>)
 8005940:	4293      	cmp	r3, r2
 8005942:	d013      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a1f      	ldr	r2, [pc, #124]	; (80059c8 <HAL_TIM_Base_Start_IT+0xdc>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d00e      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a1e      	ldr	r2, [pc, #120]	; (80059cc <HAL_TIM_Base_Start_IT+0xe0>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d009      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a1c      	ldr	r2, [pc, #112]	; (80059d0 <HAL_TIM_Base_Start_IT+0xe4>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d004      	beq.n	800596c <HAL_TIM_Base_Start_IT+0x80>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a1b      	ldr	r2, [pc, #108]	; (80059d4 <HAL_TIM_Base_Start_IT+0xe8>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d115      	bne.n	8005998 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	4b19      	ldr	r3, [pc, #100]	; (80059d8 <HAL_TIM_Base_Start_IT+0xec>)
 8005974:	4013      	ands	r3, r2
 8005976:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005978:	68fb      	ldr	r3, [r7, #12]
 800597a:	2b06      	cmp	r3, #6
 800597c:	d015      	beq.n	80059aa <HAL_TIM_Base_Start_IT+0xbe>
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005984:	d011      	beq.n	80059aa <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	681b      	ldr	r3, [r3, #0]
 800598a:	681a      	ldr	r2, [r3, #0]
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	681b      	ldr	r3, [r3, #0]
 8005990:	f042 0201 	orr.w	r2, r2, #1
 8005994:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005996:	e008      	b.n	80059aa <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	681a      	ldr	r2, [r3, #0]
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	f042 0201 	orr.w	r2, r2, #1
 80059a6:	601a      	str	r2, [r3, #0]
 80059a8:	e000      	b.n	80059ac <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059aa:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80059ac:	2300      	movs	r3, #0
}
 80059ae:	4618      	mov	r0, r3
 80059b0:	3714      	adds	r7, #20
 80059b2:	46bd      	mov	sp, r7
 80059b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b8:	4770      	bx	lr
 80059ba:	bf00      	nop
 80059bc:	40010000 	.word	0x40010000
 80059c0:	40000400 	.word	0x40000400
 80059c4:	40000800 	.word	0x40000800
 80059c8:	40000c00 	.word	0x40000c00
 80059cc:	40010400 	.word	0x40010400
 80059d0:	40001800 	.word	0x40001800
 80059d4:	40014000 	.word	0x40014000
 80059d8:	00010007 	.word	0x00010007

080059dc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059e4:	687b      	ldr	r3, [r7, #4]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	68db      	ldr	r3, [r3, #12]
 80059ea:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	691b      	ldr	r3, [r3, #16]
 80059f2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f003 0302 	and.w	r3, r3, #2
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d020      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059fe:	68fb      	ldr	r3, [r7, #12]
 8005a00:	f003 0302 	and.w	r3, r3, #2
 8005a04:	2b00      	cmp	r3, #0
 8005a06:	d01b      	beq.n	8005a40 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a08:	687b      	ldr	r3, [r7, #4]
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f06f 0202 	mvn.w	r2, #2
 8005a10:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2201      	movs	r2, #1
 8005a16:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	699b      	ldr	r3, [r3, #24]
 8005a1e:	f003 0303 	and.w	r3, r3, #3
 8005a22:	2b00      	cmp	r3, #0
 8005a24:	d003      	beq.n	8005a2e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f8e9 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005a2c:	e005      	b.n	8005a3a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2e:	6878      	ldr	r0, [r7, #4]
 8005a30:	f000 f8db 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a34:	6878      	ldr	r0, [r7, #4]
 8005a36:	f000 f8ec 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	2200      	movs	r2, #0
 8005a3e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a40:	68bb      	ldr	r3, [r7, #8]
 8005a42:	f003 0304 	and.w	r3, r3, #4
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d020      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	f003 0304 	and.w	r3, r3, #4
 8005a50:	2b00      	cmp	r3, #0
 8005a52:	d01b      	beq.n	8005a8c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f06f 0204 	mvn.w	r2, #4
 8005a5c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2202      	movs	r2, #2
 8005a62:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	699b      	ldr	r3, [r3, #24]
 8005a6a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d003      	beq.n	8005a7a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 f8c3 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005a78:	e005      	b.n	8005a86 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a7a:	6878      	ldr	r0, [r7, #4]
 8005a7c:	f000 f8b5 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a80:	6878      	ldr	r0, [r7, #4]
 8005a82:	f000 f8c6 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	2200      	movs	r2, #0
 8005a8a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a8c:	68bb      	ldr	r3, [r7, #8]
 8005a8e:	f003 0308 	and.w	r3, r3, #8
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d020      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	f003 0308 	and.w	r3, r3, #8
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d01b      	beq.n	8005ad8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f06f 0208 	mvn.w	r2, #8
 8005aa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	2204      	movs	r2, #4
 8005aae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	69db      	ldr	r3, [r3, #28]
 8005ab6:	f003 0303 	and.w	r3, r3, #3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d003      	beq.n	8005ac6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f89d 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005ac4:	e005      	b.n	8005ad2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac6:	6878      	ldr	r0, [r7, #4]
 8005ac8:	f000 f88f 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005acc:	6878      	ldr	r0, [r7, #4]
 8005ace:	f000 f8a0 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	2200      	movs	r2, #0
 8005ad6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ad8:	68bb      	ldr	r3, [r7, #8]
 8005ada:	f003 0310 	and.w	r3, r3, #16
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	d020      	beq.n	8005b24 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ae2:	68fb      	ldr	r3, [r7, #12]
 8005ae4:	f003 0310 	and.w	r3, r3, #16
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d01b      	beq.n	8005b24 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	f06f 0210 	mvn.w	r2, #16
 8005af4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	2208      	movs	r2, #8
 8005afa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	69db      	ldr	r3, [r3, #28]
 8005b02:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	d003      	beq.n	8005b12 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 f877 	bl	8005bfe <HAL_TIM_IC_CaptureCallback>
 8005b10:	e005      	b.n	8005b1e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f000 f869 	bl	8005bea <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b18:	6878      	ldr	r0, [r7, #4]
 8005b1a:	f000 f87a 	bl	8005c12 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2200      	movs	r2, #0
 8005b22:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b24:	68bb      	ldr	r3, [r7, #8]
 8005b26:	f003 0301 	and.w	r3, r3, #1
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d00c      	beq.n	8005b48 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	f003 0301 	and.w	r3, r3, #1
 8005b34:	2b00      	cmp	r3, #0
 8005b36:	d007      	beq.n	8005b48 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	f06f 0201 	mvn.w	r2, #1
 8005b40:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b42:	6878      	ldr	r0, [r7, #4]
 8005b44:	f7fb fbc8 	bl	80012d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b48:	68bb      	ldr	r3, [r7, #8]
 8005b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b4e:	2b00      	cmp	r3, #0
 8005b50:	d104      	bne.n	8005b5c <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d00c      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b5c:	68fb      	ldr	r3, [r7, #12]
 8005b5e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b62:	2b00      	cmp	r3, #0
 8005b64:	d007      	beq.n	8005b76 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	f46f 5202 	mvn.w	r2, #8320	; 0x2080
 8005b6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b70:	6878      	ldr	r0, [r7, #4]
 8005b72:	f000 f913 	bl	8005d9c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b76:	68bb      	ldr	r3, [r7, #8]
 8005b78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d00c      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b86:	2b00      	cmp	r3, #0
 8005b88:	d007      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b8a:	687b      	ldr	r3, [r7, #4]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8005b92:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b94:	6878      	ldr	r0, [r7, #4]
 8005b96:	f000 f90b 	bl	8005db0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b9a:	68bb      	ldr	r3, [r7, #8]
 8005b9c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d00c      	beq.n	8005bbe <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d007      	beq.n	8005bbe <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005bb6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb8:	6878      	ldr	r0, [r7, #4]
 8005bba:	f000 f834 	bl	8005c26 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005bbe:	68bb      	ldr	r3, [r7, #8]
 8005bc0:	f003 0320 	and.w	r3, r3, #32
 8005bc4:	2b00      	cmp	r3, #0
 8005bc6:	d00c      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	f003 0320 	and.w	r3, r3, #32
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d007      	beq.n	8005be2 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	681b      	ldr	r3, [r3, #0]
 8005bd6:	f06f 0220 	mvn.w	r2, #32
 8005bda:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bdc:	6878      	ldr	r0, [r7, #4]
 8005bde:	f000 f8d3 	bl	8005d88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005be2:	bf00      	nop
 8005be4:	3710      	adds	r7, #16
 8005be6:	46bd      	mov	sp, r7
 8005be8:	bd80      	pop	{r7, pc}

08005bea <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005bea:	b480      	push	{r7}
 8005bec:	b083      	sub	sp, #12
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005bf2:	bf00      	nop
 8005bf4:	370c      	adds	r7, #12
 8005bf6:	46bd      	mov	sp, r7
 8005bf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bfc:	4770      	bx	lr

08005bfe <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005bfe:	b480      	push	{r7}
 8005c00:	b083      	sub	sp, #12
 8005c02:	af00      	add	r7, sp, #0
 8005c04:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005c06:	bf00      	nop
 8005c08:	370c      	adds	r7, #12
 8005c0a:	46bd      	mov	sp, r7
 8005c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c10:	4770      	bx	lr

08005c12 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005c12:	b480      	push	{r7}
 8005c14:	b083      	sub	sp, #12
 8005c16:	af00      	add	r7, sp, #0
 8005c18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005c1a:	bf00      	nop
 8005c1c:	370c      	adds	r7, #12
 8005c1e:	46bd      	mov	sp, r7
 8005c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c24:	4770      	bx	lr

08005c26 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005c26:	b480      	push	{r7}
 8005c28:	b083      	sub	sp, #12
 8005c2a:	af00      	add	r7, sp, #0
 8005c2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005c2e:	bf00      	nop
 8005c30:	370c      	adds	r7, #12
 8005c32:	46bd      	mov	sp, r7
 8005c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c38:	4770      	bx	lr
	...

08005c3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005c3c:	b480      	push	{r7}
 8005c3e:	b085      	sub	sp, #20
 8005c40:	af00      	add	r7, sp, #0
 8005c42:	6078      	str	r0, [r7, #4]
 8005c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	4a46      	ldr	r2, [pc, #280]	; (8005d68 <TIM_Base_SetConfig+0x12c>)
 8005c50:	4293      	cmp	r3, r2
 8005c52:	d013      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c5a:	d00f      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	4a43      	ldr	r2, [pc, #268]	; (8005d6c <TIM_Base_SetConfig+0x130>)
 8005c60:	4293      	cmp	r3, r2
 8005c62:	d00b      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	4a42      	ldr	r2, [pc, #264]	; (8005d70 <TIM_Base_SetConfig+0x134>)
 8005c68:	4293      	cmp	r3, r2
 8005c6a:	d007      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c6c:	687b      	ldr	r3, [r7, #4]
 8005c6e:	4a41      	ldr	r2, [pc, #260]	; (8005d74 <TIM_Base_SetConfig+0x138>)
 8005c70:	4293      	cmp	r3, r2
 8005c72:	d003      	beq.n	8005c7c <TIM_Base_SetConfig+0x40>
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	4a40      	ldr	r2, [pc, #256]	; (8005d78 <TIM_Base_SetConfig+0x13c>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d108      	bne.n	8005c8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005c7c:	68fb      	ldr	r3, [r7, #12]
 8005c7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005c84:	683b      	ldr	r3, [r7, #0]
 8005c86:	685b      	ldr	r3, [r3, #4]
 8005c88:	68fa      	ldr	r2, [r7, #12]
 8005c8a:	4313      	orrs	r3, r2
 8005c8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	4a35      	ldr	r2, [pc, #212]	; (8005d68 <TIM_Base_SetConfig+0x12c>)
 8005c92:	4293      	cmp	r3, r2
 8005c94:	d01f      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005c9c:	d01b      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4a32      	ldr	r2, [pc, #200]	; (8005d6c <TIM_Base_SetConfig+0x130>)
 8005ca2:	4293      	cmp	r3, r2
 8005ca4:	d017      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	4a31      	ldr	r2, [pc, #196]	; (8005d70 <TIM_Base_SetConfig+0x134>)
 8005caa:	4293      	cmp	r3, r2
 8005cac:	d013      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	4a30      	ldr	r2, [pc, #192]	; (8005d74 <TIM_Base_SetConfig+0x138>)
 8005cb2:	4293      	cmp	r3, r2
 8005cb4:	d00f      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005cb6:	687b      	ldr	r3, [r7, #4]
 8005cb8:	4a2f      	ldr	r2, [pc, #188]	; (8005d78 <TIM_Base_SetConfig+0x13c>)
 8005cba:	4293      	cmp	r3, r2
 8005cbc:	d00b      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	4a2e      	ldr	r2, [pc, #184]	; (8005d7c <TIM_Base_SetConfig+0x140>)
 8005cc2:	4293      	cmp	r3, r2
 8005cc4:	d007      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	4a2d      	ldr	r2, [pc, #180]	; (8005d80 <TIM_Base_SetConfig+0x144>)
 8005cca:	4293      	cmp	r3, r2
 8005ccc:	d003      	beq.n	8005cd6 <TIM_Base_SetConfig+0x9a>
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	4a2c      	ldr	r2, [pc, #176]	; (8005d84 <TIM_Base_SetConfig+0x148>)
 8005cd2:	4293      	cmp	r3, r2
 8005cd4:	d108      	bne.n	8005ce8 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005cdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005cde:	683b      	ldr	r3, [r7, #0]
 8005ce0:	68db      	ldr	r3, [r3, #12]
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005cee:	683b      	ldr	r3, [r7, #0]
 8005cf0:	695b      	ldr	r3, [r3, #20]
 8005cf2:	4313      	orrs	r3, r2
 8005cf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	68fa      	ldr	r2, [r7, #12]
 8005cfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	689a      	ldr	r2, [r3, #8]
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005d04:	683b      	ldr	r3, [r7, #0]
 8005d06:	681a      	ldr	r2, [r3, #0]
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005d0c:	687b      	ldr	r3, [r7, #4]
 8005d0e:	4a16      	ldr	r2, [pc, #88]	; (8005d68 <TIM_Base_SetConfig+0x12c>)
 8005d10:	4293      	cmp	r3, r2
 8005d12:	d00f      	beq.n	8005d34 <TIM_Base_SetConfig+0xf8>
 8005d14:	687b      	ldr	r3, [r7, #4]
 8005d16:	4a18      	ldr	r2, [pc, #96]	; (8005d78 <TIM_Base_SetConfig+0x13c>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d00b      	beq.n	8005d34 <TIM_Base_SetConfig+0xf8>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	4a17      	ldr	r2, [pc, #92]	; (8005d7c <TIM_Base_SetConfig+0x140>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d007      	beq.n	8005d34 <TIM_Base_SetConfig+0xf8>
 8005d24:	687b      	ldr	r3, [r7, #4]
 8005d26:	4a16      	ldr	r2, [pc, #88]	; (8005d80 <TIM_Base_SetConfig+0x144>)
 8005d28:	4293      	cmp	r3, r2
 8005d2a:	d003      	beq.n	8005d34 <TIM_Base_SetConfig+0xf8>
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	4a15      	ldr	r2, [pc, #84]	; (8005d84 <TIM_Base_SetConfig+0x148>)
 8005d30:	4293      	cmp	r3, r2
 8005d32:	d103      	bne.n	8005d3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	691a      	ldr	r2, [r3, #16]
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	2201      	movs	r2, #1
 8005d40:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	691b      	ldr	r3, [r3, #16]
 8005d46:	f003 0301 	and.w	r3, r3, #1
 8005d4a:	2b01      	cmp	r3, #1
 8005d4c:	d105      	bne.n	8005d5a <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	691b      	ldr	r3, [r3, #16]
 8005d52:	f023 0201 	bic.w	r2, r3, #1
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	611a      	str	r2, [r3, #16]
  }
}
 8005d5a:	bf00      	nop
 8005d5c:	3714      	adds	r7, #20
 8005d5e:	46bd      	mov	sp, r7
 8005d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d64:	4770      	bx	lr
 8005d66:	bf00      	nop
 8005d68:	40010000 	.word	0x40010000
 8005d6c:	40000400 	.word	0x40000400
 8005d70:	40000800 	.word	0x40000800
 8005d74:	40000c00 	.word	0x40000c00
 8005d78:	40010400 	.word	0x40010400
 8005d7c:	40014000 	.word	0x40014000
 8005d80:	40014400 	.word	0x40014400
 8005d84:	40014800 	.word	0x40014800

08005d88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d88:	b480      	push	{r7}
 8005d8a:	b083      	sub	sp, #12
 8005d8c:	af00      	add	r7, sp, #0
 8005d8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d90:	bf00      	nop
 8005d92:	370c      	adds	r7, #12
 8005d94:	46bd      	mov	sp, r7
 8005d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9a:	4770      	bx	lr

08005d9c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d9c:	b480      	push	{r7}
 8005d9e:	b083      	sub	sp, #12
 8005da0:	af00      	add	r7, sp, #0
 8005da2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005da4:	bf00      	nop
 8005da6:	370c      	adds	r7, #12
 8005da8:	46bd      	mov	sp, r7
 8005daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dae:	4770      	bx	lr

08005db0 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005db0:	b480      	push	{r7}
 8005db2:	b083      	sub	sp, #12
 8005db4:	af00      	add	r7, sp, #0
 8005db6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8005db8:	bf00      	nop
 8005dba:	370c      	adds	r7, #12
 8005dbc:	46bd      	mov	sp, r7
 8005dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dc2:	4770      	bx	lr

08005dc4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005dc4:	b580      	push	{r7, lr}
 8005dc6:	b082      	sub	sp, #8
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d101      	bne.n	8005dd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005dd2:	2301      	movs	r3, #1
 8005dd4:	e042      	b.n	8005e5c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005ddc:	2b00      	cmp	r3, #0
 8005dde:	d106      	bne.n	8005dee <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005de8:	6878      	ldr	r0, [r7, #4]
 8005dea:	f7fb fb15 	bl	8001418 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	2224      	movs	r2, #36	; 0x24
 8005df2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	681a      	ldr	r2, [r3, #0]
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	f022 0201 	bic.w	r2, r2, #1
 8005e04:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d002      	beq.n	8005e14 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f000 fd90 	bl	8006934 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005e14:	6878      	ldr	r0, [r7, #4]
 8005e16:	f000 f825 	bl	8005e64 <UART_SetConfig>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	2b01      	cmp	r3, #1
 8005e1e:	d101      	bne.n	8005e24 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005e20:	2301      	movs	r3, #1
 8005e22:	e01b      	b.n	8005e5c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005e24:	687b      	ldr	r3, [r7, #4]
 8005e26:	681b      	ldr	r3, [r3, #0]
 8005e28:	685a      	ldr	r2, [r3, #4]
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005e32:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	689a      	ldr	r2, [r3, #8]
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005e42:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	681a      	ldr	r2, [r3, #0]
 8005e4a:	687b      	ldr	r3, [r7, #4]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f042 0201 	orr.w	r2, r2, #1
 8005e52:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005e54:	6878      	ldr	r0, [r7, #4]
 8005e56:	f000 fe0f 	bl	8006a78 <UART_CheckIdleState>
 8005e5a:	4603      	mov	r3, r0
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	3708      	adds	r7, #8
 8005e60:	46bd      	mov	sp, r7
 8005e62:	bd80      	pop	{r7, pc}

08005e64 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005e64:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005e68:	b092      	sub	sp, #72	; 0x48
 8005e6a:	af00      	add	r7, sp, #0
 8005e6c:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005e6e:	2300      	movs	r3, #0
 8005e70:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005e74:	697b      	ldr	r3, [r7, #20]
 8005e76:	689a      	ldr	r2, [r3, #8]
 8005e78:	697b      	ldr	r3, [r7, #20]
 8005e7a:	691b      	ldr	r3, [r3, #16]
 8005e7c:	431a      	orrs	r2, r3
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	695b      	ldr	r3, [r3, #20]
 8005e82:	431a      	orrs	r2, r3
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	69db      	ldr	r3, [r3, #28]
 8005e88:	4313      	orrs	r3, r2
 8005e8a:	647b      	str	r3, [r7, #68]	; 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	4bbe      	ldr	r3, [pc, #760]	; (800618c <UART_SetConfig+0x328>)
 8005e94:	4013      	ands	r3, r2
 8005e96:	697a      	ldr	r2, [r7, #20]
 8005e98:	6812      	ldr	r2, [r2, #0]
 8005e9a:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005e9c:	430b      	orrs	r3, r1
 8005e9e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	685b      	ldr	r3, [r3, #4]
 8005ea6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	68da      	ldr	r2, [r3, #12]
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	430a      	orrs	r2, r1
 8005eb4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	647b      	str	r3, [r7, #68]	; 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005ebc:	697b      	ldr	r3, [r7, #20]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	4ab3      	ldr	r2, [pc, #716]	; (8006190 <UART_SetConfig+0x32c>)
 8005ec2:	4293      	cmp	r3, r2
 8005ec4:	d004      	beq.n	8005ed0 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8005ec6:	697b      	ldr	r3, [r7, #20]
 8005ec8:	6a1b      	ldr	r3, [r3, #32]
 8005eca:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005ecc:	4313      	orrs	r3, r2
 8005ece:	647b      	str	r3, [r7, #68]	; 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005ed0:	697b      	ldr	r3, [r7, #20]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	4baf      	ldr	r3, [pc, #700]	; (8006194 <UART_SetConfig+0x330>)
 8005ed8:	4013      	ands	r3, r2
 8005eda:	697a      	ldr	r2, [r7, #20]
 8005edc:	6812      	ldr	r2, [r2, #0]
 8005ede:	6c79      	ldr	r1, [r7, #68]	; 0x44
 8005ee0:	430b      	orrs	r3, r1
 8005ee2:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005ee4:	697b      	ldr	r3, [r7, #20]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005eea:	f023 010f 	bic.w	r1, r3, #15
 8005eee:	697b      	ldr	r3, [r7, #20]
 8005ef0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	430a      	orrs	r2, r1
 8005ef8:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005efa:	697b      	ldr	r3, [r7, #20]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	4aa6      	ldr	r2, [pc, #664]	; (8006198 <UART_SetConfig+0x334>)
 8005f00:	4293      	cmp	r3, r2
 8005f02:	d177      	bne.n	8005ff4 <UART_SetConfig+0x190>
 8005f04:	4ba5      	ldr	r3, [pc, #660]	; (800619c <UART_SetConfig+0x338>)
 8005f06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005f08:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005f0c:	2b28      	cmp	r3, #40	; 0x28
 8005f0e:	d86d      	bhi.n	8005fec <UART_SetConfig+0x188>
 8005f10:	a201      	add	r2, pc, #4	; (adr r2, 8005f18 <UART_SetConfig+0xb4>)
 8005f12:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005f16:	bf00      	nop
 8005f18:	08005fbd 	.word	0x08005fbd
 8005f1c:	08005fed 	.word	0x08005fed
 8005f20:	08005fed 	.word	0x08005fed
 8005f24:	08005fed 	.word	0x08005fed
 8005f28:	08005fed 	.word	0x08005fed
 8005f2c:	08005fed 	.word	0x08005fed
 8005f30:	08005fed 	.word	0x08005fed
 8005f34:	08005fed 	.word	0x08005fed
 8005f38:	08005fc5 	.word	0x08005fc5
 8005f3c:	08005fed 	.word	0x08005fed
 8005f40:	08005fed 	.word	0x08005fed
 8005f44:	08005fed 	.word	0x08005fed
 8005f48:	08005fed 	.word	0x08005fed
 8005f4c:	08005fed 	.word	0x08005fed
 8005f50:	08005fed 	.word	0x08005fed
 8005f54:	08005fed 	.word	0x08005fed
 8005f58:	08005fcd 	.word	0x08005fcd
 8005f5c:	08005fed 	.word	0x08005fed
 8005f60:	08005fed 	.word	0x08005fed
 8005f64:	08005fed 	.word	0x08005fed
 8005f68:	08005fed 	.word	0x08005fed
 8005f6c:	08005fed 	.word	0x08005fed
 8005f70:	08005fed 	.word	0x08005fed
 8005f74:	08005fed 	.word	0x08005fed
 8005f78:	08005fd5 	.word	0x08005fd5
 8005f7c:	08005fed 	.word	0x08005fed
 8005f80:	08005fed 	.word	0x08005fed
 8005f84:	08005fed 	.word	0x08005fed
 8005f88:	08005fed 	.word	0x08005fed
 8005f8c:	08005fed 	.word	0x08005fed
 8005f90:	08005fed 	.word	0x08005fed
 8005f94:	08005fed 	.word	0x08005fed
 8005f98:	08005fdd 	.word	0x08005fdd
 8005f9c:	08005fed 	.word	0x08005fed
 8005fa0:	08005fed 	.word	0x08005fed
 8005fa4:	08005fed 	.word	0x08005fed
 8005fa8:	08005fed 	.word	0x08005fed
 8005fac:	08005fed 	.word	0x08005fed
 8005fb0:	08005fed 	.word	0x08005fed
 8005fb4:	08005fed 	.word	0x08005fed
 8005fb8:	08005fe5 	.word	0x08005fe5
 8005fbc:	2301      	movs	r3, #1
 8005fbe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fc2:	e222      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fc4:	2304      	movs	r3, #4
 8005fc6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fca:	e21e      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fcc:	2308      	movs	r3, #8
 8005fce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fd2:	e21a      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fd4:	2310      	movs	r3, #16
 8005fd6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fda:	e216      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fdc:	2320      	movs	r3, #32
 8005fde:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fe2:	e212      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fe4:	2340      	movs	r3, #64	; 0x40
 8005fe6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005fea:	e20e      	b.n	800640a <UART_SetConfig+0x5a6>
 8005fec:	2380      	movs	r3, #128	; 0x80
 8005fee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8005ff2:	e20a      	b.n	800640a <UART_SetConfig+0x5a6>
 8005ff4:	697b      	ldr	r3, [r7, #20]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	4a69      	ldr	r2, [pc, #420]	; (80061a0 <UART_SetConfig+0x33c>)
 8005ffa:	4293      	cmp	r3, r2
 8005ffc:	d130      	bne.n	8006060 <UART_SetConfig+0x1fc>
 8005ffe:	4b67      	ldr	r3, [pc, #412]	; (800619c <UART_SetConfig+0x338>)
 8006000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006002:	f003 0307 	and.w	r3, r3, #7
 8006006:	2b05      	cmp	r3, #5
 8006008:	d826      	bhi.n	8006058 <UART_SetConfig+0x1f4>
 800600a:	a201      	add	r2, pc, #4	; (adr r2, 8006010 <UART_SetConfig+0x1ac>)
 800600c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006010:	08006029 	.word	0x08006029
 8006014:	08006031 	.word	0x08006031
 8006018:	08006039 	.word	0x08006039
 800601c:	08006041 	.word	0x08006041
 8006020:	08006049 	.word	0x08006049
 8006024:	08006051 	.word	0x08006051
 8006028:	2300      	movs	r3, #0
 800602a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800602e:	e1ec      	b.n	800640a <UART_SetConfig+0x5a6>
 8006030:	2304      	movs	r3, #4
 8006032:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006036:	e1e8      	b.n	800640a <UART_SetConfig+0x5a6>
 8006038:	2308      	movs	r3, #8
 800603a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800603e:	e1e4      	b.n	800640a <UART_SetConfig+0x5a6>
 8006040:	2310      	movs	r3, #16
 8006042:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006046:	e1e0      	b.n	800640a <UART_SetConfig+0x5a6>
 8006048:	2320      	movs	r3, #32
 800604a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800604e:	e1dc      	b.n	800640a <UART_SetConfig+0x5a6>
 8006050:	2340      	movs	r3, #64	; 0x40
 8006052:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006056:	e1d8      	b.n	800640a <UART_SetConfig+0x5a6>
 8006058:	2380      	movs	r3, #128	; 0x80
 800605a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800605e:	e1d4      	b.n	800640a <UART_SetConfig+0x5a6>
 8006060:	697b      	ldr	r3, [r7, #20]
 8006062:	681b      	ldr	r3, [r3, #0]
 8006064:	4a4f      	ldr	r2, [pc, #316]	; (80061a4 <UART_SetConfig+0x340>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d130      	bne.n	80060cc <UART_SetConfig+0x268>
 800606a:	4b4c      	ldr	r3, [pc, #304]	; (800619c <UART_SetConfig+0x338>)
 800606c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800606e:	f003 0307 	and.w	r3, r3, #7
 8006072:	2b05      	cmp	r3, #5
 8006074:	d826      	bhi.n	80060c4 <UART_SetConfig+0x260>
 8006076:	a201      	add	r2, pc, #4	; (adr r2, 800607c <UART_SetConfig+0x218>)
 8006078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607c:	08006095 	.word	0x08006095
 8006080:	0800609d 	.word	0x0800609d
 8006084:	080060a5 	.word	0x080060a5
 8006088:	080060ad 	.word	0x080060ad
 800608c:	080060b5 	.word	0x080060b5
 8006090:	080060bd 	.word	0x080060bd
 8006094:	2300      	movs	r3, #0
 8006096:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800609a:	e1b6      	b.n	800640a <UART_SetConfig+0x5a6>
 800609c:	2304      	movs	r3, #4
 800609e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060a2:	e1b2      	b.n	800640a <UART_SetConfig+0x5a6>
 80060a4:	2308      	movs	r3, #8
 80060a6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060aa:	e1ae      	b.n	800640a <UART_SetConfig+0x5a6>
 80060ac:	2310      	movs	r3, #16
 80060ae:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060b2:	e1aa      	b.n	800640a <UART_SetConfig+0x5a6>
 80060b4:	2320      	movs	r3, #32
 80060b6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060ba:	e1a6      	b.n	800640a <UART_SetConfig+0x5a6>
 80060bc:	2340      	movs	r3, #64	; 0x40
 80060be:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060c2:	e1a2      	b.n	800640a <UART_SetConfig+0x5a6>
 80060c4:	2380      	movs	r3, #128	; 0x80
 80060c6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80060ca:	e19e      	b.n	800640a <UART_SetConfig+0x5a6>
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4a35      	ldr	r2, [pc, #212]	; (80061a8 <UART_SetConfig+0x344>)
 80060d2:	4293      	cmp	r3, r2
 80060d4:	d130      	bne.n	8006138 <UART_SetConfig+0x2d4>
 80060d6:	4b31      	ldr	r3, [pc, #196]	; (800619c <UART_SetConfig+0x338>)
 80060d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80060da:	f003 0307 	and.w	r3, r3, #7
 80060de:	2b05      	cmp	r3, #5
 80060e0:	d826      	bhi.n	8006130 <UART_SetConfig+0x2cc>
 80060e2:	a201      	add	r2, pc, #4	; (adr r2, 80060e8 <UART_SetConfig+0x284>)
 80060e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060e8:	08006101 	.word	0x08006101
 80060ec:	08006109 	.word	0x08006109
 80060f0:	08006111 	.word	0x08006111
 80060f4:	08006119 	.word	0x08006119
 80060f8:	08006121 	.word	0x08006121
 80060fc:	08006129 	.word	0x08006129
 8006100:	2300      	movs	r3, #0
 8006102:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006106:	e180      	b.n	800640a <UART_SetConfig+0x5a6>
 8006108:	2304      	movs	r3, #4
 800610a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800610e:	e17c      	b.n	800640a <UART_SetConfig+0x5a6>
 8006110:	2308      	movs	r3, #8
 8006112:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006116:	e178      	b.n	800640a <UART_SetConfig+0x5a6>
 8006118:	2310      	movs	r3, #16
 800611a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800611e:	e174      	b.n	800640a <UART_SetConfig+0x5a6>
 8006120:	2320      	movs	r3, #32
 8006122:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006126:	e170      	b.n	800640a <UART_SetConfig+0x5a6>
 8006128:	2340      	movs	r3, #64	; 0x40
 800612a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800612e:	e16c      	b.n	800640a <UART_SetConfig+0x5a6>
 8006130:	2380      	movs	r3, #128	; 0x80
 8006132:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006136:	e168      	b.n	800640a <UART_SetConfig+0x5a6>
 8006138:	697b      	ldr	r3, [r7, #20]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4a1b      	ldr	r2, [pc, #108]	; (80061ac <UART_SetConfig+0x348>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d142      	bne.n	80061c8 <UART_SetConfig+0x364>
 8006142:	4b16      	ldr	r3, [pc, #88]	; (800619c <UART_SetConfig+0x338>)
 8006144:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006146:	f003 0307 	and.w	r3, r3, #7
 800614a:	2b05      	cmp	r3, #5
 800614c:	d838      	bhi.n	80061c0 <UART_SetConfig+0x35c>
 800614e:	a201      	add	r2, pc, #4	; (adr r2, 8006154 <UART_SetConfig+0x2f0>)
 8006150:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006154:	0800616d 	.word	0x0800616d
 8006158:	08006175 	.word	0x08006175
 800615c:	0800617d 	.word	0x0800617d
 8006160:	08006185 	.word	0x08006185
 8006164:	080061b1 	.word	0x080061b1
 8006168:	080061b9 	.word	0x080061b9
 800616c:	2300      	movs	r3, #0
 800616e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006172:	e14a      	b.n	800640a <UART_SetConfig+0x5a6>
 8006174:	2304      	movs	r3, #4
 8006176:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800617a:	e146      	b.n	800640a <UART_SetConfig+0x5a6>
 800617c:	2308      	movs	r3, #8
 800617e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006182:	e142      	b.n	800640a <UART_SetConfig+0x5a6>
 8006184:	2310      	movs	r3, #16
 8006186:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800618a:	e13e      	b.n	800640a <UART_SetConfig+0x5a6>
 800618c:	cfff69f3 	.word	0xcfff69f3
 8006190:	58000c00 	.word	0x58000c00
 8006194:	11fff4ff 	.word	0x11fff4ff
 8006198:	40011000 	.word	0x40011000
 800619c:	58024400 	.word	0x58024400
 80061a0:	40004400 	.word	0x40004400
 80061a4:	40004800 	.word	0x40004800
 80061a8:	40004c00 	.word	0x40004c00
 80061ac:	40005000 	.word	0x40005000
 80061b0:	2320      	movs	r3, #32
 80061b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80061b6:	e128      	b.n	800640a <UART_SetConfig+0x5a6>
 80061b8:	2340      	movs	r3, #64	; 0x40
 80061ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80061be:	e124      	b.n	800640a <UART_SetConfig+0x5a6>
 80061c0:	2380      	movs	r3, #128	; 0x80
 80061c2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80061c6:	e120      	b.n	800640a <UART_SetConfig+0x5a6>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	4acb      	ldr	r2, [pc, #812]	; (80064fc <UART_SetConfig+0x698>)
 80061ce:	4293      	cmp	r3, r2
 80061d0:	d176      	bne.n	80062c0 <UART_SetConfig+0x45c>
 80061d2:	4bcb      	ldr	r3, [pc, #812]	; (8006500 <UART_SetConfig+0x69c>)
 80061d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80061d6:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80061da:	2b28      	cmp	r3, #40	; 0x28
 80061dc:	d86c      	bhi.n	80062b8 <UART_SetConfig+0x454>
 80061de:	a201      	add	r2, pc, #4	; (adr r2, 80061e4 <UART_SetConfig+0x380>)
 80061e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061e4:	08006289 	.word	0x08006289
 80061e8:	080062b9 	.word	0x080062b9
 80061ec:	080062b9 	.word	0x080062b9
 80061f0:	080062b9 	.word	0x080062b9
 80061f4:	080062b9 	.word	0x080062b9
 80061f8:	080062b9 	.word	0x080062b9
 80061fc:	080062b9 	.word	0x080062b9
 8006200:	080062b9 	.word	0x080062b9
 8006204:	08006291 	.word	0x08006291
 8006208:	080062b9 	.word	0x080062b9
 800620c:	080062b9 	.word	0x080062b9
 8006210:	080062b9 	.word	0x080062b9
 8006214:	080062b9 	.word	0x080062b9
 8006218:	080062b9 	.word	0x080062b9
 800621c:	080062b9 	.word	0x080062b9
 8006220:	080062b9 	.word	0x080062b9
 8006224:	08006299 	.word	0x08006299
 8006228:	080062b9 	.word	0x080062b9
 800622c:	080062b9 	.word	0x080062b9
 8006230:	080062b9 	.word	0x080062b9
 8006234:	080062b9 	.word	0x080062b9
 8006238:	080062b9 	.word	0x080062b9
 800623c:	080062b9 	.word	0x080062b9
 8006240:	080062b9 	.word	0x080062b9
 8006244:	080062a1 	.word	0x080062a1
 8006248:	080062b9 	.word	0x080062b9
 800624c:	080062b9 	.word	0x080062b9
 8006250:	080062b9 	.word	0x080062b9
 8006254:	080062b9 	.word	0x080062b9
 8006258:	080062b9 	.word	0x080062b9
 800625c:	080062b9 	.word	0x080062b9
 8006260:	080062b9 	.word	0x080062b9
 8006264:	080062a9 	.word	0x080062a9
 8006268:	080062b9 	.word	0x080062b9
 800626c:	080062b9 	.word	0x080062b9
 8006270:	080062b9 	.word	0x080062b9
 8006274:	080062b9 	.word	0x080062b9
 8006278:	080062b9 	.word	0x080062b9
 800627c:	080062b9 	.word	0x080062b9
 8006280:	080062b9 	.word	0x080062b9
 8006284:	080062b1 	.word	0x080062b1
 8006288:	2301      	movs	r3, #1
 800628a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800628e:	e0bc      	b.n	800640a <UART_SetConfig+0x5a6>
 8006290:	2304      	movs	r3, #4
 8006292:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006296:	e0b8      	b.n	800640a <UART_SetConfig+0x5a6>
 8006298:	2308      	movs	r3, #8
 800629a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800629e:	e0b4      	b.n	800640a <UART_SetConfig+0x5a6>
 80062a0:	2310      	movs	r3, #16
 80062a2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80062a6:	e0b0      	b.n	800640a <UART_SetConfig+0x5a6>
 80062a8:	2320      	movs	r3, #32
 80062aa:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80062ae:	e0ac      	b.n	800640a <UART_SetConfig+0x5a6>
 80062b0:	2340      	movs	r3, #64	; 0x40
 80062b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80062b6:	e0a8      	b.n	800640a <UART_SetConfig+0x5a6>
 80062b8:	2380      	movs	r3, #128	; 0x80
 80062ba:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80062be:	e0a4      	b.n	800640a <UART_SetConfig+0x5a6>
 80062c0:	697b      	ldr	r3, [r7, #20]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	4a8f      	ldr	r2, [pc, #572]	; (8006504 <UART_SetConfig+0x6a0>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d130      	bne.n	800632c <UART_SetConfig+0x4c8>
 80062ca:	4b8d      	ldr	r3, [pc, #564]	; (8006500 <UART_SetConfig+0x69c>)
 80062cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80062ce:	f003 0307 	and.w	r3, r3, #7
 80062d2:	2b05      	cmp	r3, #5
 80062d4:	d826      	bhi.n	8006324 <UART_SetConfig+0x4c0>
 80062d6:	a201      	add	r2, pc, #4	; (adr r2, 80062dc <UART_SetConfig+0x478>)
 80062d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80062dc:	080062f5 	.word	0x080062f5
 80062e0:	080062fd 	.word	0x080062fd
 80062e4:	08006305 	.word	0x08006305
 80062e8:	0800630d 	.word	0x0800630d
 80062ec:	08006315 	.word	0x08006315
 80062f0:	0800631d 	.word	0x0800631d
 80062f4:	2300      	movs	r3, #0
 80062f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80062fa:	e086      	b.n	800640a <UART_SetConfig+0x5a6>
 80062fc:	2304      	movs	r3, #4
 80062fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006302:	e082      	b.n	800640a <UART_SetConfig+0x5a6>
 8006304:	2308      	movs	r3, #8
 8006306:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800630a:	e07e      	b.n	800640a <UART_SetConfig+0x5a6>
 800630c:	2310      	movs	r3, #16
 800630e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006312:	e07a      	b.n	800640a <UART_SetConfig+0x5a6>
 8006314:	2320      	movs	r3, #32
 8006316:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800631a:	e076      	b.n	800640a <UART_SetConfig+0x5a6>
 800631c:	2340      	movs	r3, #64	; 0x40
 800631e:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006322:	e072      	b.n	800640a <UART_SetConfig+0x5a6>
 8006324:	2380      	movs	r3, #128	; 0x80
 8006326:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800632a:	e06e      	b.n	800640a <UART_SetConfig+0x5a6>
 800632c:	697b      	ldr	r3, [r7, #20]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4a75      	ldr	r2, [pc, #468]	; (8006508 <UART_SetConfig+0x6a4>)
 8006332:	4293      	cmp	r3, r2
 8006334:	d130      	bne.n	8006398 <UART_SetConfig+0x534>
 8006336:	4b72      	ldr	r3, [pc, #456]	; (8006500 <UART_SetConfig+0x69c>)
 8006338:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800633a:	f003 0307 	and.w	r3, r3, #7
 800633e:	2b05      	cmp	r3, #5
 8006340:	d826      	bhi.n	8006390 <UART_SetConfig+0x52c>
 8006342:	a201      	add	r2, pc, #4	; (adr r2, 8006348 <UART_SetConfig+0x4e4>)
 8006344:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006348:	08006361 	.word	0x08006361
 800634c:	08006369 	.word	0x08006369
 8006350:	08006371 	.word	0x08006371
 8006354:	08006379 	.word	0x08006379
 8006358:	08006381 	.word	0x08006381
 800635c:	08006389 	.word	0x08006389
 8006360:	2300      	movs	r3, #0
 8006362:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006366:	e050      	b.n	800640a <UART_SetConfig+0x5a6>
 8006368:	2304      	movs	r3, #4
 800636a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800636e:	e04c      	b.n	800640a <UART_SetConfig+0x5a6>
 8006370:	2308      	movs	r3, #8
 8006372:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006376:	e048      	b.n	800640a <UART_SetConfig+0x5a6>
 8006378:	2310      	movs	r3, #16
 800637a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800637e:	e044      	b.n	800640a <UART_SetConfig+0x5a6>
 8006380:	2320      	movs	r3, #32
 8006382:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006386:	e040      	b.n	800640a <UART_SetConfig+0x5a6>
 8006388:	2340      	movs	r3, #64	; 0x40
 800638a:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 800638e:	e03c      	b.n	800640a <UART_SetConfig+0x5a6>
 8006390:	2380      	movs	r3, #128	; 0x80
 8006392:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006396:	e038      	b.n	800640a <UART_SetConfig+0x5a6>
 8006398:	697b      	ldr	r3, [r7, #20]
 800639a:	681b      	ldr	r3, [r3, #0]
 800639c:	4a5b      	ldr	r2, [pc, #364]	; (800650c <UART_SetConfig+0x6a8>)
 800639e:	4293      	cmp	r3, r2
 80063a0:	d130      	bne.n	8006404 <UART_SetConfig+0x5a0>
 80063a2:	4b57      	ldr	r3, [pc, #348]	; (8006500 <UART_SetConfig+0x69c>)
 80063a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80063a6:	f003 0307 	and.w	r3, r3, #7
 80063aa:	2b05      	cmp	r3, #5
 80063ac:	d826      	bhi.n	80063fc <UART_SetConfig+0x598>
 80063ae:	a201      	add	r2, pc, #4	; (adr r2, 80063b4 <UART_SetConfig+0x550>)
 80063b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063b4:	080063cd 	.word	0x080063cd
 80063b8:	080063d5 	.word	0x080063d5
 80063bc:	080063dd 	.word	0x080063dd
 80063c0:	080063e5 	.word	0x080063e5
 80063c4:	080063ed 	.word	0x080063ed
 80063c8:	080063f5 	.word	0x080063f5
 80063cc:	2302      	movs	r3, #2
 80063ce:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063d2:	e01a      	b.n	800640a <UART_SetConfig+0x5a6>
 80063d4:	2304      	movs	r3, #4
 80063d6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063da:	e016      	b.n	800640a <UART_SetConfig+0x5a6>
 80063dc:	2308      	movs	r3, #8
 80063de:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063e2:	e012      	b.n	800640a <UART_SetConfig+0x5a6>
 80063e4:	2310      	movs	r3, #16
 80063e6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063ea:	e00e      	b.n	800640a <UART_SetConfig+0x5a6>
 80063ec:	2320      	movs	r3, #32
 80063ee:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063f2:	e00a      	b.n	800640a <UART_SetConfig+0x5a6>
 80063f4:	2340      	movs	r3, #64	; 0x40
 80063f6:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80063fa:	e006      	b.n	800640a <UART_SetConfig+0x5a6>
 80063fc:	2380      	movs	r3, #128	; 0x80
 80063fe:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 8006402:	e002      	b.n	800640a <UART_SetConfig+0x5a6>
 8006404:	2380      	movs	r3, #128	; 0x80
 8006406:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800640a:	697b      	ldr	r3, [r7, #20]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	4a3f      	ldr	r2, [pc, #252]	; (800650c <UART_SetConfig+0x6a8>)
 8006410:	4293      	cmp	r3, r2
 8006412:	f040 80f8 	bne.w	8006606 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8006416:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800641a:	2b20      	cmp	r3, #32
 800641c:	dc46      	bgt.n	80064ac <UART_SetConfig+0x648>
 800641e:	2b02      	cmp	r3, #2
 8006420:	f2c0 8082 	blt.w	8006528 <UART_SetConfig+0x6c4>
 8006424:	3b02      	subs	r3, #2
 8006426:	2b1e      	cmp	r3, #30
 8006428:	d87e      	bhi.n	8006528 <UART_SetConfig+0x6c4>
 800642a:	a201      	add	r2, pc, #4	; (adr r2, 8006430 <UART_SetConfig+0x5cc>)
 800642c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006430:	080064b3 	.word	0x080064b3
 8006434:	08006529 	.word	0x08006529
 8006438:	080064bb 	.word	0x080064bb
 800643c:	08006529 	.word	0x08006529
 8006440:	08006529 	.word	0x08006529
 8006444:	08006529 	.word	0x08006529
 8006448:	080064cb 	.word	0x080064cb
 800644c:	08006529 	.word	0x08006529
 8006450:	08006529 	.word	0x08006529
 8006454:	08006529 	.word	0x08006529
 8006458:	08006529 	.word	0x08006529
 800645c:	08006529 	.word	0x08006529
 8006460:	08006529 	.word	0x08006529
 8006464:	08006529 	.word	0x08006529
 8006468:	080064db 	.word	0x080064db
 800646c:	08006529 	.word	0x08006529
 8006470:	08006529 	.word	0x08006529
 8006474:	08006529 	.word	0x08006529
 8006478:	08006529 	.word	0x08006529
 800647c:	08006529 	.word	0x08006529
 8006480:	08006529 	.word	0x08006529
 8006484:	08006529 	.word	0x08006529
 8006488:	08006529 	.word	0x08006529
 800648c:	08006529 	.word	0x08006529
 8006490:	08006529 	.word	0x08006529
 8006494:	08006529 	.word	0x08006529
 8006498:	08006529 	.word	0x08006529
 800649c:	08006529 	.word	0x08006529
 80064a0:	08006529 	.word	0x08006529
 80064a4:	08006529 	.word	0x08006529
 80064a8:	0800651b 	.word	0x0800651b
 80064ac:	2b40      	cmp	r3, #64	; 0x40
 80064ae:	d037      	beq.n	8006520 <UART_SetConfig+0x6bc>
 80064b0:	e03a      	b.n	8006528 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 80064b2:	f7fe fd97 	bl	8004fe4 <HAL_RCCEx_GetD3PCLK1Freq>
 80064b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80064b8:	e03c      	b.n	8006534 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80064ba:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80064be:	4618      	mov	r0, r3
 80064c0:	f7fe fda6 	bl	8005010 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80064c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064c6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80064c8:	e034      	b.n	8006534 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80064ca:	f107 0318 	add.w	r3, r7, #24
 80064ce:	4618      	mov	r0, r3
 80064d0:	f7fe fef2 	bl	80052b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80064d4:	69fb      	ldr	r3, [r7, #28]
 80064d6:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80064d8:	e02c      	b.n	8006534 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80064da:	4b09      	ldr	r3, [pc, #36]	; (8006500 <UART_SetConfig+0x69c>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	f003 0320 	and.w	r3, r3, #32
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d016      	beq.n	8006514 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80064e6:	4b06      	ldr	r3, [pc, #24]	; (8006500 <UART_SetConfig+0x69c>)
 80064e8:	681b      	ldr	r3, [r3, #0]
 80064ea:	08db      	lsrs	r3, r3, #3
 80064ec:	f003 0303 	and.w	r3, r3, #3
 80064f0:	4a07      	ldr	r2, [pc, #28]	; (8006510 <UART_SetConfig+0x6ac>)
 80064f2:	fa22 f303 	lsr.w	r3, r2, r3
 80064f6:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 80064f8:	e01c      	b.n	8006534 <UART_SetConfig+0x6d0>
 80064fa:	bf00      	nop
 80064fc:	40011400 	.word	0x40011400
 8006500:	58024400 	.word	0x58024400
 8006504:	40007800 	.word	0x40007800
 8006508:	40007c00 	.word	0x40007c00
 800650c:	58000c00 	.word	0x58000c00
 8006510:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8006514:	4b9d      	ldr	r3, [pc, #628]	; (800678c <UART_SetConfig+0x928>)
 8006516:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006518:	e00c      	b.n	8006534 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 800651a:	4b9d      	ldr	r3, [pc, #628]	; (8006790 <UART_SetConfig+0x92c>)
 800651c:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800651e:	e009      	b.n	8006534 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006520:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006524:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006526:	e005      	b.n	8006534 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8006528:	2300      	movs	r3, #0
 800652a:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800652c:	2301      	movs	r3, #1
 800652e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006532:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8006534:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006536:	2b00      	cmp	r3, #0
 8006538:	f000 81de 	beq.w	80068f8 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800653c:	697b      	ldr	r3, [r7, #20]
 800653e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006540:	4a94      	ldr	r2, [pc, #592]	; (8006794 <UART_SetConfig+0x930>)
 8006542:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006546:	461a      	mov	r2, r3
 8006548:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800654a:	fbb3 f3f2 	udiv	r3, r3, r2
 800654e:	633b      	str	r3, [r7, #48]	; 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006550:	697b      	ldr	r3, [r7, #20]
 8006552:	685a      	ldr	r2, [r3, #4]
 8006554:	4613      	mov	r3, r2
 8006556:	005b      	lsls	r3, r3, #1
 8006558:	4413      	add	r3, r2
 800655a:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800655c:	429a      	cmp	r2, r3
 800655e:	d305      	bcc.n	800656c <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006560:	697b      	ldr	r3, [r7, #20]
 8006562:	685b      	ldr	r3, [r3, #4]
 8006564:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006566:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006568:	429a      	cmp	r2, r3
 800656a:	d903      	bls.n	8006574 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 800656c:	2301      	movs	r3, #1
 800656e:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006572:	e1c1      	b.n	80068f8 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006574:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006576:	2200      	movs	r2, #0
 8006578:	60bb      	str	r3, [r7, #8]
 800657a:	60fa      	str	r2, [r7, #12]
 800657c:	697b      	ldr	r3, [r7, #20]
 800657e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006580:	4a84      	ldr	r2, [pc, #528]	; (8006794 <UART_SetConfig+0x930>)
 8006582:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006586:	b29b      	uxth	r3, r3
 8006588:	2200      	movs	r2, #0
 800658a:	603b      	str	r3, [r7, #0]
 800658c:	607a      	str	r2, [r7, #4]
 800658e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006592:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8006596:	f7f9 fea3 	bl	80002e0 <__aeabi_uldivmod>
 800659a:	4602      	mov	r2, r0
 800659c:	460b      	mov	r3, r1
 800659e:	4610      	mov	r0, r2
 80065a0:	4619      	mov	r1, r3
 80065a2:	f04f 0200 	mov.w	r2, #0
 80065a6:	f04f 0300 	mov.w	r3, #0
 80065aa:	020b      	lsls	r3, r1, #8
 80065ac:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80065b0:	0202      	lsls	r2, r0, #8
 80065b2:	6979      	ldr	r1, [r7, #20]
 80065b4:	6849      	ldr	r1, [r1, #4]
 80065b6:	0849      	lsrs	r1, r1, #1
 80065b8:	2000      	movs	r0, #0
 80065ba:	460c      	mov	r4, r1
 80065bc:	4605      	mov	r5, r0
 80065be:	eb12 0804 	adds.w	r8, r2, r4
 80065c2:	eb43 0905 	adc.w	r9, r3, r5
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	2200      	movs	r2, #0
 80065cc:	469a      	mov	sl, r3
 80065ce:	4693      	mov	fp, r2
 80065d0:	4652      	mov	r2, sl
 80065d2:	465b      	mov	r3, fp
 80065d4:	4640      	mov	r0, r8
 80065d6:	4649      	mov	r1, r9
 80065d8:	f7f9 fe82 	bl	80002e0 <__aeabi_uldivmod>
 80065dc:	4602      	mov	r2, r0
 80065de:	460b      	mov	r3, r1
 80065e0:	4613      	mov	r3, r2
 80065e2:	63bb      	str	r3, [r7, #56]	; 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80065e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065e6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80065ea:	d308      	bcc.n	80065fe <UART_SetConfig+0x79a>
 80065ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80065ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065f2:	d204      	bcs.n	80065fe <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80065fa:	60da      	str	r2, [r3, #12]
 80065fc:	e17c      	b.n	80068f8 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 80065fe:	2301      	movs	r3, #1
 8006600:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 8006604:	e178      	b.n	80068f8 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006606:	697b      	ldr	r3, [r7, #20]
 8006608:	69db      	ldr	r3, [r3, #28]
 800660a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800660e:	f040 80c5 	bne.w	800679c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8006612:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8006616:	2b20      	cmp	r3, #32
 8006618:	dc48      	bgt.n	80066ac <UART_SetConfig+0x848>
 800661a:	2b00      	cmp	r3, #0
 800661c:	db7b      	blt.n	8006716 <UART_SetConfig+0x8b2>
 800661e:	2b20      	cmp	r3, #32
 8006620:	d879      	bhi.n	8006716 <UART_SetConfig+0x8b2>
 8006622:	a201      	add	r2, pc, #4	; (adr r2, 8006628 <UART_SetConfig+0x7c4>)
 8006624:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006628:	080066b3 	.word	0x080066b3
 800662c:	080066bb 	.word	0x080066bb
 8006630:	08006717 	.word	0x08006717
 8006634:	08006717 	.word	0x08006717
 8006638:	080066c3 	.word	0x080066c3
 800663c:	08006717 	.word	0x08006717
 8006640:	08006717 	.word	0x08006717
 8006644:	08006717 	.word	0x08006717
 8006648:	080066d3 	.word	0x080066d3
 800664c:	08006717 	.word	0x08006717
 8006650:	08006717 	.word	0x08006717
 8006654:	08006717 	.word	0x08006717
 8006658:	08006717 	.word	0x08006717
 800665c:	08006717 	.word	0x08006717
 8006660:	08006717 	.word	0x08006717
 8006664:	08006717 	.word	0x08006717
 8006668:	080066e3 	.word	0x080066e3
 800666c:	08006717 	.word	0x08006717
 8006670:	08006717 	.word	0x08006717
 8006674:	08006717 	.word	0x08006717
 8006678:	08006717 	.word	0x08006717
 800667c:	08006717 	.word	0x08006717
 8006680:	08006717 	.word	0x08006717
 8006684:	08006717 	.word	0x08006717
 8006688:	08006717 	.word	0x08006717
 800668c:	08006717 	.word	0x08006717
 8006690:	08006717 	.word	0x08006717
 8006694:	08006717 	.word	0x08006717
 8006698:	08006717 	.word	0x08006717
 800669c:	08006717 	.word	0x08006717
 80066a0:	08006717 	.word	0x08006717
 80066a4:	08006717 	.word	0x08006717
 80066a8:	08006709 	.word	0x08006709
 80066ac:	2b40      	cmp	r3, #64	; 0x40
 80066ae:	d02e      	beq.n	800670e <UART_SetConfig+0x8aa>
 80066b0:	e031      	b.n	8006716 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80066b2:	f7fd fa1f 	bl	8003af4 <HAL_RCC_GetPCLK1Freq>
 80066b6:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80066b8:	e033      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80066ba:	f7fd fa31 	bl	8003b20 <HAL_RCC_GetPCLK2Freq>
 80066be:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 80066c0:	e02f      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80066c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80066c6:	4618      	mov	r0, r3
 80066c8:	f7fe fca2 	bl	8005010 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80066cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066ce:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80066d0:	e027      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80066d2:	f107 0318 	add.w	r3, r7, #24
 80066d6:	4618      	mov	r0, r3
 80066d8:	f7fe fdee 	bl	80052b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80066dc:	69fb      	ldr	r3, [r7, #28]
 80066de:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80066e0:	e01f      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80066e2:	4b2d      	ldr	r3, [pc, #180]	; (8006798 <UART_SetConfig+0x934>)
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0320 	and.w	r3, r3, #32
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d009      	beq.n	8006702 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80066ee:	4b2a      	ldr	r3, [pc, #168]	; (8006798 <UART_SetConfig+0x934>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	08db      	lsrs	r3, r3, #3
 80066f4:	f003 0303 	and.w	r3, r3, #3
 80066f8:	4a24      	ldr	r2, [pc, #144]	; (800678c <UART_SetConfig+0x928>)
 80066fa:	fa22 f303 	lsr.w	r3, r2, r3
 80066fe:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8006700:	e00f      	b.n	8006722 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8006702:	4b22      	ldr	r3, [pc, #136]	; (800678c <UART_SetConfig+0x928>)
 8006704:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006706:	e00c      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006708:	4b21      	ldr	r3, [pc, #132]	; (8006790 <UART_SetConfig+0x92c>)
 800670a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800670c:	e009      	b.n	8006722 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800670e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006712:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006714:	e005      	b.n	8006722 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8006716:	2300      	movs	r3, #0
 8006718:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 800671a:	2301      	movs	r3, #1
 800671c:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 8006720:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006722:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006724:	2b00      	cmp	r3, #0
 8006726:	f000 80e7 	beq.w	80068f8 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800672a:	697b      	ldr	r3, [r7, #20]
 800672c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672e:	4a19      	ldr	r2, [pc, #100]	; (8006794 <UART_SetConfig+0x930>)
 8006730:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006734:	461a      	mov	r2, r3
 8006736:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006738:	fbb3 f3f2 	udiv	r3, r3, r2
 800673c:	005a      	lsls	r2, r3, #1
 800673e:	697b      	ldr	r3, [r7, #20]
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	085b      	lsrs	r3, r3, #1
 8006744:	441a      	add	r2, r3
 8006746:	697b      	ldr	r3, [r7, #20]
 8006748:	685b      	ldr	r3, [r3, #4]
 800674a:	fbb2 f3f3 	udiv	r3, r2, r3
 800674e:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006750:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006752:	2b0f      	cmp	r3, #15
 8006754:	d916      	bls.n	8006784 <UART_SetConfig+0x920>
 8006756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006758:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800675c:	d212      	bcs.n	8006784 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800675e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006760:	b29b      	uxth	r3, r3
 8006762:	f023 030f 	bic.w	r3, r3, #15
 8006766:	86fb      	strh	r3, [r7, #54]	; 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006768:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800676a:	085b      	lsrs	r3, r3, #1
 800676c:	b29b      	uxth	r3, r3
 800676e:	f003 0307 	and.w	r3, r3, #7
 8006772:	b29a      	uxth	r2, r3
 8006774:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8006776:	4313      	orrs	r3, r2
 8006778:	86fb      	strh	r3, [r7, #54]	; 0x36
        huart->Instance->BRR = brrtemp;
 800677a:	697b      	ldr	r3, [r7, #20]
 800677c:	681b      	ldr	r3, [r3, #0]
 800677e:	8efa      	ldrh	r2, [r7, #54]	; 0x36
 8006780:	60da      	str	r2, [r3, #12]
 8006782:	e0b9      	b.n	80068f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8006784:	2301      	movs	r3, #1
 8006786:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
 800678a:	e0b5      	b.n	80068f8 <UART_SetConfig+0xa94>
 800678c:	03d09000 	.word	0x03d09000
 8006790:	003d0900 	.word	0x003d0900
 8006794:	08008840 	.word	0x08008840
 8006798:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800679c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 80067a0:	2b20      	cmp	r3, #32
 80067a2:	dc49      	bgt.n	8006838 <UART_SetConfig+0x9d4>
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	db7c      	blt.n	80068a2 <UART_SetConfig+0xa3e>
 80067a8:	2b20      	cmp	r3, #32
 80067aa:	d87a      	bhi.n	80068a2 <UART_SetConfig+0xa3e>
 80067ac:	a201      	add	r2, pc, #4	; (adr r2, 80067b4 <UART_SetConfig+0x950>)
 80067ae:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b2:	bf00      	nop
 80067b4:	0800683f 	.word	0x0800683f
 80067b8:	08006847 	.word	0x08006847
 80067bc:	080068a3 	.word	0x080068a3
 80067c0:	080068a3 	.word	0x080068a3
 80067c4:	0800684f 	.word	0x0800684f
 80067c8:	080068a3 	.word	0x080068a3
 80067cc:	080068a3 	.word	0x080068a3
 80067d0:	080068a3 	.word	0x080068a3
 80067d4:	0800685f 	.word	0x0800685f
 80067d8:	080068a3 	.word	0x080068a3
 80067dc:	080068a3 	.word	0x080068a3
 80067e0:	080068a3 	.word	0x080068a3
 80067e4:	080068a3 	.word	0x080068a3
 80067e8:	080068a3 	.word	0x080068a3
 80067ec:	080068a3 	.word	0x080068a3
 80067f0:	080068a3 	.word	0x080068a3
 80067f4:	0800686f 	.word	0x0800686f
 80067f8:	080068a3 	.word	0x080068a3
 80067fc:	080068a3 	.word	0x080068a3
 8006800:	080068a3 	.word	0x080068a3
 8006804:	080068a3 	.word	0x080068a3
 8006808:	080068a3 	.word	0x080068a3
 800680c:	080068a3 	.word	0x080068a3
 8006810:	080068a3 	.word	0x080068a3
 8006814:	080068a3 	.word	0x080068a3
 8006818:	080068a3 	.word	0x080068a3
 800681c:	080068a3 	.word	0x080068a3
 8006820:	080068a3 	.word	0x080068a3
 8006824:	080068a3 	.word	0x080068a3
 8006828:	080068a3 	.word	0x080068a3
 800682c:	080068a3 	.word	0x080068a3
 8006830:	080068a3 	.word	0x080068a3
 8006834:	08006895 	.word	0x08006895
 8006838:	2b40      	cmp	r3, #64	; 0x40
 800683a:	d02e      	beq.n	800689a <UART_SetConfig+0xa36>
 800683c:	e031      	b.n	80068a2 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800683e:	f7fd f959 	bl	8003af4 <HAL_RCC_GetPCLK1Freq>
 8006842:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 8006844:	e033      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006846:	f7fd f96b 	bl	8003b20 <HAL_RCC_GetPCLK2Freq>
 800684a:	63f8      	str	r0, [r7, #60]	; 0x3c
        break;
 800684c:	e02f      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800684e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006852:	4618      	mov	r0, r3
 8006854:	f7fe fbdc 	bl	8005010 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8006858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800685a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800685c:	e027      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 800685e:	f107 0318 	add.w	r3, r7, #24
 8006862:	4618      	mov	r0, r3
 8006864:	f7fe fd28 	bl	80052b8 <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8006868:	69fb      	ldr	r3, [r7, #28]
 800686a:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 800686c:	e01f      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 800686e:	4b2d      	ldr	r3, [pc, #180]	; (8006924 <UART_SetConfig+0xac0>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	f003 0320 	and.w	r3, r3, #32
 8006876:	2b00      	cmp	r3, #0
 8006878:	d009      	beq.n	800688e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 800687a:	4b2a      	ldr	r3, [pc, #168]	; (8006924 <UART_SetConfig+0xac0>)
 800687c:	681b      	ldr	r3, [r3, #0]
 800687e:	08db      	lsrs	r3, r3, #3
 8006880:	f003 0303 	and.w	r3, r3, #3
 8006884:	4a28      	ldr	r2, [pc, #160]	; (8006928 <UART_SetConfig+0xac4>)
 8006886:	fa22 f303 	lsr.w	r3, r2, r3
 800688a:	63fb      	str	r3, [r7, #60]	; 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800688c:	e00f      	b.n	80068ae <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800688e:	4b26      	ldr	r3, [pc, #152]	; (8006928 <UART_SetConfig+0xac4>)
 8006890:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006892:	e00c      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8006894:	4b25      	ldr	r3, [pc, #148]	; (800692c <UART_SetConfig+0xac8>)
 8006896:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 8006898:	e009      	b.n	80068ae <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800689a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800689e:	63fb      	str	r3, [r7, #60]	; 0x3c
        break;
 80068a0:	e005      	b.n	80068ae <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 80068a2:	2300      	movs	r3, #0
 80068a4:	63fb      	str	r3, [r7, #60]	; 0x3c
        ret = HAL_ERROR;
 80068a6:	2301      	movs	r3, #1
 80068a8:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
        break;
 80068ac:	bf00      	nop
    }

    if (pclk != 0U)
 80068ae:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d021      	beq.n	80068f8 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80068b4:	697b      	ldr	r3, [r7, #20]
 80068b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80068b8:	4a1d      	ldr	r2, [pc, #116]	; (8006930 <UART_SetConfig+0xacc>)
 80068ba:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80068be:	461a      	mov	r2, r3
 80068c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80068c2:	fbb3 f2f2 	udiv	r2, r3, r2
 80068c6:	697b      	ldr	r3, [r7, #20]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	085b      	lsrs	r3, r3, #1
 80068cc:	441a      	add	r2, r3
 80068ce:	697b      	ldr	r3, [r7, #20]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80068d6:	63bb      	str	r3, [r7, #56]	; 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80068d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068da:	2b0f      	cmp	r3, #15
 80068dc:	d909      	bls.n	80068f2 <UART_SetConfig+0xa8e>
 80068de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80068e4:	d205      	bcs.n	80068f2 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80068e6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80068e8:	b29a      	uxth	r2, r3
 80068ea:	697b      	ldr	r3, [r7, #20]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	60da      	str	r2, [r3, #12]
 80068f0:	e002      	b.n	80068f8 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	f887 3042 	strb.w	r3, [r7, #66]	; 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80068f8:	697b      	ldr	r3, [r7, #20]
 80068fa:	2201      	movs	r2, #1
 80068fc:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8006900:	697b      	ldr	r3, [r7, #20]
 8006902:	2201      	movs	r2, #1
 8006904:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	2200      	movs	r2, #0
 800690c:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 800690e:	697b      	ldr	r3, [r7, #20]
 8006910:	2200      	movs	r2, #0
 8006912:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8006914:	f897 3042 	ldrb.w	r3, [r7, #66]	; 0x42
}
 8006918:	4618      	mov	r0, r3
 800691a:	3748      	adds	r7, #72	; 0x48
 800691c:	46bd      	mov	sp, r7
 800691e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006922:	bf00      	nop
 8006924:	58024400 	.word	0x58024400
 8006928:	03d09000 	.word	0x03d09000
 800692c:	003d0900 	.word	0x003d0900
 8006930:	08008840 	.word	0x08008840

08006934 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006934:	b480      	push	{r7}
 8006936:	b083      	sub	sp, #12
 8006938:	af00      	add	r7, sp, #0
 800693a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006940:	f003 0308 	and.w	r3, r3, #8
 8006944:	2b00      	cmp	r3, #0
 8006946:	d00a      	beq.n	800695e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	685b      	ldr	r3, [r3, #4]
 800694e:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	681b      	ldr	r3, [r3, #0]
 800695a:	430a      	orrs	r2, r1
 800695c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006962:	f003 0301 	and.w	r3, r3, #1
 8006966:	2b00      	cmp	r3, #0
 8006968:	d00a      	beq.n	8006980 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	681b      	ldr	r3, [r3, #0]
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	681b      	ldr	r3, [r3, #0]
 800697c:	430a      	orrs	r2, r1
 800697e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006980:	687b      	ldr	r3, [r7, #4]
 8006982:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006984:	f003 0302 	and.w	r3, r3, #2
 8006988:	2b00      	cmp	r3, #0
 800698a:	d00a      	beq.n	80069a2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	685b      	ldr	r3, [r3, #4]
 8006992:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	430a      	orrs	r2, r1
 80069a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069a6:	f003 0304 	and.w	r3, r3, #4
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d00a      	beq.n	80069c4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	685b      	ldr	r3, [r3, #4]
 80069b4:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80069b8:	687b      	ldr	r3, [r7, #4]
 80069ba:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	430a      	orrs	r2, r1
 80069c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c8:	f003 0310 	and.w	r3, r3, #16
 80069cc:	2b00      	cmp	r3, #0
 80069ce:	d00a      	beq.n	80069e6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80069d0:	687b      	ldr	r3, [r7, #4]
 80069d2:	681b      	ldr	r3, [r3, #0]
 80069d4:	689b      	ldr	r3, [r3, #8]
 80069d6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	681b      	ldr	r3, [r3, #0]
 80069e2:	430a      	orrs	r2, r1
 80069e4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069ea:	f003 0320 	and.w	r3, r3, #32
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d00a      	beq.n	8006a08 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	689b      	ldr	r3, [r3, #8]
 80069f8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	430a      	orrs	r2, r1
 8006a06:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	d01a      	beq.n	8006a4a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	685b      	ldr	r3, [r3, #4]
 8006a1a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	430a      	orrs	r2, r1
 8006a28:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006a2a:	687b      	ldr	r3, [r7, #4]
 8006a2c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a2e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006a32:	d10a      	bne.n	8006a4a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	685b      	ldr	r3, [r3, #4]
 8006a3a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	430a      	orrs	r2, r1
 8006a48:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a4e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d00a      	beq.n	8006a6c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	685b      	ldr	r3, [r3, #4]
 8006a5c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	430a      	orrs	r2, r1
 8006a6a:	605a      	str	r2, [r3, #4]
  }
}
 8006a6c:	bf00      	nop
 8006a6e:	370c      	adds	r7, #12
 8006a70:	46bd      	mov	sp, r7
 8006a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a76:	4770      	bx	lr

08006a78 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006a78:	b580      	push	{r7, lr}
 8006a7a:	b098      	sub	sp, #96	; 0x60
 8006a7c:	af02      	add	r7, sp, #8
 8006a7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	2200      	movs	r2, #0
 8006a84:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006a88:	f7fa ff36 	bl	80018f8 <HAL_GetTick>
 8006a8c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	681b      	ldr	r3, [r3, #0]
 8006a94:	f003 0308 	and.w	r3, r3, #8
 8006a98:	2b08      	cmp	r3, #8
 8006a9a:	d12f      	bne.n	8006afc <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006a9c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006aa0:	9300      	str	r3, [sp, #0]
 8006aa2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006aa4:	2200      	movs	r2, #0
 8006aa6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8006aaa:	6878      	ldr	r0, [r7, #4]
 8006aac:	f000 f88e 	bl	8006bcc <UART_WaitOnFlagUntilTimeout>
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2b00      	cmp	r3, #0
 8006ab4:	d022      	beq.n	8006afc <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006abc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006abe:	e853 3f00 	ldrex	r3, [r3]
 8006ac2:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006ac4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006ac6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006aca:	653b      	str	r3, [r7, #80]	; 0x50
 8006acc:	687b      	ldr	r3, [r7, #4]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	461a      	mov	r2, r3
 8006ad2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006ad4:	647b      	str	r3, [r7, #68]	; 0x44
 8006ad6:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ad8:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006ada:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006adc:	e841 2300 	strex	r3, r2, [r1]
 8006ae0:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006ae2:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1e6      	bne.n	8006ab6 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	2220      	movs	r2, #32
 8006aec:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	2200      	movs	r2, #0
 8006af4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006af8:	2303      	movs	r3, #3
 8006afa:	e063      	b.n	8006bc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f003 0304 	and.w	r3, r3, #4
 8006b06:	2b04      	cmp	r3, #4
 8006b08:	d149      	bne.n	8006b9e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006b0a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006b0e:	9300      	str	r3, [sp, #0]
 8006b10:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8006b12:	2200      	movs	r2, #0
 8006b14:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006b18:	6878      	ldr	r0, [r7, #4]
 8006b1a:	f000 f857 	bl	8006bcc <UART_WaitOnFlagUntilTimeout>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d03c      	beq.n	8006b9e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b2a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2c:	e853 3f00 	ldrex	r3, [r3]
 8006b30:	623b      	str	r3, [r7, #32]
   return(result);
 8006b32:	6a3b      	ldr	r3, [r7, #32]
 8006b34:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b38:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	461a      	mov	r2, r3
 8006b40:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006b42:	633b      	str	r3, [r7, #48]	; 0x30
 8006b44:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b46:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006b48:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006b4a:	e841 2300 	strex	r3, r2, [r1]
 8006b4e:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006b50:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006b52:	2b00      	cmp	r3, #0
 8006b54:	d1e6      	bne.n	8006b24 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	3308      	adds	r3, #8
 8006b5c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b5e:	693b      	ldr	r3, [r7, #16]
 8006b60:	e853 3f00 	ldrex	r3, [r3]
 8006b64:	60fb      	str	r3, [r7, #12]
   return(result);
 8006b66:	68fb      	ldr	r3, [r7, #12]
 8006b68:	f023 0301 	bic.w	r3, r3, #1
 8006b6c:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	3308      	adds	r3, #8
 8006b74:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b76:	61fa      	str	r2, [r7, #28]
 8006b78:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b7a:	69b9      	ldr	r1, [r7, #24]
 8006b7c:	69fa      	ldr	r2, [r7, #28]
 8006b7e:	e841 2300 	strex	r3, r2, [r1]
 8006b82:	617b      	str	r3, [r7, #20]
   return(result);
 8006b84:	697b      	ldr	r3, [r7, #20]
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d1e5      	bne.n	8006b56 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	2220      	movs	r2, #32
 8006b8e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	2200      	movs	r2, #0
 8006b96:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006b9a:	2303      	movs	r3, #3
 8006b9c:	e012      	b.n	8006bc4 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	2220      	movs	r2, #32
 8006ba2:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	2220      	movs	r2, #32
 8006baa:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	2200      	movs	r2, #0
 8006bb2:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	2200      	movs	r2, #0
 8006bb8:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	2200      	movs	r2, #0
 8006bbe:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006bc2:	2300      	movs	r3, #0
}
 8006bc4:	4618      	mov	r0, r3
 8006bc6:	3758      	adds	r7, #88	; 0x58
 8006bc8:	46bd      	mov	sp, r7
 8006bca:	bd80      	pop	{r7, pc}

08006bcc <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006bcc:	b580      	push	{r7, lr}
 8006bce:	b084      	sub	sp, #16
 8006bd0:	af00      	add	r7, sp, #0
 8006bd2:	60f8      	str	r0, [r7, #12]
 8006bd4:	60b9      	str	r1, [r7, #8]
 8006bd6:	603b      	str	r3, [r7, #0]
 8006bd8:	4613      	mov	r3, r2
 8006bda:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006bdc:	e04f      	b.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006bde:	69bb      	ldr	r3, [r7, #24]
 8006be0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006be4:	d04b      	beq.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006be6:	f7fa fe87 	bl	80018f8 <HAL_GetTick>
 8006bea:	4602      	mov	r2, r0
 8006bec:	683b      	ldr	r3, [r7, #0]
 8006bee:	1ad3      	subs	r3, r2, r3
 8006bf0:	69ba      	ldr	r2, [r7, #24]
 8006bf2:	429a      	cmp	r2, r3
 8006bf4:	d302      	bcc.n	8006bfc <UART_WaitOnFlagUntilTimeout+0x30>
 8006bf6:	69bb      	ldr	r3, [r7, #24]
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d101      	bne.n	8006c00 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006bfc:	2303      	movs	r3, #3
 8006bfe:	e04e      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006c00:	68fb      	ldr	r3, [r7, #12]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	f003 0304 	and.w	r3, r3, #4
 8006c0a:	2b00      	cmp	r3, #0
 8006c0c:	d037      	beq.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c0e:	68bb      	ldr	r3, [r7, #8]
 8006c10:	2b80      	cmp	r3, #128	; 0x80
 8006c12:	d034      	beq.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	2b40      	cmp	r3, #64	; 0x40
 8006c18:	d031      	beq.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006c1a:	68fb      	ldr	r3, [r7, #12]
 8006c1c:	681b      	ldr	r3, [r3, #0]
 8006c1e:	69db      	ldr	r3, [r3, #28]
 8006c20:	f003 0308 	and.w	r3, r3, #8
 8006c24:	2b08      	cmp	r3, #8
 8006c26:	d110      	bne.n	8006c4a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	681b      	ldr	r3, [r3, #0]
 8006c2c:	2208      	movs	r2, #8
 8006c2e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c30:	68f8      	ldr	r0, [r7, #12]
 8006c32:	f000 f839 	bl	8006ca8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006c36:	68fb      	ldr	r3, [r7, #12]
 8006c38:	2208      	movs	r2, #8
 8006c3a:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c3e:	68fb      	ldr	r3, [r7, #12]
 8006c40:	2200      	movs	r2, #0
 8006c42:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8006c46:	2301      	movs	r3, #1
 8006c48:	e029      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006c4a:	68fb      	ldr	r3, [r7, #12]
 8006c4c:	681b      	ldr	r3, [r3, #0]
 8006c4e:	69db      	ldr	r3, [r3, #28]
 8006c50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006c58:	d111      	bne.n	8006c7e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006c5a:	68fb      	ldr	r3, [r7, #12]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006c62:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006c64:	68f8      	ldr	r0, [r7, #12]
 8006c66:	f000 f81f 	bl	8006ca8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006c6a:	68fb      	ldr	r3, [r7, #12]
 8006c6c:	2220      	movs	r2, #32
 8006c6e:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2200      	movs	r2, #0
 8006c76:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8006c7a:	2303      	movs	r3, #3
 8006c7c:	e00f      	b.n	8006c9e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	69da      	ldr	r2, [r3, #28]
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	4013      	ands	r3, r2
 8006c88:	68ba      	ldr	r2, [r7, #8]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	bf0c      	ite	eq
 8006c8e:	2301      	moveq	r3, #1
 8006c90:	2300      	movne	r3, #0
 8006c92:	b2db      	uxtb	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	79fb      	ldrb	r3, [r7, #7]
 8006c98:	429a      	cmp	r2, r3
 8006c9a:	d0a0      	beq.n	8006bde <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006c9c:	2300      	movs	r3, #0
}
 8006c9e:	4618      	mov	r0, r3
 8006ca0:	3710      	adds	r7, #16
 8006ca2:	46bd      	mov	sp, r7
 8006ca4:	bd80      	pop	{r7, pc}
	...

08006ca8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ca8:	b480      	push	{r7}
 8006caa:	b095      	sub	sp, #84	; 0x54
 8006cac:	af00      	add	r7, sp, #0
 8006cae:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	681b      	ldr	r3, [r3, #0]
 8006cb4:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cb8:	e853 3f00 	ldrex	r3, [r3]
 8006cbc:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006cbe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006cc0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cc4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006cce:	643b      	str	r3, [r7, #64]	; 0x40
 8006cd0:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cd2:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006cd4:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006cd6:	e841 2300 	strex	r3, r2, [r1]
 8006cda:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006cdc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d1e6      	bne.n	8006cb0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	3308      	adds	r3, #8
 8006ce8:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cea:	6a3b      	ldr	r3, [r7, #32]
 8006cec:	e853 3f00 	ldrex	r3, [r3]
 8006cf0:	61fb      	str	r3, [r7, #28]
   return(result);
 8006cf2:	69fa      	ldr	r2, [r7, #28]
 8006cf4:	4b1e      	ldr	r3, [pc, #120]	; (8006d70 <UART_EndRxTransfer+0xc8>)
 8006cf6:	4013      	ands	r3, r2
 8006cf8:	64bb      	str	r3, [r7, #72]	; 0x48
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	3308      	adds	r3, #8
 8006d00:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006d02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006d04:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d06:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006d08:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006d0a:	e841 2300 	strex	r3, r2, [r1]
 8006d0e:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006d10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d1e5      	bne.n	8006ce2 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8006d1a:	2b01      	cmp	r3, #1
 8006d1c:	d118      	bne.n	8006d50 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d1e:	687b      	ldr	r3, [r7, #4]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	e853 3f00 	ldrex	r3, [r3]
 8006d2a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006d2c:	68bb      	ldr	r3, [r7, #8]
 8006d2e:	f023 0310 	bic.w	r3, r3, #16
 8006d32:	647b      	str	r3, [r7, #68]	; 0x44
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	461a      	mov	r2, r3
 8006d3a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8006d3c:	61bb      	str	r3, [r7, #24]
 8006d3e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d40:	6979      	ldr	r1, [r7, #20]
 8006d42:	69ba      	ldr	r2, [r7, #24]
 8006d44:	e841 2300 	strex	r3, r2, [r1]
 8006d48:	613b      	str	r3, [r7, #16]
   return(result);
 8006d4a:	693b      	ldr	r3, [r7, #16]
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d1e6      	bne.n	8006d1e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	2220      	movs	r2, #32
 8006d54:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	2200      	movs	r2, #0
 8006d5c:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	2200      	movs	r2, #0
 8006d62:	675a      	str	r2, [r3, #116]	; 0x74
}
 8006d64:	bf00      	nop
 8006d66:	3754      	adds	r7, #84	; 0x54
 8006d68:	46bd      	mov	sp, r7
 8006d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d6e:	4770      	bx	lr
 8006d70:	effffffe 	.word	0xeffffffe

08006d74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006d74:	b480      	push	{r7}
 8006d76:	b085      	sub	sp, #20
 8006d78:	af00      	add	r7, sp, #0
 8006d7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006d7c:	687b      	ldr	r3, [r7, #4]
 8006d7e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006d82:	2b01      	cmp	r3, #1
 8006d84:	d101      	bne.n	8006d8a <HAL_UARTEx_DisableFifoMode+0x16>
 8006d86:	2302      	movs	r3, #2
 8006d88:	e027      	b.n	8006dda <HAL_UARTEx_DisableFifoMode+0x66>
 8006d8a:	687b      	ldr	r3, [r7, #4]
 8006d8c:	2201      	movs	r2, #1
 8006d8e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	2224      	movs	r2, #36	; 0x24
 8006d96:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	681b      	ldr	r3, [r3, #0]
 8006da6:	681a      	ldr	r2, [r3, #0]
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	681b      	ldr	r3, [r3, #0]
 8006dac:	f022 0201 	bic.w	r2, r2, #1
 8006db0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8006db8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	2200      	movs	r2, #0
 8006dbe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006dc0:	687b      	ldr	r3, [r7, #4]
 8006dc2:	681b      	ldr	r3, [r3, #0]
 8006dc4:	68fa      	ldr	r2, [r7, #12]
 8006dc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	2220      	movs	r2, #32
 8006dcc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006dd8:	2300      	movs	r3, #0
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	3714      	adds	r7, #20
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr

08006de6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006de6:	b580      	push	{r7, lr}
 8006de8:	b084      	sub	sp, #16
 8006dea:	af00      	add	r7, sp, #0
 8006dec:	6078      	str	r0, [r7, #4]
 8006dee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006df6:	2b01      	cmp	r3, #1
 8006df8:	d101      	bne.n	8006dfe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8006dfa:	2302      	movs	r3, #2
 8006dfc:	e02d      	b.n	8006e5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	2201      	movs	r2, #1
 8006e02:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	2224      	movs	r2, #36	; 0x24
 8006e0a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	681b      	ldr	r3, [r3, #0]
 8006e14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f022 0201 	bic.w	r2, r2, #1
 8006e24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8006e26:	687b      	ldr	r3, [r7, #4]
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	689b      	ldr	r3, [r3, #8]
 8006e2c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	683a      	ldr	r2, [r7, #0]
 8006e36:	430a      	orrs	r2, r1
 8006e38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006e3a:	6878      	ldr	r0, [r7, #4]
 8006e3c:	f000 f850 	bl	8006ee0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	68fa      	ldr	r2, [r7, #12]
 8006e46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006e48:	687b      	ldr	r3, [r7, #4]
 8006e4a:	2220      	movs	r2, #32
 8006e4c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	2200      	movs	r2, #0
 8006e54:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006e58:	2300      	movs	r3, #0
}
 8006e5a:	4618      	mov	r0, r3
 8006e5c:	3710      	adds	r7, #16
 8006e5e:	46bd      	mov	sp, r7
 8006e60:	bd80      	pop	{r7, pc}

08006e62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006e62:	b580      	push	{r7, lr}
 8006e64:	b084      	sub	sp, #16
 8006e66:	af00      	add	r7, sp, #0
 8006e68:	6078      	str	r0, [r7, #4]
 8006e6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006e72:	2b01      	cmp	r3, #1
 8006e74:	d101      	bne.n	8006e7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006e76:	2302      	movs	r3, #2
 8006e78:	e02d      	b.n	8006ed6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	2201      	movs	r2, #1
 8006e7e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	2224      	movs	r2, #36	; 0x24
 8006e86:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	681b      	ldr	r3, [r3, #0]
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f022 0201 	bic.w	r2, r2, #1
 8006ea0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	689b      	ldr	r3, [r3, #8]
 8006ea8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	683a      	ldr	r2, [r7, #0]
 8006eb2:	430a      	orrs	r2, r1
 8006eb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f812 	bl	8006ee0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	681b      	ldr	r3, [r3, #0]
 8006ec0:	68fa      	ldr	r2, [r7, #12]
 8006ec2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	2220      	movs	r2, #32
 8006ec8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	2200      	movs	r2, #0
 8006ed0:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006ed4:	2300      	movs	r3, #0
}
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	3710      	adds	r7, #16
 8006eda:	46bd      	mov	sp, r7
 8006edc:	bd80      	pop	{r7, pc}
	...

08006ee0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b085      	sub	sp, #20
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d108      	bne.n	8006f02 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	2201      	movs	r2, #1
 8006ef4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	2201      	movs	r2, #1
 8006efc:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006f00:	e031      	b.n	8006f66 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006f02:	2310      	movs	r3, #16
 8006f04:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006f06:	2310      	movs	r3, #16
 8006f08:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	0e5b      	lsrs	r3, r3, #25
 8006f12:	b2db      	uxtb	r3, r3
 8006f14:	f003 0307 	and.w	r3, r3, #7
 8006f18:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	689b      	ldr	r3, [r3, #8]
 8006f20:	0f5b      	lsrs	r3, r3, #29
 8006f22:	b2db      	uxtb	r3, r3
 8006f24:	f003 0307 	and.w	r3, r3, #7
 8006f28:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f2a:	7bbb      	ldrb	r3, [r7, #14]
 8006f2c:	7b3a      	ldrb	r2, [r7, #12]
 8006f2e:	4911      	ldr	r1, [pc, #68]	; (8006f74 <UARTEx_SetNbDataToProcess+0x94>)
 8006f30:	5c8a      	ldrb	r2, [r1, r2]
 8006f32:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8006f36:	7b3a      	ldrb	r2, [r7, #12]
 8006f38:	490f      	ldr	r1, [pc, #60]	; (8006f78 <UARTEx_SetNbDataToProcess+0x98>)
 8006f3a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8006f3c:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f40:	b29a      	uxth	r2, r3
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f48:	7bfb      	ldrb	r3, [r7, #15]
 8006f4a:	7b7a      	ldrb	r2, [r7, #13]
 8006f4c:	4909      	ldr	r1, [pc, #36]	; (8006f74 <UARTEx_SetNbDataToProcess+0x94>)
 8006f4e:	5c8a      	ldrb	r2, [r1, r2]
 8006f50:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8006f54:	7b7a      	ldrb	r2, [r7, #13]
 8006f56:	4908      	ldr	r1, [pc, #32]	; (8006f78 <UARTEx_SetNbDataToProcess+0x98>)
 8006f58:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8006f5a:	fb93 f3f2 	sdiv	r3, r3, r2
 8006f5e:	b29a      	uxth	r2, r3
 8006f60:	687b      	ldr	r3, [r7, #4]
 8006f62:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8006f66:	bf00      	nop
 8006f68:	3714      	adds	r7, #20
 8006f6a:	46bd      	mov	sp, r7
 8006f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f70:	4770      	bx	lr
 8006f72:	bf00      	nop
 8006f74:	08008858 	.word	0x08008858
 8006f78:	08008860 	.word	0x08008860

08006f7c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8006f7c:	b480      	push	{r7}
 8006f7e:	b085      	sub	sp, #20
 8006f80:	af00      	add	r7, sp, #0
 8006f82:	4603      	mov	r3, r0
 8006f84:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8006f86:	2300      	movs	r3, #0
 8006f88:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8006f8a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006f8e:	2b84      	cmp	r3, #132	; 0x84
 8006f90:	d005      	beq.n	8006f9e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8006f92:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8006f96:	68fb      	ldr	r3, [r7, #12]
 8006f98:	4413      	add	r3, r2
 8006f9a:	3303      	adds	r3, #3
 8006f9c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8006f9e:	68fb      	ldr	r3, [r7, #12]
}
 8006fa0:	4618      	mov	r0, r3
 8006fa2:	3714      	adds	r7, #20
 8006fa4:	46bd      	mov	sp, r7
 8006fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006faa:	4770      	bx	lr

08006fac <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8006fac:	b580      	push	{r7, lr}
 8006fae:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8006fb0:	f000 faf6 	bl	80075a0 <vTaskStartScheduler>
  
  return osOK;
 8006fb4:	2300      	movs	r3, #0
}
 8006fb6:	4618      	mov	r0, r3
 8006fb8:	bd80      	pop	{r7, pc}

08006fba <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8006fba:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006fbc:	b089      	sub	sp, #36	; 0x24
 8006fbe:	af04      	add	r7, sp, #16
 8006fc0:	6078      	str	r0, [r7, #4]
 8006fc2:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	695b      	ldr	r3, [r3, #20]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d020      	beq.n	800700e <osThreadCreate+0x54>
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	699b      	ldr	r3, [r3, #24]
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d01c      	beq.n	800700e <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	685c      	ldr	r4, [r3, #4]
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681d      	ldr	r5, [r3, #0]
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	691e      	ldr	r6, [r3, #16]
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff ffc8 	bl	8006f7c <makeFreeRtosPriority>
 8006fec:	4601      	mov	r1, r0
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	695b      	ldr	r3, [r3, #20]
 8006ff2:	687a      	ldr	r2, [r7, #4]
 8006ff4:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8006ff6:	9202      	str	r2, [sp, #8]
 8006ff8:	9301      	str	r3, [sp, #4]
 8006ffa:	9100      	str	r1, [sp, #0]
 8006ffc:	683b      	ldr	r3, [r7, #0]
 8006ffe:	4632      	mov	r2, r6
 8007000:	4629      	mov	r1, r5
 8007002:	4620      	mov	r0, r4
 8007004:	f000 f8ed 	bl	80071e2 <xTaskCreateStatic>
 8007008:	4603      	mov	r3, r0
 800700a:	60fb      	str	r3, [r7, #12]
 800700c:	e01c      	b.n	8007048 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	685c      	ldr	r4, [r3, #4]
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800701a:	b29e      	uxth	r6, r3
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8007022:	4618      	mov	r0, r3
 8007024:	f7ff ffaa 	bl	8006f7c <makeFreeRtosPriority>
 8007028:	4602      	mov	r2, r0
 800702a:	f107 030c 	add.w	r3, r7, #12
 800702e:	9301      	str	r3, [sp, #4]
 8007030:	9200      	str	r2, [sp, #0]
 8007032:	683b      	ldr	r3, [r7, #0]
 8007034:	4632      	mov	r2, r6
 8007036:	4629      	mov	r1, r5
 8007038:	4620      	mov	r0, r4
 800703a:	f000 f92f 	bl	800729c <xTaskCreate>
 800703e:	4603      	mov	r3, r0
 8007040:	2b01      	cmp	r3, #1
 8007042:	d001      	beq.n	8007048 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8007044:	2300      	movs	r3, #0
 8007046:	e000      	b.n	800704a <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8007048:	68fb      	ldr	r3, [r7, #12]
}
 800704a:	4618      	mov	r0, r3
 800704c:	3714      	adds	r7, #20
 800704e:	46bd      	mov	sp, r7
 8007050:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007052 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8007052:	b580      	push	{r7, lr}
 8007054:	b084      	sub	sp, #16
 8007056:	af00      	add	r7, sp, #0
 8007058:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	2b00      	cmp	r3, #0
 8007062:	d001      	beq.n	8007068 <osDelay+0x16>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	e000      	b.n	800706a <osDelay+0x18>
 8007068:	2301      	movs	r3, #1
 800706a:	4618      	mov	r0, r3
 800706c:	f000 fa64 	bl	8007538 <vTaskDelay>
  
  return osOK;
 8007070:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8007072:	4618      	mov	r0, r3
 8007074:	3710      	adds	r7, #16
 8007076:	46bd      	mov	sp, r7
 8007078:	bd80      	pop	{r7, pc}

0800707a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800707a:	b480      	push	{r7}
 800707c:	b083      	sub	sp, #12
 800707e:	af00      	add	r7, sp, #0
 8007080:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	f103 0208 	add.w	r2, r3, #8
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	f04f 32ff 	mov.w	r2, #4294967295
 8007092:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f103 0208 	add.w	r2, r3, #8
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	f103 0208 	add.w	r2, r3, #8
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	2200      	movs	r2, #0
 80070ac:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80070ae:	bf00      	nop
 80070b0:	370c      	adds	r7, #12
 80070b2:	46bd      	mov	sp, r7
 80070b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070b8:	4770      	bx	lr

080070ba <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80070ba:	b480      	push	{r7}
 80070bc:	b083      	sub	sp, #12
 80070be:	af00      	add	r7, sp, #0
 80070c0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	2200      	movs	r2, #0
 80070c6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80070c8:	bf00      	nop
 80070ca:	370c      	adds	r7, #12
 80070cc:	46bd      	mov	sp, r7
 80070ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d2:	4770      	bx	lr

080070d4 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80070d4:	b480      	push	{r7}
 80070d6:	b085      	sub	sp, #20
 80070d8:	af00      	add	r7, sp, #0
 80070da:	6078      	str	r0, [r7, #4]
 80070dc:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	685b      	ldr	r3, [r3, #4]
 80070e2:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	68fa      	ldr	r2, [r7, #12]
 80070e8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80070ea:	68fb      	ldr	r3, [r7, #12]
 80070ec:	689a      	ldr	r2, [r3, #8]
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	689b      	ldr	r3, [r3, #8]
 80070f6:	683a      	ldr	r2, [r7, #0]
 80070f8:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80070fa:	68fb      	ldr	r3, [r7, #12]
 80070fc:	683a      	ldr	r2, [r7, #0]
 80070fe:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	687a      	ldr	r2, [r7, #4]
 8007104:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	1c5a      	adds	r2, r3, #1
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	601a      	str	r2, [r3, #0]
}
 8007110:	bf00      	nop
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
 8007124:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007126:	683b      	ldr	r3, [r7, #0]
 8007128:	681b      	ldr	r3, [r3, #0]
 800712a:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800712c:	68bb      	ldr	r3, [r7, #8]
 800712e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007132:	d103      	bne.n	800713c <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	691b      	ldr	r3, [r3, #16]
 8007138:	60fb      	str	r3, [r7, #12]
 800713a:	e00c      	b.n	8007156 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	3308      	adds	r3, #8
 8007140:	60fb      	str	r3, [r7, #12]
 8007142:	e002      	b.n	800714a <vListInsert+0x2e>
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	685b      	ldr	r3, [r3, #4]
 8007148:	60fb      	str	r3, [r7, #12]
 800714a:	68fb      	ldr	r3, [r7, #12]
 800714c:	685b      	ldr	r3, [r3, #4]
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	68ba      	ldr	r2, [r7, #8]
 8007152:	429a      	cmp	r2, r3
 8007154:	d2f6      	bcs.n	8007144 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	685a      	ldr	r2, [r3, #4]
 800715a:	683b      	ldr	r3, [r7, #0]
 800715c:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800715e:	683b      	ldr	r3, [r7, #0]
 8007160:	685b      	ldr	r3, [r3, #4]
 8007162:	683a      	ldr	r2, [r7, #0]
 8007164:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007166:	683b      	ldr	r3, [r7, #0]
 8007168:	68fa      	ldr	r2, [r7, #12]
 800716a:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	683a      	ldr	r2, [r7, #0]
 8007170:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007172:	683b      	ldr	r3, [r7, #0]
 8007174:	687a      	ldr	r2, [r7, #4]
 8007176:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	1c5a      	adds	r2, r3, #1
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	601a      	str	r2, [r3, #0]
}
 8007182:	bf00      	nop
 8007184:	3714      	adds	r7, #20
 8007186:	46bd      	mov	sp, r7
 8007188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800718c:	4770      	bx	lr

0800718e <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800718e:	b480      	push	{r7}
 8007190:	b085      	sub	sp, #20
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	691b      	ldr	r3, [r3, #16]
 800719a:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	687a      	ldr	r2, [r7, #4]
 80071a2:	6892      	ldr	r2, [r2, #8]
 80071a4:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	689b      	ldr	r3, [r3, #8]
 80071aa:	687a      	ldr	r2, [r7, #4]
 80071ac:	6852      	ldr	r2, [r2, #4]
 80071ae:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	685b      	ldr	r3, [r3, #4]
 80071b4:	687a      	ldr	r2, [r7, #4]
 80071b6:	429a      	cmp	r2, r3
 80071b8:	d103      	bne.n	80071c2 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	689a      	ldr	r2, [r3, #8]
 80071be:	68fb      	ldr	r3, [r7, #12]
 80071c0:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2200      	movs	r2, #0
 80071c6:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80071c8:	68fb      	ldr	r3, [r7, #12]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	1e5a      	subs	r2, r3, #1
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	681b      	ldr	r3, [r3, #0]
}
 80071d6:	4618      	mov	r0, r3
 80071d8:	3714      	adds	r7, #20
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr

080071e2 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80071e2:	b580      	push	{r7, lr}
 80071e4:	b08e      	sub	sp, #56	; 0x38
 80071e6:	af04      	add	r7, sp, #16
 80071e8:	60f8      	str	r0, [r7, #12]
 80071ea:	60b9      	str	r1, [r7, #8]
 80071ec:	607a      	str	r2, [r7, #4]
 80071ee:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80071f0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d10a      	bne.n	800720c <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80071f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80071fa:	f383 8811 	msr	BASEPRI, r3
 80071fe:	f3bf 8f6f 	isb	sy
 8007202:	f3bf 8f4f 	dsb	sy
 8007206:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007208:	bf00      	nop
 800720a:	e7fe      	b.n	800720a <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800720c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800720e:	2b00      	cmp	r3, #0
 8007210:	d10a      	bne.n	8007228 <xTaskCreateStatic+0x46>
	__asm volatile
 8007212:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007216:	f383 8811 	msr	BASEPRI, r3
 800721a:	f3bf 8f6f 	isb	sy
 800721e:	f3bf 8f4f 	dsb	sy
 8007222:	61fb      	str	r3, [r7, #28]
}
 8007224:	bf00      	nop
 8007226:	e7fe      	b.n	8007226 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8007228:	23b4      	movs	r3, #180	; 0xb4
 800722a:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800722c:	693b      	ldr	r3, [r7, #16]
 800722e:	2bb4      	cmp	r3, #180	; 0xb4
 8007230:	d00a      	beq.n	8007248 <xTaskCreateStatic+0x66>
	__asm volatile
 8007232:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007236:	f383 8811 	msr	BASEPRI, r3
 800723a:	f3bf 8f6f 	isb	sy
 800723e:	f3bf 8f4f 	dsb	sy
 8007242:	61bb      	str	r3, [r7, #24]
}
 8007244:	bf00      	nop
 8007246:	e7fe      	b.n	8007246 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8007248:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800724a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800724c:	2b00      	cmp	r3, #0
 800724e:	d01e      	beq.n	800728e <xTaskCreateStatic+0xac>
 8007250:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8007252:	2b00      	cmp	r3, #0
 8007254:	d01b      	beq.n	800728e <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8007256:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007258:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800725a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800725c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800725e:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8007260:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007262:	2202      	movs	r2, #2
 8007264:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8007268:	2300      	movs	r3, #0
 800726a:	9303      	str	r3, [sp, #12]
 800726c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800726e:	9302      	str	r3, [sp, #8]
 8007270:	f107 0314 	add.w	r3, r7, #20
 8007274:	9301      	str	r3, [sp, #4]
 8007276:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007278:	9300      	str	r3, [sp, #0]
 800727a:	683b      	ldr	r3, [r7, #0]
 800727c:	687a      	ldr	r2, [r7, #4]
 800727e:	68b9      	ldr	r1, [r7, #8]
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f000 f851 	bl	8007328 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8007286:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007288:	f000 f8ec 	bl	8007464 <prvAddNewTaskToReadyList>
 800728c:	e001      	b.n	8007292 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 800728e:	2300      	movs	r3, #0
 8007290:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8007292:	697b      	ldr	r3, [r7, #20]
	}
 8007294:	4618      	mov	r0, r3
 8007296:	3728      	adds	r7, #40	; 0x28
 8007298:	46bd      	mov	sp, r7
 800729a:	bd80      	pop	{r7, pc}

0800729c <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 800729c:	b580      	push	{r7, lr}
 800729e:	b08c      	sub	sp, #48	; 0x30
 80072a0:	af04      	add	r7, sp, #16
 80072a2:	60f8      	str	r0, [r7, #12]
 80072a4:	60b9      	str	r1, [r7, #8]
 80072a6:	603b      	str	r3, [r7, #0]
 80072a8:	4613      	mov	r3, r2
 80072aa:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80072ac:	88fb      	ldrh	r3, [r7, #6]
 80072ae:	009b      	lsls	r3, r3, #2
 80072b0:	4618      	mov	r0, r3
 80072b2:	f000 fef1 	bl	8008098 <pvPortMalloc>
 80072b6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d00e      	beq.n	80072dc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80072be:	20b4      	movs	r0, #180	; 0xb4
 80072c0:	f000 feea 	bl	8008098 <pvPortMalloc>
 80072c4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80072c6:	69fb      	ldr	r3, [r7, #28]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d003      	beq.n	80072d4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80072cc:	69fb      	ldr	r3, [r7, #28]
 80072ce:	697a      	ldr	r2, [r7, #20]
 80072d0:	631a      	str	r2, [r3, #48]	; 0x30
 80072d2:	e005      	b.n	80072e0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80072d4:	6978      	ldr	r0, [r7, #20]
 80072d6:	f000 ffab 	bl	8008230 <vPortFree>
 80072da:	e001      	b.n	80072e0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80072dc:	2300      	movs	r3, #0
 80072de:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80072e0:	69fb      	ldr	r3, [r7, #28]
 80072e2:	2b00      	cmp	r3, #0
 80072e4:	d017      	beq.n	8007316 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80072e6:	69fb      	ldr	r3, [r7, #28]
 80072e8:	2200      	movs	r2, #0
 80072ea:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80072ee:	88fa      	ldrh	r2, [r7, #6]
 80072f0:	2300      	movs	r3, #0
 80072f2:	9303      	str	r3, [sp, #12]
 80072f4:	69fb      	ldr	r3, [r7, #28]
 80072f6:	9302      	str	r3, [sp, #8]
 80072f8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80072fa:	9301      	str	r3, [sp, #4]
 80072fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80072fe:	9300      	str	r3, [sp, #0]
 8007300:	683b      	ldr	r3, [r7, #0]
 8007302:	68b9      	ldr	r1, [r7, #8]
 8007304:	68f8      	ldr	r0, [r7, #12]
 8007306:	f000 f80f 	bl	8007328 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800730a:	69f8      	ldr	r0, [r7, #28]
 800730c:	f000 f8aa 	bl	8007464 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8007310:	2301      	movs	r3, #1
 8007312:	61bb      	str	r3, [r7, #24]
 8007314:	e002      	b.n	800731c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8007316:	f04f 33ff 	mov.w	r3, #4294967295
 800731a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800731c:	69bb      	ldr	r3, [r7, #24]
	}
 800731e:	4618      	mov	r0, r3
 8007320:	3720      	adds	r7, #32
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
	...

08007328 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8007328:	b580      	push	{r7, lr}
 800732a:	b088      	sub	sp, #32
 800732c:	af00      	add	r7, sp, #0
 800732e:	60f8      	str	r0, [r7, #12]
 8007330:	60b9      	str	r1, [r7, #8]
 8007332:	607a      	str	r2, [r7, #4]
 8007334:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8007336:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007338:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800733a:	6879      	ldr	r1, [r7, #4]
 800733c:	f06f 4340 	mvn.w	r3, #3221225472	; 0xc0000000
 8007340:	440b      	add	r3, r1
 8007342:	009b      	lsls	r3, r3, #2
 8007344:	4413      	add	r3, r2
 8007346:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8007348:	69bb      	ldr	r3, [r7, #24]
 800734a:	f023 0307 	bic.w	r3, r3, #7
 800734e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8007350:	69bb      	ldr	r3, [r7, #24]
 8007352:	f003 0307 	and.w	r3, r3, #7
 8007356:	2b00      	cmp	r3, #0
 8007358:	d00a      	beq.n	8007370 <prvInitialiseNewTask+0x48>
	__asm volatile
 800735a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800735e:	f383 8811 	msr	BASEPRI, r3
 8007362:	f3bf 8f6f 	isb	sy
 8007366:	f3bf 8f4f 	dsb	sy
 800736a:	617b      	str	r3, [r7, #20]
}
 800736c:	bf00      	nop
 800736e:	e7fe      	b.n	800736e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	2b00      	cmp	r3, #0
 8007374:	d01f      	beq.n	80073b6 <prvInitialiseNewTask+0x8e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8007376:	2300      	movs	r3, #0
 8007378:	61fb      	str	r3, [r7, #28]
 800737a:	e012      	b.n	80073a2 <prvInitialiseNewTask+0x7a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800737c:	68ba      	ldr	r2, [r7, #8]
 800737e:	69fb      	ldr	r3, [r7, #28]
 8007380:	4413      	add	r3, r2
 8007382:	7819      	ldrb	r1, [r3, #0]
 8007384:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007386:	69fb      	ldr	r3, [r7, #28]
 8007388:	4413      	add	r3, r2
 800738a:	3334      	adds	r3, #52	; 0x34
 800738c:	460a      	mov	r2, r1
 800738e:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8007390:	68ba      	ldr	r2, [r7, #8]
 8007392:	69fb      	ldr	r3, [r7, #28]
 8007394:	4413      	add	r3, r2
 8007396:	781b      	ldrb	r3, [r3, #0]
 8007398:	2b00      	cmp	r3, #0
 800739a:	d006      	beq.n	80073aa <prvInitialiseNewTask+0x82>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800739c:	69fb      	ldr	r3, [r7, #28]
 800739e:	3301      	adds	r3, #1
 80073a0:	61fb      	str	r3, [r7, #28]
 80073a2:	69fb      	ldr	r3, [r7, #28]
 80073a4:	2b0f      	cmp	r3, #15
 80073a6:	d9e9      	bls.n	800737c <prvInitialiseNewTask+0x54>
 80073a8:	e000      	b.n	80073ac <prvInitialiseNewTask+0x84>
			{
				break;
 80073aa:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80073ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ae:	2200      	movs	r2, #0
 80073b0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80073b4:	e003      	b.n	80073be <prvInitialiseNewTask+0x96>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80073b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073b8:	2200      	movs	r2, #0
 80073ba:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80073be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073c0:	2b06      	cmp	r3, #6
 80073c2:	d901      	bls.n	80073c8 <prvInitialiseNewTask+0xa0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80073c4:	2306      	movs	r3, #6
 80073c6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80073c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073cc:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80073ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80073d2:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80073d4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073d6:	2200      	movs	r2, #0
 80073d8:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80073da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073dc:	3304      	adds	r3, #4
 80073de:	4618      	mov	r0, r3
 80073e0:	f7ff fe6b 	bl	80070ba <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80073e4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073e6:	3318      	adds	r3, #24
 80073e8:	4618      	mov	r0, r3
 80073ea:	f7ff fe66 	bl	80070ba <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80073ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80073f2:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80073f4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80073f6:	f1c3 0207 	rsb	r2, r3, #7
 80073fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80073fc:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80073fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007400:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8007402:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8007404:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007406:	2200      	movs	r2, #0
 8007408:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800740c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800740e:	2200      	movs	r2, #0
 8007410:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8007414:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007416:	334c      	adds	r3, #76	; 0x4c
 8007418:	2260      	movs	r2, #96	; 0x60
 800741a:	2100      	movs	r1, #0
 800741c:	4618      	mov	r0, r3
 800741e:	f001 f859 	bl	80084d4 <memset>
 8007422:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007424:	4a0c      	ldr	r2, [pc, #48]	; (8007458 <prvInitialiseNewTask+0x130>)
 8007426:	651a      	str	r2, [r3, #80]	; 0x50
 8007428:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800742a:	4a0c      	ldr	r2, [pc, #48]	; (800745c <prvInitialiseNewTask+0x134>)
 800742c:	655a      	str	r2, [r3, #84]	; 0x54
 800742e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007430:	4a0b      	ldr	r2, [pc, #44]	; (8007460 <prvInitialiseNewTask+0x138>)
 8007432:	659a      	str	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8007434:	683a      	ldr	r2, [r7, #0]
 8007436:	68f9      	ldr	r1, [r7, #12]
 8007438:	69b8      	ldr	r0, [r7, #24]
 800743a:	f000 fc1f 	bl	8007c7c <pxPortInitialiseStack>
 800743e:	4602      	mov	r2, r0
 8007440:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007442:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8007444:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007446:	2b00      	cmp	r3, #0
 8007448:	d002      	beq.n	8007450 <prvInitialiseNewTask+0x128>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800744a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800744c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800744e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007450:	bf00      	nop
 8007452:	3720      	adds	r7, #32
 8007454:	46bd      	mov	sp, r7
 8007456:	bd80      	pop	{r7, pc}
 8007458:	08008888 	.word	0x08008888
 800745c:	080088a8 	.word	0x080088a8
 8007460:	08008868 	.word	0x08008868

08007464 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8007464:	b580      	push	{r7, lr}
 8007466:	b082      	sub	sp, #8
 8007468:	af00      	add	r7, sp, #0
 800746a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 800746c:	f000 fd32 	bl	8007ed4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8007470:	4b2a      	ldr	r3, [pc, #168]	; (800751c <prvAddNewTaskToReadyList+0xb8>)
 8007472:	681b      	ldr	r3, [r3, #0]
 8007474:	3301      	adds	r3, #1
 8007476:	4a29      	ldr	r2, [pc, #164]	; (800751c <prvAddNewTaskToReadyList+0xb8>)
 8007478:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800747a:	4b29      	ldr	r3, [pc, #164]	; (8007520 <prvAddNewTaskToReadyList+0xbc>)
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d109      	bne.n	8007496 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8007482:	4a27      	ldr	r2, [pc, #156]	; (8007520 <prvAddNewTaskToReadyList+0xbc>)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8007488:	4b24      	ldr	r3, [pc, #144]	; (800751c <prvAddNewTaskToReadyList+0xb8>)
 800748a:	681b      	ldr	r3, [r3, #0]
 800748c:	2b01      	cmp	r3, #1
 800748e:	d110      	bne.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8007490:	f000 facc 	bl	8007a2c <prvInitialiseTaskLists>
 8007494:	e00d      	b.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8007496:	4b23      	ldr	r3, [pc, #140]	; (8007524 <prvAddNewTaskToReadyList+0xc0>)
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	2b00      	cmp	r3, #0
 800749c:	d109      	bne.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800749e:	4b20      	ldr	r3, [pc, #128]	; (8007520 <prvAddNewTaskToReadyList+0xbc>)
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074a8:	429a      	cmp	r2, r3
 80074aa:	d802      	bhi.n	80074b2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80074ac:	4a1c      	ldr	r2, [pc, #112]	; (8007520 <prvAddNewTaskToReadyList+0xbc>)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80074b2:	4b1d      	ldr	r3, [pc, #116]	; (8007528 <prvAddNewTaskToReadyList+0xc4>)
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	3301      	adds	r3, #1
 80074b8:	4a1b      	ldr	r2, [pc, #108]	; (8007528 <prvAddNewTaskToReadyList+0xc4>)
 80074ba:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80074c0:	2201      	movs	r2, #1
 80074c2:	409a      	lsls	r2, r3
 80074c4:	4b19      	ldr	r3, [pc, #100]	; (800752c <prvAddNewTaskToReadyList+0xc8>)
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	4313      	orrs	r3, r2
 80074ca:	4a18      	ldr	r2, [pc, #96]	; (800752c <prvAddNewTaskToReadyList+0xc8>)
 80074cc:	6013      	str	r3, [r2, #0]
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074d2:	4613      	mov	r3, r2
 80074d4:	009b      	lsls	r3, r3, #2
 80074d6:	4413      	add	r3, r2
 80074d8:	009b      	lsls	r3, r3, #2
 80074da:	4a15      	ldr	r2, [pc, #84]	; (8007530 <prvAddNewTaskToReadyList+0xcc>)
 80074dc:	441a      	add	r2, r3
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	3304      	adds	r3, #4
 80074e2:	4619      	mov	r1, r3
 80074e4:	4610      	mov	r0, r2
 80074e6:	f7ff fdf5 	bl	80070d4 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80074ea:	f000 fd23 	bl	8007f34 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80074ee:	4b0d      	ldr	r3, [pc, #52]	; (8007524 <prvAddNewTaskToReadyList+0xc0>)
 80074f0:	681b      	ldr	r3, [r3, #0]
 80074f2:	2b00      	cmp	r3, #0
 80074f4:	d00e      	beq.n	8007514 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80074f6:	4b0a      	ldr	r3, [pc, #40]	; (8007520 <prvAddNewTaskToReadyList+0xbc>)
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007500:	429a      	cmp	r2, r3
 8007502:	d207      	bcs.n	8007514 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8007504:	4b0b      	ldr	r3, [pc, #44]	; (8007534 <prvAddNewTaskToReadyList+0xd0>)
 8007506:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800750a:	601a      	str	r2, [r3, #0]
 800750c:	f3bf 8f4f 	dsb	sy
 8007510:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8007514:	bf00      	nop
 8007516:	3708      	adds	r7, #8
 8007518:	46bd      	mov	sp, r7
 800751a:	bd80      	pop	{r7, pc}
 800751c:	2400061c 	.word	0x2400061c
 8007520:	2400051c 	.word	0x2400051c
 8007524:	24000628 	.word	0x24000628
 8007528:	24000638 	.word	0x24000638
 800752c:	24000624 	.word	0x24000624
 8007530:	24000520 	.word	0x24000520
 8007534:	e000ed04 	.word	0xe000ed04

08007538 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8007538:	b580      	push	{r7, lr}
 800753a:	b084      	sub	sp, #16
 800753c:	af00      	add	r7, sp, #0
 800753e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8007540:	2300      	movs	r3, #0
 8007542:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2b00      	cmp	r3, #0
 8007548:	d017      	beq.n	800757a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800754a:	4b13      	ldr	r3, [pc, #76]	; (8007598 <vTaskDelay+0x60>)
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	2b00      	cmp	r3, #0
 8007550:	d00a      	beq.n	8007568 <vTaskDelay+0x30>
	__asm volatile
 8007552:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007556:	f383 8811 	msr	BASEPRI, r3
 800755a:	f3bf 8f6f 	isb	sy
 800755e:	f3bf 8f4f 	dsb	sy
 8007562:	60bb      	str	r3, [r7, #8]
}
 8007564:	bf00      	nop
 8007566:	e7fe      	b.n	8007566 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8007568:	f000 f884 	bl	8007674 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800756c:	2100      	movs	r1, #0
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f000 fb1e 	bl	8007bb0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8007574:	f000 f88c 	bl	8007690 <xTaskResumeAll>
 8007578:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800757a:	68fb      	ldr	r3, [r7, #12]
 800757c:	2b00      	cmp	r3, #0
 800757e:	d107      	bne.n	8007590 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8007580:	4b06      	ldr	r3, [pc, #24]	; (800759c <vTaskDelay+0x64>)
 8007582:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007586:	601a      	str	r2, [r3, #0]
 8007588:	f3bf 8f4f 	dsb	sy
 800758c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8007590:	bf00      	nop
 8007592:	3710      	adds	r7, #16
 8007594:	46bd      	mov	sp, r7
 8007596:	bd80      	pop	{r7, pc}
 8007598:	24000644 	.word	0x24000644
 800759c:	e000ed04 	.word	0xe000ed04

080075a0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80075a0:	b580      	push	{r7, lr}
 80075a2:	b08a      	sub	sp, #40	; 0x28
 80075a4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80075a6:	2300      	movs	r3, #0
 80075a8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80075aa:	2300      	movs	r3, #0
 80075ac:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80075ae:	463a      	mov	r2, r7
 80075b0:	1d39      	adds	r1, r7, #4
 80075b2:	f107 0308 	add.w	r3, r7, #8
 80075b6:	4618      	mov	r0, r3
 80075b8:	f7f9 fbd6 	bl	8000d68 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80075bc:	6839      	ldr	r1, [r7, #0]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	68ba      	ldr	r2, [r7, #8]
 80075c2:	9202      	str	r2, [sp, #8]
 80075c4:	9301      	str	r3, [sp, #4]
 80075c6:	2300      	movs	r3, #0
 80075c8:	9300      	str	r3, [sp, #0]
 80075ca:	2300      	movs	r3, #0
 80075cc:	460a      	mov	r2, r1
 80075ce:	4921      	ldr	r1, [pc, #132]	; (8007654 <vTaskStartScheduler+0xb4>)
 80075d0:	4821      	ldr	r0, [pc, #132]	; (8007658 <vTaskStartScheduler+0xb8>)
 80075d2:	f7ff fe06 	bl	80071e2 <xTaskCreateStatic>
 80075d6:	4603      	mov	r3, r0
 80075d8:	4a20      	ldr	r2, [pc, #128]	; (800765c <vTaskStartScheduler+0xbc>)
 80075da:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80075dc:	4b1f      	ldr	r3, [pc, #124]	; (800765c <vTaskStartScheduler+0xbc>)
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	2b00      	cmp	r3, #0
 80075e2:	d002      	beq.n	80075ea <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80075e4:	2301      	movs	r3, #1
 80075e6:	617b      	str	r3, [r7, #20]
 80075e8:	e001      	b.n	80075ee <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80075ea:	2300      	movs	r3, #0
 80075ec:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80075ee:	697b      	ldr	r3, [r7, #20]
 80075f0:	2b01      	cmp	r3, #1
 80075f2:	d11b      	bne.n	800762c <vTaskStartScheduler+0x8c>
	__asm volatile
 80075f4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80075f8:	f383 8811 	msr	BASEPRI, r3
 80075fc:	f3bf 8f6f 	isb	sy
 8007600:	f3bf 8f4f 	dsb	sy
 8007604:	613b      	str	r3, [r7, #16]
}
 8007606:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8007608:	4b15      	ldr	r3, [pc, #84]	; (8007660 <vTaskStartScheduler+0xc0>)
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	334c      	adds	r3, #76	; 0x4c
 800760e:	4a15      	ldr	r2, [pc, #84]	; (8007664 <vTaskStartScheduler+0xc4>)
 8007610:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8007612:	4b15      	ldr	r3, [pc, #84]	; (8007668 <vTaskStartScheduler+0xc8>)
 8007614:	f04f 32ff 	mov.w	r2, #4294967295
 8007618:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800761a:	4b14      	ldr	r3, [pc, #80]	; (800766c <vTaskStartScheduler+0xcc>)
 800761c:	2201      	movs	r2, #1
 800761e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8007620:	4b13      	ldr	r3, [pc, #76]	; (8007670 <vTaskStartScheduler+0xd0>)
 8007622:	2200      	movs	r2, #0
 8007624:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8007626:	f000 fbb3 	bl	8007d90 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800762a:	e00e      	b.n	800764a <vTaskStartScheduler+0xaa>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800762c:	697b      	ldr	r3, [r7, #20]
 800762e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007632:	d10a      	bne.n	800764a <vTaskStartScheduler+0xaa>
	__asm volatile
 8007634:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007638:	f383 8811 	msr	BASEPRI, r3
 800763c:	f3bf 8f6f 	isb	sy
 8007640:	f3bf 8f4f 	dsb	sy
 8007644:	60fb      	str	r3, [r7, #12]
}
 8007646:	bf00      	nop
 8007648:	e7fe      	b.n	8007648 <vTaskStartScheduler+0xa8>
}
 800764a:	bf00      	nop
 800764c:	3718      	adds	r7, #24
 800764e:	46bd      	mov	sp, r7
 8007650:	bd80      	pop	{r7, pc}
 8007652:	bf00      	nop
 8007654:	08008828 	.word	0x08008828
 8007658:	080079fd 	.word	0x080079fd
 800765c:	24000640 	.word	0x24000640
 8007660:	2400051c 	.word	0x2400051c
 8007664:	24000014 	.word	0x24000014
 8007668:	2400063c 	.word	0x2400063c
 800766c:	24000628 	.word	0x24000628
 8007670:	24000620 	.word	0x24000620

08007674 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8007674:	b480      	push	{r7}
 8007676:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8007678:	4b04      	ldr	r3, [pc, #16]	; (800768c <vTaskSuspendAll+0x18>)
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	3301      	adds	r3, #1
 800767e:	4a03      	ldr	r2, [pc, #12]	; (800768c <vTaskSuspendAll+0x18>)
 8007680:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8007682:	bf00      	nop
 8007684:	46bd      	mov	sp, r7
 8007686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800768a:	4770      	bx	lr
 800768c:	24000644 	.word	0x24000644

08007690 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8007690:	b580      	push	{r7, lr}
 8007692:	b084      	sub	sp, #16
 8007694:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8007696:	2300      	movs	r3, #0
 8007698:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800769a:	2300      	movs	r3, #0
 800769c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 800769e:	4b41      	ldr	r3, [pc, #260]	; (80077a4 <xTaskResumeAll+0x114>)
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d10a      	bne.n	80076bc <xTaskResumeAll+0x2c>
	__asm volatile
 80076a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80076aa:	f383 8811 	msr	BASEPRI, r3
 80076ae:	f3bf 8f6f 	isb	sy
 80076b2:	f3bf 8f4f 	dsb	sy
 80076b6:	603b      	str	r3, [r7, #0]
}
 80076b8:	bf00      	nop
 80076ba:	e7fe      	b.n	80076ba <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80076bc:	f000 fc0a 	bl	8007ed4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80076c0:	4b38      	ldr	r3, [pc, #224]	; (80077a4 <xTaskResumeAll+0x114>)
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	3b01      	subs	r3, #1
 80076c6:	4a37      	ldr	r2, [pc, #220]	; (80077a4 <xTaskResumeAll+0x114>)
 80076c8:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80076ca:	4b36      	ldr	r3, [pc, #216]	; (80077a4 <xTaskResumeAll+0x114>)
 80076cc:	681b      	ldr	r3, [r3, #0]
 80076ce:	2b00      	cmp	r3, #0
 80076d0:	d161      	bne.n	8007796 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80076d2:	4b35      	ldr	r3, [pc, #212]	; (80077a8 <xTaskResumeAll+0x118>)
 80076d4:	681b      	ldr	r3, [r3, #0]
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d05d      	beq.n	8007796 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80076da:	e02e      	b.n	800773a <xTaskResumeAll+0xaa>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80076dc:	4b33      	ldr	r3, [pc, #204]	; (80077ac <xTaskResumeAll+0x11c>)
 80076de:	68db      	ldr	r3, [r3, #12]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80076e4:	68fb      	ldr	r3, [r7, #12]
 80076e6:	3318      	adds	r3, #24
 80076e8:	4618      	mov	r0, r3
 80076ea:	f7ff fd50 	bl	800718e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80076ee:	68fb      	ldr	r3, [r7, #12]
 80076f0:	3304      	adds	r3, #4
 80076f2:	4618      	mov	r0, r3
 80076f4:	f7ff fd4b 	bl	800718e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80076fc:	2201      	movs	r2, #1
 80076fe:	409a      	lsls	r2, r3
 8007700:	4b2b      	ldr	r3, [pc, #172]	; (80077b0 <xTaskResumeAll+0x120>)
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	4313      	orrs	r3, r2
 8007706:	4a2a      	ldr	r2, [pc, #168]	; (80077b0 <xTaskResumeAll+0x120>)
 8007708:	6013      	str	r3, [r2, #0]
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800770e:	4613      	mov	r3, r2
 8007710:	009b      	lsls	r3, r3, #2
 8007712:	4413      	add	r3, r2
 8007714:	009b      	lsls	r3, r3, #2
 8007716:	4a27      	ldr	r2, [pc, #156]	; (80077b4 <xTaskResumeAll+0x124>)
 8007718:	441a      	add	r2, r3
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	3304      	adds	r3, #4
 800771e:	4619      	mov	r1, r3
 8007720:	4610      	mov	r0, r2
 8007722:	f7ff fcd7 	bl	80070d4 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800772a:	4b23      	ldr	r3, [pc, #140]	; (80077b8 <xTaskResumeAll+0x128>)
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007730:	429a      	cmp	r2, r3
 8007732:	d302      	bcc.n	800773a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8007734:	4b21      	ldr	r3, [pc, #132]	; (80077bc <xTaskResumeAll+0x12c>)
 8007736:	2201      	movs	r2, #1
 8007738:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800773a:	4b1c      	ldr	r3, [pc, #112]	; (80077ac <xTaskResumeAll+0x11c>)
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	2b00      	cmp	r3, #0
 8007740:	d1cc      	bne.n	80076dc <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	2b00      	cmp	r3, #0
 8007746:	d001      	beq.n	800774c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8007748:	f000 fa12 	bl	8007b70 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800774c:	4b1c      	ldr	r3, [pc, #112]	; (80077c0 <xTaskResumeAll+0x130>)
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d010      	beq.n	800777a <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8007758:	f000 f836 	bl	80077c8 <xTaskIncrementTick>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d002      	beq.n	8007768 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8007762:	4b16      	ldr	r3, [pc, #88]	; (80077bc <xTaskResumeAll+0x12c>)
 8007764:	2201      	movs	r2, #1
 8007766:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	3b01      	subs	r3, #1
 800776c:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	2b00      	cmp	r3, #0
 8007772:	d1f1      	bne.n	8007758 <xTaskResumeAll+0xc8>

						xPendedTicks = 0;
 8007774:	4b12      	ldr	r3, [pc, #72]	; (80077c0 <xTaskResumeAll+0x130>)
 8007776:	2200      	movs	r2, #0
 8007778:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800777a:	4b10      	ldr	r3, [pc, #64]	; (80077bc <xTaskResumeAll+0x12c>)
 800777c:	681b      	ldr	r3, [r3, #0]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d009      	beq.n	8007796 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8007782:	2301      	movs	r3, #1
 8007784:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8007786:	4b0f      	ldr	r3, [pc, #60]	; (80077c4 <xTaskResumeAll+0x134>)
 8007788:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	f3bf 8f4f 	dsb	sy
 8007792:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8007796:	f000 fbcd 	bl	8007f34 <vPortExitCritical>

	return xAlreadyYielded;
 800779a:	68bb      	ldr	r3, [r7, #8]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3710      	adds	r7, #16
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	24000644 	.word	0x24000644
 80077a8:	2400061c 	.word	0x2400061c
 80077ac:	240005dc 	.word	0x240005dc
 80077b0:	24000624 	.word	0x24000624
 80077b4:	24000520 	.word	0x24000520
 80077b8:	2400051c 	.word	0x2400051c
 80077bc:	24000630 	.word	0x24000630
 80077c0:	2400062c 	.word	0x2400062c
 80077c4:	e000ed04 	.word	0xe000ed04

080077c8 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80077c8:	b580      	push	{r7, lr}
 80077ca:	b086      	sub	sp, #24
 80077cc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80077ce:	2300      	movs	r3, #0
 80077d0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80077d2:	4b4e      	ldr	r3, [pc, #312]	; (800790c <xTaskIncrementTick+0x144>)
 80077d4:	681b      	ldr	r3, [r3, #0]
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	f040 808e 	bne.w	80078f8 <xTaskIncrementTick+0x130>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80077dc:	4b4c      	ldr	r3, [pc, #304]	; (8007910 <xTaskIncrementTick+0x148>)
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	3301      	adds	r3, #1
 80077e2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80077e4:	4a4a      	ldr	r2, [pc, #296]	; (8007910 <xTaskIncrementTick+0x148>)
 80077e6:	693b      	ldr	r3, [r7, #16]
 80077e8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80077ea:	693b      	ldr	r3, [r7, #16]
 80077ec:	2b00      	cmp	r3, #0
 80077ee:	d120      	bne.n	8007832 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80077f0:	4b48      	ldr	r3, [pc, #288]	; (8007914 <xTaskIncrementTick+0x14c>)
 80077f2:	681b      	ldr	r3, [r3, #0]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d00a      	beq.n	8007810 <xTaskIncrementTick+0x48>
	__asm volatile
 80077fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80077fe:	f383 8811 	msr	BASEPRI, r3
 8007802:	f3bf 8f6f 	isb	sy
 8007806:	f3bf 8f4f 	dsb	sy
 800780a:	603b      	str	r3, [r7, #0]
}
 800780c:	bf00      	nop
 800780e:	e7fe      	b.n	800780e <xTaskIncrementTick+0x46>
 8007810:	4b40      	ldr	r3, [pc, #256]	; (8007914 <xTaskIncrementTick+0x14c>)
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	60fb      	str	r3, [r7, #12]
 8007816:	4b40      	ldr	r3, [pc, #256]	; (8007918 <xTaskIncrementTick+0x150>)
 8007818:	681b      	ldr	r3, [r3, #0]
 800781a:	4a3e      	ldr	r2, [pc, #248]	; (8007914 <xTaskIncrementTick+0x14c>)
 800781c:	6013      	str	r3, [r2, #0]
 800781e:	4a3e      	ldr	r2, [pc, #248]	; (8007918 <xTaskIncrementTick+0x150>)
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	6013      	str	r3, [r2, #0]
 8007824:	4b3d      	ldr	r3, [pc, #244]	; (800791c <xTaskIncrementTick+0x154>)
 8007826:	681b      	ldr	r3, [r3, #0]
 8007828:	3301      	adds	r3, #1
 800782a:	4a3c      	ldr	r2, [pc, #240]	; (800791c <xTaskIncrementTick+0x154>)
 800782c:	6013      	str	r3, [r2, #0]
 800782e:	f000 f99f 	bl	8007b70 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8007832:	4b3b      	ldr	r3, [pc, #236]	; (8007920 <xTaskIncrementTick+0x158>)
 8007834:	681b      	ldr	r3, [r3, #0]
 8007836:	693a      	ldr	r2, [r7, #16]
 8007838:	429a      	cmp	r2, r3
 800783a:	d348      	bcc.n	80078ce <xTaskIncrementTick+0x106>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800783c:	4b35      	ldr	r3, [pc, #212]	; (8007914 <xTaskIncrementTick+0x14c>)
 800783e:	681b      	ldr	r3, [r3, #0]
 8007840:	681b      	ldr	r3, [r3, #0]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d104      	bne.n	8007850 <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8007846:	4b36      	ldr	r3, [pc, #216]	; (8007920 <xTaskIncrementTick+0x158>)
 8007848:	f04f 32ff 	mov.w	r2, #4294967295
 800784c:	601a      	str	r2, [r3, #0]
					break;
 800784e:	e03e      	b.n	80078ce <xTaskIncrementTick+0x106>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007850:	4b30      	ldr	r3, [pc, #192]	; (8007914 <xTaskIncrementTick+0x14c>)
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	68db      	ldr	r3, [r3, #12]
 8007856:	68db      	ldr	r3, [r3, #12]
 8007858:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800785a:	68bb      	ldr	r3, [r7, #8]
 800785c:	685b      	ldr	r3, [r3, #4]
 800785e:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8007860:	693a      	ldr	r2, [r7, #16]
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	429a      	cmp	r2, r3
 8007866:	d203      	bcs.n	8007870 <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8007868:	4a2d      	ldr	r2, [pc, #180]	; (8007920 <xTaskIncrementTick+0x158>)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800786e:	e02e      	b.n	80078ce <xTaskIncrementTick+0x106>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007870:	68bb      	ldr	r3, [r7, #8]
 8007872:	3304      	adds	r3, #4
 8007874:	4618      	mov	r0, r3
 8007876:	f7ff fc8a 	bl	800718e <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800787a:	68bb      	ldr	r3, [r7, #8]
 800787c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800787e:	2b00      	cmp	r3, #0
 8007880:	d004      	beq.n	800788c <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8007882:	68bb      	ldr	r3, [r7, #8]
 8007884:	3318      	adds	r3, #24
 8007886:	4618      	mov	r0, r3
 8007888:	f7ff fc81 	bl	800718e <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007890:	2201      	movs	r2, #1
 8007892:	409a      	lsls	r2, r3
 8007894:	4b23      	ldr	r3, [pc, #140]	; (8007924 <xTaskIncrementTick+0x15c>)
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	4313      	orrs	r3, r2
 800789a:	4a22      	ldr	r2, [pc, #136]	; (8007924 <xTaskIncrementTick+0x15c>)
 800789c:	6013      	str	r3, [r2, #0]
 800789e:	68bb      	ldr	r3, [r7, #8]
 80078a0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078a2:	4613      	mov	r3, r2
 80078a4:	009b      	lsls	r3, r3, #2
 80078a6:	4413      	add	r3, r2
 80078a8:	009b      	lsls	r3, r3, #2
 80078aa:	4a1f      	ldr	r2, [pc, #124]	; (8007928 <xTaskIncrementTick+0x160>)
 80078ac:	441a      	add	r2, r3
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	3304      	adds	r3, #4
 80078b2:	4619      	mov	r1, r3
 80078b4:	4610      	mov	r0, r2
 80078b6:	f7ff fc0d 	bl	80070d4 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80078ba:	68bb      	ldr	r3, [r7, #8]
 80078bc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078be:	4b1b      	ldr	r3, [pc, #108]	; (800792c <xTaskIncrementTick+0x164>)
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078c4:	429a      	cmp	r2, r3
 80078c6:	d3b9      	bcc.n	800783c <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 80078c8:	2301      	movs	r3, #1
 80078ca:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80078cc:	e7b6      	b.n	800783c <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80078ce:	4b17      	ldr	r3, [pc, #92]	; (800792c <xTaskIncrementTick+0x164>)
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078d4:	4914      	ldr	r1, [pc, #80]	; (8007928 <xTaskIncrementTick+0x160>)
 80078d6:	4613      	mov	r3, r2
 80078d8:	009b      	lsls	r3, r3, #2
 80078da:	4413      	add	r3, r2
 80078dc:	009b      	lsls	r3, r3, #2
 80078de:	440b      	add	r3, r1
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	2b01      	cmp	r3, #1
 80078e4:	d901      	bls.n	80078ea <xTaskIncrementTick+0x122>
			{
				xSwitchRequired = pdTRUE;
 80078e6:	2301      	movs	r3, #1
 80078e8:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80078ea:	4b11      	ldr	r3, [pc, #68]	; (8007930 <xTaskIncrementTick+0x168>)
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d007      	beq.n	8007902 <xTaskIncrementTick+0x13a>
			{
				xSwitchRequired = pdTRUE;
 80078f2:	2301      	movs	r3, #1
 80078f4:	617b      	str	r3, [r7, #20]
 80078f6:	e004      	b.n	8007902 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80078f8:	4b0e      	ldr	r3, [pc, #56]	; (8007934 <xTaskIncrementTick+0x16c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3301      	adds	r3, #1
 80078fe:	4a0d      	ldr	r2, [pc, #52]	; (8007934 <xTaskIncrementTick+0x16c>)
 8007900:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8007902:	697b      	ldr	r3, [r7, #20]
}
 8007904:	4618      	mov	r0, r3
 8007906:	3718      	adds	r7, #24
 8007908:	46bd      	mov	sp, r7
 800790a:	bd80      	pop	{r7, pc}
 800790c:	24000644 	.word	0x24000644
 8007910:	24000620 	.word	0x24000620
 8007914:	240005d4 	.word	0x240005d4
 8007918:	240005d8 	.word	0x240005d8
 800791c:	24000634 	.word	0x24000634
 8007920:	2400063c 	.word	0x2400063c
 8007924:	24000624 	.word	0x24000624
 8007928:	24000520 	.word	0x24000520
 800792c:	2400051c 	.word	0x2400051c
 8007930:	24000630 	.word	0x24000630
 8007934:	2400062c 	.word	0x2400062c

08007938 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8007938:	b480      	push	{r7}
 800793a:	b087      	sub	sp, #28
 800793c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800793e:	4b29      	ldr	r3, [pc, #164]	; (80079e4 <vTaskSwitchContext+0xac>)
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	2b00      	cmp	r3, #0
 8007944:	d003      	beq.n	800794e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8007946:	4b28      	ldr	r3, [pc, #160]	; (80079e8 <vTaskSwitchContext+0xb0>)
 8007948:	2201      	movs	r2, #1
 800794a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800794c:	e044      	b.n	80079d8 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 800794e:	4b26      	ldr	r3, [pc, #152]	; (80079e8 <vTaskSwitchContext+0xb0>)
 8007950:	2200      	movs	r2, #0
 8007952:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007954:	4b25      	ldr	r3, [pc, #148]	; (80079ec <vTaskSwitchContext+0xb4>)
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800795a:	68fb      	ldr	r3, [r7, #12]
 800795c:	fab3 f383 	clz	r3, r3
 8007960:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8007962:	7afb      	ldrb	r3, [r7, #11]
 8007964:	f1c3 031f 	rsb	r3, r3, #31
 8007968:	617b      	str	r3, [r7, #20]
 800796a:	4921      	ldr	r1, [pc, #132]	; (80079f0 <vTaskSwitchContext+0xb8>)
 800796c:	697a      	ldr	r2, [r7, #20]
 800796e:	4613      	mov	r3, r2
 8007970:	009b      	lsls	r3, r3, #2
 8007972:	4413      	add	r3, r2
 8007974:	009b      	lsls	r3, r3, #2
 8007976:	440b      	add	r3, r1
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	2b00      	cmp	r3, #0
 800797c:	d10a      	bne.n	8007994 <vTaskSwitchContext+0x5c>
	__asm volatile
 800797e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007982:	f383 8811 	msr	BASEPRI, r3
 8007986:	f3bf 8f6f 	isb	sy
 800798a:	f3bf 8f4f 	dsb	sy
 800798e:	607b      	str	r3, [r7, #4]
}
 8007990:	bf00      	nop
 8007992:	e7fe      	b.n	8007992 <vTaskSwitchContext+0x5a>
 8007994:	697a      	ldr	r2, [r7, #20]
 8007996:	4613      	mov	r3, r2
 8007998:	009b      	lsls	r3, r3, #2
 800799a:	4413      	add	r3, r2
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	4a14      	ldr	r2, [pc, #80]	; (80079f0 <vTaskSwitchContext+0xb8>)
 80079a0:	4413      	add	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
 80079a4:	693b      	ldr	r3, [r7, #16]
 80079a6:	685b      	ldr	r3, [r3, #4]
 80079a8:	685a      	ldr	r2, [r3, #4]
 80079aa:	693b      	ldr	r3, [r7, #16]
 80079ac:	605a      	str	r2, [r3, #4]
 80079ae:	693b      	ldr	r3, [r7, #16]
 80079b0:	685a      	ldr	r2, [r3, #4]
 80079b2:	693b      	ldr	r3, [r7, #16]
 80079b4:	3308      	adds	r3, #8
 80079b6:	429a      	cmp	r2, r3
 80079b8:	d104      	bne.n	80079c4 <vTaskSwitchContext+0x8c>
 80079ba:	693b      	ldr	r3, [r7, #16]
 80079bc:	685b      	ldr	r3, [r3, #4]
 80079be:	685a      	ldr	r2, [r3, #4]
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	605a      	str	r2, [r3, #4]
 80079c4:	693b      	ldr	r3, [r7, #16]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	68db      	ldr	r3, [r3, #12]
 80079ca:	4a0a      	ldr	r2, [pc, #40]	; (80079f4 <vTaskSwitchContext+0xbc>)
 80079cc:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80079ce:	4b09      	ldr	r3, [pc, #36]	; (80079f4 <vTaskSwitchContext+0xbc>)
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	334c      	adds	r3, #76	; 0x4c
 80079d4:	4a08      	ldr	r2, [pc, #32]	; (80079f8 <vTaskSwitchContext+0xc0>)
 80079d6:	6013      	str	r3, [r2, #0]
}
 80079d8:	bf00      	nop
 80079da:	371c      	adds	r7, #28
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr
 80079e4:	24000644 	.word	0x24000644
 80079e8:	24000630 	.word	0x24000630
 80079ec:	24000624 	.word	0x24000624
 80079f0:	24000520 	.word	0x24000520
 80079f4:	2400051c 	.word	0x2400051c
 80079f8:	24000014 	.word	0x24000014

080079fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80079fc:	b580      	push	{r7, lr}
 80079fe:	b082      	sub	sp, #8
 8007a00:	af00      	add	r7, sp, #0
 8007a02:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8007a04:	f000 f852 	bl	8007aac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8007a08:	4b06      	ldr	r3, [pc, #24]	; (8007a24 <prvIdleTask+0x28>)
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	2b01      	cmp	r3, #1
 8007a0e:	d9f9      	bls.n	8007a04 <prvIdleTask+0x8>
			{
				taskYIELD();
 8007a10:	4b05      	ldr	r3, [pc, #20]	; (8007a28 <prvIdleTask+0x2c>)
 8007a12:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8007a16:	601a      	str	r2, [r3, #0]
 8007a18:	f3bf 8f4f 	dsb	sy
 8007a1c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8007a20:	e7f0      	b.n	8007a04 <prvIdleTask+0x8>
 8007a22:	bf00      	nop
 8007a24:	24000520 	.word	0x24000520
 8007a28:	e000ed04 	.word	0xe000ed04

08007a2c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8007a2c:	b580      	push	{r7, lr}
 8007a2e:	b082      	sub	sp, #8
 8007a30:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a32:	2300      	movs	r3, #0
 8007a34:	607b      	str	r3, [r7, #4]
 8007a36:	e00c      	b.n	8007a52 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8007a38:	687a      	ldr	r2, [r7, #4]
 8007a3a:	4613      	mov	r3, r2
 8007a3c:	009b      	lsls	r3, r3, #2
 8007a3e:	4413      	add	r3, r2
 8007a40:	009b      	lsls	r3, r3, #2
 8007a42:	4a12      	ldr	r2, [pc, #72]	; (8007a8c <prvInitialiseTaskLists+0x60>)
 8007a44:	4413      	add	r3, r2
 8007a46:	4618      	mov	r0, r3
 8007a48:	f7ff fb17 	bl	800707a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	3301      	adds	r3, #1
 8007a50:	607b      	str	r3, [r7, #4]
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2b06      	cmp	r3, #6
 8007a56:	d9ef      	bls.n	8007a38 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8007a58:	480d      	ldr	r0, [pc, #52]	; (8007a90 <prvInitialiseTaskLists+0x64>)
 8007a5a:	f7ff fb0e 	bl	800707a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8007a5e:	480d      	ldr	r0, [pc, #52]	; (8007a94 <prvInitialiseTaskLists+0x68>)
 8007a60:	f7ff fb0b 	bl	800707a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8007a64:	480c      	ldr	r0, [pc, #48]	; (8007a98 <prvInitialiseTaskLists+0x6c>)
 8007a66:	f7ff fb08 	bl	800707a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8007a6a:	480c      	ldr	r0, [pc, #48]	; (8007a9c <prvInitialiseTaskLists+0x70>)
 8007a6c:	f7ff fb05 	bl	800707a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8007a70:	480b      	ldr	r0, [pc, #44]	; (8007aa0 <prvInitialiseTaskLists+0x74>)
 8007a72:	f7ff fb02 	bl	800707a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8007a76:	4b0b      	ldr	r3, [pc, #44]	; (8007aa4 <prvInitialiseTaskLists+0x78>)
 8007a78:	4a05      	ldr	r2, [pc, #20]	; (8007a90 <prvInitialiseTaskLists+0x64>)
 8007a7a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8007a7c:	4b0a      	ldr	r3, [pc, #40]	; (8007aa8 <prvInitialiseTaskLists+0x7c>)
 8007a7e:	4a05      	ldr	r2, [pc, #20]	; (8007a94 <prvInitialiseTaskLists+0x68>)
 8007a80:	601a      	str	r2, [r3, #0]
}
 8007a82:	bf00      	nop
 8007a84:	3708      	adds	r7, #8
 8007a86:	46bd      	mov	sp, r7
 8007a88:	bd80      	pop	{r7, pc}
 8007a8a:	bf00      	nop
 8007a8c:	24000520 	.word	0x24000520
 8007a90:	240005ac 	.word	0x240005ac
 8007a94:	240005c0 	.word	0x240005c0
 8007a98:	240005dc 	.word	0x240005dc
 8007a9c:	240005f0 	.word	0x240005f0
 8007aa0:	24000608 	.word	0x24000608
 8007aa4:	240005d4 	.word	0x240005d4
 8007aa8:	240005d8 	.word	0x240005d8

08007aac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b082      	sub	sp, #8
 8007ab0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ab2:	e019      	b.n	8007ae8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8007ab4:	f000 fa0e 	bl	8007ed4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007ab8:	4b10      	ldr	r3, [pc, #64]	; (8007afc <prvCheckTasksWaitingTermination+0x50>)
 8007aba:	68db      	ldr	r3, [r3, #12]
 8007abc:	68db      	ldr	r3, [r3, #12]
 8007abe:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	3304      	adds	r3, #4
 8007ac4:	4618      	mov	r0, r3
 8007ac6:	f7ff fb62 	bl	800718e <uxListRemove>
				--uxCurrentNumberOfTasks;
 8007aca:	4b0d      	ldr	r3, [pc, #52]	; (8007b00 <prvCheckTasksWaitingTermination+0x54>)
 8007acc:	681b      	ldr	r3, [r3, #0]
 8007ace:	3b01      	subs	r3, #1
 8007ad0:	4a0b      	ldr	r2, [pc, #44]	; (8007b00 <prvCheckTasksWaitingTermination+0x54>)
 8007ad2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8007ad4:	4b0b      	ldr	r3, [pc, #44]	; (8007b04 <prvCheckTasksWaitingTermination+0x58>)
 8007ad6:	681b      	ldr	r3, [r3, #0]
 8007ad8:	3b01      	subs	r3, #1
 8007ada:	4a0a      	ldr	r2, [pc, #40]	; (8007b04 <prvCheckTasksWaitingTermination+0x58>)
 8007adc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8007ade:	f000 fa29 	bl	8007f34 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8007ae2:	6878      	ldr	r0, [r7, #4]
 8007ae4:	f000 f810 	bl	8007b08 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8007ae8:	4b06      	ldr	r3, [pc, #24]	; (8007b04 <prvCheckTasksWaitingTermination+0x58>)
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	2b00      	cmp	r3, #0
 8007aee:	d1e1      	bne.n	8007ab4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8007af0:	bf00      	nop
 8007af2:	bf00      	nop
 8007af4:	3708      	adds	r7, #8
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	240005f0 	.word	0x240005f0
 8007b00:	2400061c 	.word	0x2400061c
 8007b04:	24000604 	.word	0x24000604

08007b08 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	334c      	adds	r3, #76	; 0x4c
 8007b14:	4618      	mov	r0, r3
 8007b16:	f000 fdd3 	bl	80086c0 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d108      	bne.n	8007b36 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007b28:	4618      	mov	r0, r3
 8007b2a:	f000 fb81 	bl	8008230 <vPortFree>
				vPortFree( pxTCB );
 8007b2e:	6878      	ldr	r0, [r7, #4]
 8007b30:	f000 fb7e 	bl	8008230 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8007b34:	e018      	b.n	8007b68 <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007b3c:	2b01      	cmp	r3, #1
 8007b3e:	d103      	bne.n	8007b48 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8007b40:	6878      	ldr	r0, [r7, #4]
 8007b42:	f000 fb75 	bl	8008230 <vPortFree>
	}
 8007b46:	e00f      	b.n	8007b68 <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8007b4e:	2b02      	cmp	r3, #2
 8007b50:	d00a      	beq.n	8007b68 <prvDeleteTCB+0x60>
	__asm volatile
 8007b52:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007b56:	f383 8811 	msr	BASEPRI, r3
 8007b5a:	f3bf 8f6f 	isb	sy
 8007b5e:	f3bf 8f4f 	dsb	sy
 8007b62:	60fb      	str	r3, [r7, #12]
}
 8007b64:	bf00      	nop
 8007b66:	e7fe      	b.n	8007b66 <prvDeleteTCB+0x5e>
	}
 8007b68:	bf00      	nop
 8007b6a:	3710      	adds	r7, #16
 8007b6c:	46bd      	mov	sp, r7
 8007b6e:	bd80      	pop	{r7, pc}

08007b70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8007b70:	b480      	push	{r7}
 8007b72:	b083      	sub	sp, #12
 8007b74:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8007b76:	4b0c      	ldr	r3, [pc, #48]	; (8007ba8 <prvResetNextTaskUnblockTime+0x38>)
 8007b78:	681b      	ldr	r3, [r3, #0]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d104      	bne.n	8007b8a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8007b80:	4b0a      	ldr	r3, [pc, #40]	; (8007bac <prvResetNextTaskUnblockTime+0x3c>)
 8007b82:	f04f 32ff 	mov.w	r2, #4294967295
 8007b86:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8007b88:	e008      	b.n	8007b9c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8007b8a:	4b07      	ldr	r3, [pc, #28]	; (8007ba8 <prvResetNextTaskUnblockTime+0x38>)
 8007b8c:	681b      	ldr	r3, [r3, #0]
 8007b8e:	68db      	ldr	r3, [r3, #12]
 8007b90:	68db      	ldr	r3, [r3, #12]
 8007b92:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	685b      	ldr	r3, [r3, #4]
 8007b98:	4a04      	ldr	r2, [pc, #16]	; (8007bac <prvResetNextTaskUnblockTime+0x3c>)
 8007b9a:	6013      	str	r3, [r2, #0]
}
 8007b9c:	bf00      	nop
 8007b9e:	370c      	adds	r7, #12
 8007ba0:	46bd      	mov	sp, r7
 8007ba2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba6:	4770      	bx	lr
 8007ba8:	240005d4 	.word	0x240005d4
 8007bac:	2400063c 	.word	0x2400063c

08007bb0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8007bb0:	b580      	push	{r7, lr}
 8007bb2:	b084      	sub	sp, #16
 8007bb4:	af00      	add	r7, sp, #0
 8007bb6:	6078      	str	r0, [r7, #4]
 8007bb8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8007bba:	4b29      	ldr	r3, [pc, #164]	; (8007c60 <prvAddCurrentTaskToDelayedList+0xb0>)
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8007bc0:	4b28      	ldr	r3, [pc, #160]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	3304      	adds	r3, #4
 8007bc6:	4618      	mov	r0, r3
 8007bc8:	f7ff fae1 	bl	800718e <uxListRemove>
 8007bcc:	4603      	mov	r3, r0
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d10b      	bne.n	8007bea <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8007bd2:	4b24      	ldr	r3, [pc, #144]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007bd8:	2201      	movs	r2, #1
 8007bda:	fa02 f303 	lsl.w	r3, r2, r3
 8007bde:	43da      	mvns	r2, r3
 8007be0:	4b21      	ldr	r3, [pc, #132]	; (8007c68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	4013      	ands	r3, r2
 8007be6:	4a20      	ldr	r2, [pc, #128]	; (8007c68 <prvAddCurrentTaskToDelayedList+0xb8>)
 8007be8:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007bf0:	d10a      	bne.n	8007c08 <prvAddCurrentTaskToDelayedList+0x58>
 8007bf2:	683b      	ldr	r3, [r7, #0]
 8007bf4:	2b00      	cmp	r3, #0
 8007bf6:	d007      	beq.n	8007c08 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007bf8:	4b1a      	ldr	r3, [pc, #104]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007bfa:	681b      	ldr	r3, [r3, #0]
 8007bfc:	3304      	adds	r3, #4
 8007bfe:	4619      	mov	r1, r3
 8007c00:	481a      	ldr	r0, [pc, #104]	; (8007c6c <prvAddCurrentTaskToDelayedList+0xbc>)
 8007c02:	f7ff fa67 	bl	80070d4 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8007c06:	e026      	b.n	8007c56 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8007c08:	68fa      	ldr	r2, [r7, #12]
 8007c0a:	687b      	ldr	r3, [r7, #4]
 8007c0c:	4413      	add	r3, r2
 8007c0e:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8007c10:	4b14      	ldr	r3, [pc, #80]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	68ba      	ldr	r2, [r7, #8]
 8007c16:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8007c18:	68ba      	ldr	r2, [r7, #8]
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	429a      	cmp	r2, r3
 8007c1e:	d209      	bcs.n	8007c34 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c20:	4b13      	ldr	r3, [pc, #76]	; (8007c70 <prvAddCurrentTaskToDelayedList+0xc0>)
 8007c22:	681a      	ldr	r2, [r3, #0]
 8007c24:	4b0f      	ldr	r3, [pc, #60]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	3304      	adds	r3, #4
 8007c2a:	4619      	mov	r1, r3
 8007c2c:	4610      	mov	r0, r2
 8007c2e:	f7ff fa75 	bl	800711c <vListInsert>
}
 8007c32:	e010      	b.n	8007c56 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8007c34:	4b0f      	ldr	r3, [pc, #60]	; (8007c74 <prvAddCurrentTaskToDelayedList+0xc4>)
 8007c36:	681a      	ldr	r2, [r3, #0]
 8007c38:	4b0a      	ldr	r3, [pc, #40]	; (8007c64 <prvAddCurrentTaskToDelayedList+0xb4>)
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	3304      	adds	r3, #4
 8007c3e:	4619      	mov	r1, r3
 8007c40:	4610      	mov	r0, r2
 8007c42:	f7ff fa6b 	bl	800711c <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8007c46:	4b0c      	ldr	r3, [pc, #48]	; (8007c78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	68ba      	ldr	r2, [r7, #8]
 8007c4c:	429a      	cmp	r2, r3
 8007c4e:	d202      	bcs.n	8007c56 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8007c50:	4a09      	ldr	r2, [pc, #36]	; (8007c78 <prvAddCurrentTaskToDelayedList+0xc8>)
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	6013      	str	r3, [r2, #0]
}
 8007c56:	bf00      	nop
 8007c58:	3710      	adds	r7, #16
 8007c5a:	46bd      	mov	sp, r7
 8007c5c:	bd80      	pop	{r7, pc}
 8007c5e:	bf00      	nop
 8007c60:	24000620 	.word	0x24000620
 8007c64:	2400051c 	.word	0x2400051c
 8007c68:	24000624 	.word	0x24000624
 8007c6c:	24000608 	.word	0x24000608
 8007c70:	240005d8 	.word	0x240005d8
 8007c74:	240005d4 	.word	0x240005d4
 8007c78:	2400063c 	.word	0x2400063c

08007c7c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8007c7c:	b480      	push	{r7}
 8007c7e:	b085      	sub	sp, #20
 8007c80:	af00      	add	r7, sp, #0
 8007c82:	60f8      	str	r0, [r7, #12]
 8007c84:	60b9      	str	r1, [r7, #8]
 8007c86:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	3b04      	subs	r3, #4
 8007c8c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8007c94:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	3b04      	subs	r3, #4
 8007c9a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8007c9c:	68bb      	ldr	r3, [r7, #8]
 8007c9e:	f023 0201 	bic.w	r2, r3, #1
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	3b04      	subs	r3, #4
 8007caa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8007cac:	4a0c      	ldr	r2, [pc, #48]	; (8007ce0 <pxPortInitialiseStack+0x64>)
 8007cae:	68fb      	ldr	r3, [r7, #12]
 8007cb0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	3b14      	subs	r3, #20
 8007cb6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8007cb8:	687a      	ldr	r2, [r7, #4]
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8007cbe:	68fb      	ldr	r3, [r7, #12]
 8007cc0:	3b04      	subs	r3, #4
 8007cc2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	f06f 0202 	mvn.w	r2, #2
 8007cca:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8007ccc:	68fb      	ldr	r3, [r7, #12]
 8007cce:	3b20      	subs	r3, #32
 8007cd0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
}
 8007cd4:	4618      	mov	r0, r3
 8007cd6:	3714      	adds	r7, #20
 8007cd8:	46bd      	mov	sp, r7
 8007cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cde:	4770      	bx	lr
 8007ce0:	08007ce5 	.word	0x08007ce5

08007ce4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8007ce4:	b480      	push	{r7}
 8007ce6:	b085      	sub	sp, #20
 8007ce8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8007cea:	2300      	movs	r3, #0
 8007cec:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8007cee:	4b12      	ldr	r3, [pc, #72]	; (8007d38 <prvTaskExitError+0x54>)
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007cf6:	d00a      	beq.n	8007d0e <prvTaskExitError+0x2a>
	__asm volatile
 8007cf8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007cfc:	f383 8811 	msr	BASEPRI, r3
 8007d00:	f3bf 8f6f 	isb	sy
 8007d04:	f3bf 8f4f 	dsb	sy
 8007d08:	60fb      	str	r3, [r7, #12]
}
 8007d0a:	bf00      	nop
 8007d0c:	e7fe      	b.n	8007d0c <prvTaskExitError+0x28>
	__asm volatile
 8007d0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007d12:	f383 8811 	msr	BASEPRI, r3
 8007d16:	f3bf 8f6f 	isb	sy
 8007d1a:	f3bf 8f4f 	dsb	sy
 8007d1e:	60bb      	str	r3, [r7, #8]
}
 8007d20:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8007d22:	bf00      	nop
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	2b00      	cmp	r3, #0
 8007d28:	d0fc      	beq.n	8007d24 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8007d2a:	bf00      	nop
 8007d2c:	bf00      	nop
 8007d2e:	3714      	adds	r7, #20
 8007d30:	46bd      	mov	sp, r7
 8007d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d36:	4770      	bx	lr
 8007d38:	24000010 	.word	0x24000010
 8007d3c:	00000000 	.word	0x00000000

08007d40 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8007d40:	4b07      	ldr	r3, [pc, #28]	; (8007d60 <pxCurrentTCBConst2>)
 8007d42:	6819      	ldr	r1, [r3, #0]
 8007d44:	6808      	ldr	r0, [r1, #0]
 8007d46:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d4a:	f380 8809 	msr	PSP, r0
 8007d4e:	f3bf 8f6f 	isb	sy
 8007d52:	f04f 0000 	mov.w	r0, #0
 8007d56:	f380 8811 	msr	BASEPRI, r0
 8007d5a:	4770      	bx	lr
 8007d5c:	f3af 8000 	nop.w

08007d60 <pxCurrentTCBConst2>:
 8007d60:	2400051c 	.word	0x2400051c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8007d64:	bf00      	nop
 8007d66:	bf00      	nop

08007d68 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8007d68:	4808      	ldr	r0, [pc, #32]	; (8007d8c <prvPortStartFirstTask+0x24>)
 8007d6a:	6800      	ldr	r0, [r0, #0]
 8007d6c:	6800      	ldr	r0, [r0, #0]
 8007d6e:	f380 8808 	msr	MSP, r0
 8007d72:	f04f 0000 	mov.w	r0, #0
 8007d76:	f380 8814 	msr	CONTROL, r0
 8007d7a:	b662      	cpsie	i
 8007d7c:	b661      	cpsie	f
 8007d7e:	f3bf 8f4f 	dsb	sy
 8007d82:	f3bf 8f6f 	isb	sy
 8007d86:	df00      	svc	0
 8007d88:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8007d8a:	bf00      	nop
 8007d8c:	e000ed08 	.word	0xe000ed08

08007d90 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8007d90:	b580      	push	{r7, lr}
 8007d92:	b086      	sub	sp, #24
 8007d94:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8007d96:	4b46      	ldr	r3, [pc, #280]	; (8007eb0 <xPortStartScheduler+0x120>)
 8007d98:	681b      	ldr	r3, [r3, #0]
 8007d9a:	4a46      	ldr	r2, [pc, #280]	; (8007eb4 <xPortStartScheduler+0x124>)
 8007d9c:	4293      	cmp	r3, r2
 8007d9e:	d10a      	bne.n	8007db6 <xPortStartScheduler+0x26>
	__asm volatile
 8007da0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007da4:	f383 8811 	msr	BASEPRI, r3
 8007da8:	f3bf 8f6f 	isb	sy
 8007dac:	f3bf 8f4f 	dsb	sy
 8007db0:	613b      	str	r3, [r7, #16]
}
 8007db2:	bf00      	nop
 8007db4:	e7fe      	b.n	8007db4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8007db6:	4b3e      	ldr	r3, [pc, #248]	; (8007eb0 <xPortStartScheduler+0x120>)
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	4a3f      	ldr	r2, [pc, #252]	; (8007eb8 <xPortStartScheduler+0x128>)
 8007dbc:	4293      	cmp	r3, r2
 8007dbe:	d10a      	bne.n	8007dd6 <xPortStartScheduler+0x46>
	__asm volatile
 8007dc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007dc4:	f383 8811 	msr	BASEPRI, r3
 8007dc8:	f3bf 8f6f 	isb	sy
 8007dcc:	f3bf 8f4f 	dsb	sy
 8007dd0:	60fb      	str	r3, [r7, #12]
}
 8007dd2:	bf00      	nop
 8007dd4:	e7fe      	b.n	8007dd4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8007dd6:	4b39      	ldr	r3, [pc, #228]	; (8007ebc <xPortStartScheduler+0x12c>)
 8007dd8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	781b      	ldrb	r3, [r3, #0]
 8007dde:	b2db      	uxtb	r3, r3
 8007de0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8007de2:	697b      	ldr	r3, [r7, #20]
 8007de4:	22ff      	movs	r2, #255	; 0xff
 8007de6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	781b      	ldrb	r3, [r3, #0]
 8007dec:	b2db      	uxtb	r3, r3
 8007dee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8007df0:	78fb      	ldrb	r3, [r7, #3]
 8007df2:	b2db      	uxtb	r3, r3
 8007df4:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007df8:	b2da      	uxtb	r2, r3
 8007dfa:	4b31      	ldr	r3, [pc, #196]	; (8007ec0 <xPortStartScheduler+0x130>)
 8007dfc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8007dfe:	4b31      	ldr	r3, [pc, #196]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e00:	2207      	movs	r2, #7
 8007e02:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e04:	e009      	b.n	8007e1a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8007e06:	4b2f      	ldr	r3, [pc, #188]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e08:	681b      	ldr	r3, [r3, #0]
 8007e0a:	3b01      	subs	r3, #1
 8007e0c:	4a2d      	ldr	r2, [pc, #180]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e0e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8007e10:	78fb      	ldrb	r3, [r7, #3]
 8007e12:	b2db      	uxtb	r3, r3
 8007e14:	005b      	lsls	r3, r3, #1
 8007e16:	b2db      	uxtb	r3, r3
 8007e18:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8007e1a:	78fb      	ldrb	r3, [r7, #3]
 8007e1c:	b2db      	uxtb	r3, r3
 8007e1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007e22:	2b80      	cmp	r3, #128	; 0x80
 8007e24:	d0ef      	beq.n	8007e06 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8007e26:	4b27      	ldr	r3, [pc, #156]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e28:	681b      	ldr	r3, [r3, #0]
 8007e2a:	f1c3 0307 	rsb	r3, r3, #7
 8007e2e:	2b04      	cmp	r3, #4
 8007e30:	d00a      	beq.n	8007e48 <xPortStartScheduler+0xb8>
	__asm volatile
 8007e32:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007e36:	f383 8811 	msr	BASEPRI, r3
 8007e3a:	f3bf 8f6f 	isb	sy
 8007e3e:	f3bf 8f4f 	dsb	sy
 8007e42:	60bb      	str	r3, [r7, #8]
}
 8007e44:	bf00      	nop
 8007e46:	e7fe      	b.n	8007e46 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8007e48:	4b1e      	ldr	r3, [pc, #120]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e4a:	681b      	ldr	r3, [r3, #0]
 8007e4c:	021b      	lsls	r3, r3, #8
 8007e4e:	4a1d      	ldr	r2, [pc, #116]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e50:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8007e52:	4b1c      	ldr	r3, [pc, #112]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8007e5a:	4a1a      	ldr	r2, [pc, #104]	; (8007ec4 <xPortStartScheduler+0x134>)
 8007e5c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	b2da      	uxtb	r2, r3
 8007e62:	697b      	ldr	r3, [r7, #20]
 8007e64:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8007e66:	4b18      	ldr	r3, [pc, #96]	; (8007ec8 <xPortStartScheduler+0x138>)
 8007e68:	681b      	ldr	r3, [r3, #0]
 8007e6a:	4a17      	ldr	r2, [pc, #92]	; (8007ec8 <xPortStartScheduler+0x138>)
 8007e6c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8007e70:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8007e72:	4b15      	ldr	r3, [pc, #84]	; (8007ec8 <xPortStartScheduler+0x138>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	4a14      	ldr	r2, [pc, #80]	; (8007ec8 <xPortStartScheduler+0x138>)
 8007e78:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8007e7c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8007e7e:	f000 f8dd 	bl	800803c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8007e82:	4b12      	ldr	r3, [pc, #72]	; (8007ecc <xPortStartScheduler+0x13c>)
 8007e84:	2200      	movs	r2, #0
 8007e86:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8007e88:	f000 f8fc 	bl	8008084 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8007e8c:	4b10      	ldr	r3, [pc, #64]	; (8007ed0 <xPortStartScheduler+0x140>)
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	4a0f      	ldr	r2, [pc, #60]	; (8007ed0 <xPortStartScheduler+0x140>)
 8007e92:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8007e96:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8007e98:	f7ff ff66 	bl	8007d68 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8007e9c:	f7ff fd4c 	bl	8007938 <vTaskSwitchContext>
	prvTaskExitError();
 8007ea0:	f7ff ff20 	bl	8007ce4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8007ea4:	2300      	movs	r3, #0
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3718      	adds	r7, #24
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	bd80      	pop	{r7, pc}
 8007eae:	bf00      	nop
 8007eb0:	e000ed00 	.word	0xe000ed00
 8007eb4:	410fc271 	.word	0x410fc271
 8007eb8:	410fc270 	.word	0x410fc270
 8007ebc:	e000e400 	.word	0xe000e400
 8007ec0:	24000648 	.word	0x24000648
 8007ec4:	2400064c 	.word	0x2400064c
 8007ec8:	e000ed20 	.word	0xe000ed20
 8007ecc:	24000010 	.word	0x24000010
 8007ed0:	e000ef34 	.word	0xe000ef34

08007ed4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b083      	sub	sp, #12
 8007ed8:	af00      	add	r7, sp, #0
	__asm volatile
 8007eda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007ede:	f383 8811 	msr	BASEPRI, r3
 8007ee2:	f3bf 8f6f 	isb	sy
 8007ee6:	f3bf 8f4f 	dsb	sy
 8007eea:	607b      	str	r3, [r7, #4]
}
 8007eec:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8007eee:	4b0f      	ldr	r3, [pc, #60]	; (8007f2c <vPortEnterCritical+0x58>)
 8007ef0:	681b      	ldr	r3, [r3, #0]
 8007ef2:	3301      	adds	r3, #1
 8007ef4:	4a0d      	ldr	r2, [pc, #52]	; (8007f2c <vPortEnterCritical+0x58>)
 8007ef6:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8007ef8:	4b0c      	ldr	r3, [pc, #48]	; (8007f2c <vPortEnterCritical+0x58>)
 8007efa:	681b      	ldr	r3, [r3, #0]
 8007efc:	2b01      	cmp	r3, #1
 8007efe:	d10f      	bne.n	8007f20 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8007f00:	4b0b      	ldr	r3, [pc, #44]	; (8007f30 <vPortEnterCritical+0x5c>)
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	b2db      	uxtb	r3, r3
 8007f06:	2b00      	cmp	r3, #0
 8007f08:	d00a      	beq.n	8007f20 <vPortEnterCritical+0x4c>
	__asm volatile
 8007f0a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f0e:	f383 8811 	msr	BASEPRI, r3
 8007f12:	f3bf 8f6f 	isb	sy
 8007f16:	f3bf 8f4f 	dsb	sy
 8007f1a:	603b      	str	r3, [r7, #0]
}
 8007f1c:	bf00      	nop
 8007f1e:	e7fe      	b.n	8007f1e <vPortEnterCritical+0x4a>
	}
}
 8007f20:	bf00      	nop
 8007f22:	370c      	adds	r7, #12
 8007f24:	46bd      	mov	sp, r7
 8007f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f2a:	4770      	bx	lr
 8007f2c:	24000010 	.word	0x24000010
 8007f30:	e000ed04 	.word	0xe000ed04

08007f34 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8007f34:	b480      	push	{r7}
 8007f36:	b083      	sub	sp, #12
 8007f38:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8007f3a:	4b12      	ldr	r3, [pc, #72]	; (8007f84 <vPortExitCritical+0x50>)
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	2b00      	cmp	r3, #0
 8007f40:	d10a      	bne.n	8007f58 <vPortExitCritical+0x24>
	__asm volatile
 8007f42:	f04f 0350 	mov.w	r3, #80	; 0x50
 8007f46:	f383 8811 	msr	BASEPRI, r3
 8007f4a:	f3bf 8f6f 	isb	sy
 8007f4e:	f3bf 8f4f 	dsb	sy
 8007f52:	607b      	str	r3, [r7, #4]
}
 8007f54:	bf00      	nop
 8007f56:	e7fe      	b.n	8007f56 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8007f58:	4b0a      	ldr	r3, [pc, #40]	; (8007f84 <vPortExitCritical+0x50>)
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	3b01      	subs	r3, #1
 8007f5e:	4a09      	ldr	r2, [pc, #36]	; (8007f84 <vPortExitCritical+0x50>)
 8007f60:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8007f62:	4b08      	ldr	r3, [pc, #32]	; (8007f84 <vPortExitCritical+0x50>)
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	2b00      	cmp	r3, #0
 8007f68:	d105      	bne.n	8007f76 <vPortExitCritical+0x42>
 8007f6a:	2300      	movs	r3, #0
 8007f6c:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007f6e:	683b      	ldr	r3, [r7, #0]
 8007f70:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007f74:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8007f76:	bf00      	nop
 8007f78:	370c      	adds	r7, #12
 8007f7a:	46bd      	mov	sp, r7
 8007f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f80:	4770      	bx	lr
 8007f82:	bf00      	nop
 8007f84:	24000010 	.word	0x24000010
	...

08007f90 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8007f90:	f3ef 8009 	mrs	r0, PSP
 8007f94:	f3bf 8f6f 	isb	sy
 8007f98:	4b15      	ldr	r3, [pc, #84]	; (8007ff0 <pxCurrentTCBConst>)
 8007f9a:	681a      	ldr	r2, [r3, #0]
 8007f9c:	f01e 0f10 	tst.w	lr, #16
 8007fa0:	bf08      	it	eq
 8007fa2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8007fa6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007faa:	6010      	str	r0, [r2, #0]
 8007fac:	e92d 0009 	stmdb	sp!, {r0, r3}
 8007fb0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8007fb4:	f380 8811 	msr	BASEPRI, r0
 8007fb8:	f3bf 8f4f 	dsb	sy
 8007fbc:	f3bf 8f6f 	isb	sy
 8007fc0:	f7ff fcba 	bl	8007938 <vTaskSwitchContext>
 8007fc4:	f04f 0000 	mov.w	r0, #0
 8007fc8:	f380 8811 	msr	BASEPRI, r0
 8007fcc:	bc09      	pop	{r0, r3}
 8007fce:	6819      	ldr	r1, [r3, #0]
 8007fd0:	6808      	ldr	r0, [r1, #0]
 8007fd2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007fd6:	f01e 0f10 	tst.w	lr, #16
 8007fda:	bf08      	it	eq
 8007fdc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8007fe0:	f380 8809 	msr	PSP, r0
 8007fe4:	f3bf 8f6f 	isb	sy
 8007fe8:	4770      	bx	lr
 8007fea:	bf00      	nop
 8007fec:	f3af 8000 	nop.w

08007ff0 <pxCurrentTCBConst>:
 8007ff0:	2400051c 	.word	0x2400051c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8007ff4:	bf00      	nop
 8007ff6:	bf00      	nop

08007ff8 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8007ff8:	b580      	push	{r7, lr}
 8007ffa:	b082      	sub	sp, #8
 8007ffc:	af00      	add	r7, sp, #0
	__asm volatile
 8007ffe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008002:	f383 8811 	msr	BASEPRI, r3
 8008006:	f3bf 8f6f 	isb	sy
 800800a:	f3bf 8f4f 	dsb	sy
 800800e:	607b      	str	r3, [r7, #4]
}
 8008010:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008012:	f7ff fbd9 	bl	80077c8 <xTaskIncrementTick>
 8008016:	4603      	mov	r3, r0
 8008018:	2b00      	cmp	r3, #0
 800801a:	d003      	beq.n	8008024 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800801c:	4b06      	ldr	r3, [pc, #24]	; (8008038 <SysTick_Handler+0x40>)
 800801e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008022:	601a      	str	r2, [r3, #0]
 8008024:	2300      	movs	r3, #0
 8008026:	603b      	str	r3, [r7, #0]
	__asm volatile
 8008028:	683b      	ldr	r3, [r7, #0]
 800802a:	f383 8811 	msr	BASEPRI, r3
}
 800802e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8008030:	bf00      	nop
 8008032:	3708      	adds	r7, #8
 8008034:	46bd      	mov	sp, r7
 8008036:	bd80      	pop	{r7, pc}
 8008038:	e000ed04 	.word	0xe000ed04

0800803c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800803c:	b480      	push	{r7}
 800803e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8008040:	4b0b      	ldr	r3, [pc, #44]	; (8008070 <vPortSetupTimerInterrupt+0x34>)
 8008042:	2200      	movs	r2, #0
 8008044:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008046:	4b0b      	ldr	r3, [pc, #44]	; (8008074 <vPortSetupTimerInterrupt+0x38>)
 8008048:	2200      	movs	r2, #0
 800804a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800804c:	4b0a      	ldr	r3, [pc, #40]	; (8008078 <vPortSetupTimerInterrupt+0x3c>)
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a0a      	ldr	r2, [pc, #40]	; (800807c <vPortSetupTimerInterrupt+0x40>)
 8008052:	fba2 2303 	umull	r2, r3, r2, r3
 8008056:	099b      	lsrs	r3, r3, #6
 8008058:	4a09      	ldr	r2, [pc, #36]	; (8008080 <vPortSetupTimerInterrupt+0x44>)
 800805a:	3b01      	subs	r3, #1
 800805c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800805e:	4b04      	ldr	r3, [pc, #16]	; (8008070 <vPortSetupTimerInterrupt+0x34>)
 8008060:	2207      	movs	r2, #7
 8008062:	601a      	str	r2, [r3, #0]
}
 8008064:	bf00      	nop
 8008066:	46bd      	mov	sp, r7
 8008068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806c:	4770      	bx	lr
 800806e:	bf00      	nop
 8008070:	e000e010 	.word	0xe000e010
 8008074:	e000e018 	.word	0xe000e018
 8008078:	24000000 	.word	0x24000000
 800807c:	10624dd3 	.word	0x10624dd3
 8008080:	e000e014 	.word	0xe000e014

08008084 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8008084:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8008094 <vPortEnableVFP+0x10>
 8008088:	6801      	ldr	r1, [r0, #0]
 800808a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800808e:	6001      	str	r1, [r0, #0]
 8008090:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8008092:	bf00      	nop
 8008094:	e000ed88 	.word	0xe000ed88

08008098 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8008098:	b580      	push	{r7, lr}
 800809a:	b08a      	sub	sp, #40	; 0x28
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80080a0:	2300      	movs	r3, #0
 80080a2:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80080a4:	f7ff fae6 	bl	8007674 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80080a8:	4b5b      	ldr	r3, [pc, #364]	; (8008218 <pvPortMalloc+0x180>)
 80080aa:	681b      	ldr	r3, [r3, #0]
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d101      	bne.n	80080b4 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80080b0:	f000 f920 	bl	80082f4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80080b4:	4b59      	ldr	r3, [pc, #356]	; (800821c <pvPortMalloc+0x184>)
 80080b6:	681a      	ldr	r2, [r3, #0]
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	4013      	ands	r3, r2
 80080bc:	2b00      	cmp	r3, #0
 80080be:	f040 8093 	bne.w	80081e8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	2b00      	cmp	r3, #0
 80080c6:	d01d      	beq.n	8008104 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 80080c8:	2208      	movs	r2, #8
 80080ca:	687b      	ldr	r3, [r7, #4]
 80080cc:	4413      	add	r3, r2
 80080ce:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	f003 0307 	and.w	r3, r3, #7
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d014      	beq.n	8008104 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	f023 0307 	bic.w	r3, r3, #7
 80080e0:	3308      	adds	r3, #8
 80080e2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80080e4:	687b      	ldr	r3, [r7, #4]
 80080e6:	f003 0307 	and.w	r3, r3, #7
 80080ea:	2b00      	cmp	r3, #0
 80080ec:	d00a      	beq.n	8008104 <pvPortMalloc+0x6c>
	__asm volatile
 80080ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80080f2:	f383 8811 	msr	BASEPRI, r3
 80080f6:	f3bf 8f6f 	isb	sy
 80080fa:	f3bf 8f4f 	dsb	sy
 80080fe:	617b      	str	r3, [r7, #20]
}
 8008100:	bf00      	nop
 8008102:	e7fe      	b.n	8008102 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8008104:	687b      	ldr	r3, [r7, #4]
 8008106:	2b00      	cmp	r3, #0
 8008108:	d06e      	beq.n	80081e8 <pvPortMalloc+0x150>
 800810a:	4b45      	ldr	r3, [pc, #276]	; (8008220 <pvPortMalloc+0x188>)
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	687a      	ldr	r2, [r7, #4]
 8008110:	429a      	cmp	r2, r3
 8008112:	d869      	bhi.n	80081e8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8008114:	4b43      	ldr	r3, [pc, #268]	; (8008224 <pvPortMalloc+0x18c>)
 8008116:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8008118:	4b42      	ldr	r3, [pc, #264]	; (8008224 <pvPortMalloc+0x18c>)
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800811e:	e004      	b.n	800812a <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8008120:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008122:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8008124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008126:	681b      	ldr	r3, [r3, #0]
 8008128:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800812a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800812c:	685b      	ldr	r3, [r3, #4]
 800812e:	687a      	ldr	r2, [r7, #4]
 8008130:	429a      	cmp	r2, r3
 8008132:	d903      	bls.n	800813c <pvPortMalloc+0xa4>
 8008134:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d1f1      	bne.n	8008120 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800813c:	4b36      	ldr	r3, [pc, #216]	; (8008218 <pvPortMalloc+0x180>)
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008142:	429a      	cmp	r2, r3
 8008144:	d050      	beq.n	80081e8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8008146:	6a3b      	ldr	r3, [r7, #32]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	2208      	movs	r2, #8
 800814c:	4413      	add	r3, r2
 800814e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008152:	681a      	ldr	r2, [r3, #0]
 8008154:	6a3b      	ldr	r3, [r7, #32]
 8008156:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8008158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800815a:	685a      	ldr	r2, [r3, #4]
 800815c:	687b      	ldr	r3, [r7, #4]
 800815e:	1ad2      	subs	r2, r2, r3
 8008160:	2308      	movs	r3, #8
 8008162:	005b      	lsls	r3, r3, #1
 8008164:	429a      	cmp	r2, r3
 8008166:	d91f      	bls.n	80081a8 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8008168:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	4413      	add	r3, r2
 800816e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008170:	69bb      	ldr	r3, [r7, #24]
 8008172:	f003 0307 	and.w	r3, r3, #7
 8008176:	2b00      	cmp	r3, #0
 8008178:	d00a      	beq.n	8008190 <pvPortMalloc+0xf8>
	__asm volatile
 800817a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800817e:	f383 8811 	msr	BASEPRI, r3
 8008182:	f3bf 8f6f 	isb	sy
 8008186:	f3bf 8f4f 	dsb	sy
 800818a:	613b      	str	r3, [r7, #16]
}
 800818c:	bf00      	nop
 800818e:	e7fe      	b.n	800818e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8008190:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008192:	685a      	ldr	r2, [r3, #4]
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	1ad2      	subs	r2, r2, r3
 8008198:	69bb      	ldr	r3, [r7, #24]
 800819a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800819c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800819e:	687a      	ldr	r2, [r7, #4]
 80081a0:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80081a2:	69b8      	ldr	r0, [r7, #24]
 80081a4:	f000 f908 	bl	80083b8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80081a8:	4b1d      	ldr	r3, [pc, #116]	; (8008220 <pvPortMalloc+0x188>)
 80081aa:	681a      	ldr	r2, [r3, #0]
 80081ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081ae:	685b      	ldr	r3, [r3, #4]
 80081b0:	1ad3      	subs	r3, r2, r3
 80081b2:	4a1b      	ldr	r2, [pc, #108]	; (8008220 <pvPortMalloc+0x188>)
 80081b4:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80081b6:	4b1a      	ldr	r3, [pc, #104]	; (8008220 <pvPortMalloc+0x188>)
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	4b1b      	ldr	r3, [pc, #108]	; (8008228 <pvPortMalloc+0x190>)
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	429a      	cmp	r2, r3
 80081c0:	d203      	bcs.n	80081ca <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80081c2:	4b17      	ldr	r3, [pc, #92]	; (8008220 <pvPortMalloc+0x188>)
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	4a18      	ldr	r2, [pc, #96]	; (8008228 <pvPortMalloc+0x190>)
 80081c8:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80081ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081cc:	685a      	ldr	r2, [r3, #4]
 80081ce:	4b13      	ldr	r3, [pc, #76]	; (800821c <pvPortMalloc+0x184>)
 80081d0:	681b      	ldr	r3, [r3, #0]
 80081d2:	431a      	orrs	r2, r3
 80081d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081d6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80081d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081da:	2200      	movs	r2, #0
 80081dc:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80081de:	4b13      	ldr	r3, [pc, #76]	; (800822c <pvPortMalloc+0x194>)
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	3301      	adds	r3, #1
 80081e4:	4a11      	ldr	r2, [pc, #68]	; (800822c <pvPortMalloc+0x194>)
 80081e6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80081e8:	f7ff fa52 	bl	8007690 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80081ec:	69fb      	ldr	r3, [r7, #28]
 80081ee:	f003 0307 	and.w	r3, r3, #7
 80081f2:	2b00      	cmp	r3, #0
 80081f4:	d00a      	beq.n	800820c <pvPortMalloc+0x174>
	__asm volatile
 80081f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80081fa:	f383 8811 	msr	BASEPRI, r3
 80081fe:	f3bf 8f6f 	isb	sy
 8008202:	f3bf 8f4f 	dsb	sy
 8008206:	60fb      	str	r3, [r7, #12]
}
 8008208:	bf00      	nop
 800820a:	e7fe      	b.n	800820a <pvPortMalloc+0x172>
	return pvReturn;
 800820c:	69fb      	ldr	r3, [r7, #28]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3728      	adds	r7, #40	; 0x28
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	24004258 	.word	0x24004258
 800821c:	2400426c 	.word	0x2400426c
 8008220:	2400425c 	.word	0x2400425c
 8008224:	24004250 	.word	0x24004250
 8008228:	24004260 	.word	0x24004260
 800822c:	24004264 	.word	0x24004264

08008230 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008230:	b580      	push	{r7, lr}
 8008232:	b086      	sub	sp, #24
 8008234:	af00      	add	r7, sp, #0
 8008236:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	2b00      	cmp	r3, #0
 8008240:	d04d      	beq.n	80082de <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008242:	2308      	movs	r3, #8
 8008244:	425b      	negs	r3, r3
 8008246:	697a      	ldr	r2, [r7, #20]
 8008248:	4413      	add	r3, r2
 800824a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800824c:	697b      	ldr	r3, [r7, #20]
 800824e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008250:	693b      	ldr	r3, [r7, #16]
 8008252:	685a      	ldr	r2, [r3, #4]
 8008254:	4b24      	ldr	r3, [pc, #144]	; (80082e8 <vPortFree+0xb8>)
 8008256:	681b      	ldr	r3, [r3, #0]
 8008258:	4013      	ands	r3, r2
 800825a:	2b00      	cmp	r3, #0
 800825c:	d10a      	bne.n	8008274 <vPortFree+0x44>
	__asm volatile
 800825e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008262:	f383 8811 	msr	BASEPRI, r3
 8008266:	f3bf 8f6f 	isb	sy
 800826a:	f3bf 8f4f 	dsb	sy
 800826e:	60fb      	str	r3, [r7, #12]
}
 8008270:	bf00      	nop
 8008272:	e7fe      	b.n	8008272 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008274:	693b      	ldr	r3, [r7, #16]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	2b00      	cmp	r3, #0
 800827a:	d00a      	beq.n	8008292 <vPortFree+0x62>
	__asm volatile
 800827c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008280:	f383 8811 	msr	BASEPRI, r3
 8008284:	f3bf 8f6f 	isb	sy
 8008288:	f3bf 8f4f 	dsb	sy
 800828c:	60bb      	str	r3, [r7, #8]
}
 800828e:	bf00      	nop
 8008290:	e7fe      	b.n	8008290 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	685a      	ldr	r2, [r3, #4]
 8008296:	4b14      	ldr	r3, [pc, #80]	; (80082e8 <vPortFree+0xb8>)
 8008298:	681b      	ldr	r3, [r3, #0]
 800829a:	4013      	ands	r3, r2
 800829c:	2b00      	cmp	r3, #0
 800829e:	d01e      	beq.n	80082de <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80082a0:	693b      	ldr	r3, [r7, #16]
 80082a2:	681b      	ldr	r3, [r3, #0]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d11a      	bne.n	80082de <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80082a8:	693b      	ldr	r3, [r7, #16]
 80082aa:	685a      	ldr	r2, [r3, #4]
 80082ac:	4b0e      	ldr	r3, [pc, #56]	; (80082e8 <vPortFree+0xb8>)
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	43db      	mvns	r3, r3
 80082b2:	401a      	ands	r2, r3
 80082b4:	693b      	ldr	r3, [r7, #16]
 80082b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80082b8:	f7ff f9dc 	bl	8007674 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80082bc:	693b      	ldr	r3, [r7, #16]
 80082be:	685a      	ldr	r2, [r3, #4]
 80082c0:	4b0a      	ldr	r3, [pc, #40]	; (80082ec <vPortFree+0xbc>)
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	4413      	add	r3, r2
 80082c6:	4a09      	ldr	r2, [pc, #36]	; (80082ec <vPortFree+0xbc>)
 80082c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80082ca:	6938      	ldr	r0, [r7, #16]
 80082cc:	f000 f874 	bl	80083b8 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80082d0:	4b07      	ldr	r3, [pc, #28]	; (80082f0 <vPortFree+0xc0>)
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3301      	adds	r3, #1
 80082d6:	4a06      	ldr	r2, [pc, #24]	; (80082f0 <vPortFree+0xc0>)
 80082d8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80082da:	f7ff f9d9 	bl	8007690 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80082de:	bf00      	nop
 80082e0:	3718      	adds	r7, #24
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	2400426c 	.word	0x2400426c
 80082ec:	2400425c 	.word	0x2400425c
 80082f0:	24004268 	.word	0x24004268

080082f4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80082f4:	b480      	push	{r7}
 80082f6:	b085      	sub	sp, #20
 80082f8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80082fa:	f44f 5370 	mov.w	r3, #15360	; 0x3c00
 80082fe:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8008300:	4b27      	ldr	r3, [pc, #156]	; (80083a0 <prvHeapInit+0xac>)
 8008302:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	f003 0307 	and.w	r3, r3, #7
 800830a:	2b00      	cmp	r3, #0
 800830c:	d00c      	beq.n	8008328 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800830e:	68fb      	ldr	r3, [r7, #12]
 8008310:	3307      	adds	r3, #7
 8008312:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008314:	68fb      	ldr	r3, [r7, #12]
 8008316:	f023 0307 	bic.w	r3, r3, #7
 800831a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800831c:	68ba      	ldr	r2, [r7, #8]
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	1ad3      	subs	r3, r2, r3
 8008322:	4a1f      	ldr	r2, [pc, #124]	; (80083a0 <prvHeapInit+0xac>)
 8008324:	4413      	add	r3, r2
 8008326:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008328:	68fb      	ldr	r3, [r7, #12]
 800832a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800832c:	4a1d      	ldr	r2, [pc, #116]	; (80083a4 <prvHeapInit+0xb0>)
 800832e:	687b      	ldr	r3, [r7, #4]
 8008330:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008332:	4b1c      	ldr	r3, [pc, #112]	; (80083a4 <prvHeapInit+0xb0>)
 8008334:	2200      	movs	r2, #0
 8008336:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68ba      	ldr	r2, [r7, #8]
 800833c:	4413      	add	r3, r2
 800833e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008340:	2208      	movs	r2, #8
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	1a9b      	subs	r3, r3, r2
 8008346:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008348:	68fb      	ldr	r3, [r7, #12]
 800834a:	f023 0307 	bic.w	r3, r3, #7
 800834e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	4a15      	ldr	r2, [pc, #84]	; (80083a8 <prvHeapInit+0xb4>)
 8008354:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008356:	4b14      	ldr	r3, [pc, #80]	; (80083a8 <prvHeapInit+0xb4>)
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	2200      	movs	r2, #0
 800835c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800835e:	4b12      	ldr	r3, [pc, #72]	; (80083a8 <prvHeapInit+0xb4>)
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	2200      	movs	r2, #0
 8008364:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800836a:	683b      	ldr	r3, [r7, #0]
 800836c:	68fa      	ldr	r2, [r7, #12]
 800836e:	1ad2      	subs	r2, r2, r3
 8008370:	683b      	ldr	r3, [r7, #0]
 8008372:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008374:	4b0c      	ldr	r3, [pc, #48]	; (80083a8 <prvHeapInit+0xb4>)
 8008376:	681a      	ldr	r2, [r3, #0]
 8008378:	683b      	ldr	r3, [r7, #0]
 800837a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800837c:	683b      	ldr	r3, [r7, #0]
 800837e:	685b      	ldr	r3, [r3, #4]
 8008380:	4a0a      	ldr	r2, [pc, #40]	; (80083ac <prvHeapInit+0xb8>)
 8008382:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	4a09      	ldr	r2, [pc, #36]	; (80083b0 <prvHeapInit+0xbc>)
 800838a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800838c:	4b09      	ldr	r3, [pc, #36]	; (80083b4 <prvHeapInit+0xc0>)
 800838e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008392:	601a      	str	r2, [r3, #0]
}
 8008394:	bf00      	nop
 8008396:	3714      	adds	r7, #20
 8008398:	46bd      	mov	sp, r7
 800839a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800839e:	4770      	bx	lr
 80083a0:	24000650 	.word	0x24000650
 80083a4:	24004250 	.word	0x24004250
 80083a8:	24004258 	.word	0x24004258
 80083ac:	24004260 	.word	0x24004260
 80083b0:	2400425c 	.word	0x2400425c
 80083b4:	2400426c 	.word	0x2400426c

080083b8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80083b8:	b480      	push	{r7}
 80083ba:	b085      	sub	sp, #20
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80083c0:	4b28      	ldr	r3, [pc, #160]	; (8008464 <prvInsertBlockIntoFreeList+0xac>)
 80083c2:	60fb      	str	r3, [r7, #12]
 80083c4:	e002      	b.n	80083cc <prvInsertBlockIntoFreeList+0x14>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	681b      	ldr	r3, [r3, #0]
 80083ca:	60fb      	str	r3, [r7, #12]
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	681b      	ldr	r3, [r3, #0]
 80083d0:	687a      	ldr	r2, [r7, #4]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	d8f7      	bhi.n	80083c6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80083da:	68fb      	ldr	r3, [r7, #12]
 80083dc:	685b      	ldr	r3, [r3, #4]
 80083de:	68ba      	ldr	r2, [r7, #8]
 80083e0:	4413      	add	r3, r2
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	429a      	cmp	r2, r3
 80083e6:	d108      	bne.n	80083fa <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80083e8:	68fb      	ldr	r3, [r7, #12]
 80083ea:	685a      	ldr	r2, [r3, #4]
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	685b      	ldr	r3, [r3, #4]
 80083f0:	441a      	add	r2, r3
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80083f6:	68fb      	ldr	r3, [r7, #12]
 80083f8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	68ba      	ldr	r2, [r7, #8]
 8008404:	441a      	add	r2, r3
 8008406:	68fb      	ldr	r3, [r7, #12]
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	429a      	cmp	r2, r3
 800840c:	d118      	bne.n	8008440 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800840e:	68fb      	ldr	r3, [r7, #12]
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	4b15      	ldr	r3, [pc, #84]	; (8008468 <prvInsertBlockIntoFreeList+0xb0>)
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	429a      	cmp	r2, r3
 8008418:	d00d      	beq.n	8008436 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800841a:	687b      	ldr	r3, [r7, #4]
 800841c:	685a      	ldr	r2, [r3, #4]
 800841e:	68fb      	ldr	r3, [r7, #12]
 8008420:	681b      	ldr	r3, [r3, #0]
 8008422:	685b      	ldr	r3, [r3, #4]
 8008424:	441a      	add	r2, r3
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	681a      	ldr	r2, [r3, #0]
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	601a      	str	r2, [r3, #0]
 8008434:	e008      	b.n	8008448 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008436:	4b0c      	ldr	r3, [pc, #48]	; (8008468 <prvInsertBlockIntoFreeList+0xb0>)
 8008438:	681a      	ldr	r2, [r3, #0]
 800843a:	687b      	ldr	r3, [r7, #4]
 800843c:	601a      	str	r2, [r3, #0]
 800843e:	e003      	b.n	8008448 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	681a      	ldr	r2, [r3, #0]
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008448:	68fa      	ldr	r2, [r7, #12]
 800844a:	687b      	ldr	r3, [r7, #4]
 800844c:	429a      	cmp	r2, r3
 800844e:	d002      	beq.n	8008456 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008450:	68fb      	ldr	r3, [r7, #12]
 8008452:	687a      	ldr	r2, [r7, #4]
 8008454:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008456:	bf00      	nop
 8008458:	3714      	adds	r7, #20
 800845a:	46bd      	mov	sp, r7
 800845c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008460:	4770      	bx	lr
 8008462:	bf00      	nop
 8008464:	24004250 	.word	0x24004250
 8008468:	24004258 	.word	0x24004258

0800846c <__errno>:
 800846c:	4b01      	ldr	r3, [pc, #4]	; (8008474 <__errno+0x8>)
 800846e:	6818      	ldr	r0, [r3, #0]
 8008470:	4770      	bx	lr
 8008472:	bf00      	nop
 8008474:	24000014 	.word	0x24000014

08008478 <__libc_init_array>:
 8008478:	b570      	push	{r4, r5, r6, lr}
 800847a:	4d0d      	ldr	r5, [pc, #52]	; (80084b0 <__libc_init_array+0x38>)
 800847c:	4c0d      	ldr	r4, [pc, #52]	; (80084b4 <__libc_init_array+0x3c>)
 800847e:	1b64      	subs	r4, r4, r5
 8008480:	10a4      	asrs	r4, r4, #2
 8008482:	2600      	movs	r6, #0
 8008484:	42a6      	cmp	r6, r4
 8008486:	d109      	bne.n	800849c <__libc_init_array+0x24>
 8008488:	4d0b      	ldr	r5, [pc, #44]	; (80084b8 <__libc_init_array+0x40>)
 800848a:	4c0c      	ldr	r4, [pc, #48]	; (80084bc <__libc_init_array+0x44>)
 800848c:	f000 f990 	bl	80087b0 <_init>
 8008490:	1b64      	subs	r4, r4, r5
 8008492:	10a4      	asrs	r4, r4, #2
 8008494:	2600      	movs	r6, #0
 8008496:	42a6      	cmp	r6, r4
 8008498:	d105      	bne.n	80084a6 <__libc_init_array+0x2e>
 800849a:	bd70      	pop	{r4, r5, r6, pc}
 800849c:	f855 3b04 	ldr.w	r3, [r5], #4
 80084a0:	4798      	blx	r3
 80084a2:	3601      	adds	r6, #1
 80084a4:	e7ee      	b.n	8008484 <__libc_init_array+0xc>
 80084a6:	f855 3b04 	ldr.w	r3, [r5], #4
 80084aa:	4798      	blx	r3
 80084ac:	3601      	adds	r6, #1
 80084ae:	e7f2      	b.n	8008496 <__libc_init_array+0x1e>
 80084b0:	080088d0 	.word	0x080088d0
 80084b4:	080088d0 	.word	0x080088d0
 80084b8:	080088d0 	.word	0x080088d0
 80084bc:	080088d4 	.word	0x080088d4

080084c0 <__retarget_lock_acquire_recursive>:
 80084c0:	4770      	bx	lr

080084c2 <__retarget_lock_release_recursive>:
 80084c2:	4770      	bx	lr

080084c4 <malloc>:
 80084c4:	4b02      	ldr	r3, [pc, #8]	; (80084d0 <malloc+0xc>)
 80084c6:	4601      	mov	r1, r0
 80084c8:	6818      	ldr	r0, [r3, #0]
 80084ca:	f000 b877 	b.w	80085bc <_malloc_r>
 80084ce:	bf00      	nop
 80084d0:	24000014 	.word	0x24000014

080084d4 <memset>:
 80084d4:	4402      	add	r2, r0
 80084d6:	4603      	mov	r3, r0
 80084d8:	4293      	cmp	r3, r2
 80084da:	d100      	bne.n	80084de <memset+0xa>
 80084dc:	4770      	bx	lr
 80084de:	f803 1b01 	strb.w	r1, [r3], #1
 80084e2:	e7f9      	b.n	80084d8 <memset+0x4>

080084e4 <_free_r>:
 80084e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80084e6:	2900      	cmp	r1, #0
 80084e8:	d044      	beq.n	8008574 <_free_r+0x90>
 80084ea:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80084ee:	9001      	str	r0, [sp, #4]
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	f1a1 0404 	sub.w	r4, r1, #4
 80084f6:	bfb8      	it	lt
 80084f8:	18e4      	addlt	r4, r4, r3
 80084fa:	f000 f94d 	bl	8008798 <__malloc_lock>
 80084fe:	4a1e      	ldr	r2, [pc, #120]	; (8008578 <_free_r+0x94>)
 8008500:	9801      	ldr	r0, [sp, #4]
 8008502:	6813      	ldr	r3, [r2, #0]
 8008504:	b933      	cbnz	r3, 8008514 <_free_r+0x30>
 8008506:	6063      	str	r3, [r4, #4]
 8008508:	6014      	str	r4, [r2, #0]
 800850a:	b003      	add	sp, #12
 800850c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8008510:	f000 b948 	b.w	80087a4 <__malloc_unlock>
 8008514:	42a3      	cmp	r3, r4
 8008516:	d908      	bls.n	800852a <_free_r+0x46>
 8008518:	6825      	ldr	r5, [r4, #0]
 800851a:	1961      	adds	r1, r4, r5
 800851c:	428b      	cmp	r3, r1
 800851e:	bf01      	itttt	eq
 8008520:	6819      	ldreq	r1, [r3, #0]
 8008522:	685b      	ldreq	r3, [r3, #4]
 8008524:	1949      	addeq	r1, r1, r5
 8008526:	6021      	streq	r1, [r4, #0]
 8008528:	e7ed      	b.n	8008506 <_free_r+0x22>
 800852a:	461a      	mov	r2, r3
 800852c:	685b      	ldr	r3, [r3, #4]
 800852e:	b10b      	cbz	r3, 8008534 <_free_r+0x50>
 8008530:	42a3      	cmp	r3, r4
 8008532:	d9fa      	bls.n	800852a <_free_r+0x46>
 8008534:	6811      	ldr	r1, [r2, #0]
 8008536:	1855      	adds	r5, r2, r1
 8008538:	42a5      	cmp	r5, r4
 800853a:	d10b      	bne.n	8008554 <_free_r+0x70>
 800853c:	6824      	ldr	r4, [r4, #0]
 800853e:	4421      	add	r1, r4
 8008540:	1854      	adds	r4, r2, r1
 8008542:	42a3      	cmp	r3, r4
 8008544:	6011      	str	r1, [r2, #0]
 8008546:	d1e0      	bne.n	800850a <_free_r+0x26>
 8008548:	681c      	ldr	r4, [r3, #0]
 800854a:	685b      	ldr	r3, [r3, #4]
 800854c:	6053      	str	r3, [r2, #4]
 800854e:	4421      	add	r1, r4
 8008550:	6011      	str	r1, [r2, #0]
 8008552:	e7da      	b.n	800850a <_free_r+0x26>
 8008554:	d902      	bls.n	800855c <_free_r+0x78>
 8008556:	230c      	movs	r3, #12
 8008558:	6003      	str	r3, [r0, #0]
 800855a:	e7d6      	b.n	800850a <_free_r+0x26>
 800855c:	6825      	ldr	r5, [r4, #0]
 800855e:	1961      	adds	r1, r4, r5
 8008560:	428b      	cmp	r3, r1
 8008562:	bf04      	itt	eq
 8008564:	6819      	ldreq	r1, [r3, #0]
 8008566:	685b      	ldreq	r3, [r3, #4]
 8008568:	6063      	str	r3, [r4, #4]
 800856a:	bf04      	itt	eq
 800856c:	1949      	addeq	r1, r1, r5
 800856e:	6021      	streq	r1, [r4, #0]
 8008570:	6054      	str	r4, [r2, #4]
 8008572:	e7ca      	b.n	800850a <_free_r+0x26>
 8008574:	b003      	add	sp, #12
 8008576:	bd30      	pop	{r4, r5, pc}
 8008578:	24004274 	.word	0x24004274

0800857c <sbrk_aligned>:
 800857c:	b570      	push	{r4, r5, r6, lr}
 800857e:	4e0e      	ldr	r6, [pc, #56]	; (80085b8 <sbrk_aligned+0x3c>)
 8008580:	460c      	mov	r4, r1
 8008582:	6831      	ldr	r1, [r6, #0]
 8008584:	4605      	mov	r5, r0
 8008586:	b911      	cbnz	r1, 800858e <sbrk_aligned+0x12>
 8008588:	f000 f8f6 	bl	8008778 <_sbrk_r>
 800858c:	6030      	str	r0, [r6, #0]
 800858e:	4621      	mov	r1, r4
 8008590:	4628      	mov	r0, r5
 8008592:	f000 f8f1 	bl	8008778 <_sbrk_r>
 8008596:	1c43      	adds	r3, r0, #1
 8008598:	d00a      	beq.n	80085b0 <sbrk_aligned+0x34>
 800859a:	1cc4      	adds	r4, r0, #3
 800859c:	f024 0403 	bic.w	r4, r4, #3
 80085a0:	42a0      	cmp	r0, r4
 80085a2:	d007      	beq.n	80085b4 <sbrk_aligned+0x38>
 80085a4:	1a21      	subs	r1, r4, r0
 80085a6:	4628      	mov	r0, r5
 80085a8:	f000 f8e6 	bl	8008778 <_sbrk_r>
 80085ac:	3001      	adds	r0, #1
 80085ae:	d101      	bne.n	80085b4 <sbrk_aligned+0x38>
 80085b0:	f04f 34ff 	mov.w	r4, #4294967295
 80085b4:	4620      	mov	r0, r4
 80085b6:	bd70      	pop	{r4, r5, r6, pc}
 80085b8:	24004278 	.word	0x24004278

080085bc <_malloc_r>:
 80085bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80085c0:	1ccd      	adds	r5, r1, #3
 80085c2:	f025 0503 	bic.w	r5, r5, #3
 80085c6:	3508      	adds	r5, #8
 80085c8:	2d0c      	cmp	r5, #12
 80085ca:	bf38      	it	cc
 80085cc:	250c      	movcc	r5, #12
 80085ce:	2d00      	cmp	r5, #0
 80085d0:	4607      	mov	r7, r0
 80085d2:	db01      	blt.n	80085d8 <_malloc_r+0x1c>
 80085d4:	42a9      	cmp	r1, r5
 80085d6:	d905      	bls.n	80085e4 <_malloc_r+0x28>
 80085d8:	230c      	movs	r3, #12
 80085da:	603b      	str	r3, [r7, #0]
 80085dc:	2600      	movs	r6, #0
 80085de:	4630      	mov	r0, r6
 80085e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80085e4:	4e2e      	ldr	r6, [pc, #184]	; (80086a0 <_malloc_r+0xe4>)
 80085e6:	f000 f8d7 	bl	8008798 <__malloc_lock>
 80085ea:	6833      	ldr	r3, [r6, #0]
 80085ec:	461c      	mov	r4, r3
 80085ee:	bb34      	cbnz	r4, 800863e <_malloc_r+0x82>
 80085f0:	4629      	mov	r1, r5
 80085f2:	4638      	mov	r0, r7
 80085f4:	f7ff ffc2 	bl	800857c <sbrk_aligned>
 80085f8:	1c43      	adds	r3, r0, #1
 80085fa:	4604      	mov	r4, r0
 80085fc:	d14d      	bne.n	800869a <_malloc_r+0xde>
 80085fe:	6834      	ldr	r4, [r6, #0]
 8008600:	4626      	mov	r6, r4
 8008602:	2e00      	cmp	r6, #0
 8008604:	d140      	bne.n	8008688 <_malloc_r+0xcc>
 8008606:	6823      	ldr	r3, [r4, #0]
 8008608:	4631      	mov	r1, r6
 800860a:	4638      	mov	r0, r7
 800860c:	eb04 0803 	add.w	r8, r4, r3
 8008610:	f000 f8b2 	bl	8008778 <_sbrk_r>
 8008614:	4580      	cmp	r8, r0
 8008616:	d13a      	bne.n	800868e <_malloc_r+0xd2>
 8008618:	6821      	ldr	r1, [r4, #0]
 800861a:	3503      	adds	r5, #3
 800861c:	1a6d      	subs	r5, r5, r1
 800861e:	f025 0503 	bic.w	r5, r5, #3
 8008622:	3508      	adds	r5, #8
 8008624:	2d0c      	cmp	r5, #12
 8008626:	bf38      	it	cc
 8008628:	250c      	movcc	r5, #12
 800862a:	4629      	mov	r1, r5
 800862c:	4638      	mov	r0, r7
 800862e:	f7ff ffa5 	bl	800857c <sbrk_aligned>
 8008632:	3001      	adds	r0, #1
 8008634:	d02b      	beq.n	800868e <_malloc_r+0xd2>
 8008636:	6823      	ldr	r3, [r4, #0]
 8008638:	442b      	add	r3, r5
 800863a:	6023      	str	r3, [r4, #0]
 800863c:	e00e      	b.n	800865c <_malloc_r+0xa0>
 800863e:	6822      	ldr	r2, [r4, #0]
 8008640:	1b52      	subs	r2, r2, r5
 8008642:	d41e      	bmi.n	8008682 <_malloc_r+0xc6>
 8008644:	2a0b      	cmp	r2, #11
 8008646:	d916      	bls.n	8008676 <_malloc_r+0xba>
 8008648:	1961      	adds	r1, r4, r5
 800864a:	42a3      	cmp	r3, r4
 800864c:	6025      	str	r5, [r4, #0]
 800864e:	bf18      	it	ne
 8008650:	6059      	strne	r1, [r3, #4]
 8008652:	6863      	ldr	r3, [r4, #4]
 8008654:	bf08      	it	eq
 8008656:	6031      	streq	r1, [r6, #0]
 8008658:	5162      	str	r2, [r4, r5]
 800865a:	604b      	str	r3, [r1, #4]
 800865c:	4638      	mov	r0, r7
 800865e:	f104 060b 	add.w	r6, r4, #11
 8008662:	f000 f89f 	bl	80087a4 <__malloc_unlock>
 8008666:	f026 0607 	bic.w	r6, r6, #7
 800866a:	1d23      	adds	r3, r4, #4
 800866c:	1af2      	subs	r2, r6, r3
 800866e:	d0b6      	beq.n	80085de <_malloc_r+0x22>
 8008670:	1b9b      	subs	r3, r3, r6
 8008672:	50a3      	str	r3, [r4, r2]
 8008674:	e7b3      	b.n	80085de <_malloc_r+0x22>
 8008676:	6862      	ldr	r2, [r4, #4]
 8008678:	42a3      	cmp	r3, r4
 800867a:	bf0c      	ite	eq
 800867c:	6032      	streq	r2, [r6, #0]
 800867e:	605a      	strne	r2, [r3, #4]
 8008680:	e7ec      	b.n	800865c <_malloc_r+0xa0>
 8008682:	4623      	mov	r3, r4
 8008684:	6864      	ldr	r4, [r4, #4]
 8008686:	e7b2      	b.n	80085ee <_malloc_r+0x32>
 8008688:	4634      	mov	r4, r6
 800868a:	6876      	ldr	r6, [r6, #4]
 800868c:	e7b9      	b.n	8008602 <_malloc_r+0x46>
 800868e:	230c      	movs	r3, #12
 8008690:	603b      	str	r3, [r7, #0]
 8008692:	4638      	mov	r0, r7
 8008694:	f000 f886 	bl	80087a4 <__malloc_unlock>
 8008698:	e7a1      	b.n	80085de <_malloc_r+0x22>
 800869a:	6025      	str	r5, [r4, #0]
 800869c:	e7de      	b.n	800865c <_malloc_r+0xa0>
 800869e:	bf00      	nop
 80086a0:	24004274 	.word	0x24004274

080086a4 <cleanup_glue>:
 80086a4:	b538      	push	{r3, r4, r5, lr}
 80086a6:	460c      	mov	r4, r1
 80086a8:	6809      	ldr	r1, [r1, #0]
 80086aa:	4605      	mov	r5, r0
 80086ac:	b109      	cbz	r1, 80086b2 <cleanup_glue+0xe>
 80086ae:	f7ff fff9 	bl	80086a4 <cleanup_glue>
 80086b2:	4621      	mov	r1, r4
 80086b4:	4628      	mov	r0, r5
 80086b6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80086ba:	f7ff bf13 	b.w	80084e4 <_free_r>
	...

080086c0 <_reclaim_reent>:
 80086c0:	4b2c      	ldr	r3, [pc, #176]	; (8008774 <_reclaim_reent+0xb4>)
 80086c2:	681b      	ldr	r3, [r3, #0]
 80086c4:	4283      	cmp	r3, r0
 80086c6:	b570      	push	{r4, r5, r6, lr}
 80086c8:	4604      	mov	r4, r0
 80086ca:	d051      	beq.n	8008770 <_reclaim_reent+0xb0>
 80086cc:	6a43      	ldr	r3, [r0, #36]	; 0x24
 80086ce:	b143      	cbz	r3, 80086e2 <_reclaim_reent+0x22>
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	d14a      	bne.n	800876c <_reclaim_reent+0xac>
 80086d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80086d8:	6819      	ldr	r1, [r3, #0]
 80086da:	b111      	cbz	r1, 80086e2 <_reclaim_reent+0x22>
 80086dc:	4620      	mov	r0, r4
 80086de:	f7ff ff01 	bl	80084e4 <_free_r>
 80086e2:	6961      	ldr	r1, [r4, #20]
 80086e4:	b111      	cbz	r1, 80086ec <_reclaim_reent+0x2c>
 80086e6:	4620      	mov	r0, r4
 80086e8:	f7ff fefc 	bl	80084e4 <_free_r>
 80086ec:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80086ee:	b111      	cbz	r1, 80086f6 <_reclaim_reent+0x36>
 80086f0:	4620      	mov	r0, r4
 80086f2:	f7ff fef7 	bl	80084e4 <_free_r>
 80086f6:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 80086f8:	b111      	cbz	r1, 8008700 <_reclaim_reent+0x40>
 80086fa:	4620      	mov	r0, r4
 80086fc:	f7ff fef2 	bl	80084e4 <_free_r>
 8008700:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8008702:	b111      	cbz	r1, 800870a <_reclaim_reent+0x4a>
 8008704:	4620      	mov	r0, r4
 8008706:	f7ff feed 	bl	80084e4 <_free_r>
 800870a:	6c21      	ldr	r1, [r4, #64]	; 0x40
 800870c:	b111      	cbz	r1, 8008714 <_reclaim_reent+0x54>
 800870e:	4620      	mov	r0, r4
 8008710:	f7ff fee8 	bl	80084e4 <_free_r>
 8008714:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8008716:	b111      	cbz	r1, 800871e <_reclaim_reent+0x5e>
 8008718:	4620      	mov	r0, r4
 800871a:	f7ff fee3 	bl	80084e4 <_free_r>
 800871e:	6da1      	ldr	r1, [r4, #88]	; 0x58
 8008720:	b111      	cbz	r1, 8008728 <_reclaim_reent+0x68>
 8008722:	4620      	mov	r0, r4
 8008724:	f7ff fede 	bl	80084e4 <_free_r>
 8008728:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800872a:	b111      	cbz	r1, 8008732 <_reclaim_reent+0x72>
 800872c:	4620      	mov	r0, r4
 800872e:	f7ff fed9 	bl	80084e4 <_free_r>
 8008732:	69a3      	ldr	r3, [r4, #24]
 8008734:	b1e3      	cbz	r3, 8008770 <_reclaim_reent+0xb0>
 8008736:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8008738:	4620      	mov	r0, r4
 800873a:	4798      	blx	r3
 800873c:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 800873e:	b1b9      	cbz	r1, 8008770 <_reclaim_reent+0xb0>
 8008740:	4620      	mov	r0, r4
 8008742:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8008746:	f7ff bfad 	b.w	80086a4 <cleanup_glue>
 800874a:	5949      	ldr	r1, [r1, r5]
 800874c:	b941      	cbnz	r1, 8008760 <_reclaim_reent+0xa0>
 800874e:	3504      	adds	r5, #4
 8008750:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008752:	2d80      	cmp	r5, #128	; 0x80
 8008754:	68d9      	ldr	r1, [r3, #12]
 8008756:	d1f8      	bne.n	800874a <_reclaim_reent+0x8a>
 8008758:	4620      	mov	r0, r4
 800875a:	f7ff fec3 	bl	80084e4 <_free_r>
 800875e:	e7ba      	b.n	80086d6 <_reclaim_reent+0x16>
 8008760:	680e      	ldr	r6, [r1, #0]
 8008762:	4620      	mov	r0, r4
 8008764:	f7ff febe 	bl	80084e4 <_free_r>
 8008768:	4631      	mov	r1, r6
 800876a:	e7ef      	b.n	800874c <_reclaim_reent+0x8c>
 800876c:	2500      	movs	r5, #0
 800876e:	e7ef      	b.n	8008750 <_reclaim_reent+0x90>
 8008770:	bd70      	pop	{r4, r5, r6, pc}
 8008772:	bf00      	nop
 8008774:	24000014 	.word	0x24000014

08008778 <_sbrk_r>:
 8008778:	b538      	push	{r3, r4, r5, lr}
 800877a:	4d06      	ldr	r5, [pc, #24]	; (8008794 <_sbrk_r+0x1c>)
 800877c:	2300      	movs	r3, #0
 800877e:	4604      	mov	r4, r0
 8008780:	4608      	mov	r0, r1
 8008782:	602b      	str	r3, [r5, #0]
 8008784:	f7f8 ff80 	bl	8001688 <_sbrk>
 8008788:	1c43      	adds	r3, r0, #1
 800878a:	d102      	bne.n	8008792 <_sbrk_r+0x1a>
 800878c:	682b      	ldr	r3, [r5, #0]
 800878e:	b103      	cbz	r3, 8008792 <_sbrk_r+0x1a>
 8008790:	6023      	str	r3, [r4, #0]
 8008792:	bd38      	pop	{r3, r4, r5, pc}
 8008794:	2400427c 	.word	0x2400427c

08008798 <__malloc_lock>:
 8008798:	4801      	ldr	r0, [pc, #4]	; (80087a0 <__malloc_lock+0x8>)
 800879a:	f7ff be91 	b.w	80084c0 <__retarget_lock_acquire_recursive>
 800879e:	bf00      	nop
 80087a0:	24004270 	.word	0x24004270

080087a4 <__malloc_unlock>:
 80087a4:	4801      	ldr	r0, [pc, #4]	; (80087ac <__malloc_unlock+0x8>)
 80087a6:	f7ff be8c 	b.w	80084c2 <__retarget_lock_release_recursive>
 80087aa:	bf00      	nop
 80087ac:	24004270 	.word	0x24004270

080087b0 <_init>:
 80087b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087b2:	bf00      	nop
 80087b4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087b6:	bc08      	pop	{r3}
 80087b8:	469e      	mov	lr, r3
 80087ba:	4770      	bx	lr

080087bc <_fini>:
 80087bc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80087be:	bf00      	nop
 80087c0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80087c2:	bc08      	pop	{r3}
 80087c4:	469e      	mov	lr, r3
 80087c6:	4770      	bx	lr
