<?xml version="1.0" encoding="utf-8" standalone="yes"?>
<rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom">
    <channel>
        <title>App Note on YosysHQ Blog</title>
        <link>http://blog.yosyshq.com/tags/app-note/</link>
        <description>Recent content in App Note on YosysHQ Blog</description>
        <generator>Hugo -- gohugo.io</generator>
        <language>en-us</language>
        <lastBuildDate>Wed, 07 Jul 2021 12:37:04 +0200</lastBuildDate><atom:link href="http://blog.yosyshq.com/tags/app-note/index.xml" rel="self" type="application/rss+xml" /><item>
        <title>App Note 109</title>
        <link>http://blog.yosyshq.com/p/ap109/</link>
        <pubDate>Wed, 07 Jul 2021 12:37:04 +0200</pubDate>
        
        <guid>http://blog.yosyshq.com/p/ap109/</guid>
        <description>&lt;p&gt;This Application Note was written with the intention of showing a brief introduction to SVA, and is definitely not a substitute for extensive training. To learn more about formal verification and SVA, it is recommended to book the course given by the FPV specialists at YosysHQ.&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;A brief history of SystemVerilog Assertions&lt;/li&gt;
&lt;li&gt;SVA layers definition and examples&lt;/li&gt;
&lt;li&gt;Assertion types, sequential property operators&lt;/li&gt;
&lt;li&gt;A short description of liveness and safety properties&lt;/li&gt;
&lt;li&gt;Practical examples using the sequence builder module written by our CTO Claire Xen.&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a class=&#34;link&#34; href=&#34;https://yosyshq.readthedocs.io/projects/ap109&#34;  target=&#34;_blank&#34; rel=&#34;noopener&#34;
    &gt;https://yosyshq.readthedocs.io/projects/ap109&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;Feel free to give us feedback and suggest new topics.&lt;/p&gt;
</description>
        </item>
        <item>
        <title>App Note 120</title>
        <link>http://blog.yosyshq.com/p/ap120/</link>
        <pubDate>Thu, 20 May 2021 14:04:45 +0200</pubDate>
        
        <guid>http://blog.yosyshq.com/p/ap120/</guid>
        <description>&lt;p&gt;For a long time people have asked us for quality long form content that shows how to
get the best from our formal tools.&lt;/p&gt;
&lt;p&gt;We have started a series of app notes, with the first being about cover and witness for SVA properties. Otherwise known as &amp;lsquo;Am I testing what I think I&amp;rsquo;m testing&amp;rsquo;!&lt;/p&gt;
&lt;p&gt;What You will learn in this app note:&lt;/p&gt;
&lt;ul&gt;
&lt;li&gt;Default clocking and default disable declarations&lt;/li&gt;
&lt;li&gt;Sequences and cycle delays&lt;/li&gt;
&lt;li&gt;Overlapping and non-overlapping implication syntax and semantic&lt;/li&gt;
&lt;li&gt;Weak precondition cover and witness&lt;/li&gt;
&lt;li&gt;How to apply that to a practical HDL code example&lt;/li&gt;
&lt;/ul&gt;
&lt;p&gt;&lt;a class=&#34;link&#34; href=&#34;https://yosyshq.readthedocs.io/projects/ap120&#34;  target=&#34;_blank&#34; rel=&#34;noopener&#34;
    &gt;https://yosyshq.readthedocs.io/projects/ap120&lt;/a&gt;&lt;/p&gt;
&lt;p&gt;Feel free to give us feedback and suggest new topics.&lt;/p&gt;
</description>
        </item>
        
    </channel>
</rss>
