vio_1.v,verilog,xil_defaultlib,../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/sim/vio_1.v,incdir="../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/hdl/verilog"incdir="../../../../Biriscv_Clint_FPGA.srcs/sources_1/ip/vio_1/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
