Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1.1 (lin64) Build 3900603 Fri Jun 16 19:30:25 MDT 2023
| Date         : Tue Dec 12 18:49:55 2023
| Host         : Mikkel-laptop running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file flightController_timing_summary_routed.rpt -pb flightController_timing_summary_routed.pb -rpx flightController_timing_summary_routed.rpx -warn_on_violation
| Design       : flightController
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1000        

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3669)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7316)
5. checking no_input_delay (2)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3669)
---------------------------
 There are 3669 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7316)
---------------------------------------------------
 There are 7316 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 7321          inf        0.000                      0                 7321           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          7321 Endpoints
Min Delay          7321 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.705ns  (logic 12.364ns (23.022%)  route 41.341ns (76.978%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.030    52.013    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.124    52.137 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_4__0/O
                         net (fo=1, routed)           1.444    53.581    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_4__0_n_0
    SLICE_X48Y49         LUT6 (Prop_lut6_I5_O)        0.124    53.705 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_1__0/O
                         net (fo=1, routed)           0.000    53.705    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_1__0_n_0
    SLICE_X48Y49         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.665ns  (logic 12.364ns (23.039%)  route 41.301ns (76.961%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.039    52.022    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.146 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2__0/O
                         net (fo=1, routed)           1.395    53.541    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_2__0_n_0
    SLICE_X46Y43         LUT5 (Prop_lut5_I0_O)        0.124    53.665 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1__0/O
                         net (fo=1, routed)           0.000    53.665    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-21]_i_1__0_n_0
    SLICE_X46Y43         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.650ns  (logic 12.364ns (23.046%)  route 41.286ns (76.954%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.206    52.188    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.312 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0/O
                         net (fo=1, routed)           1.214    53.526    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_2__0_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.124    53.650 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0/O
                         net (fo=1, routed)           0.000    53.650    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-18]_i_1__0_n_0
    SLICE_X45Y44         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.614ns  (logic 12.364ns (23.061%)  route 41.250ns (76.939%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.195    52.177    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I2_O)        0.124    52.301 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_2__0/O
                         net (fo=1, routed)           1.189    53.490    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_2__0_n_0
    SLICE_X44Y47         LUT5 (Prop_lut5_I0_O)        0.124    53.614 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_1__0/O
                         net (fo=1, routed)           0.000    53.614    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-7]_i_1__0_n_0
    SLICE_X44Y47         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.609ns  (logic 12.364ns (23.063%)  route 41.245ns (76.937%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.036    52.019    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X44Y32         LUT6 (Prop_lut6_I2_O)        0.124    52.143 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2__0/O
                         net (fo=1, routed)           1.342    53.485    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_2__0_n_0
    SLICE_X44Y46         LUT5 (Prop_lut5_I0_O)        0.124    53.609 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0/O
                         net (fo=1, routed)           0.000    53.609    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-13]_i_1__0_n_0
    SLICE_X44Y46         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.513ns  (logic 12.364ns (23.105%)  route 41.149ns (76.895%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.169    52.151    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X47Y36         LUT6 (Prop_lut6_I2_O)        0.124    52.275 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2__0/O
                         net (fo=1, routed)           1.114    53.389    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_2__0_n_0
    SLICE_X44Y48         LUT5 (Prop_lut5_I0_O)        0.124    53.513 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0/O
                         net (fo=1, routed)           0.000    53.513    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-6]_i_1__0_n_0
    SLICE_X44Y48         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.407ns  (logic 12.364ns (23.150%)  route 41.043ns (76.850%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=3 LUT6=13)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.030    52.012    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X45Y36         LUT6 (Prop_lut6_I3_O)        0.124    52.136 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_2__0/O
                         net (fo=1, routed)           1.147    53.283    DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_2__0_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I0_O)        0.124    53.407 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_1__0/O
                         net (fo=1, routed)           0.000    53.407    DIST_MATRIX/matrixReloaded/fpuCalculations/output[1]_i_1__0_n_0
    SLICE_X45Y49         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.309ns  (logic 12.364ns (23.193%)  route 40.945ns (76.807%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.012    51.995    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.119 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0/O
                         net (fo=1, routed)           1.067    53.185    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_2__0_n_0
    SLICE_X45Y45         LUT5 (Prop_lut5_I0_O)        0.124    53.309 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0/O
                         net (fo=1, routed)           0.000    53.309    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-15]_i_1__0_n_0
    SLICE_X45Y45         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.277ns  (logic 12.364ns (23.207%)  route 40.913ns (76.793%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          0.914    51.896    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.020 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0/O
                         net (fo=1, routed)           1.133    53.153    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_2__0_n_0
    SLICE_X46Y44         LUT5 (Prop_lut5_I0_O)        0.124    53.277 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0/O
                         net (fo=1, routed)           0.000    53.277    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-16]_i_1__0_n_0
    SLICE_X46Y44         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-22]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        53.259ns  (logic 12.364ns (23.215%)  route 40.895ns (76.785%))
  Logic Levels:           38  (CARRY4=5 DSP48E1=2 FDRE=1 LUT2=2 LUT3=6 LUT4=6 LUT5=4 LUT6=12)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  DIST_MATRIX/matrixReloaded/data1_reg[-16]/Q
                         net (fo=34, routed)          3.561     4.017    DIST_MATRIX/matrixReloaded/fpuCalculations/Q[7]
    SLICE_X34Y24         LUT4 (Prop_lut4_I3_O)        0.124     4.141 f  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0/O
                         net (fo=2, routed)           0.833     4.974    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_124__0_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I0_O)        0.124     5.098 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0/O
                         net (fo=1, routed)           0.829     5.927    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_6__0_n_0
    SLICE_X34Y26         LUT6 (Prop_lut6_I5_O)        0.124     6.051 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0/O
                         net (fo=14, routed)          1.327     7.378    DIST_MATRIX/matrixReloaded/fpuCalculations/i___219_i_2__0_n_0
    SLICE_X36Y36         LUT3 (Prop_lut3_I2_O)        0.124     7.502 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_62__0/O
                         net (fo=7, routed)           1.452     8.955    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I0_O)        0.124     9.079 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0/O
                         net (fo=19, routed)          1.451    10.529    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_103__0_n_0
    SLICE_X37Y26         LUT3 (Prop_lut3_I1_O)        0.124    10.653 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0/O
                         net (fo=2, routed)           0.847    11.500    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_115__0_n_0
    SLICE_X38Y25         LUT4 (Prop_lut4_I3_O)        0.124    11.624 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0/O
                         net (fo=2, routed)           0.888    12.512    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_120__0_n_0
    SLICE_X39Y25         LUT6 (Prop_lut6_I0_O)        0.124    12.636 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0/O
                         net (fo=2, routed)           0.853    13.488    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_79__0_n_0
    SLICE_X40Y24         LUT3 (Prop_lut3_I2_O)        0.124    13.612 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_i_31__0/O
                         net (fo=1, routed)           1.026    14.638    DIST_MATRIX/matrixReloaded/fpuCalculations/fractr[10]
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036    18.674 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0/PCOUT[47]
                         net (fo=1, routed)           0.002    18.676    DIST_MATRIX/matrixReloaded/fpuCalculations/fract0_n_106
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[21])
                                                      1.518    20.194 r  DIST_MATRIX/matrixReloaded/fpuCalculations/fract0__0/P[21]
                         net (fo=12, routed)          1.886    22.080    DIST_MATRIX/matrixReloaded/fpuCalculations/l86_in
    SLICE_X53Y31         LUT4 (Prop_lut4_I0_O)        0.150    22.230 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0/O
                         net (fo=6, routed)           1.056    23.286    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_8__0_n_0
    SLICE_X54Y32         LUT6 (Prop_lut6_I5_O)        0.326    23.612 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0/O
                         net (fo=10, routed)          0.574    24.186    DIST_MATRIX/matrixReloaded/fpuCalculations/i___71_i_3__0_n_0
    SLICE_X55Y31         LUT6 (Prop_lut6_I0_O)        0.124    24.310 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0/O
                         net (fo=11, routed)          1.141    25.451    DIST_MATRIX/matrixReloaded/fpuCalculations/i___66_i_1__0_n_0
    SLICE_X50Y32         LUT6 (Prop_lut6_I1_O)        0.124    25.575 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0/O
                         net (fo=3, routed)           1.142    26.717    DIST_MATRIX/matrixReloaded/fpuCalculations/i___65_i_2__0_n_0
    SLICE_X43Y33         LUT3 (Prop_lut3_I0_O)        0.150    26.867 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0/O
                         net (fo=2, routed)           0.448    27.314    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_11__0_n_0
    SLICE_X43Y33         LUT5 (Prop_lut5_I3_O)        0.326    27.640 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0/O
                         net (fo=2, routed)           1.089    28.730    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_7__0_n_0
    SLICE_X42Y33         LUT6 (Prop_lut6_I0_O)        0.124    28.854 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9/O
                         net (fo=1, routed)           0.000    28.854    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_9_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    29.497 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2/O[3]
                         net (fo=6, routed)           1.235    30.731    DIST_MATRIX/matrixReloaded/fpuCalculations/i___136_i_2_n_4
    SLICE_X40Y34         LUT2 (Prop_lut2_I0_O)        0.335    31.066 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0/O
                         net (fo=1, routed)           0.860    31.926    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_7__0_n_0
    SLICE_X41Y34         LUT6 (Prop_lut6_I5_O)        0.326    32.252 f  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0/O
                         net (fo=1, routed)           0.964    33.216    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_3__0_n_0
    SLICE_X47Y35         LUT5 (Prop_lut5_I3_O)        0.124    33.340 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0/O
                         net (fo=55, routed)          1.805    35.145    DIST_MATRIX/matrixReloaded/fpuCalculations/i___67_i_1__0_n_0
    SLICE_X51Y30         LUT4 (Prop_lut4_I2_O)        0.124    35.269 r  DIST_MATRIX/matrixReloaded/fpuCalculations/i___53_i_2__0/O
                         net (fo=93, routed)          3.858    39.127    DIST_MATRIX/matrixReloaded/fpuCalculations/i___62_i_5__0_n_0
    SLICE_X47Y24         LUT3 (Prop_lut3_I0_O)        0.124    39.251 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0/O
                         net (fo=45, routed)          3.598    42.849    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_86__0_n_0
    SLICE_X58Y30         LUT2 (Prop_lut2_I0_O)        0.124    42.973 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0/O
                         net (fo=1, routed)           0.000    42.973    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_1807__0_n_0
    SLICE_X58Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    43.523 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417/CO[3]
                         net (fo=1, routed)           0.000    43.523    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_1417_n_0
    SLICE_X58Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.637 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940/CO[3]
                         net (fo=1, routed)           0.000    43.637    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_940_n_0
    SLICE_X58Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.751 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497/CO[3]
                         net (fo=1, routed)           0.000    43.751    DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_497_n_0
    SLICE_X58Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.865 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[7]_i_224/CO[3]
                         net (fo=1, routed)           1.427    45.292    DIST_MATRIX/matrixReloaded/fpuCalculations/orx116_in
    SLICE_X55Y30         LUT4 (Prop_lut4_I2_O)        0.152    45.444 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0/O
                         net (fo=1, routed)           0.859    46.302    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_132__0_n_0
    SLICE_X55Y30         LUT6 (Prop_lut6_I0_O)        0.326    46.628 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0/O
                         net (fo=1, routed)           0.800    47.428    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_83__0_n_0
    SLICE_X55Y28         LUT4 (Prop_lut4_I3_O)        0.124    47.552 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0/O
                         net (fo=1, routed)           0.450    48.002    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_54__0_n_0
    SLICE_X52Y28         LUT5 (Prop_lut5_I1_O)        0.124    48.126 f  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0/O
                         net (fo=1, routed)           1.097    49.223    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_21__0_n_0
    SLICE_X47Y29         LUT6 (Prop_lut6_I3_O)        0.124    49.347 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0/O
                         net (fo=29, routed)          1.511    50.858    DIST_MATRIX/matrixReloaded/fpuCalculations/output[7]_i_6__0_n_0
    SLICE_X45Y34         LUT6 (Prop_lut6_I1_O)        0.124    50.982 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0/O
                         net (fo=25, routed)          1.035    52.017    DIST_MATRIX/matrixReloaded/fpuCalculations/output[2]_i_9__0_n_0
    SLICE_X44Y31         LUT6 (Prop_lut6_I2_O)        0.124    52.141 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_2__0/O
                         net (fo=1, routed)           0.994    53.135    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_2__0_n_0
    SLICE_X45Y44         LUT5 (Prop_lut5_I0_O)        0.124    53.259 r  DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_1__0/O
                         net (fo=1, routed)           0.000    53.259    DIST_MATRIX/matrixReloaded/fpuCalculations/output[-22]_i_1__0_n_0
    SLICE_X45Y44         FDRE                                         r  DIST_MATRIX/matrixReloaded/fpuCalculations/output_reg[-22]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pidBlock/PID_PITCH/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/pRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y104         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/ResultReady_reg/C
    SLICE_X9Y104         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.208    pidBlock/pitchReady
    SLICE_X9Y104         FDRE                                         r  pidBlock/pRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/ResultReady_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/rRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/ResultReady_reg/C
    SLICE_X13Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/ResultReady_reg/Q
                         net (fo=2, routed)           0.067     0.208    pidBlock/rollReady
    SLICE_X13Y102        FDRE                                         r  pidBlock/rRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/WR_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.217ns  (logic 0.141ns (64.847%)  route 0.076ns (35.153%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y110        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/WR_reg/C
    SLICE_X28Y110        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/I_I2CITF/WR_reg/Q
                         net (fo=2, routed)           0.076     0.217    i2cExternal/WR
    SLICE_X28Y110        FDRE                                         r  i2cExternal/WRq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/ADDq_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y109        FDRE                         0.000     0.000 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/C
    SLICE_X30Y109        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  i2cExternal/I_I2CITF/ADDRESS_READY_reg/Q
                         net (fo=2, routed)           0.056     0.220    i2cExternal/ADDRESS_READY
    SLICE_X30Y109        FDRE                                         r  i2cExternal/ADDq_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/fpuVal1_reg[-13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[-13]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y110         FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/fpuVal1_reg[-13]/C
    SLICE_X4Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/fpuVal1_reg[-13]/Q
                         net (fo=1, routed)           0.053     0.194    pidBlock/PID_PITCH/fpuVal1_reg[-_n_0_13]
    SLICE_X5Y110         LUT6 (Prop_lut6_I0_O)        0.045     0.239 r  pidBlock/PID_PITCH/input1[-13]_i_1/O
                         net (fo=1, routed)           0.000     0.239    pidBlock/input1[-13]
    SLICE_X5Y110         FDRE                                         r  pidBlock/input1_reg[-13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/fpuVal1_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/input1_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y109        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/fpuVal1_reg[4]/C
    SLICE_X36Y109        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/fpuVal1_reg[4]/Q
                         net (fo=1, routed)           0.053     0.194    pidBlock/PID_PITCH/input1_reg[8]_0[4]
    SLICE_X37Y109        LUT6 (Prop_lut6_I5_O)        0.045     0.239 r  pidBlock/PID_PITCH/input1[4]_i_1/O
                         net (fo=1, routed)           0.000     0.239    pidBlock/input1[4]
    SLICE_X37Y109        FDRE                                         r  pidBlock/input1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[18]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[18]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.112%)  route 0.110ns (43.888%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y108        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[18]/C
    SLICE_X26Y108        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[18]/Q
                         net (fo=2, routed)           0.110     0.251    i2cExternal/BUFFER_32_reg_n_0_[18]
    SLICE_X25Y107        FDRE                                         r  i2cExternal/WRITE_DATA_reg[18]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_ROLL/error_reg[-6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_ROLL/prevError_reg[-6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.869%)  route 0.111ns (44.131%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y122        FDRE                         0.000     0.000 r  pidBlock/PID_ROLL/error_reg[-6]/C
    SLICE_X13Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_ROLL/error_reg[-6]/Q
                         net (fo=3, routed)           0.111     0.252    pidBlock/PID_ROLL/error[-6]
    SLICE_X14Y123        FDRE                                         r  pidBlock/PID_ROLL/prevError_reg[-6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pidBlock/PID_PITCH/error_reg[-7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pidBlock/PID_PITCH/prevError_reg[-7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.141ns (55.855%)  route 0.111ns (44.145%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y116        FDRE                         0.000     0.000 r  pidBlock/PID_PITCH/error_reg[-7]/C
    SLICE_X27Y116        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pidBlock/PID_PITCH/error_reg[-7]/Q
                         net (fo=3, routed)           0.111     0.252    pidBlock/PID_PITCH/error[-7]
    SLICE_X25Y117        FDRE                                         r  pidBlock/PID_PITCH/prevError_reg[-7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i2cExternal/BUFFER_32_reg[27]/C
                            (rising edge-triggered cell FDRE)
  Destination:            i2cExternal/WRITE_DATA_reg[27]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.141ns (55.115%)  route 0.115ns (44.885%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y107        FDRE                         0.000     0.000 r  i2cExternal/BUFFER_32_reg[27]/C
    SLICE_X32Y107        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  i2cExternal/BUFFER_32_reg[27]/Q
                         net (fo=1, routed)           0.115     0.256    i2cExternal/BUFFER_32_reg_n_0_[27]
    SLICE_X32Y106        FDRE                                         r  i2cExternal/WRITE_DATA_reg[27]/D
  -------------------------------------------------------------------    -------------------





