###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       405409   # Number of WRITE/WRITEP commands
num_reads_done                 =       676515   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       588488   # Number of read row buffer hits
num_read_cmds                  =       676514   # Number of READ/READP commands
num_writes_done                =       405483   # Number of read requests issued
num_write_row_hits             =       323678   # Number of write row buffer hits
num_act_cmds                   =       170506   # Number of ACT commands
num_pre_cmds                   =       170489   # Number of PRE commands
num_ondemand_pres              =       156848   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9516430   # Cyles of rank active rank.0
rank_active_cycles.1           =      9315086   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       483570   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       684914   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1014799   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10409   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3350   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2936   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4335   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         5965   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10044   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7916   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          864   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          478   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20940   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          192   # Write cmd latency (cycles)
write_latency[20-39]           =         2249   # Write cmd latency (cycles)
write_latency[40-59]           =         3677   # Write cmd latency (cycles)
write_latency[60-79]           =         8301   # Write cmd latency (cycles)
write_latency[80-99]           =        14965   # Write cmd latency (cycles)
write_latency[100-119]         =        19088   # Write cmd latency (cycles)
write_latency[120-139]         =        24388   # Write cmd latency (cycles)
write_latency[140-159]         =        27773   # Write cmd latency (cycles)
write_latency[160-179]         =        28864   # Write cmd latency (cycles)
write_latency[180-199]         =        28859   # Write cmd latency (cycles)
write_latency[200-]            =       247053   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       271715   # Read request latency (cycles)
read_latency[40-59]            =        91719   # Read request latency (cycles)
read_latency[60-79]            =        74817   # Read request latency (cycles)
read_latency[80-99]            =        28416   # Read request latency (cycles)
read_latency[100-119]          =        21234   # Read request latency (cycles)
read_latency[120-139]          =        17970   # Read request latency (cycles)
read_latency[140-159]          =        15668   # Read request latency (cycles)
read_latency[160-179]          =        12654   # Read request latency (cycles)
read_latency[180-199]          =        10579   # Read request latency (cycles)
read_latency[200-]             =       131742   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =   2.0238e+09   # Write energy
read_energy                    =   2.7277e+09   # Read energy
act_energy                     =  4.66504e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.32114e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.28759e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.93825e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.81261e+09   # Active standby energy rank.1
average_read_latency           =      142.438   # Average read request latency (cycles)
average_interarrival           =      9.24178   # Average request interarrival latency (cycles)
total_energy                   =  1.82344e+10   # Total energy (pJ)
average_power                  =      1823.44   # Average power (mW)
average_bandwidth              =      9.23305   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       416923   # Number of WRITE/WRITEP commands
num_reads_done                 =       687878   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       619952   # Number of read row buffer hits
num_read_cmds                  =       687882   # Number of READ/READP commands
num_writes_done                =       416978   # Number of read requests issued
num_write_row_hits             =       355814   # Number of write row buffer hits
num_act_cmds                   =       129556   # Number of ACT commands
num_pre_cmds                   =       129535   # Number of PRE commands
num_ondemand_pres              =       114126   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9424402   # Cyles of rank active rank.0
rank_active_cycles.1           =      9389646   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       575598   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       610354   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1037840   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        10323   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         3341   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2940   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         4266   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         6073   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =        10166   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         7792   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          815   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          467   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20894   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          203   # Write cmd latency (cycles)
write_latency[20-39]           =         2852   # Write cmd latency (cycles)
write_latency[40-59]           =         5002   # Write cmd latency (cycles)
write_latency[60-79]           =        10844   # Write cmd latency (cycles)
write_latency[80-99]           =        18765   # Write cmd latency (cycles)
write_latency[100-119]         =        22489   # Write cmd latency (cycles)
write_latency[120-139]         =        26186   # Write cmd latency (cycles)
write_latency[140-159]         =        28196   # Write cmd latency (cycles)
write_latency[160-179]         =        29084   # Write cmd latency (cycles)
write_latency[180-199]         =        27521   # Write cmd latency (cycles)
write_latency[200-]            =       245781   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       289209   # Read request latency (cycles)
read_latency[40-59]            =        99741   # Read request latency (cycles)
read_latency[60-79]            =        72190   # Read request latency (cycles)
read_latency[80-99]            =        30356   # Read request latency (cycles)
read_latency[100-119]          =        21343   # Read request latency (cycles)
read_latency[120-139]          =        17374   # Read request latency (cycles)
read_latency[140-159]          =        14233   # Read request latency (cycles)
read_latency[160-179]          =        11658   # Read request latency (cycles)
read_latency[180-199]          =         9410   # Read request latency (cycles)
read_latency[200-]             =       122363   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  2.08128e+09   # Write energy
read_energy                    =  2.77354e+09   # Read energy
act_energy                     =  3.54465e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.76287e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   2.9297e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.88083e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.85914e+09   # Active standby energy rank.1
average_read_latency           =      136.384   # Average read request latency (cycles)
average_interarrival           =       9.0504   # Average request interarrival latency (cycles)
total_energy                   =  1.82232e+10   # Total energy (pJ)
average_power                  =      1822.32   # Average power (mW)
average_bandwidth              =       9.4281   # Average bandwidth
