Release 14.7 - par P.20160913 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Fri Jul 19 02:06:02 2019

All signals are completely routed.

WARNING:ParHelpers:361 - There are 2 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   cpu1/register1/Mram_registers11_RAMD_D1_O
   cpu1/register1/Mram_registers1_RAMD_D1_O


