// Seed: 2723603782
module module_0;
  uwire [1 : -1 'b0] id_1;
  assign id_1 = 1;
  assign module_2.id_0 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2,
    output wand id_3,
    input supply1 id_4,
    output wire id_5,
    output tri1 id_6,
    output supply0 id_7,
    input wand id_8,
    input uwire id_9,
    output wand id_10
);
  final $unsigned(63);
  ;
  tri0 id_12 = 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
module module_2 #(
    parameter id_5 = 32'd40
) (
    input  tri   id_0
    , _id_5,
    input  uwire id_1,
    output tri1  id_2,
    output wor   id_3
);
  module_0 modCall_1 ();
  wire  id_6;
  logic id_7;
  ;
  assign id_5 = id_5;
  wire [-1 : id_5] id_8;
  wire id_9;
  wire id_10;
  ;
  assign id_7#(
      .id_8 (1'b0),
      .id_5 (1 * 1),
      .id_10(1),
      .id_8 (1),
      .id_1 ('h0),
      .id_6 (-1'b0)
  ) [-1] = -1 >= id_9;
  assign id_3 = -1;
endmodule
