strict digraph "" {
	node [label="\N"];
	"2172:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dc4e10>",
		fillcolor=firebrick,
		label="2172:NS
int_srcb[7] <= 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38dc4e10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2166:AL"	 [def_var="['int_srcb']",
		label="Leaf_2166:AL"];
	"2172:NS" -> "Leaf_2166:AL"	 [cond="[]",
		lineno=None];
	"2170:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38dc4fd0>",
		fillcolor=springgreen,
		label="2170:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2170:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e590d0>",
		fillcolor=firebrick,
		label="2170:NS
int_srcb[7] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e590d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2170:IF" -> "2170:NS"	 [cond="['int_src_re']",
		label=int_src_re,
		lineno=2170];
	"2172:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38e59050>",
		fillcolor=springgreen,
		label="2172:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2170:IF" -> "2172:IF"	 [cond="['int_src_re']",
		label="!(int_src_re)",
		lineno=2170];
	"2170:NS" -> "Leaf_2166:AL"	 [cond="[]",
		lineno=None];
	"2168:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e592d0>",
		fillcolor=firebrick,
		label="2168:NS
int_srcb[7] <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f0a38e592d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2168:NS" -> "Leaf_2166:AL"	 [cond="[]",
		lineno=None];
	"2172:IF" -> "2172:NS"	 [cond="['rx_err_r']",
		label=rx_err_r,
		lineno=2172];
	"2168:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f0a38e59490>",
		fillcolor=springgreen,
		label="2168:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2168:IF" -> "2170:IF"	 [cond="['rst']",
		label="!((!rst))",
		lineno=2168];
	"2168:IF" -> "2168:NS"	 [cond="['rst']",
		label="(!rst)",
		lineno=2168];
	"2166:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f0a38e59550>",
		clk_sens=False,
		fillcolor=gold,
		label="2166:AL",
		sens="['wclk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'int_src_re', 'rx_err_r']"];
	"2166:AL" -> "2168:IF"	 [cond="[]",
		lineno=None];
}
