<?xml version="1.0" encoding="UTF-8"?>
<messageFile name="x2adrc" fid="7109" alias="x2adrc" vendor="Lattice Semiconductor Corporation" stamp="Date and Time">
  <description text="this message file contains message for [name] package"/>
  <!-- owner of this message file -->
  <owner text="owner" />
  <messages>

	<msg uid="1101" type="Error" text="ChipCheck: The WLCSP package of this device is using all four pads(A,B,C,D) at PIC P$$c$$d."/>
	<msg uid="1102" type="Error" text="ChipCheck: The WLCSP package of this device only supports PIOs on bank 0 or 2. Comp $$s is not on these banks."/>
	<msg uid="1103" type="Error" text="ChipCheck: The WLCSP package of this device cannot support MDDR. Check comp $$s."/>
	<msg uid="1104" type="Error" text="ChipCheck: The WLCSP package of this device only supports up to 3 LVDSs on bank 0. Check comp $$s."/>
	<msg uid="1105" type="Error" text="ChipCheck: More than one BCLVDSO blocks instantiated ( $$s ). Only one can be supported by the device."/>
	<msg uid="1106" type="Warning" level="2" text="ChipCheck: BCLVDSO $$s does not control any IOs."/>
	<msg uid="1107" type="Warning" level="2" text="BlockCheck: DDR comp $$s ECLK port needs a signal. "/>
	<msg uid="1108" type="Error" text="BlockCheck: DDR comp $$s needs to be used together with CLKDIV. Signal $$s needs to drive both $$s ECLK and $$s CLKI for bus synchronization. Otherwise, the bus might be scrambled."/>
	<msg uid="1109" type="Error" text="BlockCheck: DDR comp $$s ECLK signal $$s must be driven by ECLKSYNC comp, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1110" type="Error" text="BlockCheck: DDR comp $$s ECLK signal $$s must be driven by ECLKSYNC $$s output ECLKO, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1111" type="Error" text="BlockCheck: Signal $$s of MIDDR_MODDR comp $$s must come from DQSBUFH."/>
	<msg uid="1112" type="Error" text="There is no logic for $$s."/>
	<msg uid="1113" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQS pin, its DQSW90MUX must select CLKOMUX. "/>
	<msg uid="1114" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQS pin, its DQSW90_INVERT must be enabled. "/>
	<msg uid="1115" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQS pin, its DQSR90MUX cannot be used. "/>
	<msg uid="1116" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQS pin, its DDRCLKPOL port must have no signal, now the port is connected to $$s."/>
	<msg uid="1117" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQ pin its DQSW90MUX must select DQSW90."/>
	<msg uid="1118" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQ pin, its DQSW90_INVERT must be disabled. "/>
	<msg uid="1119" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQ pin, its DQSR90MUX must select DQSR90."/>
	<msg uid="1120" type="Error" text="BlockCheck: MIDDR_MODDR comp $$s is used as DQ pin, its signal $$s on DDRCLKPOL must come from DQSBUFH."/>
	<msg uid="1121" type="Error" text="BlockCheck: IDDR2 comp $$s needs to be used together with  CLKDIV. Signal $$s needs to drive both $$s SLIP and $$s ALIGNWD  ports to perform proper word alignment. "/>
	<msg uid="1122" type="Error" text="BlockCheck: IDDR4 comp $$s needs to be used together with  CLKDIV. Signal $$s needs to drive both $$s SLIP and $$s ALIGNWD  ports to perform proper word alignment. "/>
	<msg uid="1123" type="Error" text="BlockCheck: $$s comp $$s CLK signal $$s must be driven by CLKDIV comp, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1124" type="Error" text="BlockCheck: $$s comp $$s CLK signal $$s must be driven by CLKDIV $$s output CDIVX, otherwise ECLK/CLK domain crossing cannot be guaranteed."/>
	<msg uid="1125" type="Error" text="BlockCheck: $$s comp $$s must have a CLK signal."/>
	<msg uid="1126" type="Error" text="BlockCheck: I2C port $$s of comp $$s is tied to low but the I2C is enabled."/>
	<msg uid="1127" type="Error" text="ChipCheck: At bank $$d, port LVDS of comp $$s is tied to low, but the bank has an LVDS signal $$s."/>
	<msg uid="1128" type="Error" text="ChipCheck: At bank $$d, comp $$s has its own LVDS signal $$s different from the bank LVDS signal $$s."/>
	<msg uid="1129" type="Error" text="ChipCheck: At bank $$d, port LVDS of comp $$s has a signal $$s, but comp $$s at the same bank has LVDS tied to low."/>
	<msg uid="1130" type="Error" text="ChipCheck: LVDS comp $$s is place on site $$s. Only the A/B pad pair supports true differential output buffers."/>
	<msg uid="1131" type="Error" text="ChipCheck: At bank $$d, comp $$s DIFFDRIVE $$s was programmed differently from the bank value $$s."/>
	<msg uid="1132" type="Error" text="BlockCheck: Port LVDS of comp $$s is tied to low internally but connects to signal $$s."/>

	</messages>
</messageFile>
