# -------------------------------------------------------------------------- #
#
# Copyright (C) 2017  Intel Corporation. All rights reserved.
# Your use of Intel Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Intel Program License 
# Subscription Agreement, the Intel Quartus Prime License Agreement,
# the Intel FPGA IP License Agreement, or other applicable license
# agreement, including, without limitation, that your use is for
# the sole purpose of programming logic devices manufactured by
# Intel and sold by Intel or its authorized distributors.  Please
# refer to the applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus Prime
# Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
# Date created = 14:04:39  August 01, 2024
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		DUNE_DAT_FPGA_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus Prime software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone IV GX"
set_global_assignment -name DEVICE EP4CGX50DF27C8
set_global_assignment -name TOP_LEVEL_ENTITY DUNE_DAT_FPGA
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 17.1.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "14:04:39  AUGUST 01, 2024"
set_global_assignment -name LAST_QUARTUS_VERSION "16.1.0 Standard Edition"
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL Synplify
set_global_assignment -name EDA_LMF_FILE synplcty.lmf -section_id eda_design_synthesis
set_global_assignment -name EDA_INPUT_DATA_FORMAT VQM -section_id eda_design_synthesis
set_global_assignment -name EDA_TIME_SCALE "1 ps" -section_id eda_simulation
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name STRATIX_DEVICE_IO_STANDARD "2.5 V"
set_global_assignment -name ENABLE_OCT_DONE OFF
set_global_assignment -name USE_CONFIGURATION_DEVICE ON
set_global_assignment -name CYCLONEIII_CONFIGURATION_DEVICE EPCS64
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -rise
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS "HALF VCCIO" -fall
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -rise
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS "HALF SIGNAL SWING" -fall
set_global_assignment -name ACTIVE_SERIAL_CLOCK FREQ_20MHZ
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to I2C_SDA_DIF_N
set_instance_assignment -name CURRENT_STRENGTH_NEW "MAXIMUM CURRENT" -to I2C_SDA_DIF_P
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL AUTO
set_global_assignment -name ENABLE_SIGNALTAP OFF
set_location_assignment PIN_F5 -to altera_reserved_tms
set_location_assignment PIN_G8 -to altera_reserved_tck
set_location_assignment PIN_G6 -to altera_reserved_tdi
set_location_assignment PIN_H8 -to altera_reserved_tdo
set_location_assignment PIN_AC7 -to ~ALTERA_NCEO~



#DAT_FPGA_WIB_CD_IO

set_location_assignment PIN_P19 -to CD1_CLK_64MHZ_SYS_P
#set_location_assignment PIN_P20 -to CD1_CLK_64MHZ_SYS_N
set_location_assignment PIN_R19 -to CD1_FASTCOMMAND_IN_P
#set_location_assignment PIN_R20 -to CD1_FASTCOMMAND_IN_N
set_location_assignment PIN_T22 -to CD1_I2C_LVDS_SCL_P
#set_location_assignment PIN_T23 -to CD1_I2C_LVDS_SCL_N
set_location_assignment PIN_T21 -to CD1_I2C_LVDS_SDA_C2W_P
#set_location_assignment PIN_U22 -to CD1_I2C_LVDS_SDA_C2W_N
set_location_assignment PIN_V22 -to CD1_I2C_LVDS_SDA_W2C_P
#set_location_assignment PIN_U23 -to CD1_I2C_LVDS_SDA_W2C_N
set_location_assignment PIN_V21 -to CD2_CLK_64MHZ_SYS_P
#set_location_assignment PIN_W22 -to CD2_CLK_64MHZ_SYS_N
set_location_assignment PIN_V23 -to CD2_FASTCOMMAND_IN_P
#set_location_assignment PIN_V24 -to CD2_FASTCOMMAND_IN_N
set_location_assignment PIN_W24 -to CD2_I2C_LVDS_SCL_P
#set_location_assignment PIN_W25 -to CD2_I2C_LVDS_SCL_N
set_location_assignment PIN_Y24 -to CD2_I2C_LVDS_SDA_C2W_P
#set_location_assignment PIN_Y25 -to CD2_I2C_LVDS_SDA_C2W_N
set_location_assignment PIN_U19 -to CD2_I2C_LVDS_SDA_W2C_P
#set_location_assignment PIN_T19 -to CD2_I2C_LVDS_SDA_W2C_N

#set_location_assignment PIN_R23 -to I2C_LVDS_SDA_W2C_N
set_location_assignment PIN_R22 -to I2C_LVDS_SDA_W2C_P
#set_location_assignment PIN_U26 -to I2C_LVDS_SDA_C2W_N
set_location_assignment PIN_U25 -to I2C_LVDS_SDA_C2W_P
#set_location_assignment PIN_T25 -to I2C_LVDS_SCL_N
set_location_assignment PIN_T24 -to I2C_LVDS_SCL_P
#set_location_assignment PIN_T26 -to FASTCOMMAND_IN_N
set_location_assignment PIN_R25 -to FASTCOMMAND_IN_P
#set_location_assignment PIN_P26 -to CLK_64MHZ_SYS_N
set_location_assignment PIN_R26 -to CLK_64MHZ_SYS_P
set_location_assignment PIN_A15 -to CD1_CMOS_MODE
set_location_assignment PIN_C14 -to CD1_PAD_RESET
set_location_assignment PIN_D15 -to CD1_CHIP_ID
set_location_assignment PIN_D16 -to CD2_CMOS_MODE
set_location_assignment PIN_E15 -to CD2_PAD_RESET
set_location_assignment PIN_C15 -to CD2_CHIP_ID


#DAT_FPGA_IO_CD1

set_location_assignment PIN_AE18 -to FE_CALI_CS[0]
set_location_assignment PIN_AE19 -to FE_INS_PLS_CS[0]
set_location_assignment PIN_AD20 -to FE_TEST_INH_ARR[0]
set_location_assignment PIN_AE21 -to ADC_TEST_INH[0]
set_location_assignment PIN_AE22 -to FE_INA_SDA[0]
set_location_assignment PIN_AF16 -to FE_INA_SCL[0]
set_location_assignment PIN_AF17 -to FE_MonADC_SDO[0]
set_location_assignment PIN_AF18 -to ADC_MonADC_SDO[0]
set_location_assignment PIN_AF19 -to ADC_POR_NAND[0]
set_location_assignment PIN_AF20 -to FE_DAC_TP_DIN[0]
set_location_assignment PIN_AF21 -to FE_CALI_CS[1]
set_location_assignment PIN_AF22 -to FE_INS_PLS_CS[1]
set_location_assignment PIN_AE23 -to FE_TEST_INH_ARR[1]
set_location_assignment PIN_AF23 -to ADC_TEST_INH[1]
set_location_assignment PIN_AF24 -to FE_INA_SDA[1]
set_location_assignment PIN_AF25 -to FE_INA_SCL[1]
set_location_assignment PIN_AC17 -to FE_MonADC_SDO[1]
set_location_assignment PIN_AD18 -to ADC_MonADC_SDO[1]
set_location_assignment PIN_AD23 -to ADC_POR_NAND[1]
set_location_assignment PIN_AC12 -to FE_DAC_TP_DIN[1]
set_location_assignment PIN_AD9 -to CD1_MonADC_SDO
set_location_assignment PIN_AC10 -to CD1_MonADC_SCK
set_location_assignment PIN_AD10 -to CD1_MonADC_CS
set_location_assignment PIN_AE10 -to CD1_AMON_INH
set_location_assignment PIN_AF8 -to CD1_AMON_CSB
set_location_assignment PIN_AE11 -to CD1_AMON_CSA
set_location_assignment PIN_AE9 -to CD1_AMON_CSC

set_location_assignment PIN_AD16 -to FE_CALI_CS[2]
set_location_assignment PIN_AE25 -to FE_INS_PLS_CS[2]
set_location_assignment PIN_AE26 -to FE_TEST_INH_ARR[2]
set_location_assignment PIN_AD21 -to ADC_TEST_INH[2]
set_location_assignment PIN_AD22 -to FE_INA_SDA[2]
set_location_assignment PIN_AF15 -to FE_INA_SCL[2]
set_location_assignment PIN_AD24 -to FE_MonADC_SDO[2]
set_location_assignment PIN_AF6 -to ADC_MonADC_SDO[2]
set_location_assignment PIN_AE7 -to ADC_POR_NAND[2]
set_location_assignment PIN_AE17 -to FE_DAC_TP_DIN[2]
set_location_assignment PIN_AD17 -to FE_CALI_CS[3]
set_location_assignment PIN_AC18 -to FE_INS_PLS_CS[3]
set_location_assignment PIN_AD26 -to FE_TEST_INH_ARR[3]
set_location_assignment PIN_AD13 -to ADC_TEST_INH[3]
set_location_assignment PIN_AD12 -to FE_INA_SDA[3]
set_location_assignment PIN_AD25 -to FE_INA_SCL[3]
set_location_assignment PIN_A13 -to FE_MonADC_SDO[3]
set_location_assignment PIN_B13 -to ADC_MonADC_SDO[3]
set_location_assignment PIN_C13 -to ADC_POR_NAND[3]
set_location_assignment PIN_C12 -to FE_DAC_TP_DIN[3]
set_location_assignment PIN_A12 -to ADC_TST_SEL[0]
set_location_assignment PIN_A11 -to ADC_TST_SEL[1]
set_location_assignment PIN_B11 -to ADC_TST_SEL[2]
set_location_assignment PIN_C11 -to ADC_TST_SEL[3]
set_location_assignment PIN_C10 -to CD1_FPGA_CD_INA_SDA
set_location_assignment PIN_B10 -to CD1_FPGA_CD_INA_SCL
#set_location_assignment PIN_B10 -to CD1_FPGA_CD_INA_SDA #SCL & SDA were swapped on DAT schematic (page 4)
#set_location_assignment PIN_C10 -to CD1_FPGA_CD_INA_SCL

#DAT_FPGA_IO_CD2

set_location_assignment PIN_C26 -to FE_CALI_CS[4]
set_location_assignment PIN_B25 -to FE_INS_PLS_CS[4]
set_location_assignment PIN_B26 -to FE_TEST_INH_ARR[4]
set_location_assignment PIN_D2 -to ADC_TEST_INH[4]
set_location_assignment PIN_C2 -to FE_INA_SDA[4]
set_location_assignment PIN_D3 -to FE_INA_SCL[4]
set_location_assignment PIN_C3 -to FE_MonADC_SDO[4]
set_location_assignment PIN_C4 -to ADC_MonADC_SDO[4]
set_location_assignment PIN_B4 -to ADC_POR_NAND[4]
set_location_assignment PIN_A4 -to FE_DAC_TP_DIN[4]
set_location_assignment PIN_C5 -to FE_CALI_CS[5]
set_location_assignment PIN_C6 -to FE_INS_PLS_CS[5]
set_location_assignment PIN_C7 -to FE_TEST_INH_ARR[5]
set_location_assignment PIN_B7 -to ADC_TEST_INH[5]
set_location_assignment PIN_B6 -to FE_INA_SDA[5]
set_location_assignment PIN_B5 -to FE_INA_SCL[5]
set_location_assignment PIN_H26 -to FE_MonADC_SDO[5]
set_location_assignment PIN_G25 -to ADC_MonADC_SDO[5]
set_location_assignment PIN_G26 -to ADC_POR_NAND[5]
set_location_assignment PIN_F26 -to FE_DAC_TP_DIN[5]
set_location_assignment PIN_G22 -to CD2_MonADC_SDO
set_location_assignment PIN_F21 -to CD2_MonADC_SCK
set_location_assignment PIN_F23 -to CD2_MonADC_CS
set_location_assignment PIN_F24 -to CD2_AMON_INH
set_location_assignment PIN_E24 -to CD2_AMON_CSB
set_location_assignment PIN_E25 -to CD2_AMON_CSA
set_location_assignment PIN_E26 -to CD2_AMON_CSC

set_location_assignment PIN_J26 -to FE_CALI_CS[6]
set_location_assignment PIN_H25 -to FE_INS_PLS_CS[6]
set_location_assignment PIN_J25 -to FE_TEST_INH_ARR[6]
set_location_assignment PIN_H24 -to ADC_TEST_INH[6]
set_location_assignment PIN_G24 -to FE_INA_SDA[6]
set_location_assignment PIN_K26 -to FE_INA_SCL[6]
set_location_assignment PIN_L26 -to FE_MonADC_SDO[6]
set_location_assignment PIN_L25 -to ADC_MonADC_SDO[6]
set_location_assignment PIN_M26 -to ADC_POR_NAND[6]
set_location_assignment PIN_M25 -to FE_DAC_TP_DIN[6]
set_location_assignment PIN_M24 -to FE_CALI_CS[7]
set_location_assignment PIN_B9 -to FE_INS_PLS_CS[7]
set_location_assignment PIN_C9 -to FE_TEST_INH_ARR[7]
set_location_assignment PIN_C8 -to ADC_TEST_INH[7]
set_location_assignment PIN_D10 -to FE_INA_SDA[7]
set_location_assignment PIN_D9 -to FE_INA_SCL[7]
set_location_assignment PIN_D7 -to FE_MonADC_SDO[7]
set_location_assignment PIN_E7 -to ADC_MonADC_SDO[7]
set_location_assignment PIN_L22 -to ADC_POR_NAND[7]
set_location_assignment PIN_K22 -to FE_DAC_TP_DIN[7]
set_location_assignment PIN_H23 -to ADC_TST_SEL[4]
set_location_assignment PIN_H22 -to ADC_TST_SEL[5]
set_location_assignment PIN_K24 -to ADC_TST_SEL[6]
set_location_assignment PIN_J23 -to ADC_TST_SEL[7]
set_location_assignment PIN_L24 -to CD2_FPGA_CD_INA_SDA
set_location_assignment PIN_L23 -to CD2_FPGA_CD_INA_SCL
#set_location_assignment PIN_L23 -to CD2_FPGA_CD_INA_SDA #SCL & SDA were swapped on DAT schematic (page 4)
#set_location_assignment PIN_L24 -to CD2_FPGA_CD_INA_SCL

#DAT_FPGA_2.25V IO

set_location_assignment PIN_A23 -to CD1_CONTROL[0]
set_location_assignment PIN_D20 -to CD1_CONTROL[1]
set_location_assignment PIN_B23 -to CD1_CONTROL[2]
set_location_assignment PIN_A18 -to CD1_CONTROL[3]
set_location_assignment PIN_E17 -to CD1_CONTROL[4]
set_location_assignment PIN_C21 -to CD2_CONTROL[0]
set_location_assignment PIN_C20 -to CD2_CONTROL[1]
set_location_assignment PIN_B19 -to CD2_CONTROL[2]
set_location_assignment PIN_A24 -to CD2_CONTROL[3]
set_location_assignment PIN_A22 -to CD2_CONTROL[4]
set_location_assignment PIN_C19 -to I2C_CD1_ADD_GND
set_location_assignment PIN_D21 -to I2C_CD1_ADD_VDD
set_location_assignment PIN_A20 -to I2C_CD2_ADD_VDD
set_location_assignment PIN_E22 -to I2C_CD2_ADD_GND
set_location_assignment PIN_A19 -to CD2_ADC_I2C_ADD2
set_location_assignment PIN_B22 -to CD2_ADC_I2C_ADD3
set_location_assignment PIN_B21 -to CD1_ADC_I2C_ADD2
set_location_assignment PIN_C23 -to CD1_ADC_I2C_ADD3
set_location_assignment PIN_B17 -to ADC_RO_OUT[0]
set_location_assignment PIN_D18 -to ADC_CHIP_ACTIVE[0]
set_location_assignment PIN_A25 -to ADC_CHIP_ACTIVE[1]
set_location_assignment PIN_A21 -to ADC_RO_OUT[1]
set_location_assignment PIN_D22 -to ADC_CHIP_ACTIVE[2]
set_location_assignment PIN_D19 -to ADC_RO_OUT[2]
set_location_assignment PIN_E20 -to ADC_CHIP_ACTIVE[3]
set_location_assignment PIN_C18 -to ADC_RO_OUT[3]
set_location_assignment PIN_C16 -to ADC_CHIP_ACTIVE[4]
set_location_assignment PIN_B15 -to ADC_RO_OUT[4]
set_location_assignment PIN_C17 -to ADC_CHIP_ACTIVE[5]
set_location_assignment PIN_C22 -to ADC_RO_OUT[5]
set_location_assignment PIN_A17 -to ADC_CHIP_ACTIVE[6]
set_location_assignment PIN_E16 -to ADC_RO_OUT[6]
set_location_assignment PIN_D17 -to ADC_CHIP_ACTIVE[7]
set_location_assignment PIN_A16 -to ADC_RO_OUT[7]


#DAT_FPGA_MISC_IO

set_location_assignment PIN_AF9 -to FE_IN_TST_SEL[0]
set_location_assignment PIN_AF10 -to FE_IN_TST_SEL[1]
set_location_assignment PIN_AF11 -to FE_IN_TST_SEL[2]
set_location_assignment PIN_AF12 -to FE_IN_TST_SEL[3]
set_location_assignment PIN_AD19 -to FE_IN_TST_SEL[4]
set_location_assignment PIN_AB26 -to FE_IN_TST_SEL[5]
set_location_assignment PIN_AF4 -to FE_IN_TST_SEL[6]
set_location_assignment PIN_AF5 -to FE_IN_TST_SEL[7]
set_location_assignment PIN_AF7 -to FE_IN_TST_SEL[8]
set_location_assignment PIN_D26 -to FE_IN_TST_SEL[9]
set_location_assignment PIN_D25 -to FE_IN_TST_SEL[10]
set_location_assignment PIN_D24 -to FE_IN_TST_SEL[11]
set_location_assignment PIN_C24 -to FE_IN_TST_SEL[12]
set_location_assignment PIN_C25 -to FE_IN_TST_SEL[13]
set_location_assignment PIN_A3 -to FE_IN_TST_SEL[14]
set_location_assignment PIN_B1 -to FE_IN_TST_SEL[15]
set_location_assignment PIN_B2 -to ADC_P_TST_CSA
set_location_assignment PIN_A2 -to ADC_P_TST_CSB
set_location_assignment PIN_AB11 -to ADC_P_TST_CSC
set_location_assignment PIN_AE13 -to ADC_P_TST_AMON_INH
set_location_assignment PIN_AD11 -to ADC_N_TST_CSA
set_location_assignment PIN_AC4 -to ADC_N_TST_CSB
set_location_assignment PIN_AB12 -to ADC_N_TST_CSC
set_location_assignment PIN_AC5 -to ADC_N_TST_AMON_INH
set_location_assignment PIN_AE6 -to DAC_ADC_N_SYNC
set_location_assignment PIN_AF2 -to DAC_ADC_N_SCK
set_location_assignment PIN_AF3 -to DAC_ADC_N_DIN
set_location_assignment PIN_AE1 -to DAC_ADC_P_SYNC
set_location_assignment PIN_AE2 -to DAC_ADC_P_SCK
set_location_assignment PIN_AD7 -to DAC_ADC_P_DIN
set_location_assignment PIN_AD8 -to EXT_PULSE_CNTL

set_location_assignment PIN_A10 -to FE_DAC_TP_SCK
set_location_assignment PIN_A9 -to FE_DAC_TP_SYNC
set_location_assignment PIN_A5 -to ADC_TEST_CSC
set_location_assignment PIN_AE5 -to ADC_TEST_CSB
set_location_assignment PIN_AC26 -to ADC_TEST_CSA
set_location_assignment PIN_AA26 -to ADC_MonADC_SCK
set_location_assignment PIN_AC11 -to ADC_MonADC_CS
set_location_assignment PIN_K23 -to FE_MonADC_SCK
set_location_assignment PIN_N24 -to FE_MonADC_CS
#set_location_assignment PIN_P24 -to FE_TEST_CSA
#set_location_assignment PIN_P23 -to FE_TEST_CSB
#set_location_assignment PIN_N23 -to FE_TEST_CSC
set_location_assignment PIN_A6 -to FE_TEST_CSA
set_location_assignment PIN_A7 -to FE_TEST_CSB
set_location_assignment PIN_A8 -to FE_TEST_CSC

set_location_assignment PIN_E2 -to DAC_TP_SYNC
set_location_assignment PIN_E1 -to DAC_TP_SCK
set_location_assignment PIN_D1 -to DAC_TP_DIN
set_location_assignment PIN_C1 -to ADC_TEST_IN_SEL

set_location_assignment PIN_P24 -to FE_CMN_CSA
set_location_assignment PIN_P23 -to FE_CMN_CSB
set_location_assignment PIN_N23 -to FE_CMN_CSC
set_location_assignment PIN_K21 -to FE_CMN_INH
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_CMN_CSA
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_CMN_CSB
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_CMN_CSC
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_CMN_INH
#DAT_FPGA_CLK

#set_location_assignment PIN_U9 -to SBND_CLK_N
set_location_assignment PIN_T9 -to SBND_CLK_P
#set_location_assignment PIN_U10 -to CLK_100MHz_OSC_N
set_location_assignment PIN_T10 -to CLK_100MHz_OSC_P
#set_location_assignment PIN_L14 -to CLK_DAQ_N
set_location_assignment PIN_L15 -to CLK_DAQ_P
#set_location_assignment PIN_K9 -to CLK_125MHz_OSC_N
set_location_assignment PIN_L9 -to CLK_125MHz_OSC_P
#set_location_assignment PIN_AA23 -to c125_LP_P
#set_location_assignment PIN_AA24 -to c125_LP_N
#set_location_assignment PIN_K10 -to c125_LP_P
#set_location_assignment PIN_L10 -to c125_LP_N
#set_location_assignment PIN_W26 -to CLK_LP_P
#set_location_assignment PIN_V26 -to CLK_LP_N
#set_location_assignment PIN_T15 -to CLK_LP_P
#set_location_assignment PIN_T14 -to CLK_LP_N

#DAT_FPGA_NC

#DAT_CD_
set_location_assignment PIN_AD5 -to CD1_LOCK
set_location_assignment PIN_AA22 -to CD1_EFUSE_DIN
set_location_assignment PIN_AB5 -to CD1_EFUSE_CSB
set_location_assignment PIN_AD14 -to CD1_EFUSE_SCLK
set_location_assignment PIN_AE14 -to CD1_EFUSE_VDDQ
set_location_assignment PIN_K20 -to CD1_EFUSE_DOUT
set_location_assignment PIN_L19 -to CD1_EFUSE_PGM
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_LOCK
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_DIN
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_CSB
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_SCLK
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_VDDQ
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_DOUT
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD1_EFUSE_PGM

set_location_assignment PIN_AD6 -to CD2_LOCK
set_location_assignment PIN_AC25 -to CD2_EFUSE_DIN
set_location_assignment PIN_AC13 -to CD2_EFUSE_CSB
set_location_assignment PIN_AC20 -to CD2_EFUSE_SCLK
set_location_assignment PIN_D4 -to CD2_EFUSE_VDDQ
set_location_assignment PIN_AC21 -to CD2_EFUSE_DOUT
set_location_assignment PIN_J24 -to CD2_EFUSE_PGM
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_LOCK
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_DIN
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_CSB
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_SCLK
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_VDDQ
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_DOUT
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to CD2_EFUSE_PGM

#set_location_assignment PIN_N25 -to MISC_U1_IO[7]
#set_location_assignment PIN_A14 -to MISC_U1_IO[6]
set_location_assignment PIN_AB23 -to MISC_U1_IO[5]
set_location_assignment PIN_AB24 -to MISC_U1_IO[4]
set_location_assignment PIN_AC23 -to MISC_U1_IO[3]
set_location_assignment PIN_AC24 -to MISC_U1_IO[2]
set_location_assignment PIN_AE3 -to MISC_U1_IO[1]
set_location_assignment PIN_AD3 -to MISC_U1_IO[0]


set_location_assignment PIN_M22 -to ADC_SRC_CS_P0
set_location_assignment PIN_N19 -to ADC_SRC_CS_P1
set_location_assignment PIN_Y26 -to ADC_SRC_CS_P2
set_location_assignment PIN_AA21 -to ADC_SRC_CS_P3
set_location_assignment PIN_AC9 -to ADC_SRC_CS_P4
set_location_assignment PIN_AA25 -to ADC_SRC_CS_P5
set_location_assignment PIN_AC14 -to ADC_SRC_CS_P6
set_location_assignment PIN_AB21 -to ADC_SRC_CS_P7
set_location_assignment PIN_N20 -to ADC_SRC_CS_P8
set_location_assignment PIN_Y21 -to ADC_SRC_CS_P9
set_location_assignment PIN_E21 -to ADC_SRC_CS_PA
set_location_assignment PIN_L21 -to ADC_SRC_CS_PB
set_location_assignment PIN_N22 -to ADC_SRC_CS_PC
set_location_assignment PIN_M19 -to ADC_SRC_CS_PD
set_location_assignment PIN_AC16 -to ADC_SRC_CS_PE
set_location_assignment PIN_AC19 -to ADC_SRC_CS_PF
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P0
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P1
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P2
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P3
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P4
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P5
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P6
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P7
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P8
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P9
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PA
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PB
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PC
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PD
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PE
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_PF

#set_instance_assignment -name IO_STANDARD LVDS -to clk_OUT_LP
#set_instance_assignment -name IO_STANDARD LVDS -to clk_IN_LP

#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_CS[0]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SCK[2]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_FE8_SDO[2]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_FE8_SDO[3]
#
#

#set_instance_assignment -name IO_STANDARD LVDS -to CD2_I2C_SDA_C2W_P
#set_instance_assignment -name IO_STANDARD LVDS -to CD2_I2C_SDA_W2C_P

#set_instance_assignment -name IO_STANDARD "1.8 V" -to CD1_CMOS_MODE
#set_instance_assignment -name IO_STANDARD "1.8 V" -to CD1_CHIP_ID

set_instance_assignment -name IO_STANDARD LVDS -to I2C_SDA_DIF_P
set_instance_assignment -name IO_STANDARD LVDS -to CD1_CLK_64MHZ_SYS_P
set_instance_assignment -name IO_STANDARD LVDS -to CD1_FASTCOMMAND_IN_P
set_instance_assignment -name IO_STANDARD LVDS -to CD1_I2C_LVDS_SCL_P
set_instance_assignment -name IO_STANDARD LVDS -to CD1_I2C_LVDS_SDA_C2W_P
set_instance_assignment -name IO_STANDARD LVDS -to CD1_I2C_LVDS_SDA_W2C_P
set_instance_assignment -name IO_STANDARD LVDS -to CD2_CLK_64MHZ_SYS_P
set_instance_assignment -name IO_STANDARD LVDS -to CD2_FASTCOMMAND_IN_P
set_instance_assignment -name IO_STANDARD LVDS -to CD2_I2C_LVDS_SCL_P
set_instance_assignment -name IO_STANDARD LVDS -to CD2_I2C_LVDS_SDA_C2W_P
set_instance_assignment -name IO_STANDARD LVDS -to CD2_I2C_LVDS_SDA_W2C_P
set_instance_assignment -name IO_STANDARD LVDS -to CLK_64MHZ_SYS_P
set_instance_assignment -name IO_STANDARD LVDS -to FASTCOMMAND_IN_P
set_instance_assignment -name IO_STANDARD LVDS -to I2C_LVDS_SCL_P
set_instance_assignment -name IO_STANDARD LVDS -to I2C_LVDS_SDA_C2W_P
set_instance_assignment -name IO_STANDARD LVDS -to I2C_LVDS_SDA_W2C_P




set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_INS_PLS_CS[2]
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_TEST_INH_ARR[2]
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_TEST_INH_ARR[3]
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_INA_SCL[3]
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_IN_TST_SEL[5]
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_TEST_CSB
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to FE_TEST_CSA
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_TEST_CSA
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_MonADC_sck
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to MISC_U1_IO[3]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P[2]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P[4]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P[5]
#set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE "0 MHz" -to ADC_SRC_CS_P[6]
set_instance_assignment -name IO_STANDARD LVDS -to CLK_DAQ_P
set_location_assignment PIN_L14 -to "CLK_DAQ_P(n)"
set_instance_assignment -name IO_STANDARD LVDS -to SBND_CLK_P
set_location_assignment PIN_U9 -to "SBND_CLK_P(n)"
set_instance_assignment -name IO_STANDARD LVDS -to CLK_100MHz_OSC_P
set_location_assignment PIN_U10 -to "CLK_100MHz_OSC_P(n)"
set_instance_assignment -name IO_STANDARD LVDS -to CLK_125MHz_OSC_P
set_location_assignment PIN_K9 -to "CLK_125MHz_OSC_P(n)"
set_global_assignment -name OPTIMIZATION_MODE "AGGRESSIVE PERFORMANCE"
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER ON
set_global_assignment -name TIMEQUEST_MULTICORNER_ANALYSIS ON
set_global_assignment -name USE_SIGNALTAP_FILE stp1.stp
set_global_assignment -name VHDL_FILE SRC/CD_Lock_cnt.vhd
set_global_assignment -name VHDL_FILE DAT_PLL2.vhd
set_global_assignment -name QIP_FILE DAT_PLL2.qip
set_global_assignment -name SOURCE_FILE DAT_PLL2.cmp
set_global_assignment -name VHDL_FILE SRC/Version_Reg.vhd
set_global_assignment -name VHDL_FILE SRC/sys_rst.vhd
set_global_assignment -name VHDL_FILE SRC/signal_delayer.vhd
set_global_assignment -name VHDL_FILE SRC/SBND_TST_PULSE.vhd
set_global_assignment -name VHDL_FILE SRC/I2CSLAVE.vhd
set_global_assignment -name VHDL_FILE SRC/I2c_master.vhd
set_global_assignment -name VHDL_FILE SRC/EFUSE_COLDATA.vhd
set_global_assignment -name VHDL_FILE SRC/DUNE_DAT_Registers.vhd
set_global_assignment -name VHDL_FILE SRC/DUNE_DAT_FPGA.vhd
set_global_assignment -name VHDL_FILE SRC/DAT_PLL.vhd
set_global_assignment -name QIP_FILE SRC/DAT_PLL.qip
set_global_assignment -name SOURCE_FILE SRC/DAT_PLL.cmp
set_global_assignment -name VHDL_FILE SRC/DAC8411.vhd
set_global_assignment -name VHDL_FILE SRC/DAC_ramp_gen.vhd
set_global_assignment -name VHDL_FILE SRC/COTS_AD7274.vhd
set_global_assignment -name VHDL_FILE SRC/coldadc_ro_cnt.vhd
set_global_assignment -name VHDL_FILE SRC/ADC_AD7274.vhd
set_global_assignment -name SIGNALTAP_FILE stp1.stp
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top