

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-b59af3f95cf1bd6710f57ba8441bced1b556b409_modified_44] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                   66 # Average page table walk latency (in core cycle).
-eviction_policy                      lru # Memory eviction policy: lru or random.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            2MB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      0 # Enable gpgpu-sim hardware prefetcher
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
78f4a3fde0f7373950f58cf2f6df6092  /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_2mb/backprop
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_2mb/backprop
Running md5sum using "md5sum /home/gpuser/Documents/gpgpu-sim_UVM_new_backprop/benchmarks/Managed/backprop_2mb/backprop "
Parsing file _cuobjdump_complete_output_WUn4Kc
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x402d5b, fat_cubin_handle = 1
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17900_34_non_const_input_node" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "_Z22bpnn_layerforward_CUDAPfS_S_S_ii$__cuda_local_var_17901_34_non_const_weight_matrix" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (_1.ptx:47) @%p2 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0a0 (_1.ptx:57) cvta.to.global.u64 %rd3, %rd8;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x168 (_1.ptx:82) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c8 (_1.ptx:97) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x228 (_1.ptx:112) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x248 (_1.ptx:116) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x250 (_1.ptx:119) setp.eq.s32%p1, %r3, 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x270 (_1.ptx:123) @!%p1 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2c8 (_1.ptx:138) ret;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x278 (_1.ptx:124) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x280 (_1.ptx:127) cvt.u32.u64%r20, %rd1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x470 (_1.ptx:210) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x530 (_1.ptx:237) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JobeQ8"
Running: cat _ptx_JobeQ8 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_A3VoV4
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_A3VoV4 --output-file  /dev/null 2> _ptx_JobeQ8info"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=80
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=11, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JobeQ8 _ptx2_A3VoV4 _ptx_JobeQ8info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x402c0a, fat_cubin_handle = 1
Random number generator seed: 7
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
cudaMallocManaged called
Input layer size : 18000
Starting training kernel
Performing GPU computation

GPGPU-Sim PTX: cudaLaunch for 0x0x402c0a (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z22bpnn_layerforward_CUDAPfS_S_S_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 508536
gpu_sim_insn = 30888000
gpu_ipc =      60.7391
gpu_tot_sim_cycle = 730686
gpu_tot_sim_insn = 30888000
gpu_tot_ipc =      42.2726
gpu_tot_issued_cta = 1125
max_total_param_size = 0
gpu_stall_dramfull = 5035
gpu_stall_icnt2sh    = 56883
partiton_reqs_in_parallel = 11182757
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      21.9901
partiton_level_parallism_total  =      15.3045
partiton_reqs_in_parallel_util = 11182757
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 508536
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      21.9901
partiton_level_parallism_util_total  =      21.9901
partiton_replys_in_parallel = 54758
partiton_replys_in_parallel_total    = 0
L2_BW  =      10.2061 GB/Sec
L2_BW_total  =       7.1032 GB/Sec
gpu_total_sim_rate=17411

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 642375
	L1I_total_cache_misses = 6095
	L1I_total_cache_miss_rate = 0.0095
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 7471
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 36000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0498
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 34208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 636280
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6095
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 7471
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 36000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 642375
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
905, 717, 780, 719, 845, 716, 785, 723, 905, 714, 778, 713, 843, 714, 784, 719, 905, 717, 780, 715, 845, 712, 784, 723, 903, 711, 778, 714, 844, 714, 784, 719, 905, 714, 777, 714, 842, 712, 781, 721, 904, 714, 776, 714, 841, 715, 781, 722, 901, 714, 776, 712, 842, 713, 783, 717, 899, 713, 775, 712, 840, 712, 778, 714, 
gpgpu_n_tot_thrd_icount = 39060000
gpgpu_n_tot_w_icount = 1220625
gpgpu_n_stall_shd_mem = 49693
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 27562
gpgpu_n_mem_write_global = 27000
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 306000
gpgpu_n_store_insn = 306000
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1152000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 40969
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 3838
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:60698	W0_Idle:13591577	W0_Scoreboard:13738833	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185625	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:891000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 220496 {8:27562,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2087968 {40:13501,72:4499,136:9000,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 2200496 {40:12375,72:5624,136:9563,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 216000 {8:27000,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 345 
maxdqlatency = 0 
maxmflatency = 242480 
averagemflatency = 16611 
max_icnt2mem_latency = 242173 
max_icnt2sh_latency = 730685 
mrq_lat_table:8432 	532 	848 	2203 	2019 	1549 	1714 	696 	319 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	35497 	14410 	987 	0 	0 	0 	0 	0 	0 	0 	3696 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	27364 	19912 	2461 	449 	333 	462 	81 	0 	0 	0 	0 	0 	0 	0 	0 	3696 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	6407 	12008 	8248 	911 	16 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3584 	23416 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	40 	3 	1 	0 	0 	0 	0 	0 	0 	0 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        89        97        61        52        16        16        16        16        16        16        12        16        16        16 
dram[1]:        16        16       114       106        60        68        16        16        16        16        16        16        16        14        16        16 
dram[2]:        16        16       137       114        60        68        16        16        16        16        16        16        13         8        16        16 
dram[3]:        16        16       110       121        66        52        16        16        16        16        16        16        11        15        16        16 
dram[4]:        16        16       122       129        52        60        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       125       116        60        68        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       105        89        44        68        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       119       112        52        51        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       105       130        60        60        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       121       118        52        52        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17       105       112        60        52        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    246609    246711    245271    245270    246765    246754    250164    250162    250453    250472    246482    246477    246672    246681    246494    246690 
dram[1]:    246707    246557    245269    245269    246806    246782    250199    250198    250454    250454    246496    246495    246683    246647    246683    246493 
dram[2]:    246733    246746    245246    245260    246776    246779    250194    250193    250456    250456    246547    246550    246596    246632    246698    246713 
dram[3]:    246688    246561    245269    245271    246720    246817    250182    250163    250454    250454    246548    246548    246611    246628    246493    246493 
dram[4]:    246622    246567    245273    245266    246763    246807    250184    250184    250456    250455    246555    246569    246636    246642    246618    246559 
dram[5]:    246632    246748    245264    245266    246820    246822    249998    250203    250205    250478    246531    246530    246638    246640    246461    246024 
dram[6]:    246774    246679    245264    245265    246826    246787    250204    250203    250521    250522    246533    246534    246630    246703    245222    243629 
dram[7]:    245351    245350    245276    245277    246785    246737    250174    250170    250528    250539    246537    246538    246705    246684    246476    246587 
dram[8]:    245347    245347    245277    245274    246759    246727    250152    250188    250561    250561    246540    246534    246684    246660    246592    246667 
dram[9]:    245344    245358    245275    245272    246674    246735    250190    250176    250532    250435    246558    246564    246619    246665    246463    246477 
dram[10]:    245356    245354    245278    245278    246775    246765    250175    250195    250435    250408    246539    246526    246651    246670    246484    246591 
average row accesses per activate:
dram[0]: 16.250000 16.000000 37.714287 31.111111 24.500000 17.666666 16.000000 16.000000 16.000000 16.000000 12.500000 12.500000  6.400000  8.000000 10.500000 10.500000 
dram[1]: 16.000000 16.000000 26.545454 31.222221 15.357142 13.750000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  6.400000 10.500000 10.500000 
dram[2]: 16.000000 16.000000 44.571430 40.142857 17.000000 16.916666 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  5.333333  6.400000 10.666667 10.666667 
dram[3]: 16.000000 16.000000 40.714287 42.285713 14.357142 14.916667 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  5.333333  6.400000 10.666667 10.666667 
dram[4]: 16.000000 16.000000 42.428570 44.571430 13.214286 19.500000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000 10.666667  9.285714  9.285714 
dram[5]: 16.000000 16.000000 34.666668 41.571430 19.500000 20.299999 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000 10.666667 10.666667  6.500000  7.222222 
dram[6]: 16.000000 16.000000 32.888889 31.222221 22.375000 26.250000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  7.222222  7.222222 
dram[7]: 16.200001 16.200001 28.636364 33.222221 18.200001 23.375000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000  8.000000  7.875000 
dram[8]: 16.200001 16.200001 25.454546 43.571430 16.916666 16.083334 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.500000 10.500000 
dram[9]: 16.200001 16.200001 32.888889 31.333334 21.375000 24.375000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.500000 10.500000 
dram[10]: 16.200001 16.200001 30.222221 31.888889 18.600000 19.400000 16.000000 16.000000 16.000000 16.000000 12.750000 12.750000  8.000000  8.000000 10.500000 10.500000 
average row locality = 18312/1077 = 17.002785
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        65        64        80        80        68        68        48        48        48        48        50        50        64        64        63        63 
dram[1]:        64        64        80        80        68        68        48        48        48        48        51        51        64        64        63        63 
dram[2]:        64        64        80        80        68        67        48        48        48        48        51        51        64        64        64        64 
dram[3]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        64        64 
dram[4]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[5]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[6]:        64        64        80        80        67        67        48        48        48        48        51        51        64        64        65        65 
dram[7]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        64        63 
dram[8]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[9]:        65        65        80        80        67        67        48        48        48        48        51        51        64        64        63        63 
dram[10]:        65        65        80        80        66        66        48        48        48        48        51        51        64        64        63        63 
total reads: 10697
bank skew: 80/48 = 1.67
chip skew: 974/970 = 1.00
number of total write accesses:
dram[0]:         0         0       184       200       128       144         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0       212       201       147       152         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0       232       201       136       136         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0       205       216       134       112         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0       217       232       118       128         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0       232       211       128       136         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0       216       201       112       143         0         0         0         0         0         0         0         0         0         0 
dram[7]:        16        16       235       219       115       120         0         0         0         0         0         0         0         0         0         0 
dram[8]:        16        16       200       225       136       126         0         0         0         0         0         0         0         0         0         0 
dram[9]:        16        16       216       202       104       128         0         0         0         0         0         0         0         0         0         0 
dram[10]:        16        16       192       207       120       128         0         0         0         0         0         0         0         0         0         0 
total reads: 7615
min_bank_accesses = 0!
chip skew: 721/656 = 1.10
average mf latency per bank:
dram[0]:        869       861     73707     69514       427       419       892       909       860       886    165502    165522    194442    194508      1090      1182
dram[1]:        841       849     66634     69250       405       407       874       938       868       893    238341    243086    194512    194463      1176      1101
dram[2]:        851       923     62358     69244       413       427       916       932       890       911    243069    243079    133997    130255      1140      1180
dram[3]:        818       871     68251     65734       411       458       899       933       869       882    243059    243068    130183    130133      1097      1105
dram[4]:        792       832     65501     62359       441       434       887       936       866       894    243068    243075    130176    130160      1107      1110
dram[5]:        811       820     62357     66842       431       399       910       896       908       849    243035    243050    130091    130145      1063      1107
dram[6]:        822       814     65711     69213       446       408       887       910       857       878    243025    243069    130088    130151      1085      1064
dram[7]:      48502     48539     61767     65080       446       448       883       926       877       883    243054    243075    130184    130195      1122      1104
dram[8]:      48505     48567     55675     51148       415       444       895       920       852       878    243084    243094    130186    130247      1081      1144
dram[9]:      48495     48554     52660     55292       460       432       885       921       860       866    243048    243103    130122    130268      1021      1130
dram[10]:      48509     48584     57305     54328       433       429       905       931       863       882    243044    243068    130211    130143      1083      1107
maximum mf latency per bank:
dram[0]:        411       488    242449    242451       446       519       538       592       602       631    242414    242396    242411    242395       322       494
dram[1]:        527       567    242429    242435       520       537       543       586       596       637    242431    242426    242432    242458       508       398
dram[2]:        578       666    242439    242453       489       548       567       607       614       636    242401    242406    242417    242469       545       556
dram[3]:        496       580    242441    242473       488       505       564       616       612       652    242411    242431    242437    242418       438       444
dram[4]:        517       562    242478    242397       444       509       540       616       603       665    242400    242413    242441    242411       427       445
dram[5]:        526       444    242383    242449       542       405       561       645       656       664    242401    242405    242407    242429       366       467
dram[6]:        505       429    242377    242406       460       518       530       597       606       658    242401    242453    242397    242407       434       347
dram[7]:     242324    242360    242460    242480       449       518       540       597       639       649    242415    242418    242398    242396       471       475
dram[8]:     242377    242385    242469    242447       479       528       557       613       633       632    242421    242434    242412    242428       459       518
dram[9]:     242366    242402    242453    242459       464       522       542       616       589       638    242401    242421    242390    242479       365       508
dram[10]:     242374    242403    242359    242389       434       541       524       612       596       635    242385    242441    242409    242397       426       444
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939561 n_act=95 n_pre=79 n_req=1627 n_rd=3884 n_write=656 bw_util=0.009616
n_activity=14139 dram_eff=0.6422
bk0: 260a 943375i bk1: 256a 942950i bk2: 320a 942005i bk3: 320a 941652i bk4: 272a 942215i bk5: 272a 941804i bk6: 192a 943277i bk7: 192a 943112i bk8: 192a 943209i bk9: 192a 943036i bk10: 200a 943799i bk11: 200a 943569i bk12: 256a 943502i bk13: 256a 943286i bk14: 252a 943445i bk15: 252a 943331i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0917519
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939475 n_act=108 n_pre=92 n_req=1684 n_rd=3888 n_write=712 bw_util=0.009743
n_activity=14319 dram_eff=0.6425
bk0: 256a 943287i bk1: 256a 942920i bk2: 320a 941757i bk3: 320a 941343i bk4: 272a 941841i bk5: 272a 941566i bk6: 192a 943271i bk7: 192a 943061i bk8: 192a 943196i bk9: 192a 943006i bk10: 204a 943758i bk11: 204a 943495i bk12: 256a 943496i bk13: 256a 943238i bk14: 252a 943608i bk15: 252a 943260i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0991385
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939494 n_act=100 n_pre=84 n_req=1678 n_rd=3892 n_write=705 bw_util=0.009737
n_activity=14379 dram_eff=0.6394
bk0: 256a 943212i bk1: 256a 942822i bk2: 320a 941869i bk3: 320a 941474i bk4: 272a 941918i bk5: 268a 941576i bk6: 192a 943270i bk7: 192a 943076i bk8: 192a 943198i bk9: 192a 943014i bk10: 204a 943740i bk11: 204a 943496i bk12: 256a 943369i bk13: 256a 943228i bk14: 256a 943507i bk15: 256a 943179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0994869
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939532 n_act=102 n_pre=86 n_req=1639 n_rd=3888 n_write=667 bw_util=0.009648
n_activity=14090 dram_eff=0.6466
bk0: 256a 943412i bk1: 256a 943188i bk2: 320a 942065i bk3: 320a 941710i bk4: 268a 942083i bk5: 268a 941900i bk6: 192a 943284i bk7: 192a 943115i bk8: 192a 943207i bk9: 192a 942974i bk10: 204a 943728i bk11: 204a 943454i bk12: 256a 943331i bk13: 256a 943175i bk14: 256a 943566i bk15: 256a 943330i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0885388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939512 n_act=94 n_pre=78 n_req=1669 n_rd=3896 n_write=695 bw_util=0.009724
n_activity=14158 dram_eff=0.6485
bk0: 256a 943300i bk1: 256a 943104i bk2: 320a 941965i bk3: 320a 941619i bk4: 268a 942151i bk5: 268a 941895i bk6: 192a 943288i bk7: 192a 943058i bk8: 192a 943186i bk9: 192a 942982i bk10: 204a 943751i bk11: 204a 943478i bk12: 256a 943312i bk13: 256a 943306i bk14: 260a 943421i bk15: 260a 943098i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0934135
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939498 n_act=95 n_pre=79 n_req=1681 n_rd=3896 n_write=707 bw_util=0.009749
n_activity=14362 dram_eff=0.641
bk0: 256a 943327i bk1: 256a 943109i bk2: 320a 941807i bk3: 320a 941710i bk4: 268a 942527i bk5: 268a 942351i bk6: 192a 943593i bk7: 192a 943022i bk8: 192a 943692i bk9: 192a 943068i bk10: 204a 943690i bk11: 204a 943467i bk12: 256a 943551i bk13: 256a 943427i bk14: 260a 943402i bk15: 260a 943017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=61 avg=0.0652215
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939531 n_act=96 n_pre=80 n_req=1646 n_rd=3896 n_write=672 bw_util=0.009675
n_activity=14242 dram_eff=0.6415
bk0: 256a 943468i bk1: 256a 943140i bk2: 320a 941859i bk3: 320a 941499i bk4: 268a 942369i bk5: 268a 942083i bk6: 192a 943187i bk7: 192a 942954i bk8: 192a 943106i bk9: 192a 942953i bk10: 204a 943779i bk11: 204a 943495i bk12: 256a 943456i bk13: 256a 943204i bk14: 260a 943299i bk15: 260a 943113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0873114
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939478 n_act=100 n_pre=84 n_req=1694 n_rd=3892 n_write=721 bw_util=0.00977
n_activity=14105 dram_eff=0.6541
bk0: 260a 943294i bk1: 260a 942826i bk2: 320a 941609i bk3: 320a 941213i bk4: 268a 942142i bk5: 268a 941998i bk6: 192a 943290i bk7: 192a 943026i bk8: 192a 943175i bk9: 192a 942976i bk10: 204a 943765i bk11: 204a 943525i bk12: 256a 943565i bk13: 256a 943349i bk14: 256a 943438i bk15: 252a 942970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.104245
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939484 n_act=100 n_pre=84 n_req=1691 n_rd=3888 n_write=719 bw_util=0.009758
n_activity=14210 dram_eff=0.6484
bk0: 260a 943268i bk1: 260a 942932i bk2: 320a 941695i bk3: 320a 941311i bk4: 268a 942124i bk5: 268a 941872i bk6: 192a 943316i bk7: 192a 943011i bk8: 192a 943175i bk9: 192a 942953i bk10: 204a 943760i bk11: 204a 943541i bk12: 256a 943521i bk13: 256a 943201i bk14: 252a 943394i bk15: 252a 943208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.10521
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939537 n_act=92 n_pre=76 n_req=1654 n_rd=3888 n_write=682 bw_util=0.009679
n_activity=13900 dram_eff=0.6576
bk0: 260a 943292i bk1: 260a 943105i bk2: 320a 941680i bk3: 320a 941490i bk4: 268a 942574i bk5: 268a 942148i bk6: 192a 943242i bk7: 192a 942959i bk8: 192a 943252i bk9: 192a 943028i bk10: 204a 943718i bk11: 204a 943427i bk12: 256a 943294i bk13: 256a 943078i bk14: 252a 943447i bk15: 252a 943208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.093064
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=944275 n_nop=939540 n_act=96 n_pre=80 n_req=1649 n_rd=3880 n_write=679 bw_util=0.009656
n_activity=14223 dram_eff=0.6411
bk0: 260a 943318i bk1: 260a 942851i bk2: 320a 941809i bk3: 320a 941346i bk4: 264a 942103i bk5: 264a 942150i bk6: 192a 943298i bk7: 192a 943120i bk8: 192a 943211i bk9: 192a 943104i bk10: 204a 943710i bk11: 204a 943480i bk12: 256a 943472i bk13: 256a 943212i bk14: 252a 943407i bk15: 252a 943125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0965354

========= L2 cache stats =========
L2_cache_bank[0]: Access = 2503, Miss = 486, Miss_rate = 0.194, Pending_hits = 1032, Reservation_fails = 0
L2_cache_bank[1]: Access = 2473, Miss = 485, Miss_rate = 0.196, Pending_hits = 1040, Reservation_fails = 0
L2_cache_bank[2]: Access = 2491, Miss = 486, Miss_rate = 0.195, Pending_hits = 1078, Reservation_fails = 0
L2_cache_bank[3]: Access = 2492, Miss = 486, Miss_rate = 0.195, Pending_hits = 1063, Reservation_fails = 0
L2_cache_bank[4]: Access = 2486, Miss = 487, Miss_rate = 0.196, Pending_hits = 1044, Reservation_fails = 0
L2_cache_bank[5]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1045, Reservation_fails = 0
L2_cache_bank[6]: Access = 2478, Miss = 486, Miss_rate = 0.196, Pending_hits = 1031, Reservation_fails = 0
L2_cache_bank[7]: Access = 2480, Miss = 486, Miss_rate = 0.196, Pending_hits = 1038, Reservation_fails = 0
L2_cache_bank[8]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1059, Reservation_fails = 0
L2_cache_bank[9]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1115, Reservation_fails = 0
L2_cache_bank[10]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1076, Reservation_fails = 0
L2_cache_bank[11]: Access = 2506, Miss = 487, Miss_rate = 0.194, Pending_hits = 1051, Reservation_fails = 0
L2_cache_bank[12]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1012, Reservation_fails = 0
L2_cache_bank[13]: Access = 2508, Miss = 487, Miss_rate = 0.194, Pending_hits = 1071, Reservation_fails = 0
L2_cache_bank[14]: Access = 2488, Miss = 487, Miss_rate = 0.196, Pending_hits = 1079, Reservation_fails = 0
L2_cache_bank[15]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1053, Reservation_fails = 0
L2_cache_bank[16]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1019, Reservation_fails = 0
L2_cache_bank[17]: Access = 2479, Miss = 486, Miss_rate = 0.196, Pending_hits = 1062, Reservation_fails = 0
L2_cache_bank[18]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1026, Reservation_fails = 0
L2_cache_bank[19]: Access = 2477, Miss = 486, Miss_rate = 0.196, Pending_hits = 1037, Reservation_fails = 0
L2_cache_bank[20]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1028, Reservation_fails = 1
L2_cache_bank[21]: Access = 2475, Miss = 485, Miss_rate = 0.196, Pending_hits = 1019, Reservation_fails = 0
L2_total_cache_accesses = 54758
L2_total_cache_misses = 10697
L2_total_cache_miss_rate = 0.1954
L2_total_cache_pending_hits = 23078
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1574
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15861
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10127
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 19385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 24
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 138
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 27562
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 27000
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.005
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=117361
icnt_total_pkts_simt_to_mem=113257
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.153
	minimum = 6
	maximum = 560
Network latency average = 14.5696
	minimum = 6
	maximum = 560
Slowest packet = 7611
Flit latency average = 13.8991
	minimum = 6
	maximum = 560
Slowest flit = 11725
Fragmentation average = 0.00152489
	minimum = 0
	maximum = 111
Injected packet rate average = 0.00215356
	minimum = 0.00190547 (at node 27)
	maximum = 0.00246591 (at node 36)
Accepted packet rate average = 0.00215356
	minimum = 0.00190547 (at node 27)
	maximum = 0.00246591 (at node 36)
Injected flit rate average = 0.00453495
	minimum = 0.00393287 (at node 27)
	maximum = 0.00535361 (at node 36)
Accepted flit rate average= 0.00453495
	minimum = 0.00409411 (at node 27)
	maximum = 0.00507831 (at node 28)
Injected packet length average = 2.10579
Accepted packet length average = 2.10579
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.153 (1 samples)
	minimum = 6 (1 samples)
	maximum = 560 (1 samples)
Network latency average = 14.5696 (1 samples)
	minimum = 6 (1 samples)
	maximum = 560 (1 samples)
Flit latency average = 13.8991 (1 samples)
	minimum = 6 (1 samples)
	maximum = 560 (1 samples)
Fragmentation average = 0.00152489 (1 samples)
	minimum = 0 (1 samples)
	maximum = 111 (1 samples)
Injected packet rate average = 0.00215356 (1 samples)
	minimum = 0.00190547 (1 samples)
	maximum = 0.00246591 (1 samples)
Accepted packet rate average = 0.00215356 (1 samples)
	minimum = 0.00190547 (1 samples)
	maximum = 0.00246591 (1 samples)
Injected flit rate average = 0.00453495 (1 samples)
	minimum = 0.00393287 (1 samples)
	maximum = 0.00535361 (1 samples)
Accepted flit rate average = 0.00453495 (1 samples)
	minimum = 0.00409411 (1 samples)
	maximum = 0.00507831 (1 samples)
Injected packet size average = 2.10579 (1 samples)
Accepted packet size average = 2.10579 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 29 min, 34 sec (1774 sec)
gpgpu_simulation_rate = 17411 (inst/sec)
gpgpu_simulation_rate = 411 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x402d5b (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' to stream 0, gridDim= (1,1125,1) blockDim = (16,16,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'
Destroy streams for kernel 2: size 0
kernel_name = _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ 
kernel_launch_uid = 2 
gpu_sim_cycle = 586211
gpu_sim_insn = 15552352
gpu_ipc =      26.5303
gpu_tot_sim_cycle = 2059953
gpu_tot_sim_insn = 46440352
gpu_tot_ipc =      22.5444
gpu_tot_issued_cta = 2250
max_total_param_size = 0
gpu_stall_dramfull = 83617
gpu_stall_icnt2sh    = 116690
partiton_reqs_in_parallel = 12818060
partiton_reqs_in_parallel_total    = 11182757
partiton_level_parallism =      21.8659
partiton_level_parallism_total  =      11.6511
partiton_reqs_in_parallel_util = 12818060
partiton_reqs_in_parallel_util_total    = 11182757
gpu_sim_cycle_parition_util = 586211
gpu_tot_sim_cycle_parition_util    = 508536
partiton_level_parallism_util =      21.8659
partiton_level_parallism_util_total  =      21.9236
partiton_replys_in_parallel = 127244
partiton_replys_in_parallel_total    = 54758
L2_BW  =      20.5740 GB/Sec
L2_BW_total  =       8.3744 GB/Sec
gpu_total_sim_rate=10148

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 894386
	L1I_total_cache_misses = 9543
	L1I_total_cache_miss_rate = 0.0107
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 60751
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 81000
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0221
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79208
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 884843
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 9543
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 60751
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 81000
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 894386
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1261, 1077, 1135, 1077, 1202, 1076, 1143, 1082, 1200, 1011, 1073, 1010, 1139, 1011, 1081, 1016, 1200, 1015, 1076, 1012, 1141, 1010, 1079, 1021, 1199, 1008, 1074, 1010, 1140, 1012, 1081, 1018, 1201, 1014, 1072, 1013, 1138, 1010, 1077, 1018, 1199, 1012, 1071, 1012, 1136, 1011, 1076, 1020, 1199, 1011, 1072, 1012, 1140, 1013, 1081, 1017, 1199, 1015, 1074, 1013, 1138, 1014, 1077, 1013, 
gpgpu_n_tot_thrd_icount = 54612736
gpgpu_n_tot_w_icount = 1706648
gpgpu_n_stall_shd_mem = 2573799
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 118691
gpgpu_n_mem_write_global = 63002
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2322080
gpgpu_n_store_insn = 882032
gpgpu_n_shmem_insn = 2286000
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2592000
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2411812
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 157101
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4249213	W0_Idle:13732012	W0_Scoreboard:41736904	W1:0	W2:144000	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:185648	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1377000
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 949528 {8:118691,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5544176 {40:22503,72:13497,136:27002,}
traffic_breakdown_coretomem[INST_ACC_R] = 2248 {8:281,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10778136 {40:41626,72:21371,136:55694,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 504016 {8:63002,}
traffic_breakdown_memtocore[INST_ACC_R] = 38216 {136:281,}
maxmrqlatency = 629 
maxdqlatency = 0 
maxmflatency = 250280 
averagemflatency = 12480 
max_icnt2mem_latency = 249858 
max_icnt2sh_latency = 2059952 
mrq_lat_table:24336 	1310 	1545 	3352 	4937 	2973 	2348 	1410 	2089 	149 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	94231 	30140 	44176 	4031 	71 	0 	0 	0 	0 	0 	9072 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	34067 	40075 	22033 	22671 	9028 	863 	24760 	17220 	2141 	44 	28 	0 	0 	0 	0 	9072 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	55989 	38611 	21718 	2364 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	3584 	23416 	36002 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	44 	165 	18 	0 	1 	1 	0 	0 	0 	1 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        16        16        89        97        61        52        16        16        16        16        16        16        16        16        16        16 
dram[1]:        16        16       114       106        60        68        16        16        16        16        16        16        16        16        16        16 
dram[2]:        16        16       137       114        60        68        16        16        16        16        16        16        16        16        16        16 
dram[3]:        16        16       110       121        66        52        16        16        16        16        16        16        16        16        16        16 
dram[4]:        16        16       122       129        52        60        16        16        16        16        16        16        16        16        16        16 
dram[5]:        16        16       125       116        60        68        16        16        16        16        16        16        16        16        16        16 
dram[6]:        16        16       105        89        44        68        16        16        16        16        16        16        16        16        16        16 
dram[7]:        17        17       119       112        52        51        16        16        16        16        16        16        16        16        16        16 
dram[8]:        17        17       105       130        60        60        16        16        16        16        16        16        16        16        16        16 
dram[9]:        17        17       121       118        52        52        16        16        16        16        16        16        16        16        16        16 
dram[10]:        17        17       105       112        60        52        16        16        16        16        16        16        16        16        16        16 
maximum service time to same row:
dram[0]:    246609    246711    245271    245270    246765    246754    250164    250162    250453    250472    246482    246477    246672    246681    246494    246690 
dram[1]:    246707    246557    245269    245269    246806    246782    250199    250198    250454    250454    246496    246495    246683    246647    246683    246493 
dram[2]:    246733    246746    245246    245260    246776    246779    250194    250193    250456    250456    246547    246550    246596    246632    246698    246713 
dram[3]:    246688    246561    245269    245271    246720    246817    250182    250163    250454    250454    246548    246548    246611    246628    246493    246493 
dram[4]:    246622    246567    245273    245266    246763    246807    250184    250184    250456    250455    246555    246569    246636    246642    246618    246559 
dram[5]:    246632    246748    245264    245266    246820    246822    249998    250203    250205    250478    246531    246530    246638    246640    246461    246024 
dram[6]:    246774    246679    245264    245265    246826    246787    250204    250203    250521    250522    246533    246534    246630    246703    245222    243629 
dram[7]:    245351    245350    245276    245277    246785    246737    250174    250170    250528    250539    246537    246538    246705    246684    493150    246587 
dram[8]:    245347    245347    245277    245274    246759    246727    250152    250188    250561    250561    246540    246534    246684    246660    246592    246667 
dram[9]:    245344    245358    245275    245272    246674    246735    250190    250176    250532    250435    246558    246564    246619    246665    246463    246477 
dram[10]:    245356    245354    245278    245278    246775    246765    250175    250195    250435    250408    246539    246526    246651    246670    246484    246591 
average row accesses per activate:
dram[0]:  3.515625  3.500000  8.060000  8.176471  4.417722  4.986301  3.553571  3.618182  4.266667  4.085106  3.803921  4.041667  3.380952  3.872727  3.524590  3.524590 
dram[1]:  3.294118  3.500000  7.150000  7.224138  4.880000  4.805195  3.826923  3.826923  4.682927  4.465117  4.534883  4.148936  3.380952  3.435484  3.583333  3.839286 
dram[2]:  3.111111  3.154930  7.689655  7.000000  4.810811  5.363636  3.901961  3.618182  4.800000  4.173913  4.148936  4.431818  3.179105  3.593220  3.677966  4.173077 
dram[3]:  2.986667  3.027027  7.169491  7.322034  4.957747  4.368421  3.372881  3.316667  4.085106  4.085106  4.062500  4.431818  3.419355  3.475410  3.677966  3.677966 
dram[4]:  3.500000  3.393939  8.326923  7.433333  4.814286  5.242424  3.491228  3.901961  4.682927  4.682927  4.239130  3.750000  3.475410  3.925926  3.460317  3.963636 
dram[5]:  3.827586  3.827586  8.259259  7.508772  4.887324  5.430769  3.491228  3.618182  4.923077  5.189189  4.062500  4.148936  4.000000  3.435484  3.516129  3.406250 
dram[6]:  3.264706  3.468750  7.338983  6.562500  4.676056  5.294117  4.061224  3.372881  4.465117  4.682927  3.750000  3.482143  3.261539  3.435484  3.516129  3.406250 
dram[7]:  3.918033  3.734375  8.035714  7.909091  5.138462  5.312500  3.015152  3.735849  4.923077  4.923077  3.959184  3.711539  3.435484  3.435484  3.128572  3.573771 
dram[8]:  4.050848  3.983333  7.333333  7.736842  5.057143  5.134328  3.535714  3.193548  5.189189  4.465117  3.545455  3.611111  3.872727  3.365079  3.824561  4.274510 
dram[9]:  3.918033  3.514706  7.854546  7.385965  4.893939  4.753425  3.413793  3.666667  4.465117  4.465117  3.482143  3.679245  4.176471  3.736842  3.406250  3.789474 
dram[10]:  2.950617  3.186667  7.086207  6.854839  4.072289  4.506494  3.209677  3.473684  3.692308  4.000000  3.545455  3.823529  3.132353  3.435484  3.557377  3.600000 
average row locality = 44449/10207 = 4.354756
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       177       176       176       176       170       170       160       160       160       160       162       162       176       176       175       175 
dram[1]:       176       176       176       176       170       170       160       160       160       160       163       163       176       176       175       175 
dram[2]:       176       176       176       176       170       169       160       160       160       160       163       163       176       176       176       176 
dram[3]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[4]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[5]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[6]:       175       175       176       176       169       169       160       160       160       160       163       163       176       176       177       177 
dram[7]:       176       176       176       176       169       169       160       160       160       160       162       162       176       176       177       176 
dram[8]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       176 
dram[9]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
dram[10]:       176       176       176       176       169       169       160       160       160       160       163       163       176       176       176       175 
total reads: 29831
bank skew: 177/160 = 1.11
chip skew: 2714/2711 = 1.00
number of total write accesses:
dram[0]:        48        48       227       241       179       194        39        39        32        32        32        32        37        37        40        40 
dram[1]:        48        48       253       243       196       200        39        39        32        32        32        32        37        37        40        40 
dram[2]:        48        48       270       244       186       185        39        39        32        32        32        32        37        36        41        41 
dram[3]:        48        48       247       256       183       163        39        39        32        32        32        32        36        36        41        41 
dram[4]:        48        48       257       270       168       177        39        39        32        32        32        32        36        36        41        41 
dram[5]:        47        47       270       252       178       184        39        39        32        32        32        32        36        37        41        41 
dram[6]:        47        47       257       244       163       191        39        39        32        32        32        32        36        37        41        41 
dram[7]:        63        63       274       259       165       171        39        38        32        32        32        31        37        37        42        42 
dram[8]:        63        63       242       265       185       175        38        38        32        32        32        32        37        36        42        42 
dram[9]:        63        63       256       245       154       178        38        38        32        32        32        32        37        37        42        41 
dram[10]:        63        63       235       249       169       178        39        38        32        32        32        32        37        37        41        41 
total reads: 14618
bank skew: 274/31 = 8.84
chip skew: 1357/1297 = 1.05
average mf latency per bank:
dram[0]:      33391     34625     66745     64508     21584     20713     10969      9758      1214      1215     51213     49965     94249     94294     35379     35328
dram[1]:      34596     33514     62675     64157     20560     20352      9734     10922      1203      1165     69611     72101     94181     94235     35351     35285
dram[2]:      33536     33514     60252     63992     21125     21259     10884     10899      1169      1228     72087     72072     75999     75304     34962     35002
dram[3]:      33475     33485     64098     62789     21369     22643      8465      7286      1160      1136     72071     72031     75270     75271     34997     34991
dram[4]:      33437     33448     62067     60262     22299     21750      8485      8473      1209      1202     70784     70760     76431     76387     34768     34817
dram[5]:      33717     33729     60255     62788     21674     22000      8449      7229      1190      1197     72024     72041     75213     74888     34791     34808
dram[6]:      33723     33736     62053     63979     23380     20927      7231      8492      1147      1156     72033     70830     75231     74910     34823     35901
dram[7]:      47549     47601     59726     61792     22522     22150      8436      8524      1154      1199     71203     72815     74848     74919     35729     34779
dram[8]:      47602     47613     55057     52207     21271     21885      8550      8583      1241      1219     73328     74567     74927     75275     34778     34835
dram[9]:      48579     48602     53256     54666     23266     21679      7339      7352      1170      1202     73302     73292     74854     74946     34699     35110
dram[10]:      48287     47763     56356     54235     22741     21827      9360      8731      2100      1393     75498     74737     76755     75037   2126821     35295
maximum mf latency per bank:
dram[0]:     242767    242861    242889    242942    243057    243238    242938    242958      1308      1621    242414    242396    242524    242599    242643    242711
dram[1]:     242839    242876    242886    242948    243047    243206    242935    242946      1696      1464    242505    242426    242488    242602    242652    242739
dram[2]:     242879    242963    242962    242998    243057    243091    242772    242784      1763      1784    242401    242406    242507    242661    242690    242807
dram[3]:     242816    242880    242949    243008    243071    243241    242855    242733      1628      1287    242411    242431    242548    242638    242690    242780
dram[4]:     242811    242935    242929    243043    243124    243351    242771    242778      1435      1416    242400    242413    242485    242631    242653    242741
dram[5]:     242797    242867    242922    242947    243060    243220    242996    242998      1292      1306    242401    242405    242500    242625    242685    242734
dram[6]:     242808    242851    242884    242944    243029    243205    242854    242936      1241      1307    242401    242453    242488    242596    242622    242733
dram[7]:     242827    242932    242929    242983    243042    243186    242804    242819      1203      1318    242415    242418    242536    242637    242657    242722
dram[8]:     242796    242883    242930    242976    243060    243210    242804    242839      1405      1623    242421    242434    242479    242597    242646    242722
dram[9]:     242824    242898    242936    243031    243095    243285    242927    242876      1816      1818    242401    242421    242482    242633    242710    242749
dram[10]:     242826    242867    242950    242992    243048    243260    242837    242578      1887      1696    242385    242441    242513    242595    250280    242759
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016886 n_act=924 n_pre=908 n_req=4008 n_rd=10844 n_write=3220 bw_util=0.01384
n_activity=46767 dram_eff=0.6014
bk0: 708a 2027089i bk1: 704a 2026700i bk2: 704a 2026146i bk3: 704a 2025594i bk4: 680a 2025061i bk5: 680a 2024599i bk6: 640a 2026794i bk7: 640a 2026545i bk8: 640a 2027413i bk9: 640a 2026975i bk10: 648a 2027975i bk11: 648a 2027372i bk12: 704a 2027433i bk13: 704a 2026990i bk14: 700a 2027065i bk15: 700a 2026455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.130351
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016852 n_act=921 n_pre=905 n_req=4060 n_rd=10848 n_write=3256 bw_util=0.01388
n_activity=45702 dram_eff=0.6172
bk0: 704a 2026991i bk1: 704a 2026322i bk2: 704a 2025935i bk3: 704a 2025204i bk4: 680a 2025219i bk5: 680a 2024434i bk6: 640a 2027040i bk7: 640a 2026094i bk8: 640a 2027595i bk9: 640a 2026916i bk10: 652a 2028118i bk11: 652a 2027341i bk12: 704a 2027216i bk13: 704a 2026807i bk14: 700a 2026605i bk15: 700a 2026207i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.135111
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016851 n_act=921 n_pre=905 n_req=4055 n_rd=10852 n_write=3253 bw_util=0.01388
n_activity=46092 dram_eff=0.612
bk0: 704a 2026617i bk1: 704a 2025733i bk2: 704a 2026129i bk3: 704a 2025383i bk4: 680a 2025298i bk5: 676a 2024422i bk6: 640a 2026560i bk7: 640a 2026026i bk8: 640a 2027534i bk9: 640a 2027095i bk10: 652a 2028005i bk11: 652a 2027442i bk12: 704a 2027083i bk13: 704a 2026935i bk14: 704a 2026789i bk15: 704a 2026024i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.136991
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016811 n_act=960 n_pre=944 n_req=4017 n_rd=10848 n_write=3219 bw_util=0.01384
n_activity=45736 dram_eff=0.6151
bk0: 704a 2026834i bk1: 704a 2026262i bk2: 704a 2025965i bk3: 704a 2025129i bk4: 676a 2025170i bk5: 676a 2024337i bk6: 640a 2026402i bk7: 640a 2025431i bk8: 640a 2027060i bk9: 640a 2026725i bk10: 652a 2028032i bk11: 652a 2027294i bk12: 704a 2027348i bk13: 704a 2026579i bk14: 704a 2026820i bk15: 704a 2026169i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.132786
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016917 n_act=899 n_pre=883 n_req=4042 n_rd=10856 n_write=3227 bw_util=0.01386
n_activity=45292 dram_eff=0.6219
bk0: 704a 2026803i bk1: 704a 2025787i bk2: 704a 2026007i bk3: 704a 2025283i bk4: 676a 2025227i bk5: 676a 2024493i bk6: 640a 2026375i bk7: 640a 2026042i bk8: 640a 2027175i bk9: 640a 2026854i bk10: 652a 2028198i bk11: 652a 2026996i bk12: 704a 2027382i bk13: 704a 2026459i bk14: 708a 2026452i bk15: 708a 2026104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.134726
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016941 n_act=887 n_pre=871 n_req=4051 n_rd=10848 n_write=3235 bw_util=0.01386
n_activity=44794 dram_eff=0.6288
bk0: 700a 2026935i bk1: 700a 2026705i bk2: 704a 2026017i bk3: 704a 2025550i bk4: 676a 2025924i bk5: 676a 2025426i bk6: 640a 2026889i bk7: 640a 2026030i bk8: 640a 2027948i bk9: 640a 2027054i bk10: 652a 2027772i bk11: 652a 2027176i bk12: 704a 2027898i bk13: 704a 2027017i bk14: 708a 2026872i bk15: 708a 2026086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.120093
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016832 n_act=947 n_pre=931 n_req=4022 n_rd=10848 n_write=3224 bw_util=0.01385
n_activity=45506 dram_eff=0.6185
bk0: 700a 2027459i bk1: 700a 2026698i bk2: 704a 2025826i bk3: 704a 2025087i bk4: 676a 2025828i bk5: 676a 2024988i bk6: 640a 2026893i bk7: 640a 2025934i bk8: 640a 2027067i bk9: 640a 2027075i bk10: 652a 2027759i bk11: 652a 2027175i bk12: 704a 2027274i bk13: 704a 2026659i bk14: 708a 2026615i bk15: 708a 2026354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.127226
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016853 n_act=918 n_pre=902 n_req=4068 n_rd=10844 n_write=3265 bw_util=0.01388
n_activity=44996 dram_eff=0.6271
bk0: 704a 2027212i bk1: 704a 2026434i bk2: 704a 2026132i bk3: 704a 2025047i bk4: 676a 2025615i bk5: 676a 2024940i bk6: 640a 2026364i bk7: 640a 2026055i bk8: 640a 2027497i bk9: 640a 2026788i bk10: 648a 2027834i bk11: 648a 2026912i bk12: 704a 2027133i bk13: 704a 2026737i bk14: 708a 2026441i bk15: 704a 2025919i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.137133
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016885 n_act=903 n_pre=887 n_req=4066 n_rd=10848 n_write=3259 bw_util=0.01388
n_activity=45620 dram_eff=0.6185
bk0: 704a 2027230i bk1: 704a 2026195i bk2: 704a 2025887i bk3: 704a 2025049i bk4: 676a 2025441i bk5: 676a 2024862i bk6: 640a 2026896i bk7: 640a 2025711i bk8: 640a 2027697i bk9: 640a 2026815i bk10: 652a 2027917i bk11: 652a 2027066i bk12: 704a 2027108i bk13: 704a 2026036i bk14: 704a 2026664i bk15: 704a 2026246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.13882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016888 n_act=916 n_pre=900 n_req=4031 n_rd=10844 n_write=3234 bw_util=0.01385
n_activity=45059 dram_eff=0.6249
bk0: 704a 2027016i bk1: 704a 2026391i bk2: 704a 2025845i bk3: 704a 2025098i bk4: 676a 2025528i bk5: 676a 2024514i bk6: 640a 2026870i bk7: 640a 2026205i bk8: 640a 2027513i bk9: 640a 2026768i bk10: 652a 2027674i bk11: 652a 2026856i bk12: 704a 2027592i bk13: 704a 2026534i bk14: 704a 2026805i bk15: 700a 2026232i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.131588
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2032782 n_nop=2016695 n_act=1012 n_pre=996 n_req=4029 n_rd=10844 n_write=3235 bw_util=0.01385
n_activity=60314 dram_eff=0.4669
bk0: 704a 2027542i bk1: 704a 2026980i bk2: 704a 2026463i bk3: 704a 2025879i bk4: 676a 2025827i bk5: 676a 2025493i bk6: 640a 2027236i bk7: 640a 2027117i bk8: 640a 2027730i bk9: 640a 2027534i bk10: 652a 2028261i bk11: 652a 2027796i bk12: 704a 2028046i bk13: 704a 2027319i bk14: 704a 2027395i bk15: 700a 2026818i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.128055

========= L2 cache stats =========
L2_cache_bank[0]: Access = 7446, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1181, Reservation_fails = 0
L2_cache_bank[1]: Access = 7415, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1189, Reservation_fails = 0
L2_cache_bank[2]: Access = 7468, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1225, Reservation_fails = 0
L2_cache_bank[3]: Access = 7471, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1216, Reservation_fails = 0
L2_cache_bank[4]: Access = 7465, Miss = 1357, Miss_rate = 0.182, Pending_hits = 1195, Reservation_fails = 0
L2_cache_bank[5]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1196, Reservation_fails = 0
L2_cache_bank[6]: Access = 7457, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[7]: Access = 7459, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1190, Reservation_fails = 0
L2_cache_bank[8]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1212, Reservation_fails = 0
L2_cache_bank[9]: Access = 7484, Miss = 1357, Miss_rate = 0.181, Pending_hits = 1262, Reservation_fails = 0
L2_cache_bank[10]: Access = 7481, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1226, Reservation_fails = 0
L2_cache_bank[11]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1206, Reservation_fails = 0
L2_cache_bank[12]: Access = 7479, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1164, Reservation_fails = 0
L2_cache_bank[13]: Access = 7476, Miss = 1356, Miss_rate = 0.181, Pending_hits = 1222, Reservation_fails = 0
L2_cache_bank[14]: Access = 7469, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1252, Reservation_fails = 0
L2_cache_bank[15]: Access = 7442, Miss = 1355, Miss_rate = 0.182, Pending_hits = 1229, Reservation_fails = 0
L2_cache_bank[16]: Access = 7448, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1191, Reservation_fails = 0
L2_cache_bank[17]: Access = 7419, Miss = 1356, Miss_rate = 0.183, Pending_hits = 1215, Reservation_fails = 0
L2_cache_bank[18]: Access = 7443, Miss = 1356, Miss_rate = 0.182, Pending_hits = 1179, Reservation_fails = 0
L2_cache_bank[19]: Access = 7418, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1187, Reservation_fails = 0
L2_cache_bank[20]: Access = 25422, Miss = 1356, Miss_rate = 0.053, Pending_hits = 1288, Reservation_fails = 1
L2_cache_bank[21]: Access = 7420, Miss = 1355, Miss_rate = 0.183, Pending_hits = 1173, Reservation_fails = 0
L2_total_cache_accesses = 182002
L2_total_cache_misses = 29831
L2_total_cache_miss_rate = 0.1639
L2_total_cache_pending_hits = 26577
L2_total_cache_reservation_fails = 1
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 70150
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19285
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 29256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 55387
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7052
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 563
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 57
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 213
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 118691
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 63002
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 281
L2_cache_data_port_util = 0.015
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=490326
icnt_total_pkts_simt_to_mem=339507
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 236.842
	minimum = 6
	maximum = 5396
Network latency average = 134.668
	minimum = 6
	maximum = 2961
Slowest packet = 109938
Flit latency average = 82.5986
	minimum = 6
	maximum = 2961
Slowest flit = 231152
Fragmentation average = 0.0830295
	minimum = 0
	maximum = 955
Injected packet rate average = 0.00434124
	minimum = 0.0036591 (at node 15)
	maximum = 0.0195723 (at node 48)
Accepted packet rate average = 0.00434124
	minimum = 0.0036591 (at node 15)
	maximum = 0.0195723 (at node 48)
Injected flit rate average = 0.0102218
	minimum = 0.00649767 (at node 15)
	maximum = 0.0876938 (at node 48)
Accepted flit rate average= 0.0102218
	minimum = 0.00804916 (at node 45)
	maximum = 0.0234157 (at node 48)
Injected packet length average = 2.35459
Accepted packet length average = 2.35459
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 127.997 (2 samples)
	minimum = 6 (2 samples)
	maximum = 2978 (2 samples)
Network latency average = 74.6189 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1760.5 (2 samples)
Flit latency average = 48.2489 (2 samples)
	minimum = 6 (2 samples)
	maximum = 1760.5 (2 samples)
Fragmentation average = 0.0422772 (2 samples)
	minimum = 0 (2 samples)
	maximum = 533 (2 samples)
Injected packet rate average = 0.0032474 (2 samples)
	minimum = 0.00278229 (2 samples)
	maximum = 0.0110191 (2 samples)
Accepted packet rate average = 0.0032474 (2 samples)
	minimum = 0.00278229 (2 samples)
	maximum = 0.0110191 (2 samples)
Injected flit rate average = 0.0073784 (2 samples)
	minimum = 0.00521527 (2 samples)
	maximum = 0.0465237 (2 samples)
Accepted flit rate average = 0.0073784 (2 samples)
	minimum = 0.00607164 (2 samples)
	maximum = 0.014247 (2 samples)
Injected packet size average = 2.27209 (2 samples)
Accepted packet size average = 2.27209 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 16 min, 16 sec (4576 sec)
gpgpu_simulation_rate = 10148 (inst/sec)
gpgpu_simulation_rate = 450 (cycle/sec)
Training done
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 6581 Tlb_hit: 6253 Tlb_miss: 328 Tlb_hit_rate: 0.950160
Shader1: Tlb_access: 6337 Tlb_hit: 6017 Tlb_miss: 320 Tlb_hit_rate: 0.949503
Shader2: Tlb_access: 6238 Tlb_hit: 5910 Tlb_miss: 328 Tlb_hit_rate: 0.947419
Shader3: Tlb_access: 6610 Tlb_hit: 6290 Tlb_miss: 320 Tlb_hit_rate: 0.951589
Shader4: Tlb_access: 6476 Tlb_hit: 6148 Tlb_miss: 328 Tlb_hit_rate: 0.949351
Shader5: Tlb_access: 6569 Tlb_hit: 6249 Tlb_miss: 320 Tlb_hit_rate: 0.951286
Shader6: Tlb_access: 6461 Tlb_hit: 6133 Tlb_miss: 328 Tlb_hit_rate: 0.949234
Shader7: Tlb_access: 6338 Tlb_hit: 6018 Tlb_miss: 320 Tlb_hit_rate: 0.949511
Shader8: Tlb_access: 6363 Tlb_hit: 6035 Tlb_miss: 328 Tlb_hit_rate: 0.948452
Shader9: Tlb_access: 6493 Tlb_hit: 6173 Tlb_miss: 320 Tlb_hit_rate: 0.950716
Shader10: Tlb_access: 6251 Tlb_hit: 5923 Tlb_miss: 328 Tlb_hit_rate: 0.947528
Shader11: Tlb_access: 6389 Tlb_hit: 6069 Tlb_miss: 320 Tlb_hit_rate: 0.949914
Shader12: Tlb_access: 6517 Tlb_hit: 6189 Tlb_miss: 328 Tlb_hit_rate: 0.949670
Shader13: Tlb_access: 6451 Tlb_hit: 6131 Tlb_miss: 320 Tlb_hit_rate: 0.950395
Shader14: Tlb_access: 6698 Tlb_hit: 6370 Tlb_miss: 328 Tlb_hit_rate: 0.951030
Shader15: Tlb_access: 6221 Tlb_hit: 5901 Tlb_miss: 320 Tlb_hit_rate: 0.948561
Shader16: Tlb_access: 6511 Tlb_hit: 6183 Tlb_miss: 328 Tlb_hit_rate: 0.949624
Shader17: Tlb_access: 6339 Tlb_hit: 6019 Tlb_miss: 320 Tlb_hit_rate: 0.949519
Shader18: Tlb_access: 6595 Tlb_hit: 6267 Tlb_miss: 328 Tlb_hit_rate: 0.950265
Shader19: Tlb_access: 6676 Tlb_hit: 6356 Tlb_miss: 320 Tlb_hit_rate: 0.952067
Shader20: Tlb_access: 6590 Tlb_hit: 6262 Tlb_miss: 328 Tlb_hit_rate: 0.950228
Shader21: Tlb_access: 6332 Tlb_hit: 6012 Tlb_miss: 320 Tlb_hit_rate: 0.949463
Shader22: Tlb_access: 6586 Tlb_hit: 6258 Tlb_miss: 328 Tlb_hit_rate: 0.950197
Shader23: Tlb_access: 6675 Tlb_hit: 6355 Tlb_miss: 320 Tlb_hit_rate: 0.952060
Shader24: Tlb_access: 6699 Tlb_hit: 6371 Tlb_miss: 328 Tlb_hit_rate: 0.951037
Shader25: Tlb_access: 6553 Tlb_hit: 6233 Tlb_miss: 320 Tlb_hit_rate: 0.951167
Shader26: Tlb_access: 6475 Tlb_hit: 6147 Tlb_miss: 328 Tlb_hit_rate: 0.949344
Shader27: Tlb_access: 6669 Tlb_hit: 6349 Tlb_miss: 320 Tlb_hit_rate: 0.952017
Tlb_tot_access: 181693 Tlb_tot_hit: 172621, Tlb_tot_miss: 9072, Tlb_tot_hit_rate: 0.950070
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader1: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader2: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader3: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader4: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader5: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader6: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader7: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader8: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader9: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader10: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader11: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader12: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader13: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader14: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader15: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader16: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader17: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader18: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader19: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader20: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader21: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader22: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader23: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader24: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader25: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader26: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Shader27: Tlb_validate: 4 Tlb_invalidate: 4 Tlb_evict: 0 Tlb_page_evict: 4
Tlb_tot_valiate: 112 Tlb_invalidate: 112, Tlb_tot_evict: 0, Tlb_tot_evict page: 112
========================================TLB statistics(threshing)==============================
Shader0: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader1: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader2: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader3: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader4: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader5: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader6: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader7: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader8: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader9: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader10: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader11: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader12: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader13: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader14: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader15: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader16: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader17: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader18: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader19: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader20: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader21: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader22: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader23: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader24: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader25: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader26: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Shader27: Page: 1536 Treshed: 1 | Page: 1537 Treshed: 1 | Total 2
Tlb_tot_thresh: 56
========================================Page fault statistics==============================
Shader0: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader1: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 319
Shader2: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader3: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader4: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 327
Shader5: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader6: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader7: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader8: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader9: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader10: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader11: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader12: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader13: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader14: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader15: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader16: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader17: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 319
Shader18: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader19: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader20: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 1 Page_pending: 327
Shader21: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader22: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader23: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader24: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader25: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Shader26: Page_table_access:328 Page_hit: 0 Page_miss: 328 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 328
Shader27: Page_table_access:320 Page_hit: 0 Page_miss: 320 Page_hit_rate: 0.000000 Page_fault: 0 Page_pending: 320
Page_talbe_tot_access: 9072 Page_tot_hit: 0, Page_tot_miss 9072, Page_tot_hit_rate: 0.000000 Page_tot_fault: 4 Page_tot_pending: 9068
Total_memory_access_page_fault: 4, Average_latency: 1214863.250000
========================================Page threshing statistics==============================
Page_validate: 4 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.749459
[0-25]: 0.000000, [26-50]: 0.000000, [51-75]: 1.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:   222150----T:   730686 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(343.373383)
F:   223029----T:   465109 	 St: c0000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   468710----T:   710790 	 St: c0200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:   730686----T:   733291 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   730686----T:   738926 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   741531----T:   744136 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   741531----T:   749771 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:   752376----T:   754981 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   752376----T:   768071 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:   770676----T:   773281 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   770676----T:   801399 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:   804004----T:   806609 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   804004----T:   864840 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:   867445----T:   870050 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   867445----T:   988534 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:   991139----T:   993744 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:   991139----T:   999379 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1001984----T:  1004589 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1001984----T:  1010224 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  1012829----T:  1015434 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1012829----T:  1028524 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  1031129----T:  1033734 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1031129----T:  1061852 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  1064457----T:  1067062 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1064457----T:  1125293 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  1127898----T:  1130503 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  1127898----T:  1248987 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  1473742----T:  2059953 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(395.821075)
F:  1474482----T:  1716562 	 St: c0000000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  1724912----T:  1966992 	 St: c0200000 Sz: 2097152 	 Sm: 0 	 T: memcpy_h2d(163.457123)
F:  2059953----T:  2062558 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2059953----T:  2068193 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2070798----T:  2073403 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2070798----T:  2079038 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2081643----T:  2084248 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2081643----T:  2097338 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2099943----T:  2102548 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2099943----T:  2130666 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2133271----T:  2135876 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2133271----T:  2194107 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2196712----T:  2199317 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2196712----T:  2317801 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
F:  2320406----T:  2323011 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2320406----T:  2328646 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2331251----T:  2333856 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2331251----T:  2339491 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  2342096----T:  2344701 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2342096----T:  2357791 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  2360396----T:  2363001 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2360396----T:  2391119 	 St: 0 Sz: 258048 	 Sm: 0 	 T: device_sync(20.744766)
F:  2393724----T:  2396329 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2393724----T:  2454560 	 St: 0 Sz: 520192 	 Sm: 0 	 T: device_sync(41.077652)
F:  2457165----T:  2459770 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  2457165----T:  2578254 	 St: 0 Sz: 1044480 	 Sm: 0 	 T: device_sync(81.761650)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1094747(cycle), 739.194458(us)
Tot_kernel_exec_time_and_fault_time: 1361327(cycle), 919.194458(us)
Tot_memcpy_h2d_time: 968320(cycle), 653.828491(us)
Tot_memcpy_d2h_time: 0(cycle), 0.000000(us)
Tot_memcpy_time: 968320(cycle), 653.828491(us)
Tot_devicesync_time: 1041812(cycle), 703.451721(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 1041812(cycle), 703.451721(us)
GPGPU-Sim: *** exit detected ***
