// Seed: 2990712001
module module_0 ();
  reg id_1;
  assign id_1 = id_1;
  assign {id_1, id_1 + 1} = 1;
  always id_1 <= #1 1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_8;
  assign id_5[1] = id_4;
  module_0 modCall_1 ();
endmodule
