// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vcore_v_mcu.h for the primary calling header

#include "Vcore_v_mcu.h"
#include "Vcore_v_mcu__Syms.h"

void Vcore_v_mcu::_settle__TOP__15(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__15\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x13U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x15U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x14U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x14U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x14U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x14U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x15U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x14U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x14U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x16U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x15U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x15U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x15U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x15U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x16U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x15U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x15U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x17U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x16U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x16U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x16U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x16U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x17U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x16U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x16U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x18U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x17U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x17U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x17U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x17U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x18U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x17U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x17U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x19U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x18U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x18U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x18U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x18U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x19U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x18U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x18U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1aU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x19U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x19U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x19U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x19U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1aU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x19U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x19U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1bU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1aU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1aU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1aU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1aU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1bU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1aU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1aU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1cU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1bU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1bU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1bU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1bU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1cU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1bU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1bU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1dU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1cU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1cU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1cU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1cU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1dU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1cU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1cU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1eU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1dU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1dU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1dU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1dU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1eU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1dU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1dU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1fU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1eU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1eU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1eU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1eU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1fU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1eU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1eU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x20U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1fU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1fU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1fU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1fU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x20U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1fU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1fU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x21U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x20U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x20U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x20U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x20U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x21U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x20U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x20U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x22U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x21U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x21U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x21U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x21U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x22U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x21U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x21U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x23U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x22U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x22U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x22U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x22U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x23U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x22U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x22U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x24U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x23U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x23U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x23U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x23U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x24U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x23U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x23U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x25U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x24U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x24U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x24U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x24U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x25U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x24U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x24U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x26U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x25U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x25U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x25U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x25U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x26U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x25U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x25U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x27U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x26U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x26U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x26U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x26U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x27U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x26U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x26U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x28U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x27U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x27U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x27U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x27U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x28U] 
        = (((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m0_control 
                                   >> 6U)))) << 0x27U) 
           | (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                  [0x27U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffeULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (IData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0U]) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0U])) 
                                    ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                              [0U]))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffdULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [1U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [1U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [1U]))))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffbULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [2U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [2U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [2U]))))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffff7ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [3U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [3U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [3U]))))) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffefULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [4U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [4U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [4U]))))) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffdfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [5U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [5U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [5U]))))) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [6U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [6U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [6U]))))) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffff7fULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [7U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [7U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [7U]))))) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffeffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [8U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [8U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [8U]))))) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffdffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [9U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [9U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [9U]))))) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffbffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xaU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xaU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xaU]))))) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffff7ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xbU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xbU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xbU]))))) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffefffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xcU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xcU]))))) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffdfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xdU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xdU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xdU]))))) 
              << 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffbfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xeU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xeU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xeU]))))) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffff7fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xfU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xfU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xfU]))))) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffeffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x10U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x10U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x10U]))))) 
              << 0x10U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffdffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x11U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x11U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x11U]))))) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffbffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x12U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x12U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x12U]))))) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffff7ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x13U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x13U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x13U]))))) 
              << 0x13U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffefffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x14U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x14U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x14U]))))) 
              << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x15U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x15U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x15U]))))) 
              << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x16U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x16U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x16U]))))) 
              << 0x16U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x17U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x17U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x17U]))))) 
              << 0x17U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffeffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x18U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x18U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x18U]))))) 
              << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x19U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x19U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x19U]))))) 
              << 0x19U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1aU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1aU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1aU]))))) 
              << 0x1aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1bU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1bU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1bU]))))) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffefffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1cU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1cU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1cU]))))) 
              << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdfffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1dU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1dU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1dU]))))) 
              << 0x1dU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbfffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1eU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1eU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1eU]))))) 
              << 0x1eU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1fU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1fU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1fU]))))) 
              << 0x1fU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfeffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x20U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x20U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x20U]))))) 
              << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x21U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x21U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x21U]))))) 
              << 0x21U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x22U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x22U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x22U]))))) 
              << 0x22U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x23U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x23U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x23U]))))) 
              << 0x23U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xefffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x24U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x24U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x24U]))))) 
              << 0x24U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdfffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x25U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x25U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x25U]))))) 
              << 0x25U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbfffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x26U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x26U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x26U]))))) 
              << 0x26U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x27U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x27U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x27U]))))) 
              << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
}

void Vcore_v_mcu::_settle__TOP__16(Vcore_v_mcu__Syms* __restrict vlSymsp) {
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vcore_v_mcu::_settle__TOP__16\n"); );
    Vcore_v_mcu* const __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;
    // Body
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x13U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x15U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x14U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x14U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x14U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x14U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x15U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x14U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x14U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x16U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x15U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x15U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x15U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x15U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x16U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x15U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x15U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x17U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x16U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x16U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x16U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x16U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x17U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x16U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x16U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x18U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x17U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x17U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x17U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x17U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x18U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x17U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x17U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x19U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x18U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x18U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x18U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x18U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x19U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x18U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x18U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1aU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x19U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x19U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x19U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x19U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1aU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x19U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x19U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1bU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1aU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1aU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1aU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1aU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1bU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1aU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1aU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1cU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1bU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1bU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1bU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1bU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1cU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1bU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1bU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1dU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1cU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1cU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1cU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1cU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1dU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1cU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1cU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1eU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1dU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1dU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1dU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1dU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1eU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1dU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1dU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1fU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1eU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1eU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1eU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1eU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1fU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1eU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1eU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x20U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1fU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1fU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1fU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1fU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x20U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1fU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1fU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x21U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x20U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x20U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x20U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x20U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x21U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x20U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x20U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x22U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x21U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x21U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x21U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x21U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x22U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x21U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x21U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x23U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x22U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x22U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x22U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x22U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x23U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x22U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x22U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x24U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x23U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x23U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x23U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x23U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x24U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x23U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x23U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x25U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x24U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x24U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x24U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x24U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x25U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x24U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x24U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x26U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x25U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x25U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x25U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x25U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x26U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x25U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x25U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x27U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x26U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x26U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x26U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x26U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x27U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x26U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x26U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x28U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x27U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x27U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x27U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x27U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x28U] 
        = (((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m0_m1_control 
                                   >> 6U)))) << 0x27U) 
           | (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                  [0x27U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffeULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (IData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0U]) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0U])) 
                                    ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                              [0U]))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffdULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [1U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [1U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [1U]))))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffbULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [2U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [2U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [2U]))))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffff7ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [3U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [3U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [3U]))))) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffefULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [4U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [4U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [4U]))))) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffdfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [5U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [5U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [5U]))))) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [6U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [6U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [6U]))))) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffff7fULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [7U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [7U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [7U]))))) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffeffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [8U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [8U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [8U]))))) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffdffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [9U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [9U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [9U]))))) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffbffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xaU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xaU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xaU]))))) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffff7ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xbU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xbU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xbU]))))) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffefffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xcU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xcU]))))) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffdfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xdU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xdU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xdU]))))) 
              << 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffbfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xeU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xeU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xeU]))))) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffff7fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xfU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xfU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xfU]))))) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffeffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x10U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x10U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x10U]))))) 
              << 0x10U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffdffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x11U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x11U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x11U]))))) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffbffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x12U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x12U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x12U]))))) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffff7ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x13U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x13U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x13U]))))) 
              << 0x13U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffefffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x14U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x14U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x14U]))))) 
              << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x15U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x15U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x15U]))))) 
              << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x16U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x16U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x16U]))))) 
              << 0x16U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x17U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x17U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x17U]))))) 
              << 0x17U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffeffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x18U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x18U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x18U]))))) 
              << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x19U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x19U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x19U]))))) 
              << 0x19U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1aU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1aU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1aU]))))) 
              << 0x1aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1bU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1bU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1bU]))))) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffefffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1cU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1cU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1cU]))))) 
              << 0x1cU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdfffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1dU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1dU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1dU]))))) 
              << 0x1dU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbfffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1eU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1eU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1eU]))))) 
              << 0x1eU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7fffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1fU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1fU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1fU]))))) 
              << 0x1fU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfeffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x20U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x20U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x20U]))))) 
              << 0x20U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x21U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x21U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x21U]))))) 
              << 0x21U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x22U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x22U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x22U]))))) 
              << 0x22U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7ffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x23U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x23U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x23U]))))) 
              << 0x23U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xefffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x24U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x24U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x24U]))))) 
              << 0x24U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdfffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x25U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x25U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x25U]))))) 
              << 0x25U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbfffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x26U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x26U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x26U]))))) 
              << 0x26U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7fffffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x27U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x27U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M0__DOT__U_MATH_BLOCK_1__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x27U]))))) 
              << 0x27U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U4_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U5_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U6_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = ((0x200U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 3U)) | (0x1ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [9U] ^ 
                                             vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [9U]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [9U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3feU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3fbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3f7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3efU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3dfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x3bfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x37fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x2ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x1ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U7_MAC_4BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U2_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                       [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                      [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = ((0x800U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                      << 5U)) | (0x7ffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0xbU] 
                                             ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                             [0xbU]) 
                                            ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                            [0xbU]) 
                                           >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7U & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffU & (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result)) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U3_MAC_8BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U0_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7ffffU & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = ((0x80000U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                        << 0xdU)) | (0x7ffffU & (((
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                                   [0x13U] 
                                                   ^ 
                                                   vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                   [0x13U]) 
                                                  ^ 
                                                  vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                                  [0x13U]) 
                                                 >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffeU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (1U & ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                     [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                    [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (2U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [1U]) << 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (4U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [2U]) << 2U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7U & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (8U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                      [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                      [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                     [3U]) << 3U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffefU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [4U]) << 4U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [5U]) << 5U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbfU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [6U]) << 6U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7fU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                         [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                         [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                        [7U]) << 7U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffeffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x100U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [8U]) << 8U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffdffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x200U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [9U]) << 9U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffbffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x400U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xaU]) << 0xaU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xff7ffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x800U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                          [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                          [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                         [0xbU]) << 0xbU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfefffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x1000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xcU]) << 0xcU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfdfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x2000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xdU]) << 0xdU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfbfffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x4000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xeU]) << 0xeU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xf7fffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x8000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                           [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                           [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                          [0xfU]) << 0xfU)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xeffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x10000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x10U]) << 0x10U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xdffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x20000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x11U]) << 0x11U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xbffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x40000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x12U]) << 0x12U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0x7ffffU & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (0x80000U & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                            [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                            [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U1_MAC_16BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                           [0x13U]) << 0x13U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[1U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [0U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [0U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[1U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[2U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [1U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [1U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [1U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [1U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[2U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [1U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [1U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [1U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[3U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [2U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [2U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [2U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [2U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[3U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [2U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [2U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [2U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[4U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [3U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [3U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [3U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [3U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[4U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [3U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [3U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [3U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[5U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [4U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [4U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [4U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [4U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[5U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [4U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [4U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [4U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[6U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [5U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [5U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [5U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [5U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[6U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [5U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [5U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [5U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[7U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [6U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [6U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [6U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [6U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[7U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [6U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [6U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [6U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[8U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [7U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [7U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [7U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [7U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[8U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [7U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [7U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [7U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[9U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [8U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [8U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [8U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [8U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[9U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [8U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [8U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [8U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xaU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [9U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [9U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                     [9U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                             [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                             [9U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xaU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [9U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [9U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [9U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xbU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xaU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xaU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xaU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xaU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xbU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xaU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xaU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xaU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xcU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xbU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xbU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xbU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xbU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xcU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xbU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xbU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xbU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xdU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xcU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xcU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xcU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xcU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xdU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xcU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xcU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xcU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xeU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xdU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xdU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xdU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xdU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xeU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xdU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xdU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xdU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0xfU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xeU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xeU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xeU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xeU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0xfU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xeU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xeU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xeU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x10U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0xfU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0xfU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                       [0xfU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                 [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                 [0xfU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x10U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0xfU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0xfU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0xfU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x11U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x10U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x10U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x10U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x10U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x11U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x10U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x10U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x10U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x12U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x11U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x11U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x11U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x11U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x12U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x11U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x11U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x11U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x13U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x12U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x12U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x12U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x12U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x13U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x12U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x12U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x12U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x14U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x13U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x13U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x13U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x13U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x14U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x13U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x13U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x13U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x15U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x14U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x14U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x14U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x14U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x15U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x14U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x14U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x14U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x16U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x15U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x15U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x15U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x15U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x16U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x15U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x15U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x15U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x17U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x16U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x16U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x16U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x16U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x17U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x16U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x16U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x16U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x18U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x17U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x17U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x17U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x17U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x18U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x17U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x17U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x17U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x19U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x18U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x18U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x18U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x18U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x19U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x18U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x18U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x18U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1aU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x19U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x19U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x19U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x19U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1aU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x19U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x19U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x19U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1bU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1aU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1aU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1aU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1aU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1bU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1aU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1aU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1aU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1cU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1bU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1bU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1bU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1bU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1cU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1bU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1bU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1bU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1dU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1cU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1cU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1cU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1cU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1dU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1cU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1cU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1cU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1eU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1dU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1dU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1dU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1dU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1eU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1dU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1dU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1dU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x1fU] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1eU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1eU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1eU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1eU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x1fU] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1eU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1eU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1eU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x20U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x1fU] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x1fU]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x1fU] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x1fU])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x20U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x1fU] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x1fU]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x1fU]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x21U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x20U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x20U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x20U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x20U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x21U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x20U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x20U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x20U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x22U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x21U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x21U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x21U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x21U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x22U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x21U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x21U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x21U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x23U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x22U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x22U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x22U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x22U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x23U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x22U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x22U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x22U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x24U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x23U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x23U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x23U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x23U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x24U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x23U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x23U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x23U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x25U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x24U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x24U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x24U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x24U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x25U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x24U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x24U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x24U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x26U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x25U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x25U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x25U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x25U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x26U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x25U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x25U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x25U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x27U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x26U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x26U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x26U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x26U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x27U] 
        = (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                [0x26U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                [0x26U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                               [0x26U]) >> 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs[0x28U] 
        = ((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
            [0x27U] & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
            [0x27U]) | (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                        [0x27U] & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                   [0x27U])));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs[0x28U] 
        = (((QData)((IData)((1U & (vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__Arnold2_Design__DOT__A2__DOT__top1_rtl__DOT__m1_m0_control 
                                   >> 6U)))) << 0x27U) 
           | (0x7fffffffffULL & (((vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                   [0x27U] ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                   [0x27U]) ^ vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                  [0x27U]) >> 1U)));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffeULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | (IData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                             [0U]) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                               [0U])) 
                                    ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                              [0U]))))));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffdULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [1U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [1U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [1U]))))) 
              << 1U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffffbULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [2U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [2U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [2U]))))) 
              << 2U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffff7ULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [3U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [3U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [3U]))))) 
              << 3U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffefULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [4U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [4U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [4U]))))) 
              << 4U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffdfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [5U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [5U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [5U]))))) 
              << 5U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffffbfULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [6U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [6U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [6U]))))) 
              << 6U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffff7fULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [7U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [7U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [7U]))))) 
              << 7U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffeffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [8U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [8U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [8U]))))) 
              << 8U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffdffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [9U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [9U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [9U]))))) 
              << 9U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffffbffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xaU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xaU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xaU]))))) 
              << 0xaU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffff7ffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xbU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xbU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xbU]))))) 
              << 0xbU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffefffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xcU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xcU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xcU]))))) 
              << 0xcU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffdfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xdU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xdU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xdU]))))) 
              << 0xdU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffffbfffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xeU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xeU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xeU]))))) 
              << 0xeU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffff7fffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0xfU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0xfU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0xfU]))))) 
              << 0xfU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffeffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x10U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x10U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x10U]))))) 
              << 0x10U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffdffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x11U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x11U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x11U]))))) 
              << 0x11U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffffbffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x12U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x12U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x12U]))))) 
              << 0x12U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffff7ffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x13U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x13U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x13U]))))) 
              << 0x13U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffefffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x14U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x14U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x14U]))))) 
              << 0x14U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffdfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x15U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x15U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x15U]))))) 
              << 0x15U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffffbfffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x16U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x16U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x16U]))))) 
              << 0x16U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffff7fffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x17U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x17U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x17U]))))) 
              << 0x17U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffeffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x18U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x18U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x18U]))))) 
              << 0x18U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffdffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x19U]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x19U])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x19U]))))) 
              << 0x19U));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfffbffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1aU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1aU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1aU]))))) 
              << 0x1aU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xfff7ffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1bU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1bU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1bU]))))) 
              << 0x1bU));
    vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result 
        = ((0xffefffffffULL & vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__partial_result) 
           | ((QData)((IData)((1U & (((IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__carry_inputs
                                              [0x1cU]) 
                                      ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__sum_inputs
                                                [0x1cU])) 
                                     ^ (IData)(vlTOPp->core_v_mcu__DOT__i_soc_domain__DOT__soc_peripherals_i__DOT__i_efpga_subsystem__DOT__eFPGA_wrapper__DOT__M1__DOT__U_MATH_BLOCK_0__DOT__U_MAC_ARRAY__DOT__U_MAC_32BIT__DOT__U_DW02_mac__DOT__i_bw__DOT__row_inputs
                                               [0x1cU]))))) 
              << 0x1cU));
}
