#-----------------------------------------------------------
# Vivado v2014.4
# SW Build 1071353 on Tue Nov 18 18:10:08 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Sun Jun 28 16:15:17 2015
# Process ID: 8764
# Log file: E:/ETC_MPC/ETC_MPC/ETC_MPC.runs/synth_1/MPC_PWM_TOP.vds
# Journal file: E:/ETC_MPC/ETC_MPC/ETC_MPC.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source MPC_PWM_TOP.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir E:/ETC_MPC/ETC_MPC/ETC_MPC.cache/wt [current_project]
# set_property parent.project_path E:/ETC_MPC/ETC_MPC/ETC_MPC.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# read_verilog -library xil_defaultlib {
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness_1.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_22ns_30s_52_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_36s_29ns_65_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_26ns_55_6.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_10ns_41_3.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/pwm_task_logic.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/ug480.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v
#   E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v
# }
# read_xdc E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/constrs_1/new/MPC.xdc
# set_property used_in_implementation false [get_files E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/constrs_1/new/MPC.xdc]
# catch { write_hwdef -file MPC_PWM_TOP.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top MPC_PWM_TOP -part xc7z010clg400-1
Command: synth_design -top MPC_PWM_TOP -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
WARNING: [Synth 8-2292] literal value truncated to fit in 14 bits [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v:106]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:15 . Memory (MB): peak = 487.965 ; gain = 37.465
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'MPC_PWM_TOP' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v:23]
INFO: [Synth 8-638] synthesizing module 'ug480' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/ug480.v:37]
	Parameter init_read bound to: 8'b00000000 
	Parameter read_waitdrdy bound to: 8'b00000001 
	Parameter write_waitdrdy bound to: 8'b00000011 
	Parameter read_reg00 bound to: 8'b00000100 
	Parameter reg00_waitdrdy bound to: 8'b00000101 
	Parameter read_reg01 bound to: 8'b00000110 
	Parameter reg01_waitdrdy bound to: 8'b00000111 
	Parameter read_reg02 bound to: 8'b00001000 
	Parameter reg02_waitdrdy bound to: 8'b00001001 
	Parameter read_reg06 bound to: 8'b00001010 
	Parameter reg06_waitdrdy bound to: 8'b00001011 
	Parameter read_reg10 bound to: 8'b00001100 
	Parameter reg10_waitdrdy bound to: 8'b00001101 
	Parameter read_reg11 bound to: 8'b00001110 
	Parameter reg11_waitdrdy bound to: 8'b00001111 
	Parameter read_reg12 bound to: 8'b00010000 
	Parameter reg12_waitdrdy bound to: 8'b00010001 
	Parameter read_reg13 bound to: 8'b00010010 
	Parameter reg13_waitdrdy bound to: 8'b00010011 
INFO: [Synth 8-638] synthesizing module 'BUFG' [D:/Xilinx_vivado/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [D:/Xilinx_vivado/Vivado/2014.4/scripts/rt/data/unisim_comp.v:606]
INFO: [Synth 8-638] synthesizing module 'XADC' [D:/Xilinx_vivado/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35484]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: ZYNQ - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter INIT_40 bound to: 16'b1001000000000000 
	Parameter INIT_41 bound to: 16'b0010111011110000 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100011100000001 
	Parameter INIT_49 bound to: 16'b0000000000001111 
	Parameter INIT_4A bound to: 16'b0000000000000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101100110011001 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1101110111011101 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101000100010001 
	Parameter INIT_56 bound to: 16'b1001000111101011 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0000000000000000 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
INFO: [Synth 8-256] done synthesizing module 'XADC' (2#1) [D:/Xilinx_vivado/Vivado/2014.4/scripts/rt/data/unisim_comp.v:35484]
INFO: [Synth 8-256] done synthesizing module 'ug480' (3#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/ug480.v:37]
INFO: [Synth 8-638] synthesizing module 'Compult' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:12]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 24'b000000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 24'b000000000000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 24'b000000000000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 24'b000000000000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 24'b000000000000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 24'b000000000000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 24'b000000000000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 24'b000000000000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 24'b000000000000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 24'b000000000000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 24'b000000000000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 24'b000000000000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 24'b000000000001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 24'b000000000010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 24'b000000000100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 24'b000000001000000000000000 
	Parameter ap_ST_st17_fsm_16 bound to: 24'b000000010000000000000000 
	Parameter ap_ST_st18_fsm_17 bound to: 24'b000000100000000000000000 
	Parameter ap_ST_st19_fsm_18 bound to: 24'b000001000000000000000000 
	Parameter ap_ST_st20_fsm_19 bound to: 24'b000010000000000000000000 
	Parameter ap_ST_st21_fsm_20 bound to: 24'b000100000000000000000000 
	Parameter ap_ST_st22_fsm_21 bound to: 24'b001000000000000000000000 
	Parameter ap_ST_st23_fsm_22 bound to: 24'b010000000000000000000000 
	Parameter ap_ST_st24_fsm_23 bound to: 24'b100000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv36_73333 bound to: 36'b000000000000000001110011001100110011 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv18_0 bound to: 18'b000000000000000000 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv16_FFFF bound to: 16'b1111111111111111 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv41_1F4 bound to: 41'b00000000000000000000000000000000111110100 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv7_7F bound to: 7'b1111111 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv32_7FFFFFFF bound to: 2147483647 - type: integer 
	Parameter ap_const_lv32_80000000 bound to: -2147483648 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv30_1FFFFFFF bound to: 30'b011111111111111111111111111111 
	Parameter ap_const_lv30_20000000 bound to: 30'b100000000000000000000000000000 
	Parameter ap_const_lv55_1D4C000 bound to: 55'b0000000000000000000000000000001110101001100000000000000 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv36_0 bound to: 36'b000000000000000000000000000000000000 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv16_7FFF bound to: 16'b0111111111111111 
	Parameter ap_const_lv16_8000 bound to: 16'b1000000000000000 
	Parameter ap_const_lv13_0 bound to: 13'b0000000000000 
	Parameter ap_const_lv13_1FFF bound to: 13'b1111111111111 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:119]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 33'b000000000000000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 33'b000000000000000000000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 33'b000000000000000000000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 33'b000000000000000000000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 33'b000000000000000000000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 33'b000000000000000000000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 33'b000000000000000000000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 33'b000000000000000000000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 33'b000000000000000000000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 33'b000000000000000000000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 33'b000000000000000000000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 33'b000000000000000000000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 33'b000000000000000000001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 33'b000000000000000000010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 33'b000000000000000000100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 33'b000000000000000001000000000000000 
	Parameter ap_ST_st17_fsm_16 bound to: 33'b000000000000000010000000000000000 
	Parameter ap_ST_st18_fsm_17 bound to: 33'b000000000000000100000000000000000 
	Parameter ap_ST_st19_fsm_18 bound to: 33'b000000000000001000000000000000000 
	Parameter ap_ST_st20_fsm_19 bound to: 33'b000000000000010000000000000000000 
	Parameter ap_ST_st21_fsm_20 bound to: 33'b000000000000100000000000000000000 
	Parameter ap_ST_st22_fsm_21 bound to: 33'b000000000001000000000000000000000 
	Parameter ap_ST_st23_fsm_22 bound to: 33'b000000000010000000000000000000000 
	Parameter ap_ST_st24_fsm_23 bound to: 33'b000000000100000000000000000000000 
	Parameter ap_ST_st25_fsm_24 bound to: 33'b000000001000000000000000000000000 
	Parameter ap_ST_st26_fsm_25 bound to: 33'b000000010000000000000000000000000 
	Parameter ap_ST_st27_fsm_26 bound to: 33'b000000100000000000000000000000000 
	Parameter ap_ST_st28_fsm_27 bound to: 33'b000001000000000000000000000000000 
	Parameter ap_ST_st29_fsm_28 bound to: 33'b000010000000000000000000000000000 
	Parameter ap_ST_st30_fsm_29 bound to: 33'b000100000000000000000000000000000 
	Parameter ap_ST_st31_fsm_30 bound to: 33'b001000000000000000000000000000000 
	Parameter ap_ST_st32_fsm_31 bound to: 33'b010000000000000000000000000000000 
	Parameter ap_ST_st33_fsm_32 bound to: 33'b100000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv36_0 bound to: 36'b000000000000000000000000000000000000 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv31_79999A00 bound to: 31'b1111001100110011001101000000000 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv10_0 bound to: 10'b0000000000 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv36_7FFFFFFFF bound to: 36'b011111111111111111111111111111111111 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv9_0 bound to: 9'b000000000 
	Parameter ap_const_lv9_1FF bound to: 9'b111111111 
	Parameter ap_const_lv22_0 bound to: 22'b0000000000000000000000 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv21_0 bound to: 21'b000000000000000000000 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv6_3F bound to: 6'b111111 
	Parameter ap_const_lv7_7F bound to: 7'b1111111 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv36_800000000 bound to: 36'b100000000000000000000000000000000000 
	Parameter ap_const_lv28_7FFFFFF bound to: 28'b0111111111111111111111111111 
	Parameter ap_const_lv28_8000000 bound to: 28'b1000000000000000000000000000 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:142]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Sx_0' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:43]
	Parameter DataWidth bound to: 29 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Sx_0_rom' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:9]
	Parameter DWIDTH bound to: 29 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:21]
INFO: [Synth 8-3876] $readmem data file './Compult_mpc_pso_Sx_0_rom.dat' is read successfully [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:24]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Sx_0_rom' (4#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Sx_0' (5#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_0.v:43]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Sx_1' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:43]
	Parameter DataWidth bound to: 22 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Sx_1_rom' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:9]
	Parameter DWIDTH bound to: 22 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:21]
INFO: [Synth 8-3876] $readmem data file './Compult_mpc_pso_Sx_1_rom.dat' is read successfully [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:24]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Sx_1_rom' (6#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Sx_1' (7#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Sx_1.v:43]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_g_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v:43]
	Parameter DataWidth bound to: 29 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_g_V_rom' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v:9]
	Parameter DWIDTH bound to: 29 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-3876] $readmem data file './Compult_mpc_pso_g_V_rom.dat' is read successfully [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v:24]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_g_V_rom' (8#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_g_V' (9#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_g_V.v:43]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_SxDx_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v:46]
	Parameter DataWidth bound to: 26 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_SxDx_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v:9]
	Parameter DWIDTH bound to: 26 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_SxDx_V_ram' (10#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_SxDx_V' (11#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_SxDx_V.v:46]
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Ep_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v:46]
	Parameter DataWidth bound to: 36 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mpc_pso_Ep_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v:9]
	Parameter DWIDTH bound to: 36 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Ep_V_ram' (12#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso_Ep_V' (13#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso_Ep_V.v:46]
INFO: [Synth 8-638] synthesizing module 'Compult_pso' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 62'b00000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 62'b00000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 62'b00000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 62'b00000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 62'b00000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 62'b00000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 62'b00000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 62'b00000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 62'b00000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 62'b00000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 62'b00000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 62'b00000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 62'b00000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 62'b00000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 62'b00000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 62'b00000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_st17_fsm_16 bound to: 62'b00000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_st18_fsm_17 bound to: 62'b00000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_st19_fsm_18 bound to: 62'b00000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_st20_fsm_19 bound to: 62'b00000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_st21_fsm_20 bound to: 62'b00000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_st22_fsm_21 bound to: 62'b00000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_st23_fsm_22 bound to: 62'b00000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_st24_fsm_23 bound to: 62'b00000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_st25_fsm_24 bound to: 62'b00000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_st26_fsm_25 bound to: 62'b00000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_st27_fsm_26 bound to: 62'b00000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_st28_fsm_27 bound to: 62'b00000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_st29_fsm_28 bound to: 62'b00000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_st30_fsm_29 bound to: 62'b00000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_st31_fsm_30 bound to: 62'b00000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_st32_fsm_31 bound to: 62'b00000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_st33_fsm_32 bound to: 62'b00000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_st34_fsm_33 bound to: 62'b00000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_st35_fsm_34 bound to: 62'b00000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_st36_fsm_35 bound to: 62'b00000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_st37_fsm_36 bound to: 62'b00000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_st38_fsm_37 bound to: 62'b00000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_st39_fsm_38 bound to: 62'b00000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_st40_fsm_39 bound to: 62'b00000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_st41_fsm_40 bound to: 62'b00000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_st42_fsm_41 bound to: 62'b00000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_st43_fsm_42 bound to: 62'b00000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_st44_fsm_43 bound to: 62'b00000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_st45_fsm_44 bound to: 62'b00000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_st46_fsm_45 bound to: 62'b00000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_st47_fsm_46 bound to: 62'b00000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_st48_fsm_47 bound to: 62'b00000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_st49_fsm_48 bound to: 62'b00000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st50_fsm_49 bound to: 62'b00000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st51_fsm_50 bound to: 62'b00000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st52_fsm_51 bound to: 62'b00000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st53_fsm_52 bound to: 62'b00000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st54_fsm_53 bound to: 62'b00000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st55_fsm_54 bound to: 62'b00000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st56_fsm_55 bound to: 62'b00000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st57_fsm_56 bound to: 62'b00000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st58_fsm_57 bound to: 62'b00001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st59_fsm_58 bound to: 62'b00010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st60_fsm_59 bound to: 62'b00100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st61_fsm_60 bound to: 62'b01000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st62_fsm_61 bound to: 62'b10000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv32_E bound to: 14 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv5_1 bound to: 5'b00001 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv29_4000000 bound to: 29'b00100000000000000000000000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv29_1C000000 bound to: 29'b11100000000000000000000000000 
	Parameter ap_const_lv30_0 bound to: 30'b000000000000000000000000000000 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv5_14 bound to: 5'b10100 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv41_83127 bound to: 41'b00000000000000000000010000011000100100111 
	Parameter ap_const_lv21_0 bound to: 21'b000000000000000000000 
	Parameter ap_const_lv40_5FC1C bound to: 40'b0000000000000000000001011111110000011100 
	Parameter ap_const_lv17_0 bound to: 17'b00000000000000000 
	Parameter ap_const_lv32_44 bound to: 68 - type: integer 
	Parameter ap_const_lv32_40 bound to: 64 - type: integer 
	Parameter ap_const_lv34_0 bound to: 34'b0000000000000000000000000000000000 
	Parameter ap_const_lv32_41 bound to: 65 - type: integer 
	Parameter ap_const_lv32_42 bound to: 66 - type: integer 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv30_1FFFFFFF bound to: 30'b011111111111111111111111111111 
	Parameter ap_const_lv30_20000000 bound to: 30'b100000000000000000000000000000 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv29_FFFFFFF bound to: 29'b01111111111111111111111111111 
	Parameter ap_const_lv29_10000000 bound to: 29'b10000000000000000000000000000 
	Parameter ap_const_lv27_3FFFFFF bound to: 27'b011111111111111111111111111 
	Parameter ap_const_lv27_4000000 bound to: 27'b100000000000000000000000000 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:200]
INFO: [Synth 8-638] synthesizing module 'Compult_pso_ww' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:43]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_pso_ww_rom' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:21]
INFO: [Synth 8-3876] $readmem data file './Compult_pso_ww_rom.dat' is read successfully [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:24]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_ww_rom' (14#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_ww' (15#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_ww.v:43]
INFO: [Synth 8-638] synthesizing module 'Compult_pso_x_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v:58]
	Parameter DataWidth bound to: 29 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_pso_x_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v:9]
	Parameter DWIDTH bound to: 29 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v:25]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_x_V_ram' (16#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_x_V' (17#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_x_V.v:58]
INFO: [Synth 8-638] synthesizing module 'Compult_pso_y_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v:46]
	Parameter DataWidth bound to: 29 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_pso_y_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v:9]
	Parameter DWIDTH bound to: 29 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_y_V_ram' (18#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_y_V' (19#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_y_V.v:46]
INFO: [Synth 8-638] synthesizing module 'Compult_pso_v_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v:46]
	Parameter DataWidth bound to: 30 - type: integer 
	Parameter AddressRange bound to: 40 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_pso_v_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v:9]
	Parameter DWIDTH bound to: 30 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 40 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = block [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_v_V_ram' (20#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_v_V' (21#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_v_V.v:46]
INFO: [Synth 8-638] synthesizing module 'Compult_pso_p_V' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v:46]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 20 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_pso_p_V_ram' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v:9]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 20 - type: integer 
INFO: [Synth 8-4472] Detected and applied attribute ram_style = distributed [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v:22]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_p_V_ram' (22#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v:9]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso_p_V' (23#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso_p_V.v:46]
INFO: [Synth 8-638] synthesizing module 'Compult_fitness_1' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness_1.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 63'b000000000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 63'b000000000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 63'b000000000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 63'b000000000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 63'b000000000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 63'b000000000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 63'b000000000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 63'b000000000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 63'b000000000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 63'b000000000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 63'b000000000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 63'b000000000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 63'b000000000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 63'b000000000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 63'b000000000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 63'b000000000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_st17_fsm_16 bound to: 63'b000000000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_st18_fsm_17 bound to: 63'b000000000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_st19_fsm_18 bound to: 63'b000000000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_st20_fsm_19 bound to: 63'b000000000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_st21_fsm_20 bound to: 63'b000000000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_st22_fsm_21 bound to: 63'b000000000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_st23_fsm_22 bound to: 63'b000000000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_st24_fsm_23 bound to: 63'b000000000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_st25_fsm_24 bound to: 63'b000000000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_st26_fsm_25 bound to: 63'b000000000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_st27_fsm_26 bound to: 63'b000000000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_st28_fsm_27 bound to: 63'b000000000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_st29_fsm_28 bound to: 63'b000000000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_st30_fsm_29 bound to: 63'b000000000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_st31_fsm_30 bound to: 63'b000000000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_st32_fsm_31 bound to: 63'b000000000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_st33_fsm_32 bound to: 63'b000000000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_st34_fsm_33 bound to: 63'b000000000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_st35_fsm_34 bound to: 63'b000000000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_st36_fsm_35 bound to: 63'b000000000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_st37_fsm_36 bound to: 63'b000000000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_st38_fsm_37 bound to: 63'b000000000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_st39_fsm_38 bound to: 63'b000000000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_st40_fsm_39 bound to: 63'b000000000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_st41_fsm_40 bound to: 63'b000000000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_st42_fsm_41 bound to: 63'b000000000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_st43_fsm_42 bound to: 63'b000000000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_st44_fsm_43 bound to: 63'b000000000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_st45_fsm_44 bound to: 63'b000000000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_st46_fsm_45 bound to: 63'b000000000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_st47_fsm_46 bound to: 63'b000000000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_st48_fsm_47 bound to: 63'b000000000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_st49_fsm_48 bound to: 63'b000000000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st50_fsm_49 bound to: 63'b000000000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st51_fsm_50 bound to: 63'b000000000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st52_fsm_51 bound to: 63'b000000000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st53_fsm_52 bound to: 63'b000000000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st54_fsm_53 bound to: 63'b000000000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st55_fsm_54 bound to: 63'b000000001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st56_fsm_55 bound to: 63'b000000010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st57_fsm_56 bound to: 63'b000000100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st58_fsm_57 bound to: 63'b000001000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st59_fsm_58 bound to: 63'b000010000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st60_fsm_59 bound to: 63'b000100000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st61_fsm_60 bound to: 63'b001000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st62_fsm_61 bound to: 63'b010000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st63_fsm_62 bound to: 63'b100000000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv32_22 bound to: 34 - type: integer 
	Parameter ap_const_lv32_2E bound to: 46 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_B bound to: 11 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_21 bound to: 33 - type: integer 
	Parameter ap_const_lv32_23 bound to: 35 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_2F bound to: 47 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv32_3D bound to: 61 - type: integer 
	Parameter ap_const_lv29_0 bound to: 29'b00000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv6_1 bound to: 6'b000001 
	Parameter ap_const_lv26_0 bound to: 26'b00000000000000000000000000 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv30_0 bound to: 30'b000000000000000000000000000000 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv29_1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_const_lv29_FFFFFFF bound to: 29'b01111111111111111111111111111 
	Parameter ap_const_lv29_10000000 bound to: 29'b10000000000000000000000000000 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv23_3FFFFF bound to: 23'b01111111111111111111111 
	Parameter ap_const_lv23_400000 bound to: 23'b10000000000000000000000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv27_3FFFFFF bound to: 27'b011111111111111111111111111 
	Parameter ap_const_lv27_4000000 bound to: 27'b100000000000000000000000000 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv22_0 bound to: 22'b0000000000000000000000 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv75_349F7 bound to: 75'b000000000000000000000000000000000000000000000000000000000110100100111110111 
	Parameter ap_const_lv75_39E5B bound to: 75'b000000000000000000000000000000000000000000000000000000000111001111001011011 
	Parameter ap_const_lv28_0 bound to: 28'b0000000000000000000000000000 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv49_0 bound to: 49'b0000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_51 bound to: 81 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv48_0 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_7FFFFFFF bound to: 2147483647 - type: integer 
	Parameter ap_const_lv32_80000000 bound to: -2147483648 - type: integer 
	Parameter ap_const_lv75_385DE bound to: 75'b000000000000000000000000000000000000000000000000000000000111000010111011110 
	Parameter ap_const_lv44_4E20 bound to: 44'b00000000000000000000000000000100111000100000 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv25_0 bound to: 25'b0000000000000000000000000 
	Parameter ap_const_lv24_0 bound to: 24'b000000000000000000000000 
	Parameter ap_const_lv31_3FFFFFFF bound to: 31'b0111111111111111111111111111111 
	Parameter ap_const_lv31_40000000 bound to: 31'b1000000000000000000000000000000 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv32_3E bound to: 62 - type: integer 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness_1.v:228]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_27s_27s_54_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 27 - type: integer 
	Parameter din1_WIDTH bound to: 27 - type: integer 
	Parameter dout_WIDTH bound to: 54 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_27s_27s_54_6_MulnS_0' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_27s_27s_54_6_MulnS_0' (24#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_27s_27s_54_6' (25#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:41]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_19s_57s_75_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 19 - type: integer 
	Parameter din1_WIDTH bound to: 57 - type: integer 
	Parameter dout_WIDTH bound to: 75 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_19s_57s_75_6_MulnS_1' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_19s_57s_75_6_MulnS_1' (26#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_19s_57s_75_6' (27#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:41]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_29s_16ns_44_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter dout_WIDTH bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_29s_16ns_44_3_Mul3S_1' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_29s_16ns_44_3_Mul3S_1' (28#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_29s_16ns_44_3' (29#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_32s_29s_61_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 61 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_32s_29s_61_6_MulnS_2' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_32s_29s_61_6_MulnS_2' (30#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_32s_29s_61_6' (31#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:41]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_29s_29s_56_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 29 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 56 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_29s_29s_56_6_MulnS_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_29s_29s_56_6_MulnS_3' (32#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_29s_29s_56_6' (33#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:41]
INFO: [Synth 8-256] done synthesizing module 'Compult_fitness_1' (34#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness_1.v:10]
INFO: [Synth 8-638] synthesizing module 'Compult_fitness' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 59'b00000000000000000000000000000000000000000000000000000000001 
	Parameter ap_ST_st2_fsm_1 bound to: 59'b00000000000000000000000000000000000000000000000000000000010 
	Parameter ap_ST_st3_fsm_2 bound to: 59'b00000000000000000000000000000000000000000000000000000000100 
	Parameter ap_ST_st4_fsm_3 bound to: 59'b00000000000000000000000000000000000000000000000000000001000 
	Parameter ap_ST_st5_fsm_4 bound to: 59'b00000000000000000000000000000000000000000000000000000010000 
	Parameter ap_ST_st6_fsm_5 bound to: 59'b00000000000000000000000000000000000000000000000000000100000 
	Parameter ap_ST_st7_fsm_6 bound to: 59'b00000000000000000000000000000000000000000000000000001000000 
	Parameter ap_ST_st8_fsm_7 bound to: 59'b00000000000000000000000000000000000000000000000000010000000 
	Parameter ap_ST_st9_fsm_8 bound to: 59'b00000000000000000000000000000000000000000000000000100000000 
	Parameter ap_ST_st10_fsm_9 bound to: 59'b00000000000000000000000000000000000000000000000001000000000 
	Parameter ap_ST_st11_fsm_10 bound to: 59'b00000000000000000000000000000000000000000000000010000000000 
	Parameter ap_ST_st12_fsm_11 bound to: 59'b00000000000000000000000000000000000000000000000100000000000 
	Parameter ap_ST_st13_fsm_12 bound to: 59'b00000000000000000000000000000000000000000000001000000000000 
	Parameter ap_ST_st14_fsm_13 bound to: 59'b00000000000000000000000000000000000000000000010000000000000 
	Parameter ap_ST_st15_fsm_14 bound to: 59'b00000000000000000000000000000000000000000000100000000000000 
	Parameter ap_ST_st16_fsm_15 bound to: 59'b00000000000000000000000000000000000000000001000000000000000 
	Parameter ap_ST_st17_fsm_16 bound to: 59'b00000000000000000000000000000000000000000010000000000000000 
	Parameter ap_ST_st18_fsm_17 bound to: 59'b00000000000000000000000000000000000000000100000000000000000 
	Parameter ap_ST_st19_fsm_18 bound to: 59'b00000000000000000000000000000000000000001000000000000000000 
	Parameter ap_ST_st20_fsm_19 bound to: 59'b00000000000000000000000000000000000000010000000000000000000 
	Parameter ap_ST_st21_fsm_20 bound to: 59'b00000000000000000000000000000000000000100000000000000000000 
	Parameter ap_ST_st22_fsm_21 bound to: 59'b00000000000000000000000000000000000001000000000000000000000 
	Parameter ap_ST_st23_fsm_22 bound to: 59'b00000000000000000000000000000000000010000000000000000000000 
	Parameter ap_ST_st24_fsm_23 bound to: 59'b00000000000000000000000000000000000100000000000000000000000 
	Parameter ap_ST_st25_fsm_24 bound to: 59'b00000000000000000000000000000000001000000000000000000000000 
	Parameter ap_ST_st26_fsm_25 bound to: 59'b00000000000000000000000000000000010000000000000000000000000 
	Parameter ap_ST_st27_fsm_26 bound to: 59'b00000000000000000000000000000000100000000000000000000000000 
	Parameter ap_ST_st28_fsm_27 bound to: 59'b00000000000000000000000000000001000000000000000000000000000 
	Parameter ap_ST_st29_fsm_28 bound to: 59'b00000000000000000000000000000010000000000000000000000000000 
	Parameter ap_ST_st30_fsm_29 bound to: 59'b00000000000000000000000000000100000000000000000000000000000 
	Parameter ap_ST_st31_fsm_30 bound to: 59'b00000000000000000000000000001000000000000000000000000000000 
	Parameter ap_ST_st32_fsm_31 bound to: 59'b00000000000000000000000000010000000000000000000000000000000 
	Parameter ap_ST_st33_fsm_32 bound to: 59'b00000000000000000000000000100000000000000000000000000000000 
	Parameter ap_ST_st34_fsm_33 bound to: 59'b00000000000000000000000001000000000000000000000000000000000 
	Parameter ap_ST_st35_fsm_34 bound to: 59'b00000000000000000000000010000000000000000000000000000000000 
	Parameter ap_ST_st36_fsm_35 bound to: 59'b00000000000000000000000100000000000000000000000000000000000 
	Parameter ap_ST_st37_fsm_36 bound to: 59'b00000000000000000000001000000000000000000000000000000000000 
	Parameter ap_ST_st38_fsm_37 bound to: 59'b00000000000000000000010000000000000000000000000000000000000 
	Parameter ap_ST_st39_fsm_38 bound to: 59'b00000000000000000000100000000000000000000000000000000000000 
	Parameter ap_ST_st40_fsm_39 bound to: 59'b00000000000000000001000000000000000000000000000000000000000 
	Parameter ap_ST_st41_fsm_40 bound to: 59'b00000000000000000010000000000000000000000000000000000000000 
	Parameter ap_ST_st42_fsm_41 bound to: 59'b00000000000000000100000000000000000000000000000000000000000 
	Parameter ap_ST_st43_fsm_42 bound to: 59'b00000000000000001000000000000000000000000000000000000000000 
	Parameter ap_ST_st44_fsm_43 bound to: 59'b00000000000000010000000000000000000000000000000000000000000 
	Parameter ap_ST_st45_fsm_44 bound to: 59'b00000000000000100000000000000000000000000000000000000000000 
	Parameter ap_ST_st46_fsm_45 bound to: 59'b00000000000001000000000000000000000000000000000000000000000 
	Parameter ap_ST_st47_fsm_46 bound to: 59'b00000000000010000000000000000000000000000000000000000000000 
	Parameter ap_ST_st48_fsm_47 bound to: 59'b00000000000100000000000000000000000000000000000000000000000 
	Parameter ap_ST_st49_fsm_48 bound to: 59'b00000000001000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st50_fsm_49 bound to: 59'b00000000010000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st51_fsm_50 bound to: 59'b00000000100000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st52_fsm_51 bound to: 59'b00000001000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st53_fsm_52 bound to: 59'b00000010000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st54_fsm_53 bound to: 59'b00000100000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st55_fsm_54 bound to: 59'b00001000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st56_fsm_55 bound to: 59'b00010000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st57_fsm_56 bound to: 59'b00100000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st58_fsm_57 bound to: 59'b01000000000000000000000000000000000000000000000000000000000 
	Parameter ap_ST_st59_fsm_58 bound to: 59'b10000000000000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv32_8 bound to: 8 - type: integer 
	Parameter ap_const_lv32_9 bound to: 9 - type: integer 
	Parameter ap_const_lv32_A bound to: 10 - type: integer 
	Parameter ap_const_lv32_F bound to: 15 - type: integer 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_11 bound to: 17 - type: integer 
	Parameter ap_const_lv32_12 bound to: 18 - type: integer 
	Parameter ap_const_lv32_13 bound to: 19 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv32_15 bound to: 21 - type: integer 
	Parameter ap_const_lv32_1A bound to: 26 - type: integer 
	Parameter ap_const_lv32_1B bound to: 27 - type: integer 
	Parameter ap_const_lv32_1C bound to: 28 - type: integer 
	Parameter ap_const_lv32_1D bound to: 29 - type: integer 
	Parameter ap_const_lv32_1E bound to: 30 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv32_20 bound to: 32 - type: integer 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_26 bound to: 38 - type: integer 
	Parameter ap_const_lv32_27 bound to: 39 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_29 bound to: 41 - type: integer 
	Parameter ap_const_lv32_2A bound to: 42 - type: integer 
	Parameter ap_const_lv32_2B bound to: 43 - type: integer 
	Parameter ap_const_lv32_30 bound to: 48 - type: integer 
	Parameter ap_const_lv32_31 bound to: 49 - type: integer 
	Parameter ap_const_lv32_32 bound to: 50 - type: integer 
	Parameter ap_const_lv32_33 bound to: 51 - type: integer 
	Parameter ap_const_lv32_34 bound to: 52 - type: integer 
	Parameter ap_const_lv32_36 bound to: 54 - type: integer 
	Parameter ap_const_lv32_37 bound to: 55 - type: integer 
	Parameter ap_const_lv32_38 bound to: 56 - type: integer 
	Parameter ap_const_lv32_39 bound to: 57 - type: integer 
	Parameter ap_const_lv29_0 bound to: 29'b00000000000000000000000000000 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv2_0 bound to: 2'b00 
	Parameter ap_const_lv31_0 bound to: 31'b0000000000000000000000000000000 
	Parameter ap_const_lv30_0 bound to: 30'b000000000000000000000000000000 
	Parameter ap_const_lv2_3 bound to: 2'b11 
	Parameter ap_const_lv29_FFFFFFF bound to: 29'b01111111111111111111111111111 
	Parameter ap_const_lv29_10000000 bound to: 29'b10000000000000000000000000000 
	Parameter ap_const_lv29_1 bound to: 29'b00000000000000000000000000001 
	Parameter ap_const_lv6_0 bound to: 6'b000000 
	Parameter ap_const_lv32_16 bound to: 22 - type: integer 
	Parameter ap_const_lv23_3FFFFF bound to: 23'b01111111111111111111111 
	Parameter ap_const_lv23_400000 bound to: 23'b10000000000000000000000 
	Parameter ap_const_lv3_4 bound to: 3'b100 
	Parameter ap_const_lv3_1 bound to: 3'b001 
	Parameter ap_const_lv2_1 bound to: 2'b01 
	Parameter ap_const_lv2_2 bound to: 2'b10 
	Parameter ap_const_lv23_0 bound to: 23'b00000000000000000000000 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv27_3FFFFFF bound to: 27'b011111111111111111111111111 
	Parameter ap_const_lv27_4000000 bound to: 27'b100000000000000000000000000 
	Parameter ap_const_lv27_0 bound to: 27'b000000000000000000000000000 
	Parameter ap_const_lv32_17 bound to: 23 - type: integer 
	Parameter ap_const_lv22_0 bound to: 22'b0000000000000000000000 
	Parameter ap_const_lv32_35 bound to: 53 - type: integer 
	Parameter ap_const_lv3_7 bound to: 3'b111 
	Parameter ap_const_lv75_349F7 bound to: 75'b000000000000000000000000000000000000000000000000000000000110100100111110111 
	Parameter ap_const_lv75_39E5B bound to: 75'b000000000000000000000000000000000000000000000000000000000111001111001011011 
	Parameter ap_const_lv28_0 bound to: 28'b0000000000000000000000000000 
	Parameter ap_const_lv49_0 bound to: 49'b0000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_51 bound to: 81 - type: integer 
	Parameter ap_const_lv32_50 bound to: 80 - type: integer 
	Parameter ap_const_lv48_0 bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter ap_const_lv32_7FFFFFFF bound to: 2147483647 - type: integer 
	Parameter ap_const_lv32_80000000 bound to: -2147483648 - type: integer 
	Parameter ap_const_lv75_385DE bound to: 75'b000000000000000000000000000000000000000000000000000000000111000010111011110 
	Parameter ap_const_lv44_4E20 bound to: 44'b00000000000000000000000000000100111000100000 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv26_0 bound to: 26'b00000000000000000000000000 
	Parameter ap_const_lv32_3C bound to: 60 - type: integer 
	Parameter ap_const_lv25_0 bound to: 25'b0000000000000000000000000 
	Parameter ap_const_lv32_3A bound to: 58 - type: integer 
	Parameter ap_const_lv32_3B bound to: 59 - type: integer 
	Parameter ap_const_lv24_0 bound to: 24'b000000000000000000000000 
	Parameter ap_const_lv31_3FFFFFFF bound to: 31'b0111111111111111111111111111111 
	Parameter ap_const_lv31_40000000 bound to: 31'b1000000000000000000000000000000 
	Parameter ap_const_lv11_0 bound to: 11'b00000000000 
	Parameter ap_const_lv32_2D bound to: 45 - type: integer 
	Parameter ap_const_lv32_D bound to: 13 - type: integer 
	Parameter ap_const_lv32_2C bound to: 44 - type: integer 
	Parameter ap_const_lv32_C bound to: 12 - type: integer 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness.v:206]
INFO: [Synth 8-256] done synthesizing module 'Compult_fitness' (35#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness.v:10]
INFO: [Synth 8-638] synthesizing module 'Compult_randac' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:10]
	Parameter ap_const_logic_1 bound to: 1'b1 
	Parameter ap_const_logic_0 bound to: 1'b0 
	Parameter ap_ST_st1_fsm_0 bound to: 8'b00000001 
	Parameter ap_ST_st2_fsm_1 bound to: 8'b00000010 
	Parameter ap_ST_st3_fsm_2 bound to: 8'b00000100 
	Parameter ap_ST_st4_fsm_3 bound to: 8'b00001000 
	Parameter ap_ST_st5_fsm_4 bound to: 8'b00010000 
	Parameter ap_ST_st6_fsm_5 bound to: 8'b00100000 
	Parameter ap_ST_st7_fsm_6 bound to: 8'b01000000 
	Parameter ap_ST_st8_fsm_7 bound to: 8'b10000000 
	Parameter ap_const_lv32_0 bound to: 0 - type: integer 
	Parameter ap_const_lv1_1 bound to: 1'b1 
	Parameter ap_const_lv32_2 bound to: 2 - type: integer 
	Parameter ap_const_lv32_3 bound to: 3 - type: integer 
	Parameter ap_const_lv32_4 bound to: 4 - type: integer 
	Parameter ap_const_lv32_5 bound to: 5 - type: integer 
	Parameter ap_const_lv32_6 bound to: 6 - type: integer 
	Parameter ap_const_lv32_7 bound to: 7 - type: integer 
	Parameter ap_const_lv38_2D bound to: 38'b00000000000000000000000000000000101101 
	Parameter ap_const_lv32_25 bound to: 37 - type: integer 
	Parameter ap_const_lv32_24 bound to: 36 - type: integer 
	Parameter ap_const_lv5_0 bound to: 5'b00000 
	Parameter ap_const_lv32_1 bound to: 1 - type: integer 
	Parameter ap_const_lv32_1F bound to: 31 - type: integer 
	Parameter ap_const_lv12_0 bound to: 12'b000000000000 
	Parameter ap_const_lv20_0 bound to: 20'b00000000000000000000 
	Parameter ap_const_lv32_18 bound to: 24 - type: integer 
	Parameter ap_const_lv32_19 bound to: 25 - type: integer 
	Parameter ap_const_lv7_0 bound to: 7'b0000000 
	Parameter ap_const_lv7_7F bound to: 7'b1111111 
	Parameter ap_const_lv16_0 bound to: 16'b0000000000000000 
	Parameter ap_const_lv41_FFFFFFFFFF bound to: 41'b01111111111111111111111111111111111111111 
	Parameter ap_const_lv41_10000000000 bound to: 41'b10000000000000000000000000000000000000000 
	Parameter ap_const_lv32_10 bound to: 16 - type: integer 
	Parameter ap_const_lv32_28 bound to: 40 - type: integer 
	Parameter ap_const_lv32_14 bound to: 20 - type: integer 
	Parameter ap_const_lv4_0 bound to: 4'b0000 
	Parameter ap_const_lv4_F bound to: 4'b1111 
	Parameter ap_const_lv25_1 bound to: 25'b0000000000000000000000001 
	Parameter ap_const_lv3_0 bound to: 3'b000 
	Parameter ap_const_lv20_7FFFF bound to: 20'b01111111111111111111 
	Parameter ap_const_lv20_80000 bound to: 20'b10000000000000000000 
	Parameter ap_const_lv1_0 bound to: 1'b0 
	Parameter ap_true bound to: 1'b1 
INFO: [Synth 8-4472] Detected and applied attribute fsm_encoding = none [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:76]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_31s_7ns_38_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 38 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_31s_7ns_38_3_Mul3S_0' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_31s_7ns_38_3_Mul3S_0' (36#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_31s_7ns_38_3' (37#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'Compult_randac' (38#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:10]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_20s_21ns_41_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 21 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_20s_21ns_41_3_Mul3S_2' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_20s_21ns_41_3_Mul3S_2' (39#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_20s_21ns_41_3' (40#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_20s_20ns_40_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 20 - type: integer 
	Parameter din1_WIDTH bound to: 20 - type: integer 
	Parameter dout_WIDTH bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_20s_20ns_40_3_Mul3S_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_20s_20ns_40_3_Mul3S_3' (41#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_20s_20ns_40_3' (42#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_40s_30s_68_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 40 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 68 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_40s_30s_68_6_MulnS_4' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_40s_30s_68_6_MulnS_4' (43#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_40s_30s_68_6' (44#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:41]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_30s_18ns_48_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_30s_18ns_48_3_Mul3S_4' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_30s_18ns_48_3_Mul3S_4' (45#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_30s_18ns_48_3' (46#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:35]
INFO: [Synth 8-256] done synthesizing module 'Compult_pso' (47#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:10]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_32s_29ns_61_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 61 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_32s_29ns_61_6_MulnS_5' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_32s_29ns_61_6_MulnS_5' (48#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_32s_29ns_61_6' (49#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:41]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_22ns_30s_52_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_22ns_30s_52_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 22 - type: integer 
	Parameter din1_WIDTH bound to: 30 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_22ns_30s_52_3_Mul3S_5' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_22ns_30s_52_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_22ns_30s_52_3_Mul3S_5' (50#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_22ns_30s_52_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_22ns_30s_52_3' (51#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_22ns_30s_52_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_36s_29ns_65_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_36s_29ns_65_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 36 - type: integer 
	Parameter din1_WIDTH bound to: 29 - type: integer 
	Parameter dout_WIDTH bound to: 65 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_36s_29ns_65_6_MulnS_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_36s_29ns_65_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_36s_29ns_65_6_MulnS_6' (52#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_36s_29ns_65_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_36s_29ns_65_6' (53#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_36s_29ns_65_6.v:41]
INFO: [Synth 8-256] done synthesizing module 'Compult_mpc_pso' (54#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:10]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_31s_10ns_41_3' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_10ns_41_3.v:35]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 3 - type: integer 
	Parameter din0_WIDTH bound to: 31 - type: integer 
	Parameter din1_WIDTH bound to: 10 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_31s_10ns_41_3_Mul3S_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_10ns_41_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_31s_10ns_41_3_Mul3S_6' (55#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_10ns_41_3.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_31s_10ns_41_3' (56#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_10ns_41_3.v:35]
INFO: [Synth 8-638] synthesizing module 'Compult_mul_30s_26ns_55_6' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_26ns_55_6.v:41]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 30 - type: integer 
	Parameter din1_WIDTH bound to: 26 - type: integer 
	Parameter dout_WIDTH bound to: 55 - type: integer 
INFO: [Synth 8-638] synthesizing module 'Compult_mul_30s_26ns_55_6_MulnS_7' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_26ns_55_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_30s_26ns_55_6_MulnS_7' (57#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_26ns_55_6.v:11]
INFO: [Synth 8-256] done synthesizing module 'Compult_mul_30s_26ns_55_6' (58#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_26ns_55_6.v:41]
INFO: [Synth 8-256] done synthesizing module 'Compult' (59#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:12]
WARNING: [Synth 8-689] width (16) of port connection 'ap_return' does not match port width (30) of module 'Compult' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v:89]
INFO: [Synth 8-638] synthesizing module 'pwm_task_logic' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/pwm_task_logic.v:8]
INFO: [Synth 8-256] done synthesizing module 'pwm_task_logic' (60#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/ETC_MPC/pwm_task_logic.v:8]
WARNING: [Synth 8-689] width (16) of port connection 'duty_cycle' does not match port width (14) of module 'pwm_task_logic' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v:107]
INFO: [Synth 8-256] done synthesizing module 'MPC_PWM_TOP' (61#1) [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/new/MPC_PWM_TOP.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:18 . Memory (MB): peak = 487.965 ; gain = 37.465
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 487.965 ; gain = 37.465
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from D:/Xilinx_vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from D:/Xilinx_vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from D:/Xilinx_vivado/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/Xilinx_vivado/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/Xilinx_vivado/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from D:/Xilinx_vivado/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/constrs_1/new/MPC.xdc]
Finished Parsing XDC File [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/constrs_1/new/MPC.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.261 . Memory (MB): peak = 727.289 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:34 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'ug480'
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5) 
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
Attribute ram_style/rom_style = distributed specified for ROM  "ram". This will be implemented in logic.
INFO: [Synth 8-3537] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the inputs of the operator [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_fitness_1.v:2243]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond2_fu_1864_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "exitcond5_fu_2549_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond5_1_fu_2802_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond_fu_3055_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_2_fu_3264_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range1_all_zeros_2_fu_3270_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_2_fu_3248_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_3_fu_1389_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_7_fu_1337_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_7_fu_1342_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_8_fu_1394_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_4_fu_2401_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range1_all_zeros_3_fu_2407_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_3_fu_2385_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_s_fu_1493_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_fu_1419_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_s_fu_1498_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_fu_1424_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_1892_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_1880_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp4_fu_1905_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond2_fu_1791_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "exitcond5_fu_2472_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond5_1_fu_2717_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond_fu_2962_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_2_fu_3167_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range1_all_zeros_2_fu_3173_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_2_fu_3151_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_4_fu_2328_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range1_all_zeros_1_fu_2334_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_fu_2312_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_s_fu_1347_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_6_fu_1421_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_3_fu_1495_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_fu_1273_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_s_fu_1352_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_5_fu_1426_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_6_fu_1500_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_fu_1278_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_1819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_1807_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp4_fu_1832_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_10_reg_512_reg[31:0]' into 'tmp_4_reg_517_reg[31:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:270]
INFO: [Synth 8-4471] merging register 'tmp_16_reg_533_reg[19:0]' into 'tmp_13_reg_528_reg[19:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:283]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "tmp_3_fu_337_p2" won't be mapped to RAM because it is too sparse.
ROM "tmp_2_fu_127_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'x_V_addr_4_reg_2251_reg[5:0]' into 'v_V_addr_1_reg_2241_reg[5:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:1669]
INFO: [Synth 8-4471] merging register 'i_op_assign_8_cast_reg_2187_reg[31:5]' into 'i_op_assign_2_cast_reg_2028_reg[31:5]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:3510]
INFO: [Synth 8-4471] merging register 'p_addr1_cast_reg_2513_reg[31:7]' into 'p_addr8_cast_reg_2066_reg[31:7]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:3513]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr1_cast_reg_2513_reg' and it is trimmed from '7' to '6' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:1470]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr8_cast_reg_2066_reg' and it is trimmed from '7' to '6' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:1516]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr5_reg_1993_reg' and it is trimmed from '7' to '6' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_pso.v:1496]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond_fu_1733_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond1_fu_641_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond4_fu_669_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond2_fu_767_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond6_fu_795_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond3_fu_822_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond5_fu_872_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond8_fu_910_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond7_fu_971_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond9_fu_991_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond13_fu_1046_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond12_fu_1607_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond11_fu_1651_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond10_fu_1683_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_fu_1243_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "Range1_all_zeros_fu_1249_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5) 
ROM "Range2_all_ones_fu_1227_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'tmp_12_cast_cast_reg_1195_reg[39:28]' into 'tmp_7_cast_reg_1190_reg[39:28]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:1743]
INFO: [Synth 8-4471] merging register 'i_1_cast8_reg_1260_reg[31:5]' into 'i_cast9_reg_1171_reg[31:5]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:1815]
WARNING: [Synth 8-3936] Found unconnected internal register 'p_addr_reg_1337_reg' and it is trimmed from '5' to '4' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:814]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "exitcond6_fu_393_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond7_fu_510_p2" won't be mapped to RAM because it is too sparse.
ROM "exitcond8_fu_656_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond_fu_707_p2" won't be mapped to RAM because it is too sparse.
ROM "Range1_all_ones_1_fu_932_p2" won't be mapped to RAM because it is too sparse.
ROM "Range1_all_zeros_fu_938_p2" won't be mapped to RAM because it is too sparse.
ROM "Range2_all_ones_fu_916_p2" won't be mapped to RAM because it is too sparse.
INFO: [Synth 8-4471] merging register 'p_Val2_11_reg_1191_reg[27:12]' into 'x1_1_V_reg[27:12]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:568]
INFO: [Synth 8-4471] merging register 'tmp_7_reg_1361_reg[29:0]' into 'u_V_reg[29:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:708]
INFO: [Synth 8-4471] merging register 'p_Val2_11_reg_1191_reg[11:0]' into 'x1_1_V_reg[11:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:1191]
INFO: [Synth 8-4471] merging register 'p_Val2_12_reg_1196_reg[11:0]' into 'x1_1_V_reg[11:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:1269]
INFO: [Synth 8-4471] merging register 'dx1_V_reg_1320_reg[13:0]' into 'tmp_16_reg_1201_reg[13:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:1187]
INFO: [Synth 8-4471] merging register 'this_assign_s_reg_1336_reg[11:0]' into 'x1_1_V_reg[11:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult.v:1189]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
ROM "Range1_all_ones_3_fu_426_p2" won't be mapped to RAM because it is too sparse.
ROM "Range1_all_ones_fu_914_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_fu_919_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "pwm_out" won't be mapped to RAM because it is too sparse.
ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'ug480'
INFO: [Synth 8-3969] The signal q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     82 Bit       Adders := 4     
	   2 Input     69 Bit       Adders := 1     
	   2 Input     68 Bit       Adders := 1     
	   2 Input     65 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 3     
	   2 Input     57 Bit       Adders := 2     
	   2 Input     55 Bit       Adders := 2     
	   2 Input     46 Bit       Adders := 2     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 2     
	   2 Input     35 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 11    
	   3 Input     32 Bit       Adders := 8     
	   2 Input     31 Bit       Adders := 5     
	   2 Input     30 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 3     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 2     
	   2 Input     23 Bit       Adders := 8     
	   2 Input     19 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
	   3 Input     14 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 8     
	   2 Input      3 Bit       Adders := 2     
	   2 Input      2 Bit       Adders := 16    
+---XORs : 
	   2 Input      1 Bit         XORs := 182   
	   3 Input      1 Bit         XORs := 5     
+---Registers : 
	               75 Bit    Registers := 4     
	               68 Bit    Registers := 3     
	               65 Bit    Registers := 1     
	               63 Bit    Registers := 1     
	               62 Bit    Registers := 1     
	               61 Bit    Registers := 4     
	               59 Bit    Registers := 1     
	               57 Bit    Registers := 4     
	               56 Bit    Registers := 2     
	               54 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               48 Bit    Registers := 82    
	               44 Bit    Registers := 2     
	               42 Bit    Registers := 2     
	               40 Bit    Registers := 3     
	               36 Bit    Registers := 7     
	               33 Bit    Registers := 1     
	               32 Bit    Registers := 33    
	               31 Bit    Registers := 11    
	               30 Bit    Registers := 14    
	               29 Bit    Registers := 42    
	               28 Bit    Registers := 9     
	               27 Bit    Registers := 26    
	               26 Bit    Registers := 2     
	               25 Bit    Registers := 4     
	               24 Bit    Registers := 4     
	               23 Bit    Registers := 26    
	               22 Bit    Registers := 4     
	               21 Bit    Registers := 2     
	               20 Bit    Registers := 3     
	               19 Bit    Registers := 4     
	               18 Bit    Registers := 37    
	               17 Bit    Registers := 5     
	               16 Bit    Registers := 17    
	               15 Bit    Registers := 6     
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 11    
	               12 Bit    Registers := 14    
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 7     
	                8 Bit    Registers := 3     
	                7 Bit    Registers := 3     
	                6 Bit    Registers := 11    
	                5 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 8     
	                2 Bit    Registers := 50    
	                1 Bit    Registers := 373   
+---RAMs : 
	               1K Bit         RAMs := 3     
+---ROMs : 
	                              ROMs := 1     
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     36 Bit        Muxes := 6     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 37    
	   2 Input     30 Bit        Muxes := 10    
	   2 Input     29 Bit        Muxes := 44    
	   2 Input     28 Bit        Muxes := 6     
	   2 Input     27 Bit        Muxes := 70    
	   2 Input     26 Bit        Muxes := 2     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     23 Bit        Muxes := 6     
	   2 Input     22 Bit        Muxes := 2     
	   2 Input     21 Bit        Muxes := 2     
	   2 Input     20 Bit        Muxes := 3     
	   2 Input     19 Bit        Muxes := 2     
	   2 Input     18 Bit        Muxes := 4     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 2     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   9 Input      8 Bit        Muxes := 1     
	  19 Input      7 Bit        Muxes := 1     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 11    
	   4 Input      6 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 9     
	  19 Input      2 Bit        Muxes := 2     
	   3 Input      2 Bit        Muxes := 1     
	  19 Input      1 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 150   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module MPC_PWM_TOP 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module ug480 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 9     
	                7 Bit    Registers := 1     
	                2 Bit    Registers := 2     
+---Muxes : 
	  19 Input      7 Bit        Muxes := 1     
	  29 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	  19 Input      2 Bit        Muxes := 2     
	  19 Input      1 Bit        Muxes := 13    
Module Compult_mpc_pso_Sx_0_rom 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
Module Compult_mpc_pso_Sx_0 
Detailed RTL Component Info : 
Module Compult_mpc_pso_Sx_1_rom 
Detailed RTL Component Info : 
+---Registers : 
	               22 Bit    Registers := 1     
Module Compult_mpc_pso_Sx_1 
Detailed RTL Component Info : 
Module Compult_mpc_pso_g_V_rom 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module Compult_mpc_pso_g_V 
Detailed RTL Component Info : 
Module Compult_mpc_pso_SxDx_V_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     26 Bit        Muxes := 1     
Module Compult_mpc_pso_SxDx_V 
Detailed RTL Component Info : 
Module Compult_mpc_pso_Ep_V_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     36 Bit        Muxes := 1     
Module Compult_mpc_pso_Ep_V 
Detailed RTL Component Info : 
Module Compult_pso_ww_rom 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Compult_pso_ww 
Detailed RTL Component Info : 
Module Compult_pso_x_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Compult_pso_x_V 
Detailed RTL Component Info : 
Module Compult_pso_y_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               29 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Compult_pso_y_V 
Detailed RTL Component Info : 
Module Compult_pso_v_V_ram 
Detailed RTL Component Info : 
+---Registers : 
	               30 Bit    Registers := 1     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module Compult_pso_v_V 
Detailed RTL Component Info : 
Module Compult_pso_p_V_ram 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Compult_pso_p_V 
Detailed RTL Component Info : 
Module Compult_mul_27s_27s_54_6_MulnS_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               27 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 3     
Module Compult_mul_27s_27s_54_6 
Detailed RTL Component Info : 
Module Compult_mul_19s_57s_75_6_MulnS_1 
Detailed RTL Component Info : 
+---Registers : 
	               57 Bit    Registers := 1     
	               48 Bit    Registers := 6     
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	                2 Bit    Registers := 1     
Module Compult_mul_19s_57s_75_6 
Detailed RTL Component Info : 
Module Compult_mul_29s_16ns_44_3_Mul3S_1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	               12 Bit    Registers := 1     
Module Compult_mul_29s_16ns_44_3 
Detailed RTL Component Info : 
Module Compult_mul_32s_29s_61_6_MulnS_2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               12 Bit    Registers := 1     
Module Compult_mul_32s_29s_61_6 
Detailed RTL Component Info : 
Module Compult_mul_29s_29s_56_6_MulnS_3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               29 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               12 Bit    Registers := 3     
Module Compult_mul_29s_29s_56_6 
Detailed RTL Component Info : 
Module Compult_fitness_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     82 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 1     
	   2 Input     57 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   2 Input     46 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input      6 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               75 Bit    Registers := 2     
	               63 Bit    Registers := 1     
	               61 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 4     
	               29 Bit    Registers := 8     
	               28 Bit    Registers := 3     
	               27 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 13    
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 129   
+---Muxes : 
	   2 Input     58 Bit        Muxes := 1     
	   2 Input     46 Bit        Muxes := 1     
	   2 Input     34 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 16    
	   2 Input     29 Bit        Muxes := 11    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 33    
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 44    
Module Compult_fitness 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     82 Bit       Adders := 2     
	   2 Input     61 Bit       Adders := 1     
	   2 Input     57 Bit       Adders := 1     
	   2 Input     55 Bit       Adders := 1     
	   2 Input     46 Bit       Adders := 1     
	   2 Input     35 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 4     
	   2 Input     31 Bit       Adders := 1     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     23 Bit       Adders := 4     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 66    
	   3 Input      1 Bit         XORs := 2     
+---Registers : 
	               75 Bit    Registers := 2     
	               61 Bit    Registers := 1     
	               59 Bit    Registers := 1     
	               56 Bit    Registers := 1     
	               54 Bit    Registers := 1     
	               48 Bit    Registers := 2     
	               44 Bit    Registers := 1     
	               32 Bit    Registers := 12    
	               31 Bit    Registers := 4     
	               29 Bit    Registers := 7     
	               28 Bit    Registers := 2     
	               27 Bit    Registers := 9     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 13    
	               22 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 11    
	                1 Bit    Registers := 121   
+---Muxes : 
	   2 Input     54 Bit        Muxes := 1     
	   2 Input     43 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 17    
	   2 Input     29 Bit        Muxes := 19    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 33    
	   2 Input     23 Bit        Muxes := 3     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 45    
Module Compult_mul_31s_7ns_38_3_Mul3S_0 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	                8 Bit    Registers := 2     
Module Compult_mul_31s_7ns_38_3 
Detailed RTL Component Info : 
Module Compult_randac 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input     25 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 6     
+---Registers : 
	               32 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               25 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               17 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     41 Bit        Muxes := 3     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     20 Bit        Muxes := 3     
	   9 Input      8 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module Compult_mul_20s_21ns_41_3_Mul3S_2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module Compult_mul_20s_21ns_41_3 
Detailed RTL Component Info : 
Module Compult_mul_20s_20ns_40_3_Mul3S_3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	                3 Bit    Registers := 1     
Module Compult_mul_20s_20ns_40_3 
Detailed RTL Component Info : 
Module Compult_mul_40s_30s_68_6_MulnS_4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               40 Bit    Registers := 1     
	               30 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 2     
Module Compult_mul_40s_30s_68_6 
Detailed RTL Component Info : 
Module Compult_mul_30s_18ns_48_3_Mul3S_4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
Module Compult_mul_30s_18ns_48_3 
Detailed RTL Component Info : 
Module Compult_pso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     69 Bit       Adders := 1     
	   2 Input     68 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     30 Bit       Adders := 1     
	   3 Input     30 Bit       Adders := 2     
	   2 Input     29 Bit       Adders := 1     
	   2 Input     27 Bit       Adders := 1     
	   2 Input     19 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 5     
	   2 Input      5 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 9     
+---XORs : 
	   2 Input      1 Bit         XORs := 19    
+---Registers : 
	               68 Bit    Registers := 3     
	               62 Bit    Registers := 1     
	               48 Bit    Registers := 1     
	               42 Bit    Registers := 2     
	               32 Bit    Registers := 2     
	               30 Bit    Registers := 6     
	               29 Bit    Registers := 11    
	               27 Bit    Registers := 3     
	               21 Bit    Registers := 1     
	               20 Bit    Registers := 2     
	               18 Bit    Registers := 2     
	                6 Bit    Registers := 5     
	                5 Bit    Registers := 12    
	                2 Bit    Registers := 18    
	                1 Bit    Registers := 45    
+---Muxes : 
	   2 Input     61 Bit        Muxes := 1     
	   2 Input     60 Bit        Muxes := 1     
	   2 Input     59 Bit        Muxes := 1     
	   2 Input     57 Bit        Muxes := 1     
	   2 Input     56 Bit        Muxes := 1     
	   2 Input     53 Bit        Muxes := 1     
	   2 Input     52 Bit        Muxes := 1     
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     30 Bit        Muxes := 4     
	   2 Input     29 Bit        Muxes := 14    
	   2 Input     28 Bit        Muxes := 1     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     26 Bit        Muxes := 1     
	   2 Input     25 Bit        Muxes := 1     
	   2 Input     22 Bit        Muxes := 1     
	   2 Input     21 Bit        Muxes := 1     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     17 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input     14 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 10    
	   4 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
Module Compult_mul_32s_29ns_61_6_MulnS_5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               32 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               15 Bit    Registers := 2     
	               13 Bit    Registers := 1     
Module Compult_mul_32s_29ns_61_6 
Detailed RTL Component Info : 
Module Compult_mul_22ns_30s_52_3_Mul3S_5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 1     
Module Compult_mul_22ns_30s_52_3 
Detailed RTL Component Info : 
Module Compult_mul_36s_29ns_65_6_MulnS_6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               36 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	               13 Bit    Registers := 2     
Module Compult_mul_36s_29ns_65_6 
Detailed RTL Component Info : 
Module Compult_mpc_pso 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     65 Bit       Adders := 1     
	   2 Input     61 Bit       Adders := 1     
	   3 Input     40 Bit       Adders := 2     
	   2 Input     36 Bit       Adders := 2     
	   2 Input     31 Bit       Adders := 2     
	   2 Input     25 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 9     
	   3 Input      1 Bit         XORs := 1     
+---Registers : 
	               65 Bit    Registers := 1     
	               61 Bit    Registers := 2     
	               52 Bit    Registers := 2     
	               40 Bit    Registers := 1     
	               36 Bit    Registers := 5     
	               33 Bit    Registers := 1     
	               31 Bit    Registers := 2     
	               29 Bit    Registers := 3     
	               28 Bit    Registers := 4     
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 1     
	               22 Bit    Registers := 1     
	               21 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                5 Bit    Registers := 8     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 29    
+---Muxes : 
	   2 Input     36 Bit        Muxes := 5     
	   2 Input     33 Bit        Muxes := 2     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     28 Bit        Muxes := 3     
	   2 Input     27 Bit        Muxes := 2     
	   2 Input     19 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
Module Compult_mul_31s_10ns_41_3_Mul3S_6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 1     
	               11 Bit    Registers := 2     
Module Compult_mul_31s_10ns_41_3 
Detailed RTL Component Info : 
Module Compult_mul_30s_26ns_55_6_MulnS_7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 4     
	               30 Bit    Registers := 1     
	               26 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               13 Bit    Registers := 2     
	               10 Bit    Registers := 1     
Module Compult_mul_30s_26ns_55_6 
Detailed RTL Component Info : 
Module Compult 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     33 Bit       Adders := 1     
	   2 Input     31 Bit       Adders := 1     
	   3 Input     29 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               36 Bit    Registers := 1     
	               32 Bit    Registers := 2     
	               31 Bit    Registers := 1     
	               30 Bit    Registers := 4     
	               24 Bit    Registers := 1     
	               18 Bit    Registers := 3     
	               17 Bit    Registers := 2     
	               16 Bit    Registers := 8     
	               14 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 36    
+---Muxes : 
	   2 Input     30 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module pwm_task_logic 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   3 Input     14 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:25 ; elapsed = 00:00:38 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
ROM "exitcond2_fu_1864_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "exitcond5_fu_2549_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond5_1_fu_2802_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "exitcond_fu_3055_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_2_fu_3264_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_2_fu_3248_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_2_fu_3270_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range1_all_ones_4_fu_2401_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "Range2_all_ones_3_fu_2385_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_3_fu_2407_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5) 
ROM "sel_tmp4_fu_1905_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_3_fu_1389_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_8_fu_1394_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_s_fu_1493_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_s_fu_1498_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_7_fu_1337_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_7_fu_1342_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp_fu_1880_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_1892_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_ones_fu_1419_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "Range1_all_zeros_fu_1424_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '20' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '20' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '22' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg' and it is trimmed from '48' to '22' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:34]
ROM "sel_tmp_fu_1880_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_1892_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: operator Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: operator Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: Generating DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: register Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: operator Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: operator Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
INFO: [Synth 8-4471] merging register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' into 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg[18:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:27]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '20' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg' and it is trimmed from '48' to '20' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_27s_27s_54_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg' and it is trimmed from '48' to '24' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_19s_57s_75_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_16ns_44_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29s_61_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '22' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg' and it is trimmed from '48' to '22' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_29s_29s_56_6.v:34]
ROM "sel_tmp_fu_1807_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
ROM "sel_tmp2_fu_1819_p2" won't be mapped to Block RAM because address size (2) smaller than threshold (5) 
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff1_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: register Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff2_reg is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: operator Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/tmp_product is absorbed into DSP Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff1_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: register Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff2_reg is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: operator Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/tmp_product is absorbed into DSP Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: operator Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: operator Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product.
DSP Report: Generating DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: register Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: operator Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: operator Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product is absorbed into DSP Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: register Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: operator Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/tmp_product is absorbed into DSP Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/a_reg0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: register Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
DSP Report: operator Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/tmp_product is absorbed into DSP Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff2_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '21' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_31s_7ns_38_3.v:23]
INFO: [Synth 8-41] '_-' operator could not be merged with '_-' operator due to loss of accuracy [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_randac.v:504]
ROM "tmp_3_fu_337_p2" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product.
DSP Report: operator Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product.
DSP Report: operator Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product.
DSP Report: Generating DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg.
DSP Report: register Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg.
DSP Report: operator Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg.
DSP Report: operator Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product is absorbed into DSP Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/buff0_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/buff0_reg' and it is trimmed from '48' to '23' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_21ns_41_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/buff0_reg' and it is trimmed from '48' to '23' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/buff0_reg' and it is trimmed from '48' to '23' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_20s_20ns_40_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '34' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg' and it is trimmed from '48' to '34' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '34' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:33]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg' and it is trimmed from '48' to '34' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_40s_30s_68_6.v:34]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg' and it is trimmed from '48' to '31' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:23]
WARNING: [Synth 8-3936] Found unconnected internal register 'Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_30s_18ns_48_3.v:23]
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register B is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff1_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: register Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff2_reg is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: operator Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/tmp_product is absorbed into DSP Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg.
DSP Report: Generating DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product.
DSP Report: operator Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product.
DSP Report: operator Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product.
DSP Report: Generating DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg.
DSP Report: register Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg.
DSP Report: operator Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg.
DSP Report: operator Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product is absorbed into DSP Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product.
DSP Report: operator Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product is absorbed into DSP Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product.
DSP Report: operator Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product is absorbed into DSP Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product.
DSP Report: Generating DSP Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: operator Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product is absorbed into DSP Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: operator Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product is absorbed into DSP Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: Generating DSP Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: operator Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product is absorbed into DSP Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
DSP Report: operator Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product is absorbed into DSP Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product.
INFO: [Synth 8-4471] merging register 'grp_Compult_mpc_pso_fu_161/tmp_7_cast_reg_1190_reg[39:28]' into 'x1_1_V_reg[11:0]' [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mpc_pso.v:1742]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg' and it is trimmed from '48' to '27' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:26]
WARNING: [Synth 8-3936] Found unconnected internal register 'grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg' and it is trimmed from '48' to '17' bits. [E:/ETC_MPC/ETC_MPC/ETC_MPC.srcs/sources_1/imports/Controller/Compult_mul_32s_29ns_61_6.v:26]
INFO: [Common 17-14] Message 'Synth 8-3936' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
ROM "grp_Compult_mpc_pso_fu_161/Range1_all_ones_1_fu_932_p2" won't be mapped to RAM because it is too sparse.
ROM "grp_Compult_mpc_pso_fu_161/Range1_all_zeros_fu_938_p2" won't be mapped to RAM because it is too sparse.
ROM "Range1_all_ones_3_fu_426_p2" won't be mapped to RAM because it is too sparse.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff2_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/buff0_reg.
DSP Report: Generating DSP p_Val2_s_fu_184_p2, operation Mode is: (A:0x73333)*B.
DSP Report: operator p_Val2_s_fu_184_p2 is absorbed into DSP p_Val2_s_fu_184_p2.
DSP Report: Generating DSP p_Val2_8_fu_378_p2, operation Mode is: (A:0x73333)*B.
DSP Report: operator p_Val2_8_fu_378_p2 is absorbed into DSP p_Val2_8_fu_378_p2.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: register A is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg.
DSP Report: Generating DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: register B is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff1_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: register grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff2_reg is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
DSP Report: operator grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/tmp_product is absorbed into DSP grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg.
INFO: [Synth 8-3969] The signal grp_Compult_mpc_pso_fu_161/g_V_U/Compult_mpc_pso_g_V_rom_U/q0_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
DSP Report: Generating DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product, operation Mode is: A2*B2.
DSP Report: register B is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product.
DSP Report: register A is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product.
DSP Report: operator Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product.
DSP Report: operator Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product.
DSP Report: Generating DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg, operation Mode is: ((PCIN>>17)+A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg.
DSP Report: register Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg.
DSP Report: operator Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg.
DSP Report: operator Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product is absorbed into DSP Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg, operation Mode is: (A2*B2)'.
DSP Report: register B is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg.
DSP Report: register A is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg.
DSP Report: Generating DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg, operation Mode is: ((PCIN>>17)+(A2*B2)')'.
DSP Report: register B is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: register A is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg.
DSP Report: Generating DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: register A is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg.
DSP Report: Generating DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg, operation Mode is: ((PCIN>>17)+(A''*B'')')'.
DSP Report: register B is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: register B is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff1_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: register Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff2_reg is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
DSP Report: operator Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/tmp_product is absorbed into DSP Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg.
ROM "pwm_out" won't be mapped to RAM because it is too sparse.
ROM "i" won't be mapped to RAM because address size (32) is larger than maximum supported(18) 
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:34 ; elapsed = 00:00:47 . Memory (MB): peak = 727.289 ; gain = 276.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
 Sort Area is null Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_1f : 0 0 : 2785 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_1f : 0 1 : 1933 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_1f : 0 2 : 3373 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_1f : 0 3 : 2268 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_23 : 0 0 : 2785 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_23 : 0 1 : 1933 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_23 : 0 2 : 3373 10359 : Used 1 time 0
 Sort Area is null Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff0_reg_23 : 0 3 : 2268 10359 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg_31 : 0 0 : 2785 9599 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg_31 : 0 1 : 1933 9599 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg_31 : 0 2 : 2941 9599 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff0_reg_31 : 0 3 : 1940 9599 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_17 : 0 0 : 2855 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_17 : 0 1 : 2902 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_17 : 0 2 : 3379 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_18 : 0 0 : 2855 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_18 : 0 1 : 2902 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_18 : 0 2 : 3379 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_e : 0 0 : 2855 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_e : 0 1 : 2902 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_e : 0 2 : 3379 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_12 : 0 0 : 2855 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_12 : 0 1 : 2902 9136 : Used 1 time 0
 Sort Area is null Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff0_reg_12 : 0 2 : 3379 9136 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg_2c : 0 0 : 2785 8651 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg_2c : 0 1 : 1933 8651 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg_2c : 0 2 : 2321 8651 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff0_reg_2c : 0 3 : 1612 8651 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_14 : 0 0 : 2785 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_14 : 0 1 : 1755 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_14 : 0 2 : 2321 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_14 : 0 3 : 1453 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_5 : 0 0 : 2785 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_5 : 0 1 : 1755 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_5 : 0 2 : 2321 8314 : Used 1 time 0
 Sort Area is null Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff0_reg_5 : 0 3 : 1453 8314 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_13 : 0 0 : 2785 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_13 : 0 1 : 1755 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_13 : 0 2 : 1801 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_13 : 0 3 : 1209 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_0 : 0 0 : 2785 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_0 : 0 1 : 1755 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_0 : 0 2 : 1801 7550 : Used 1 time 0
 Sort Area is null Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff0_reg_0 : 0 3 : 1209 7550 : Used 1 time 0
 Sort Area is null Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg_37 : 0 0 : 2785 7237 : Used 1 time 0
 Sort Area is null Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg_37 : 0 1 : 1438 7237 : Used 1 time 0
 Sort Area is null Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg_37 : 0 2 : 1978 7237 : Used 1 time 0
 Sort Area is null Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff0_reg_37 : 0 3 : 1036 7237 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_b : 0 0 : 2785 5706 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_b : 0 1 : 1438 5706 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_b : 0 2 : 1483 5706 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_16 : 0 0 : 2785 5706 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_16 : 0 1 : 1438 5706 : Used 1 time 0
 Sort Area is null Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff0_reg_16 : 0 2 : 1483 5706 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product_29 : 0 0 : 3275 5478 : Used 1 time 0
 Sort Area is null grp_Compult_mpc_pso_fu_161/Compult_mul_22ns_30s_52_3_U47/Compult_mul_22ns_30s_52_3_Mul3S_5_U/tmp_product_29 : 0 1 : 2203 5478 : Used 1 time 0
 Sort Area is null Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product_1c : 0 0 : 2847 4724 : Used 1 time 0
 Sort Area is null Compult_mul_30s_18ns_48_3_U34/Compult_mul_30s_18ns_48_3_Mul3S_4_U/tmp_product_1c : 0 1 : 1877 4724 : Used 1 time 0
 Sort Area is null Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product_15 : 0 0 : 2623 4164 : Used 1 time 0
 Sort Area is null Compult_mul_29s_16ns_44_3_U18/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product_15 : 0 1 : 1541 4164 : Used 1 time 0
 Sort Area is null Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product_8 : 0 0 : 2623 4164 : Used 1 time 0
 Sort Area is null Compult_mul_29s_16ns_44_3_U4/Compult_mul_29s_16ns_44_3_Mul3S_1_U/tmp_product_8 : 0 1 : 1541 4164 : Used 1 time 0
 Sort Area is null Compult_mul_20s_21ns_41_3_U29/Compult_mul_20s_21ns_41_3_Mul3S_2_U/tmp_product_24 : 0 0 : 3168 3168 : Used 1 time 0
 Sort Area is null Compult_mul_20s_20ns_40_3_U30/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product_28 : 0 0 : 3061 3061 : Used 1 time 0
 Sort Area is null Compult_mul_20s_20ns_40_3_U31/Compult_mul_20s_20ns_40_3_Mul3S_3_U/tmp_product_26 : 0 0 : 3061 3061 : Used 1 time 0
 Sort Area is null Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product_34 : 0 0 : 1585 2812 : Used 1 time 0
 Sort Area is null Compult_mul_31s_10ns_41_3_U59/Compult_mul_31s_10ns_41_3_Mul3S_6_U/tmp_product_34 : 0 1 : 1227 2812 : Used 1 time 0
 Sort Area is null Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product_19 : 0 0 : 1110 1942 : Used 1 time 0
 Sort Area is null Compult_mul_31s_7ns_38_3_U0/Compult_mul_31s_7ns_38_3_Mul3S_0_U/tmp_product_19 : 0 1 : 832 1942 : Used 1 time 0
 Sort Area is null p_Val2_8_fu_378_p2_2e : 0 0 : 1374 1374 : Used 1 time 0
 Sort Area is null p_Val2_s_fu_184_p2_30 : 0 0 : 1374 1374 : Used 1 time 0
INFO: [Synth 8-3969] The signal x_V_U/Compult_pso_x_V_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal y_V_U/Compult_pso_y_V_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
INFO: [Synth 8-3969] The signal v_V_U/Compult_pso_v_V_ram_U/ram_reg was recognized as a RAM template for dedicated block RAM(s) but is better mapped onto distributed LUT RAM for the following reason(s): The *depth (6 address bits)* is shallow.
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM:
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------+
|Module Name | RTL Object                          | PORT A (depth X width) | W | R | PORT B (depth X width) | W | R | OUT_REG      | RAMB18 | RAMB36 | Hierarchical Name                         | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------+
|Compult_pso | x_V_U/Compult_pso_x_V_ram_U/ram_reg | 64 X 29(WRITE_FIRST)   | W | R | 64 X 29(WRITE_FIRST)   |   | R | Port A and B | 0      | 1      | MPC_PWM_TOP/Compult/Compult_pso/extram__4 | 
|Compult_pso | y_V_U/Compult_pso_y_V_ram_U/ram_reg | 64 X 29(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | MPC_PWM_TOP/Compult/Compult_pso/extram__6 | 
|Compult_pso | v_V_U/Compult_pso_v_V_ram_U/ram_reg | 64 X 30(WRITE_FIRST)   | W | R |                        |   |   | Port A       | 1      | 0      | MPC_PWM_TOP/Compult/Compult_pso/extram__8 | 
+------------+-------------------------------------+------------------------+---+---+------------------------+---+---+--------------+--------+--------+-------------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
Distributed RAM: 
+------------+--------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------+
|Module Name | RTL Object                                                               | Inference Criteria | Size (depth X width) | Primitives      | Hierarchical Name                      | 
+------------+--------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------+
|Compult_pso | p_V_U/Compult_pso_p_V_ram_U/ram_reg                                      | User Attribute     | 32 X 32              | RAM16X1S x 64   | MPC_PWM_TOP/Compult/Compult_pso/ram__6 | 
|Compult     | grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/ram_reg | User Attribute     | 32 X 26              | RAM16X1S x 52   | MPC_PWM_TOP/Compult/ram__8             | 
|Compult     | grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/ram_reg     | User Attribute     | 32 X 36              | RAM16X1S x 72   | MPC_PWM_TOP/Compult/ram__10            | 
+------------+--------------------------------------------------------------------------+--------------------+----------------------+-----------------+----------------------------------------+

Note: The table shows RAMs generated at current stage. Some RAM generation could be reversed due to later optimizations. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the hierarchical modules names of the RAM and only part of it is displayed.
DSP:
+----------------------------------+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                       | DSP Mapping              | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------------------+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Compult_fitness_1                 | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 12     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | (PCIN+(A''*B'')')'       | No           | 18     | 12     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | ((PCIN>>17)+(A''*B'')')' | No           | 12     | 12     | 22     | 25     | 22     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 12     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | (PCIN+(A''*B'')')'       | No           | 18     | 15     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | ((PCIN>>17)+(A''*B'')')' | No           | 15     | 12     | 27     | 25     | 27     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | A2*B2                    | No           | 18     | 17     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_mul_29s_16ns_44_3_Mul3S_1 | ((PCIN>>17)+A2*B2)'      | No           | 17     | 12     | 27     | 25     | 27     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult_fitness_1                 | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_27s_27s_54_6_MulnS_0  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 10     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_27s_27s_54_6_MulnS_0  | (PCIN+(A''*B'')')'       | No           | 18     | 10     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | (A2*B2)'                 | No           | 19     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_fitness_1                 | ((PCIN>>17)+(A2*B2)')'   | No           | 19     | 18     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 18     | 31     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | (A2*B2)'                 | No           | 19     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_fitness_1                 | ((PCIN>>17)+(A2*B2)')'   | No           | 19     | 18     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness_1                 | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 18     | 31     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 12     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | (PCIN+(A''*B'')')'       | No           | 18     | 12     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_29s_29s_56_6_MulnS_3  | ((PCIN>>17)+(A''*B'')')' | No           | 12     | 12     | 22     | 25     | 22     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 12     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | (PCIN+(A''*B'')')'       | No           | 18     | 15     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_32s_29s_61_6_MulnS_2  | ((PCIN>>17)+(A''*B'')')' | No           | 15     | 12     | 27     | 25     | 27     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | A2*B2                    | No           | 18     | 17     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_mul_29s_16ns_44_3_Mul3S_1 | ((PCIN>>17)+A2*B2)'      | No           | 17     | 12     | 27     | 25     | 27     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult_fitness                   | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_27s_27s_54_6_MulnS_0  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 10     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_27s_27s_54_6_MulnS_0  | (PCIN+(A''*B'')')'       | No           | 18     | 10     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | (A2*B2)'                 | No           | 19     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_fitness                   | ((PCIN>>17)+(A2*B2)')'   | No           | 19     | 18     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 18     | 31     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | (A2*B2)'                 | No           | 19     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_fitness                   | ((PCIN>>17)+(A2*B2)')'   | No           | 19     | 18     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_fitness                   | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 18     | 31     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_randac                    | A2*B2                    | No           | 18     | 8      | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_randac                    | ((PCIN>>17)+A2*B2)'      | No           | 14     | 8      | 21     | 25     | 21     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult_pso                       | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_40s_30s_68_6_MulnS_4  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 13     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_pso                       | (PCIN+(A''*B'')')'       | No           | 23     | 18     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_40s_30s_68_6_MulnS_4  | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 13     | 31     | 25     | 34     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_pso                       | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult_mul_40s_30s_68_6_MulnS_4  | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 13     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_pso                       | (PCIN+(A''*B'')')'       | No           | 23     | 18     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_40s_30s_68_6_MulnS_4  | ((PCIN>>17)+(A''*B'')')' | No           | 23     | 13     | 31     | 25     | 34     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult_pso                       | A2*B2                    | No           | 19     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_mul_30s_18ns_48_3_Mul3S_4 | ((PCIN>>17)+A2*B2)'      | No           | 19     | 13     | 31     | 25     | 31     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult_pso                       | A2*B2                    | No           | 22     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_pso                       | A2*B2                    | No           | 21     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_pso                       | A2*B2                    | No           | 21     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult                           | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult                           | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 13     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_32s_29ns_61_6_MulnS_5 | (PCIN+(A''*B'')')'       | No           | 18     | 15     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | ((PCIN>>17)+(A''*B'')')' | No           | 15     | 13     | 27     | 25     | 27     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | A2*B2                    | No           | 23     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult_mul_22ns_30s_52_3_Mul3S_5 | ((PCIN>>17)+A2*B2)'      | No           | 23     | 13     | 31     | 25     | 35     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult                           | (A:0x73333)*B            | No           | 19     | 16     | 48     | 25     | 35     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Compult                           | (A:0x73333)*B            | No           | 19     | 16     | 48     | 25     | 35     | 0    | 0    | 1    | 1    | 1     | 0    | 0    | 
|Compult                           | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult                           | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 13     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | (PCIN+(A''*B'')')'       | No           | 19     | 18     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | ((PCIN>>17)+(A''*B'')')' | No           | 19     | 13     | 31     | 25     | 31     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | A2*B2                    | No           | 18     | 11     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 0    | 0    | 
|Compult                           | ((PCIN>>17)+A2*B2)'      | No           | 14     | 11     | 24     | 25     | 24     | 1    | 1    | 1    | 1    | 1     | 0    | 1    | 
|Compult                           | (A2*B2)'                 | No           | 18     | 18     | 48     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 0    | 
|Compult                           | ((PCIN>>17)+(A2*B2)')'   | No           | 18     | 10     | 31     | 25     | 48     | 1    | 1    | 1    | 1    | 1     | 1    | 1    | 
|Compult_mul_30s_26ns_55_6_MulnS_7 | (PCIN+(A''*B'')')'       | No           | 18     | 13     | 48     | 25     | 48     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
|Compult                           | ((PCIN>>17)+(A''*B'')')' | No           | 13     | 10     | 21     | 25     | 21     | 2    | 2    | 1    | 1    | 1     | 1    | 1    | 
+----------------------------------+--------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows DSPs generated at current stage. Some DSP generation could be reversed due to later optimizations. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\tmp_16_reg_1201_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mytest/daddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\x1_1_V_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/p_addr_reg_1337_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/p_addr_reg_1337_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_1_cast_cast_reg_4518_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_fu_588/\OP2_V_4_cast_cast_reg_4417_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[2] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[7] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_1_cast_cast_reg_4663_reg[18] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[13] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[16] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\OP2_V_4_cast_cast_reg_4557_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/seed_V_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/seed_V_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/seed_V_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/seed_V_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/seed_V_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\p_addr4_cast_reg_1980_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\p_addr6_cast_reg_2140_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\p_addr9_cast_reg_2053_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /grp_Compult_fitness_1_fu_573/\p_addr8_cast_reg_4282_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\p_addr10_cast_reg_2225_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/OP2_V_cast_reg_1161_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/tmp_12_cast_cast_reg_1195_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\grp_Compult_randac_fu_600/overflow_reg_561_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/p_Val2_30_reg_1278_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\randac2_V_reg_2200_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (my_controlller/\grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348 /\reg_628_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[24] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/q0_reg[33] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/q0_reg[32] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/q0_reg[31] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/q0_reg[30] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\grp_Compult_mpc_pso_fu_161/Ep_V_U/Compult_mpc_pso_Ep_V_ram_U/q0_reg[29] ) is unused and will be removed from module Compult.
WARNING: [Synth 8-3332] Sequential element (\p_addr8_cast_reg_4282_reg[6] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\p_addr8_cast_reg_4282_reg[0] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[74] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[73] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[72] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[71] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[70] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[69] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[68] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[67] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[66] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[65] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[64] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[63] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[62] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[61] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[60] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[59] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[58] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[57] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[56] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[55] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[54] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[53] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[52] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[51] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[50] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[49] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[48] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[47] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[46] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[45] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[44] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[43] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[42] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[41] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[40] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[39] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[38] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[37] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[36] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[35] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[34] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[33] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[32] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[31] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[30] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[29] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[28] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[27] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[26] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[25] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[24] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[23] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[22] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[21] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[20] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[19] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[18] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[17] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[16] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[13] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[11] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[6] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[4] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[1] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[0] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[12] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[10] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[9] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[8] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[7] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[5] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[3] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_cast_cast_reg_4557_reg[2] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[74] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[73] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[72] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[71] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[70] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[69] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[68] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[67] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[66] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[65] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[64] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[63] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[62] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[61] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[60] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[59] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[58] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[57] ) is unused and will be removed from module Compult_fitness_1.
WARNING: [Synth 8-3332] Sequential element (\OP2_V_4_1_cast_cast_reg_4663_reg[56] ) is unused and will be removed from module Compult_fitness_1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 727.289 ; gain = 276.789

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:44 ; elapsed = 00:00:58 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:17 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:21 . Memory (MB): peak = 727.289 ; gain = 276.789
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance \my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance \my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/ram_reg  (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:31 . Memory (MB): peak = 764.832 ; gain = 314.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[1] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[1]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[2] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[2]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[3] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[3]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[4] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[4]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[5] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[5]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[6] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[6]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[7] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[7]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[8] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[8]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[9] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[9]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[10] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[10]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[11] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[11]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[12] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[12]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[13] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[13]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[14] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[14]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[15] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[15]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[16] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[16]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[17] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[17]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[18] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[18]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[19] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[19]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[20] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[20]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[21] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[21]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[22] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[22]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[23] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[23]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[24] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[24]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[25] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[25]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[26] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/G_V_load_phi_reg_4769_reg[26]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[18] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[18]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[19] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[19]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[20] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[20]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[21] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[21]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[22] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[22]_inv.
INFO: [Synth 8-5365] Flop my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[23] is being inverted and renamed to my_controlller/grp_Compult_mpc_pso_fu_161/SxDx_V_U/Compult_mpc_pso_SxDx_V_ram_U/q0_reg[23]_inv.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 764.832 ; gain = 314.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:33 . Memory (MB): peak = 764.832 ; gain = 314.332
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:36 . Memory (MB): peak = 764.832 ; gain = 314.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                                                                                                                     | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_29s_29s_56_6_U6/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg[16]   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_32s_29s_61_6_U5/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg[16]   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg[16]   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_27s_27s_54_6_U1/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[9]__0 | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg[16]   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_19s_57s_75_6_U2/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg[22]   | 3      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg[16]   | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/Compult_mul_19s_57s_75_6_U3/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg[22]   | 3      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_29s_29s_56_6_U20/Compult_mul_29s_29s_56_6_MulnS_3_U/buff3_reg[16]    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_32s_29s_61_6_U19/Compult_mul_32s_29s_61_6_MulnS_2_U/buff3_reg[16]    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff3_reg[16]    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_27s_27s_54_6_U15/Compult_mul_27s_27s_54_6_MulnS_0_U/buff1_reg[9]__0  | 3      | 20    | NO           | NO                 | YES               | 20     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg[16]    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_19s_57s_75_6_U16/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg[22]    | 3      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff3_reg[16]    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/Compult_mul_19s_57s_75_6_U17/Compult_mul_19s_57s_75_6_MulnS_1_U/buff1_reg[22]    | 3      | 25    | NO           | NO                 | YES               | 25     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/Compult_mul_40s_30s_68_6_U33/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg[16]                               | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/Compult_mul_40s_30s_68_6_U32/Compult_mul_40s_30s_68_6_MulnS_4_U/buff3_reg[16]                               | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/Compult_mul_32s_29ns_61_6_U46/Compult_mul_32s_29ns_61_6_MulnS_5_U/buff3_reg[16]                                                    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/Compult_mul_36s_29ns_65_6_U48/Compult_mul_36s_29ns_65_6_MulnS_6_U/buff3_reg[16]                                                    | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/Compult_mul_30s_26ns_55_6_U60/Compult_mul_30s_26ns_55_6_MulnS_7_U/buff3_reg[16]                                                                               | 3      | 17    | NO           | NO                 | NO                | 17     | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_1_fu_573/ap_CS_fsm_reg[52]                                                              | 6      | 4     | YES          | NO                 | NO                | 4      | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/grp_Compult_fitness_fu_588/ap_CS_fsm_reg[48]                                                                | 6      | 4     | YES          | NO                 | NO                | 4      | 0       | 
|MPC_PWM_TOP | my_controlller/grp_Compult_mpc_pso_fu_161/ap_CS_fsm_reg[26]                                                                                                                  | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
|MPC_PWM_TOP | my_controlller/ap_CS_fsm_reg[18]                                                                                                                                             | 6      | 1     | YES          | NO                 | NO                | 1      | 0       | 
+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |   762|
|3     |DSP48E1    |    15|
|4     |DSP48E1_1  |    15|
|5     |DSP48E1_2  |    24|
|6     |DSP48E1_3  |     9|
|7     |DSP48E1_4  |     6|
|8     |DSP48E1_5  |     2|
|9     |LUT1       |  1377|
|10    |LUT2       |  1473|
|11    |LUT3       |  1020|
|12    |LUT4       |  1169|
|13    |LUT5       |   790|
|14    |LUT6       |  1034|
|15    |RAM16X1S   |   176|
|16    |RAMB18E1   |     1|
|17    |RAMB18E1_2 |     1|
|18    |RAMB18E1_3 |     1|
|19    |RAMB36E1   |     1|
|20    |SRL16E     |   405|
|21    |XADC       |     1|
|22    |FDCE       |    15|
|23    |FDRE       |  7547|
|24    |FDSE       |   521|
|25    |IBUF       |    11|
|26    |OBUF       |     3|
+------+-----------+------+

Report Instance Areas: 
+------+------------------------------------------------+-------------------------------------+------+
|      |Instance                                        |Module                               |Cells |
+------+------------------------------------------------+-------------------------------------+------+
|1     |top                                             |                                     | 16381|
|2     |  my_controlller                                |Compult                              | 16130|
|3     |    Compult_mul_30s_26ns_55_6_U60               |Compult_mul_30s_26ns_55_6            |    86|
|4     |      Compult_mul_30s_26ns_55_6_MulnS_7_U       |Compult_mul_30s_26ns_55_6_MulnS_7    |    86|
|5     |    Compult_mul_31s_10ns_41_3_U59               |Compult_mul_31s_10ns_41_3            |    42|
|6     |      Compult_mul_31s_10ns_41_3_Mul3S_6_U       |Compult_mul_31s_10ns_41_3_Mul3S_6    |    42|
|7     |    grp_Compult_mpc_pso_fu_161                  |Compult_mpc_pso                      | 15215|
|8     |      Compult_mul_22ns_30s_52_3_U47             |Compult_mul_22ns_30s_52_3            |    19|
|9     |        Compult_mul_22ns_30s_52_3_Mul3S_5_U     |Compult_mul_22ns_30s_52_3_Mul3S_5    |    19|
|10    |      Compult_mul_32s_29ns_61_6_U46             |Compult_mul_32s_29ns_61_6            |    79|
|11    |        Compult_mul_32s_29ns_61_6_MulnS_5_U     |Compult_mul_32s_29ns_61_6_MulnS_5    |    79|
|12    |      Compult_mul_36s_29ns_65_6_U48             |Compult_mul_36s_29ns_65_6            |    69|
|13    |        Compult_mul_36s_29ns_65_6_MulnS_6_U     |Compult_mul_36s_29ns_65_6_MulnS_6    |    69|
|14    |      Ep_V_U                                    |Compult_mpc_pso_Ep_V                 |   164|
|15    |        Compult_mpc_pso_Ep_V_ram_U              |Compult_mpc_pso_Ep_V_ram             |   164|
|16    |      SxDx_V_U                                  |Compult_mpc_pso_SxDx_V               |   170|
|17    |        Compult_mpc_pso_SxDx_V_ram_U            |Compult_mpc_pso_SxDx_V_ram           |   170|
|18    |      Sx_0_U                                    |Compult_mpc_pso_Sx_0                 |    38|
|19    |        Compult_mpc_pso_Sx_0_rom_U              |Compult_mpc_pso_Sx_0_rom             |    38|
|20    |      Sx_1_U                                    |Compult_mpc_pso_Sx_1                 |    44|
|21    |        Compult_mpc_pso_Sx_1_rom_U              |Compult_mpc_pso_Sx_1_rom             |    44|
|22    |      g_V_U                                     |Compult_mpc_pso_g_V                  |     5|
|23    |        Compult_mpc_pso_g_V_rom_U               |Compult_mpc_pso_g_V_rom              |     5|
|24    |      grp_Compult_pso_fu_348                    |Compult_pso                          | 13342|
|25    |        Compult_mul_20s_20ns_40_3_U30           |Compult_mul_20s_20ns_40_3            |   159|
|26    |          Compult_mul_20s_20ns_40_3_Mul3S_3_U   |Compult_mul_20s_20ns_40_3_Mul3S_3_17 |   159|
|27    |        Compult_mul_20s_20ns_40_3_U31           |Compult_mul_20s_20ns_40_3_0          |   159|
|28    |          Compult_mul_20s_20ns_40_3_Mul3S_3_U   |Compult_mul_20s_20ns_40_3_Mul3S_3    |   159|
|29    |        Compult_mul_20s_21ns_41_3_U29           |Compult_mul_20s_21ns_41_3            |   162|
|30    |          Compult_mul_20s_21ns_41_3_Mul3S_2_U   |Compult_mul_20s_21ns_41_3_Mul3S_2    |   162|
|31    |        Compult_mul_30s_18ns_48_3_U34           |Compult_mul_30s_18ns_48_3            |    19|
|32    |          Compult_mul_30s_18ns_48_3_Mul3S_4_U   |Compult_mul_30s_18ns_48_3_Mul3S_4    |    19|
|33    |        Compult_mul_40s_30s_68_6_U32            |Compult_mul_40s_30s_68_6             |    74|
|34    |          Compult_mul_40s_30s_68_6_MulnS_4_U    |Compult_mul_40s_30s_68_6_MulnS_4_16  |    74|
|35    |        Compult_mul_40s_30s_68_6_U33            |Compult_mul_40s_30s_68_6_1           |    74|
|36    |          Compult_mul_40s_30s_68_6_MulnS_4_U    |Compult_mul_40s_30s_68_6_MulnS_4     |    74|
|37    |        grp_Compult_fitness_1_fu_573            |Compult_fitness_1                    |  4901|
|38    |          Compult_mul_19s_57s_75_6_U2           |Compult_mul_19s_57s_75_6_4           |   287|
|39    |            Compult_mul_19s_57s_75_6_MulnS_1_U  |Compult_mul_19s_57s_75_6_MulnS_1_15  |   287|
|40    |          Compult_mul_19s_57s_75_6_U3           |Compult_mul_19s_57s_75_6_5           |   290|
|41    |            Compult_mul_19s_57s_75_6_MulnS_1_U  |Compult_mul_19s_57s_75_6_MulnS_1_14  |   290|
|42    |          Compult_mul_27s_27s_54_6_U1           |Compult_mul_27s_27s_54_6_6           |   303|
|43    |            Compult_mul_27s_27s_54_6_MulnS_0_U  |Compult_mul_27s_27s_54_6_MulnS_0_13  |   303|
|44    |          Compult_mul_29s_16ns_44_3_U4          |Compult_mul_29s_16ns_44_3_7          |    35|
|45    |            Compult_mul_29s_16ns_44_3_Mul3S_1_U |Compult_mul_29s_16ns_44_3_Mul3S_1_12 |    35|
|46    |          Compult_mul_29s_29s_56_6_U6           |Compult_mul_29s_29s_56_6_8           |    62|
|47    |            Compult_mul_29s_29s_56_6_MulnS_3_U  |Compult_mul_29s_29s_56_6_MulnS_3_11  |    62|
|48    |          Compult_mul_32s_29s_61_6_U5           |Compult_mul_32s_29s_61_6_9           |    65|
|49    |            Compult_mul_32s_29s_61_6_MulnS_2_U  |Compult_mul_32s_29s_61_6_MulnS_2_10  |    65|
|50    |        grp_Compult_fitness_fu_588              |Compult_fitness                      |  4868|
|51    |          Compult_mul_19s_57s_75_6_U16          |Compult_mul_19s_57s_75_6             |   287|
|52    |            Compult_mul_19s_57s_75_6_MulnS_1_U  |Compult_mul_19s_57s_75_6_MulnS_1_3   |   287|
|53    |          Compult_mul_19s_57s_75_6_U17          |Compult_mul_19s_57s_75_6_2           |   290|
|54    |            Compult_mul_19s_57s_75_6_MulnS_1_U  |Compult_mul_19s_57s_75_6_MulnS_1     |   290|
|55    |          Compult_mul_27s_27s_54_6_U15          |Compult_mul_27s_27s_54_6             |   303|
|56    |            Compult_mul_27s_27s_54_6_MulnS_0_U  |Compult_mul_27s_27s_54_6_MulnS_0     |   303|
|57    |          Compult_mul_29s_16ns_44_3_U18         |Compult_mul_29s_16ns_44_3            |    35|
|58    |            Compult_mul_29s_16ns_44_3_Mul3S_1_U |Compult_mul_29s_16ns_44_3_Mul3S_1    |    35|
|59    |          Compult_mul_29s_29s_56_6_U20          |Compult_mul_29s_29s_56_6             |    62|
|60    |            Compult_mul_29s_29s_56_6_MulnS_3_U  |Compult_mul_29s_29s_56_6_MulnS_3     |    62|
|61    |          Compult_mul_32s_29s_61_6_U19          |Compult_mul_32s_29s_61_6             |    65|
|62    |            Compult_mul_32s_29s_61_6_MulnS_2_U  |Compult_mul_32s_29s_61_6_MulnS_2     |    65|
|63    |        grp_Compult_randac_fu_600               |Compult_randac                       |   277|
|64    |          Compult_mul_31s_7ns_38_3_U0           |Compult_mul_31s_7ns_38_3             |    31|
|65    |            Compult_mul_31s_7ns_38_3_Mul3S_0_U  |Compult_mul_31s_7ns_38_3_Mul3S_0     |    31|
|66    |        p_V_U                                   |Compult_pso_p_V                      |   180|
|67    |          Compult_pso_p_V_ram_U                 |Compult_pso_p_V_ram                  |   179|
|68    |        v_V_U                                   |Compult_pso_v_V                      |    39|
|69    |          Compult_pso_v_V_ram_U                 |Compult_pso_v_V_ram                  |    39|
|70    |        ww_U                                    |Compult_pso_ww                       |    36|
|71    |          Compult_pso_ww_rom_U                  |Compult_pso_ww_rom                   |    36|
|72    |        x_V_U                                   |Compult_pso_x_V                      |   254|
|73    |          Compult_pso_x_V_ram_U                 |Compult_pso_x_V_ram                  |   254|
|74    |        y_V_U                                   |Compult_pso_y_V                      |   112|
|75    |          Compult_pso_y_V_ram_U                 |Compult_pso_y_V_ram                  |   112|
|76    |  my_test_pwm                                   |pwm_task_logic                       |    58|
|77    |  mytest                                        |ug480                                |    87|
+------+------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 764.832 ; gain = 314.332
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1717 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:01:15 . Memory (MB): peak = 764.832 ; gain = 39.363
Synthesis Optimization Complete : Time (s): cpu = 00:01:21 ; elapsed = 00:01:37 . Memory (MB): peak = 764.832 ; gain = 314.332
INFO: [Project 1-571] Translating synthesized netlist
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'my_controlller/grp_Compult_mpc_pso_fu_161/g_V_U/Compult_mpc_pso_g_V_rom_U/q0_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/v_V_U/Compult_pso_v_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/x_V_U/Compult_pso_x_V_ram_U/ram_reg' of type 'RAMB36E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
WARNING: [Netlist 29-345] The value of SIM_DEVICE on instance 'my_controlller/grp_Compult_mpc_pso_fu_161/grp_Compult_pso_fu_348/y_V_U/Compult_pso_y_V_ram_U/ram_reg' of type 'RAMB18E1' is 'VIRTEX6'; it is being changed to match the current FPGA architecture, '7SERIES'. For functional simulation to match hardware behavior, the value of SIM_DEVICE should be changed in the source netlist or constraint file.
INFO: [Netlist 29-17] Analyzing 1025 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 176 instances were transformed.
  RAM16X1S => RAM32X1S (RAMS32): 176 instances

INFO: [Common 17-83] Releasing license: Synthesis
325 Infos, 207 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 764.832 ; gain = 304.941
# write_checkpoint -noxdef MPC_PWM_TOP.dcp
# catch { report_utilization -file MPC_PWM_TOP_utilization_synth.rpt -pb MPC_PWM_TOP_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.347 . Memory (MB): peak = 764.832 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Jun 28 16:17:10 2015...
