# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/IFStage.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 register_file/RegisterFile.v : (25, 17): Implicit net declaration, symbol R7 has not been declared in module RegisterFile.
# Error: VCP2000 control_unit/ControlUnit.v : (13, 22): Syntax error. Unexpected token: ,.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 control_unit/ControlUnit.v : (71, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/IFStage.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 register_file/RegisterFile.v : (25, 17): Implicit net declaration, symbol R7 has not been declared in module RegisterFile.
# Error: VCP2000 control_unit/ControlUnit.v : (13, 22): Syntax error. Unexpected token: ,.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 control_unit/ControlUnit.v : (71, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/IFStage.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 register_file/RegisterFile.v : (25, 17): Implicit net declaration, symbol R7 has not been declared in module RegisterFile.
# Error: VCP2000 control_unit/ControlUnit.v : (13, 22): Syntax error. Unexpected token: ,.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): begin...end pair(s) mismatch detected. 2 <end> tokens are missing.
# Error: VCP2020 control_unit/ControlUnit.v : (71, 16): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 control_unit/ControlUnit.v : (71, 16): Syntax error. Unexpected token: endcase[_ENDCASE].
# Compile failure 4 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/IFStage.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 register_file/RegisterFile.v : (25, 17): Implicit net declaration, symbol R7 has not been declared in module RegisterFile.
# Unit top modules: ALU_TB DataMemory_TB InstructionMemory_TB RegisterFile_TB PipelineProcessor IFStage_TB MEMStage_TB EXEStage_TB IDStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
alog -O2 -sve -msg 5 -sv2k17 -work PipelineProcessor $dsn/src/alu/ALU.v $dsn/src/data_memory/DataMemory.v $dsn/src/instruction_memory/InstructionMemory.v $dsn/src/register_file/RegisterFile.v $dsn/src/control_unit/ControlUnit.v $dsn/src/integration/parameter.v $dsn/src/integration/ClockGenerator.v $dsn/src/integration/PipelineProcessor.v $dsn/src/stages/IFStage.v $dsn/src/stages/MEMStage.v $dsn/src/stages/EXEStage.v $dsn/src/stages/IDStage.v $dsn/src/register/MEM_2_WB.v $dsn/src/register/EXE_2_MEM.v $dsn/src/register/ID_2_EXE.v $dsn/src/register/IF_2_ID.v $dsn/src/utilities/mux.v $dsn/src/utilities/Extender.v $dsn/src/utilities/Compare.v
# Info: VCP2876 register_file/RegisterFile.v : (25, 17): Implicit net declaration, symbol R7 has not been declared in module RegisterFile.
# Unit top modules: ALU_TB DataMemory_TB InstructionMemory_TB RegisterFile_TB PipelineProcessor IFStage_TB MEMStage_TB EXEStage_TB IDStage_TB Extender_TB Compare_TB.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# done
