
*** Running vivado
    with args -log top_block_LED_REG_READ_SEPARAT_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top_block_LED_REG_READ_SEPARAT_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source top_block_LED_REG_READ_SEPARAT_1_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/SAMPA_PON_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_Controller_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/start_i2c_write_1_0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository '/home/nagafusa/work/spadi/Fakernet/ip_repo/I2C_controller_1_0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: top_block_LED_REG_READ_SEPARAT_1_0
Command: synth_design -top top_block_LED_REG_READ_SEPARAT_1_0 -part xcau15p-sbvb484-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-sbvb484-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1384168
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'IDLE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:117]
WARNING: [Synth 8-11065] parameter 'INIT_WRITE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:120]
WARNING: [Synth 8-11065] parameter 'INIT_READ' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:123]
WARNING: [Synth 8-11065] parameter 'INIT_COMPARE' becomes localparam in 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' with formal parameter declaration list [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:126]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2147.168 ; gain = 363.727 ; free physical = 31429 ; free virtual = 49064
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 146.669
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3121.613; parent = 2153.109; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top_block_LED_REG_READ_SEPARAT_1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_1_0/synth/top_block_LED_REG_READ_SEPARAT_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'LED_REG_READ_SEPARATE_v1_0' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v:4]
INFO: [Synth 8-6157] synthesizing module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:4]
INFO: [Synth 8-6155] done synthesizing module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:4]
WARNING: [Synth 8-689] width (32) of port connection 'LED_REG' does not match port width (33) of module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI' [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v:68]
INFO: [Synth 8-6155] done synthesizing module 'LED_REG_READ_SEPARATE_v1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'top_block_LED_REG_READ_SEPARAT_1_0' (0#1) [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.gen/sources_1/bd/top_block/ip/top_block_LED_REG_READ_SEPARAT_1_0/synth/top_block_LED_REG_READ_SEPARAT_1_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element compare_done_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:530]
WARNING: [Synth 8-6014] Unused sequential element read_mismatch_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:704]
WARNING: [Synth 8-6014] Unused sequential element error_reg_reg was removed.  [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:717]
WARNING: [Synth 8-3848] Net axi_awaddr in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:143]
WARNING: [Synth 8-3848] Net axi_wdata in module/entity LED_REG_READ_SEPARATE_v1_0_M00_AXI does not have driver. [/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.srcs/sources_1/imports/new/LED_REG_READ_SEPARATE_v1_0_M00_AXI.v:145]
WARNING: [Synth 8-7129] Port M_AXI_WDATA[31] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[30] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[29] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[28] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[27] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[26] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[25] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[24] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[23] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[22] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[21] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[20] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[19] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[18] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[17] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[16] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[15] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[14] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[13] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[12] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[11] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[10] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[9] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[8] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[7] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[6] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[5] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[4] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[3] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[2] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[1] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_WDATA[0] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[1] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BRESP[0] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[1] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RRESP[0] in module LED_REG_READ_SEPARATE_v1_0_M00_AXI is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2222.074 ; gain = 438.633 ; free physical = 31937 ; free virtual = 49573
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3190.582; parent = 2222.078; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.887 ; gain = 456.445 ; free physical = 31941 ; free virtual = 49577
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.395; parent = 2239.891; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2239.887 ; gain = 456.445 ; free physical = 31940 ; free virtual = 49576
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3208.395; parent = 2239.891; children = 968.504
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2239.887 ; gain = 0.000 ; free physical = 31927 ; free virtual = 49563
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2366.824 ; gain = 0.000 ; free physical = 31851 ; free virtual = 49487
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2389.637 ; gain = 22.812 ; free physical = 31851 ; free virtual = 49486
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/opt/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.637 ; gain = 606.195 ; free physical = 31895 ; free virtual = 49535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.129; parent = 2357.625; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-sbvb484-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.637 ; gain = 606.195 ; free physical = 31895 ; free virtual = 49535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.129; parent = 2357.625; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2389.637 ; gain = 606.195 ; free physical = 31895 ; free virtual = 49535
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.129; parent = 2357.625; children = 968.504
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'mst_exec_state_reg' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                                0 |                               00
               INIT_READ |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mst_exec_state_reg' using encoding 'sequential' in module 'LED_REG_READ_SEPARATE_v1_0_M00_AXI'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2389.637 ; gain = 606.195 ; free physical = 31887 ; free virtual = 49528
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.129; parent = 2357.625; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 16    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design top_block_LED_REG_READ_SEPARAT_1_0 has port m00_axi_arprot[0] driven by constant 1
WARNING: [Synth 8-7129] Port m00_axi_wdata[31] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[30] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[29] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[28] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[27] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[26] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[25] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[24] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[23] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[22] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[21] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[20] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[19] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[18] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[17] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[16] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[15] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[14] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[13] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[12] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[11] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[10] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[9] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[8] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[7] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[6] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[5] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[4] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[3] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[2] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[1] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_wdata[0] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[1] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_bresp[0] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rresp[1] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m00_axi_rresp[0] in module top_block_LED_REG_READ_SEPARAT_1_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2389.637 ; gain = 606.195 ; free physical = 31834 ; free virtual = 49479
Synthesis current peak Physical Memory [PSS] (MB): peak = 1408.475; parent = 1261.806; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3326.129; parent = 2357.625; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.379 ; gain = 652.938 ; free physical = 31412 ; free virtual = 49057
Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.188; parent = 1454.553; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3404.887; parent = 2436.383; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.379 ; gain = 652.938 ; free physical = 31412 ; free virtual = 49057
Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.227; parent = 1454.592; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3404.887; parent = 2436.383; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2436.379 ; gain = 652.938 ; free physical = 31410 ; free virtual = 49055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.531; parent = 1454.896; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3404.887; parent = 2436.383; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31410 ; free virtual = 49055
Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.658; parent = 1455.037; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31420 ; free virtual = 49065
Synthesis current peak Physical Memory [PSS] (MB): peak = 1606.667; parent = 1455.053; children = 151.790
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31423 ; free virtual = 49069
Synthesis current peak Physical Memory [PSS] (MB): peak = 1615.795; parent = 1456.244; children = 159.551
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31522 ; free virtual = 49167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.341; parent = 1459.783; children = 159.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31522 ; free virtual = 49167
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.341; parent = 1459.783; children = 159.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31530 ; free virtual = 49175
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.356; parent = 1459.799; children = 159.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY8 |     1|
|2     |LUT1   |     4|
|3     |LUT2   |     3|
|4     |LUT3   |     3|
|5     |LUT4   |     2|
|6     |LUT5   |     4|
|7     |FDRE   |    71|
|8     |FDSE   |     6|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 655.906 ; free physical = 31519 ; free virtual = 49165
Synthesis current peak Physical Memory [PSS] (MB): peak = 1619.375; parent = 1459.829; children = 159.558
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3407.855; parent = 2439.352; children = 968.504
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.348 ; gain = 506.156 ; free physical = 31513 ; free virtual = 49158
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2439.355 ; gain = 655.906 ; free physical = 31545 ; free virtual = 49190
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2447.285 ; gain = 0.000 ; free physical = 31823 ; free virtual = 49468
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2490.109 ; gain = 0.000 ; free physical = 31789 ; free virtual = 49434
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 3923a28f
INFO: [Common 17-83] Releasing license: Synthesis
42 Infos, 86 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2490.109 ; gain = 1195.516 ; free physical = 32002 ; free virtual = 49647
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_LED_REG_READ_SEPARAT_1_0_synth_1/top_block_LED_REG_READ_SEPARAT_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP top_block_LED_REG_READ_SEPARAT_1_0, cache-ID = 9287e37357913db9
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/nagafusa/work/spadi/Fakernet/SAMIDARE/samidare.runs/top_block_LED_REG_READ_SEPARAT_1_0_synth_1/top_block_LED_REG_READ_SEPARAT_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_block_LED_REG_READ_SEPARAT_1_0_utilization_synth.rpt -pb top_block_LED_REG_READ_SEPARAT_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Aug  6 09:55:57 2024...
