#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue May 10 21:50:50 2022
# Process ID: 327755
# Current directory: /mnt/delta/Descartes/Git/DACSDC2021_my
# Command line: vivado
# Log file: /mnt/delta/Descartes/Git/DACSDC2021_my/vivado.log
# Journal file: /mnt/delta/Descartes/Git/DACSDC2021_my/vivado.jou
#-----------------------------------------------------------
start_gui
source ultranet_bd.tcl
# namespace eval _tcl {
#    proc get_script_folder {} {
#       set script_path [file normalize [info script]]
#       set script_folder [file dirname $script_path]
#       return $script_folder
#    }
# }
# variable script_folder
# set script_folder [_tcl::get_script_folder]
# set scripts_vivado_version 2019.2
# set current_vivado_version [version -short]
# if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
#    puts ""
#    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
# 
#    return 1
# }
# set list_projs [get_projects -quiet]
# if { $list_projs eq "" } {
#    create_project project_1 RTL -part xczu3eg-sbva484-1-e
#    # set_property BOARD_PART em.avnet.com:ultra96v2:part0:1.0 [current_project]
# }
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
create_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 6689.906 ; gain = 165.477 ; free physical = 17256 ; free virtual = 25955
# variable design_name
# set design_name ultranet_bd
# set errMsg ""
# set nRet 0
# set cur_design [current_bd_design -quiet]
# set list_cells [get_bd_cells -quiet]
# if { ${design_name} eq "" } {
#    # USE CASES:
#    #    1) Design_name not set
# 
#    set errMsg "Please set the variable <design_name> to a non-empty value."
#    set nRet 1
# 
# } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
#    # USE CASES:
#    #    2): Current design opened AND is empty AND names same.
#    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
#    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
# 
#    if { $cur_design ne $design_name } {
#       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
#       set design_name [get_property NAME $cur_design]
#    }
#    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
# 
# } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
#    # USE CASES:
#    #    5) Current design opened AND has components AND same names.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 1
# } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
#    # USE CASES:
#    #    6) Current opened design, has components, but diff names, design_name exists in project.
#    #    7) No opened design, design_name exists in project.
# 
#    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
#    set nRet 2
# 
# } else {
#    # USE CASES:
#    #    8) No opened design, design_name not in project.
#    #    9) Current opened design, has components, but diff names, design_name not in project.
# 
#    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
# 
#    create_bd_design $design_name
# 
#    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
#    current_bd_design $design_name
# 
# }
INFO: [BD_TCL-3] Currently there is no design <ultranet_bd> in project, so creating one...
Wrote  : </mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ultranet_bd.bd> 
INFO: [BD_TCL-4] Making design <ultranet_bd> as current_bd_design.
# common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "ultranet_bd".
# if { $nRet != 0 } {
#    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
#    return $nRet
# }
# set_property  ip_repo_paths  ./HLS [current_project]
# update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/delta/Descartes/Git/DACSDC2021_my/HLS'.
# set bCheckIPsPassed 1
# set bCheckIPs 1
# if { $bCheckIPs == 1 } {
#    set list_check_ips "\
#       xilinx.com:ip:axi_dma:7.1\
#       xilinx.com:ip:smartconnect:1.0\
#       xilinx.com:ip:proc_sys_reset:5.0\
#       xilinx.com:hls:ultra_net:1.0\
#       xilinx.com:ip:zynq_ultra_ps_e:3.3\
#    "
# 
# set list_ips_missing ""
# common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
# 
# foreach ip_vlnv $list_check_ips {
#    set ip_obj [get_ipdefs -all $ip_vlnv]
#    if { $ip_obj eq "" } {
#       lappend list_ips_missing $ip_vlnv
#    }
# }
# 
# if { $list_ips_missing ne "" } {
#    catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
#    set bCheckIPsPassed 0
# }
# 
# }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  xilinx.com:ip:axi_dma:7.1 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:hls:ultra_net:1.0 xilinx.com:ip:zynq_ultra_ps_e:3.3  .
# if { $bCheckIPsPassed != 1 } {
#    common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
#    return 3
# }
# proc create_root_design { parentCell } {
# 
#    variable script_folder
#    variable design_name
# 
#    if { $parentCell eq "" } {
#       set parentCell [get_bd_cells /]
#    }
# 
#    # Get object for parentCell
#    set parentObj [get_bd_cells $parentCell]
#    if { $parentObj == "" } {
#       catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
#       return
#    }
# 
#    # Make sure parentObj is hier blk
#    set parentType [get_property TYPE $parentObj]
#    if { $parentType ne "hier" } {
#       catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
#       return
#    }
# 
#    # Save current instance; Restore later
#    set oldCurInst [current_bd_instance .]
# 
#    # Set parent object as current
#    current_bd_instance $parentObj
# 
# 
#    # Create interface ports
# 
#    # Create ports
# 
#    # Create instance: axi_dma_0, and set properties
#    set axi_dma_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_dma:7.1 axi_dma_0 ]
#    set_property -dict [ list \
#       CONFIG.c_include_sg {0} \
#       CONFIG.c_m_axi_mm2s_data_width {64} \
#       CONFIG.c_m_axis_mm2s_tdata_width {64} \
#       CONFIG.c_mm2s_burst_size {256} \
#       CONFIG.c_sg_include_stscntrl_strm {0} \
#       CONFIG.c_sg_length_width {26} \
#       ] $axi_dma_0
# 
#    # Create instance: axi_smc, and set properties
#    set axi_smc [ create_bd_cell -type ip -vlnv xilinx.com:ip:smartconnect:1.0 axi_smc ]
#    set_property -dict [ list \
#       CONFIG.NUM_MI {1} \
#       CONFIG.NUM_SI {2} \
#       ] $axi_smc
# 
#    # Create instance: ps8_0_axi_periph, and set properties
#    set ps8_0_axi_periph [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 ps8_0_axi_periph ]
#    set_property -dict [ list \
#       CONFIG.NUM_MI {2} \
#       CONFIG.NUM_SI {2} \
#       ] $ps8_0_axi_periph
# 
#    # Create instance: rst_ps8_0_100M, and set properties
#    set rst_ps8_0_100M [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 rst_ps8_0_100M ]
# 
#    # Create instance: ultra_net_0, and set properties
#    set ultra_net_0 [ create_bd_cell -type ip -vlnv xilinx.com:hls:ultra_net:1.0 ultra_net_0 ]
# 
#    # Create instance: zynq_ultra_ps_e_0, and set properties
#    set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.3 zynq_ultra_ps_e_0 ]
#    set_property -dict [ list \
#       CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
#       CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
#       CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
#       CONFIG.PSU_BANK_3_IO_STANDARD {LVCMOS18} \
#       CONFIG.PSU_DDR_RAM_HIGHADDR {0x7FFFFFFF} \
#       CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x00000002} \
#       CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
#       CONFIG.PSU_MIO_0_DIRECTION {out} \
#       CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_10_DIRECTION {inout} \
#       CONFIG.PSU_MIO_11_DIRECTION {inout} \
#       CONFIG.PSU_MIO_12_DIRECTION {inout} \
#       CONFIG.PSU_MIO_13_DIRECTION {inout} \
#       CONFIG.PSU_MIO_13_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_14_DIRECTION {inout} \
#       CONFIG.PSU_MIO_14_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_15_DIRECTION {inout} \
#       CONFIG.PSU_MIO_15_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_16_DIRECTION {inout} \
#       CONFIG.PSU_MIO_16_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_17_DIRECTION {inout} \
#       CONFIG.PSU_MIO_18_DIRECTION {inout} \
#       CONFIG.PSU_MIO_19_DIRECTION {inout} \
#       CONFIG.PSU_MIO_1_DIRECTION {in} \
#       CONFIG.PSU_MIO_1_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_1_SLEW {slow} \
#       CONFIG.PSU_MIO_20_DIRECTION {inout} \
#       CONFIG.PSU_MIO_21_DIRECTION {inout} \
#       CONFIG.PSU_MIO_21_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_22_DIRECTION {out} \
#       CONFIG.PSU_MIO_22_DRIVE_STRENGTH {4} \
#       CONFIG.PSU_MIO_22_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_23_DIRECTION {inout} \
#       CONFIG.PSU_MIO_24_DIRECTION {in} \
#       CONFIG.PSU_MIO_24_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_24_SLEW {slow} \
#       CONFIG.PSU_MIO_25_DIRECTION {inout} \
#       CONFIG.PSU_MIO_26_DIRECTION {in} \
#       CONFIG.PSU_MIO_26_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_26_SLEW {slow} \
#       CONFIG.PSU_MIO_27_DIRECTION {out} \
#       CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_28_DIRECTION {in} \
#       CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_28_SLEW {slow} \
#       CONFIG.PSU_MIO_29_DIRECTION {out} \
#       CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_2_DIRECTION {in} \
#       CONFIG.PSU_MIO_2_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_2_SLEW {slow} \
#       CONFIG.PSU_MIO_30_DIRECTION {in} \
#       CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_30_SLEW {slow} \
#       CONFIG.PSU_MIO_31_DIRECTION {inout} \
#       CONFIG.PSU_MIO_32_DIRECTION {out} \
#       CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_33_DIRECTION {out} \
#       CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_34_DIRECTION {out} \
#       CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_35_DIRECTION {inout} \
#       CONFIG.PSU_MIO_36_DIRECTION {inout} \
#       CONFIG.PSU_MIO_37_DIRECTION {inout} \
#       CONFIG.PSU_MIO_38_DIRECTION {inout} \
#       CONFIG.PSU_MIO_39_DIRECTION {inout} \
#       CONFIG.PSU_MIO_39_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_39_SLEW {slow} \
#       CONFIG.PSU_MIO_3_DIRECTION {out} \
#       CONFIG.PSU_MIO_3_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_40_DIRECTION {inout} \
#       CONFIG.PSU_MIO_41_DIRECTION {inout} \
#       CONFIG.PSU_MIO_42_DIRECTION {inout} \
#       CONFIG.PSU_MIO_43_DIRECTION {inout} \
#       CONFIG.PSU_MIO_44_DIRECTION {inout} \
#       CONFIG.PSU_MIO_45_DIRECTION {inout} \
#       CONFIG.PSU_MIO_46_DIRECTION {inout} \
#       CONFIG.PSU_MIO_47_DIRECTION {inout} \
#       CONFIG.PSU_MIO_48_DIRECTION {inout} \
#       CONFIG.PSU_MIO_49_DIRECTION {inout} \
#       CONFIG.PSU_MIO_4_DIRECTION {inout} \
#       CONFIG.PSU_MIO_50_DIRECTION {inout} \
#       CONFIG.PSU_MIO_51_DIRECTION {out} \
#       CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_52_DIRECTION {in} \
#       CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_52_SLEW {slow} \
#       CONFIG.PSU_MIO_53_DIRECTION {in} \
#       CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_53_SLEW {slow} \
#       CONFIG.PSU_MIO_54_DIRECTION {inout} \
#       CONFIG.PSU_MIO_55_DIRECTION {in} \
#       CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_55_SLEW {slow} \
#       CONFIG.PSU_MIO_56_DIRECTION {inout} \
#       CONFIG.PSU_MIO_57_DIRECTION {inout} \
#       CONFIG.PSU_MIO_58_DIRECTION {out} \
#       CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_59_DIRECTION {inout} \
#       CONFIG.PSU_MIO_5_DIRECTION {inout} \
#       CONFIG.PSU_MIO_60_DIRECTION {inout} \
#       CONFIG.PSU_MIO_61_DIRECTION {inout} \
#       CONFIG.PSU_MIO_62_DIRECTION {inout} \
#       CONFIG.PSU_MIO_63_DIRECTION {inout} \
#       CONFIG.PSU_MIO_64_DIRECTION {in} \
#       CONFIG.PSU_MIO_64_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_64_SLEW {slow} \
#       CONFIG.PSU_MIO_65_DIRECTION {in} \
#       CONFIG.PSU_MIO_65_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_65_SLEW {slow} \
#       CONFIG.PSU_MIO_66_DIRECTION {inout} \
#       CONFIG.PSU_MIO_67_DIRECTION {in} \
#       CONFIG.PSU_MIO_67_DRIVE_STRENGTH {12} \
#       CONFIG.PSU_MIO_67_SLEW {slow} \
#       CONFIG.PSU_MIO_68_DIRECTION {inout} \
#       CONFIG.PSU_MIO_69_DIRECTION {inout} \
#       CONFIG.PSU_MIO_6_DIRECTION {inout} \
#       CONFIG.PSU_MIO_70_DIRECTION {out} \
#       CONFIG.PSU_MIO_70_INPUT_TYPE {schmitt} \
#       CONFIG.PSU_MIO_71_DIRECTION {inout} \
#       CONFIG.PSU_MIO_72_DIRECTION {inout} \
#       CONFIG.PSU_MIO_73_DIRECTION {inout} \
#       CONFIG.PSU_MIO_74_DIRECTION {inout} \
#       CONFIG.PSU_MIO_75_DIRECTION {inout} \
#       CONFIG.PSU_MIO_76_DIRECTION {inout} \
#       CONFIG.PSU_MIO_77_DIRECTION {inout} \
#       CONFIG.PSU_MIO_7_DIRECTION {inout} \
#       CONFIG.PSU_MIO_8_DIRECTION {inout} \
#       CONFIG.PSU_MIO_9_DIRECTION {inout} \
#       CONFIG.PSU_MIO_TREE_PERIPHERALS {UART 1#UART 1#UART 0#UART 0#I2C 1#I2C 1#SPI 1#GPIO0 MIO#GPIO0 MIO#SPI 1#SPI 1#SPI 1#GPIO0 MIO#SD 0#SD 0#SD 0#SD 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#SD 0#SD 0#GPIO0 MIO#SD 0#GPIO0 MIO#PMU GPI 0#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#GPIO1 MIO#GPIO1 MIO#GPIO1 MIO#SPI 0#GPIO1 MIO#GPIO1 MIO#SPI 0#SPI 0#SPI 0#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#USB 1#GPIO2 MIO#GPIO2 MIO} \
#       CONFIG.PSU_MIO_TREE_SIGNALS {txd#rxd#rxd#txd#scl_out#sda_out#sclk_out#gpio0[7]#gpio0[8]#n_ss_out[0]#miso#mosi#gpio0[12]#sdio0_data_out[0]#sdio0_data_out[1]#sdio0_data_out[2]#sdio0_data_out[3]#gpio0[17]#gpio0[18]#gpio0[19]#gpio0[20]#sdio0_cmd_out#sdio0_clk_out#gpio0[23]#sdio0_cd_n#gpio0[25]#gpi[0]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpio1[35]#gpio1[36]#gpio1[37]#sclk_out#gpio1[39]#gpio1[40]#n_ss_out[0]#miso#mosi#gpio1[44]#gpio1[45]#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#gpio2[76]#gpio2[77]} \
#       CONFIG.PSU_SD0_INTERNAL_BUS_WIDTH {4} \
#       CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {4} \
#       CONFIG.PSU__ACT_DDR_FREQ_MHZ {533.333313} \
#       CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
#       CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
#       CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1200.000000} \
#       CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
#       CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
#       CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
#       CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
#       CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0} \
#       CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
#       CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
#       CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {266.666656} \
#       CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {4} \
#       CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {533} \
#       CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
#       CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
#       CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
#       CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
#       CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
#       CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0} \
#       CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#       CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
#       CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.576040} \
#       CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {16} \
#       CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
#       CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {1} \
#       CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.214443} \
#       CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
#       CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {297.029572} \
#       CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {4} \
#       CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
#       CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {1} \
#       CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {600.000000} \
#       CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
#       CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {500.000000} \
#       CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
#       CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
#       CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
#       CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.333313} \
#       CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
#       CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
#       CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
#       CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {71} \
#       CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.2871} \
#       CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACFREQ {300} \
#       CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#       CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {1} \
#       CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {500.000000} \
#       CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {51.724136} \
#       CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {29} \
#       CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__AMS_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {500.000000} \
#       CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__ACT_FREQMHZ {500} \
#       CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__DIVISOR0 {4} \
#       CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__FREQMHZ {400} \
#       CONFIG.PSU__CRL_APB__CSU_PLL_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
#       CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1500.000000} \
#       CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
#       CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
#       CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
#       CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
#       CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
#       CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {0} \
#       CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {45} \
#       CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0} \
#       CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#       CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
#       CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
#       CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {500.000000} \
#       CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__NAND_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.500000} \
#       CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
#       CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {166.666672} \
#       CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {9} \
#       CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {190} \
#       CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__PL1_REF_CTRL__ACT_FREQMHZ {24.999975} \
#       CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {4} \
#       CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {100} \
#       CONFIG.PSU__CRL_APB__PL1_REF_CTRL__SRCSEL {RPLL} \
#       CONFIG.PSU__CRL_APB__PL2_REF_CTRL__ACT_FREQMHZ {299.999700} \
#       CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {5} \
#       CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__PL2_REF_CTRL__FREQMHZ {100} \
#       CONFIG.PSU__CRL_APB__PL2_REF_CTRL__SRCSEL {RPLL} \
#       CONFIG.PSU__CRL_APB__PL3_REF_CTRL__ACT_FREQMHZ {374.999625} \
#       CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
#       CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__PL3_REF_CTRL__FREQMHZ {100} \
#       CONFIG.PSU__CRL_APB__PL3_REF_CTRL__SRCSEL {RPLL} \
#       CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
#       CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
#       CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {70} \
#       CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.779} \
#       CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACFREQ {25} \
#       CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
#       CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {1} \
#       CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {3} \
#       CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__ACT_FREQMHZ {187.500000} \
#       CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {8} \
#       CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.500000} \
#       CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
#       CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__ACT_FREQMHZ {187.500000} \
#       CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {8} \
#       CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__ACT_FREQMHZ {187.500000} \
#       CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {8} \
#       CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
#       CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
#       CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
#       CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__ACT_FREQMHZ {250.000000} \
#       CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
#       CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
#       CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {20.000000} \
#       CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {5} \
#       CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {15} \
#       CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
#       CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
#       CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
#       CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
#       CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
#       CONFIG.PSU__DDRC__AL {0} \
#       CONFIG.PSU__DDRC__BANK_ADDR_COUNT {3} \
#       CONFIG.PSU__DDRC__BG_ADDR_COUNT {NA} \
#       CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
#       CONFIG.PSU__DDRC__BUS_WIDTH {32 Bit} \
#       CONFIG.PSU__DDRC__CL {NA} \
#       CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
#       CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
#       CONFIG.PSU__DDRC__COMPONENTS {Components} \
#       CONFIG.PSU__DDRC__CWL {NA} \
#       CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
#       CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
#       CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {NA} \
#       CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {NA} \
#       CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {NA} \
#       CONFIG.PSU__DDRC__DDR4_MAXPWR_SAVING_EN {NA} \
#       CONFIG.PSU__DDRC__DDR4_T_REF_MODE {NA} \
#       CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {NA} \
#       CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
#       CONFIG.PSU__DDRC__DEVICE_CAPACITY {16384 MBits} \
#       CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
#       CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
#       CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
#       CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
#       CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
#       CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
#       CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
#       CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
#       CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
#       CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
#       CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
#       CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
#       CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
#       CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
#       CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
#       CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
#       CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
#       CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
#       CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
#       CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
#       CONFIG.PSU__DDRC__DRAM_WIDTH {32 Bits} \
#       CONFIG.PSU__DDRC__ECC {Disabled} \
#       CONFIG.PSU__DDRC__ENABLE_2T_TIMING {0} \
#       CONFIG.PSU__DDRC__ENABLE_DP_SWITCH {1} \
#       CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
#       CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
#       CONFIG.PSU__DDRC__FGRM {NA} \
#       CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
#       CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {Normal (0-85)} \
#       CONFIG.PSU__DDRC__LP_ASR {NA} \
#       CONFIG.PSU__DDRC__MEMORY_TYPE {LPDDR 4} \
#       CONFIG.PSU__DDRC__PARITY_ENABLE {NA} \
#       CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
#       CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
#       CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
#       CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
#       CONFIG.PSU__DDRC__SB_TARGET {NA} \
#       CONFIG.PSU__DDRC__SELF_REF_ABORT {NA} \
#       CONFIG.PSU__DDRC__SPEED_BIN {LPDDR4_1066} \
#       CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
#       CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
#       CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
#       CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
#       CONFIG.PSU__DDRC__T_FAW {40.0} \
#       CONFIG.PSU__DDRC__T_RAS_MIN {42} \
#       CONFIG.PSU__DDRC__T_RC {63} \
#       CONFIG.PSU__DDRC__T_RCD {10} \
#       CONFIG.PSU__DDRC__T_RP {12} \
#       CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
#       CONFIG.PSU__DDRC__VREF {0} \
#       CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {0} \
#       CONFIG.PSU__DDR_QOS_ENABLE {1} \
#       CONFIG.PSU__DDR_QOS_HP0_RDQOS {7} \
#       CONFIG.PSU__DDR_QOS_HP0_WRQOS {15} \
#       CONFIG.PSU__DDR_QOS_HP1_RDQOS {3} \
#       CONFIG.PSU__DDR_QOS_HP1_WRQOS {3} \
#       CONFIG.PSU__DDR_QOS_HP2_RDQOS {3} \
#       CONFIG.PSU__DDR_QOS_HP2_WRQOS {3} \
#       CONFIG.PSU__DDR_QOS_HP3_RDQOS {3} \
#       CONFIG.PSU__DDR_QOS_HP3_WRQOS {3} \
#       CONFIG.PSU__DDR_QOS_PORT0_TYPE {Low Latency} \
#       CONFIG.PSU__DDR_QOS_PORT1_VN1_TYPE {Low Latency} \
#       CONFIG.PSU__DDR_QOS_PORT1_VN2_TYPE {Best Effort} \
#       CONFIG.PSU__DDR_QOS_PORT2_VN1_TYPE {Low Latency} \
#       CONFIG.PSU__DDR_QOS_PORT2_VN2_TYPE {Best Effort} \
#       CONFIG.PSU__DDR_QOS_PORT3_TYPE {Video Traffic} \
#       CONFIG.PSU__DDR_QOS_PORT4_TYPE {Best Effort} \
#       CONFIG.PSU__DDR_QOS_PORT5_TYPE {Best Effort} \
#       CONFIG.PSU__DDR_QOS_RD_HPR_THRSHLD {0} \
#       CONFIG.PSU__DDR_QOS_RD_LPR_THRSHLD {16} \
#       CONFIG.PSU__DDR_QOS_WR_THRSHLD {16} \
#       CONFIG.PSU__DDR__INTERFACE__FREQMHZ {266.500} \
#       CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
#       CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
#       CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
#       CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
#       CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__DLL__ISUSED {1} \
#       CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
#       CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
#       CONFIG.PSU__DP__REF_CLK_FREQ {27} \
#       CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
#       CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
#       CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {0} \
#       CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {0} \
#       CONFIG.PSU__ENET3__PTP__ENABLE {0} \
#       CONFIG.PSU__ENET3__TSU__ENABLE {0} \
#       CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {100.000000} \
#       CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
#       CONFIG.PSU__FPGA_PL0_ENABLE {1} \
#       CONFIG.PSU__FPGA_PL1_ENABLE {0} \
#       CONFIG.PSU__FPGA_PL2_ENABLE {0} \
#       CONFIG.PSU__FPGA_PL3_ENABLE {0} \
#       CONFIG.PSU__GEM3_COHERENCY {0} \
#       CONFIG.PSU__GEM__TSU__ENABLE {0} \
#       CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
#       CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
#       CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__GPIO2_MIO__IO {MIO 52 .. 77} \
#       CONFIG.PSU__GPIO2_MIO__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__GT__LINK_SPEED {HBR} \
#       CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
#       CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
#       CONFIG.PSU__HIGH_ADDRESS__ENABLE {0} \
#       CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {0} \
#       CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 4 .. 5} \
#       CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
#       CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
#       CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
#       CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
#       CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {100.000000} \
#       CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
#       CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
#       CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
#       CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
#       CONFIG.PSU__MAXIGP1__DATA_WIDTH {128} \
#       CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
#       CONFIG.PSU__OVERRIDE__BASIC_CLOCK {1} \
#       CONFIG.PSU__PL_CLK0_BUF {TRUE} \
#       CONFIG.PSU__PL_CLK1_BUF {FALSE} \
#       CONFIG.PSU__PL_CLK2_BUF {FALSE} \
#       CONFIG.PSU__PL_CLK3_BUF {FALSE} \
#       CONFIG.PSU__PMU_COHERENCY {0} \
#       CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
#       CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
#       CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
#       CONFIG.PSU__PMU__GPI0__ENABLE {1} \
#       CONFIG.PSU__PMU__GPI0__IO {MIO 26} \
#       CONFIG.PSU__PMU__GPI1__ENABLE {0} \
#       CONFIG.PSU__PMU__GPI2__ENABLE {0} \
#       CONFIG.PSU__PMU__GPI3__ENABLE {0} \
#       CONFIG.PSU__PMU__GPI4__ENABLE {0} \
#       CONFIG.PSU__PMU__GPI5__ENABLE {0} \
#       CONFIG.PSU__PMU__GPO0__ENABLE {1} \
#       CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
#       CONFIG.PSU__PMU__GPO1__ENABLE {1} \
#       CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
#       CONFIG.PSU__PMU__GPO2__ENABLE {1} \
#       CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
#       CONFIG.PSU__PMU__GPO2__POLARITY {high} \
#       CONFIG.PSU__PMU__GPO3__ENABLE {0} \
#       CONFIG.PSU__PMU__GPO4__ENABLE {0} \
#       CONFIG.PSU__PMU__GPO5__ENABLE {0} \
#       CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
#       CONFIG.PSU__PRESET_APPLIED {1} \
#       CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;1|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;1|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;1|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;0|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;0|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
#       CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;1|LPD;USB3_1;FF9E0000;FF9EFFFF;1|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;1|LPD;SPI0;FF040000;FF04FFFF;1|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;1|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;0|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;0|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;0|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;800000000;0|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
#       CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333333} \
#       CONFIG.PSU__QSPI_COHERENCY {0} \
#       CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {0} \
#       CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {0} \
#       CONFIG.PSU__SATA__LANE0__ENABLE {0} \
#       CONFIG.PSU__SATA__LANE1__ENABLE {0} \
#       CONFIG.PSU__SATA__PERIPHERAL__ENABLE {0} \
#       CONFIG.PSU__SAXIGP2__DATA_WIDTH {128} \
#       CONFIG.PSU__SAXIGP3__DATA_WIDTH {128} \
#       CONFIG.PSU__SD0_COHERENCY {0} \
#       CONFIG.PSU__SD0__DATA_TRANSFER_MODE {4Bit} \
#       CONFIG.PSU__SD0__GRP_CD__ENABLE {1} \
#       CONFIG.PSU__SD0__GRP_CD__IO {MIO 24} \
#       CONFIG.PSU__SD0__GRP_POW__ENABLE {0} \
#       CONFIG.PSU__SD0__GRP_WP__ENABLE {0} \
#       CONFIG.PSU__SD0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SD0__PERIPHERAL__IO {MIO 13 .. 16 21 22} \
#       CONFIG.PSU__SD0__RESET__ENABLE {0} \
#       CONFIG.PSU__SD0__SLOT_TYPE {SD 2.0} \
#       CONFIG.PSU__SD1_COHERENCY {0} \
#       CONFIG.PSU__SD1__DATA_TRANSFER_MODE {4Bit} \
#       CONFIG.PSU__SD1__GRP_CD__ENABLE {0} \
#       CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
#       CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
#       CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 46 .. 51} \
#       CONFIG.PSU__SD1__RESET__ENABLE {0} \
#       CONFIG.PSU__SD1__SLOT_TYPE {SD 2.0} \
#       CONFIG.PSU__SPI0__GRP_SS0__ENABLE {1} \
#       CONFIG.PSU__SPI0__GRP_SS0__IO {MIO 41} \
#       CONFIG.PSU__SPI0__GRP_SS1__ENABLE {0} \
#       CONFIG.PSU__SPI0__GRP_SS2__ENABLE {0} \
#       CONFIG.PSU__SPI0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SPI0__PERIPHERAL__IO {MIO 38 .. 43} \
#       CONFIG.PSU__SPI1__GRP_SS0__ENABLE {1} \
#       CONFIG.PSU__SPI1__GRP_SS0__IO {MIO 9} \
#       CONFIG.PSU__SPI1__GRP_SS1__ENABLE {0} \
#       CONFIG.PSU__SPI1__GRP_SS2__ENABLE {0} \
#       CONFIG.PSU__SPI1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SPI1__PERIPHERAL__IO {MIO 6 .. 11} \
#       CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
#       CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
#       CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
#       CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
#       CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
#       CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
#       CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
#       CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
#       CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
#       CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
#       CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
#       CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
#       CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
#       CONFIG.PSU__UART0__BAUD_RATE {115200} \
#       CONFIG.PSU__UART0__MODEM__ENABLE {0} \
#       CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 2 .. 3} \
#       CONFIG.PSU__UART1__BAUD_RATE {115200} \
#       CONFIG.PSU__UART1__MODEM__ENABLE {0} \
#       CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__UART1__PERIPHERAL__IO {MIO 0 .. 1} \
#       CONFIG.PSU__USB0_COHERENCY {0} \
#       CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
#       CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
#       CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk0} \
#       CONFIG.PSU__USB0__RESET__ENABLE {0} \
#       CONFIG.PSU__USB1_COHERENCY {0} \
#       CONFIG.PSU__USB1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__USB1__PERIPHERAL__IO {MIO 64 .. 75} \
#       CONFIG.PSU__USB1__REF_CLK_FREQ {26} \
#       CONFIG.PSU__USB1__REF_CLK_SEL {Ref Clk0} \
#       CONFIG.PSU__USB1__RESET__ENABLE {0} \
#       CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
#       CONFIG.PSU__USB2_1__EMIO__ENABLE {0} \
#       CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
#       CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
#       CONFIG.PSU__USB3_1__EMIO__ENABLE {0} \
#       CONFIG.PSU__USB3_1__PERIPHERAL__ENABLE {1} \
#       CONFIG.PSU__USB3_1__PERIPHERAL__IO {GT Lane3} \
#       CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
#       CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
#       CONFIG.PSU__USE__IRQ0 {1} \
#       CONFIG.PSU__USE__M_AXI_GP0 {1} \
#       CONFIG.PSU__USE__M_AXI_GP1 {1} \
#       CONFIG.PSU__USE__M_AXI_GP2 {0} \
#       CONFIG.PSU__USE__S_AXI_GP2 {1} \
#       CONFIG.PSU__USE__S_AXI_GP3 {0} \
#       CONFIG.SUBPRESET1 {Custom} \
#       ] $zynq_ultra_ps_e_0
# 
#    # Create interface connections
#    connect_bd_intf_net -intf_net axi_dma_0_M_AXIS_MM2S [get_bd_intf_pins axi_dma_0/M_AXIS_MM2S] [get_bd_intf_pins ultra_net_0/in_r]
#    connect_bd_intf_net -intf_net axi_dma_0_M_AXI_MM2S [get_bd_intf_pins axi_dma_0/M_AXI_MM2S] [get_bd_intf_pins axi_smc/S00_AXI]
#    connect_bd_intf_net -intf_net axi_dma_0_M_AXI_S2MM [get_bd_intf_pins axi_dma_0/M_AXI_S2MM] [get_bd_intf_pins axi_smc/S01_AXI]
#    connect_bd_intf_net -intf_net axi_smc_M00_AXI [get_bd_intf_pins axi_smc/M00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/S_AXI_HP0_FPD]
#    connect_bd_intf_net -intf_net ps8_0_axi_periph_M00_AXI [get_bd_intf_pins ps8_0_axi_periph/M00_AXI] [get_bd_intf_pins ultra_net_0/s_axi_control]
#    connect_bd_intf_net -intf_net ps8_0_axi_periph_M01_AXI [get_bd_intf_pins axi_dma_0/S_AXI_LITE] [get_bd_intf_pins ps8_0_axi_periph/M01_AXI]
#    connect_bd_intf_net -intf_net ultra_net_0_out_r [get_bd_intf_pins axi_dma_0/S_AXIS_S2MM] [get_bd_intf_pins ultra_net_0/out_r]
#    connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins ps8_0_axi_periph/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
#    connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM1_FPD [get_bd_intf_pins ps8_0_axi_periph/S01_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM1_FPD]
# 
#    # Create port connections
#    connect_bd_net -net rst_ps8_0_100M_peripheral_aresetn [get_bd_pins axi_dma_0/axi_resetn] [get_bd_pins axi_smc/aresetn] [get_bd_pins ps8_0_axi_periph/ARESETN] [get_bd_pins ps8_0_axi_periph/M00_ARESETN] [get_bd_pins ps8_0_axi_periph/M01_ARESETN] [get_bd_pins ps8_0_axi_periph/S00_ARESETN] [get_bd_pins ps8_0_axi_periph/S01_ARESETN] [get_bd_pins rst_ps8_0_100M/peripheral_aresetn] [get_bd_pins ultra_net_0/ap_rst_n]
#    connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_pins axi_dma_0/m_axi_mm2s_aclk] [get_bd_pins axi_dma_0/m_axi_s2mm_aclk] [get_bd_pins axi_dma_0/s_axi_lite_aclk] [get_bd_pins axi_smc/aclk] [get_bd_pins ps8_0_axi_periph/ACLK] [get_bd_pins ps8_0_axi_periph/M00_ACLK] [get_bd_pins ps8_0_axi_periph/M01_ACLK] [get_bd_pins ps8_0_axi_periph/S00_ACLK] [get_bd_pins ps8_0_axi_periph/S01_ACLK] [get_bd_pins rst_ps8_0_100M/slowest_sync_clk] [get_bd_pins ultra_net_0/ap_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm1_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0] [get_bd_pins zynq_ultra_ps_e_0/saxihp0_fpd_aclk]
#    connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins rst_ps8_0_100M/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
# 
#    # Create address segments
#    create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW
#    create_bd_addr_seg -range 0x80000000 -offset 0x00000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_DDR_LOW] SEG_zynq_ultra_ps_e_0_HP0_DDR_LOW
#    create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces axi_dma_0/Data_MM2S] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM
#    create_bd_addr_seg -range 0x01000000 -offset 0xFF000000 [get_bd_addr_spaces axi_dma_0/Data_S2MM] [get_bd_addr_segs zynq_ultra_ps_e_0/SAXIGP2/HP0_LPS_OCM] SEG_zynq_ultra_ps_e_0_HP0_LPS_OCM
#    create_bd_addr_seg -range 0x00001000 -offset 0xA0010000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs axi_dma_0/S_AXI_LITE/Reg] SEG_axi_dma_0_Reg
#    create_bd_addr_seg -range 0x00010000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs ultra_net_0/s_axi_control/Reg] SEG_ultra_net_0_Reg
# 
# 
#    # Restore current instance
#    current_bd_instance $oldCurInst
# 
#    validate_bd_design
#    save_bd_design
# }
# create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /zynq_ultra_ps_e_0/S_AXI_HP0_FPD(1) and /axi_smc/M00_AXI(0)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s00_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM0_FPD(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /ps8_0_axi_periph/s01_couplers/auto_ds/S_AXI(0) and /zynq_ultra_ps_e_0/M_AXI_HPM1_FPD(16)
Wrote  : </mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ultranet_bd.bd> 
Wrote  : </mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ui/bd_46de9510.ui> 
# make_wrapper -files [get_files ./RTL/project_1.srcs/sources_1/bd/ultranet_bd/ultranet_bd.bd] -top
INFO: [BD 41-1662] The design 'ultranet_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/sim/ultranet_bd.v
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hdl/ultranet_bd_wrapper.v
# add_files -norecurse ./RTL/project_1.srcs/sources_1/bd/ultranet_bd/hdl/ultranet_bd_wrapper.v
# launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [BD 41-1662] The design 'ultranet_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.v
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/sim/ultranet_bd.v
VHDL Output written to : /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hdl/ultranet_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_dma_0 .
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S00_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S01_AXI'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M00_AXI'. A default connection has been created.
Exporting to file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/hw_handoff/ultranet_bd_axi_smc_0.hwh
Generated Block Design Tcl file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/hw_handoff/ultranet_bd_axi_smc_0_bd.tcl
Generated Hardware Definition File /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/synth/ultranet_bd_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps8_0_axi_periph/s01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps8_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ultra_net_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.3-0] ultranet_bd_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM0_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_HPM1_FPD'. A default connection has been created.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI_HP0_FPD'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
Exporting to file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hw_handoff/ultranet_bd.hwh
Generated Block Design Tcl file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/hw_handoff/ultranet_bd_bd.tcl
Generated Hardware Definition File /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/synth/ultranet_bd.hwdef
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Tue May 10 21:51:57 2022] Launched ultranet_bd_auto_pc_1_synth_1, ultranet_bd_auto_ds_1_synth_1, ultranet_bd_auto_pc_0_synth_1, ultranet_bd_rst_ps8_0_100M_0_synth_1, ultranet_bd_ultra_net_0_0_synth_1, ultranet_bd_zynq_ultra_ps_e_0_0_synth_1, ultranet_bd_axi_smc_0_synth_1, ultranet_bd_auto_ds_0_synth_1, ultranet_bd_xbar_0_synth_1, ultranet_bd_axi_dma_0_0_synth_1, synth_1...
Run output will be captured here:
ultranet_bd_auto_pc_1_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_auto_pc_1_synth_1/runme.log
ultranet_bd_auto_ds_1_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_auto_ds_1_synth_1/runme.log
ultranet_bd_auto_pc_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_auto_pc_0_synth_1/runme.log
ultranet_bd_rst_ps8_0_100M_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_rst_ps8_0_100M_0_synth_1/runme.log
ultranet_bd_ultra_net_0_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_ultra_net_0_0_synth_1/runme.log
ultranet_bd_zynq_ultra_ps_e_0_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_zynq_ultra_ps_e_0_0_synth_1/runme.log
ultranet_bd_axi_smc_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_axi_smc_0_synth_1/runme.log
ultranet_bd_auto_ds_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_auto_ds_0_synth_1/runme.log
ultranet_bd_xbar_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_xbar_0_synth_1/runme.log
ultranet_bd_axi_dma_0_0_synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/ultranet_bd_axi_dma_0_0_synth_1/runme.log
synth_1: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/synth_1/runme.log
[Tue May 10 21:51:58 2022] Launched impl_1...
Run output will be captured here: /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:27 ; elapsed = 00:00:24 . Memory (MB): peak = 7284.891 ; gain = 251.562 ; free physical = 16851 ; free virtual = 25628
# wait_on_run impl_1
[Tue May 10 21:51:58 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:03 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:08 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:13 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:23 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:33 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:43 2022] Waiting for impl_1 to finish...
[Tue May 10 21:52:53 2022] Waiting for impl_1 to finish...
[Tue May 10 21:53:13 2022] Waiting for impl_1 to finish...
[Tue May 10 21:53:33 2022] Waiting for impl_1 to finish...
[Tue May 10 21:53:53 2022] Waiting for impl_1 to finish...
[Tue May 10 21:54:13 2022] Waiting for impl_1 to finish...
[Tue May 10 21:54:53 2022] Waiting for impl_1 to finish...
[Tue May 10 21:55:33 2022] Waiting for impl_1 to finish...
[Tue May 10 21:56:13 2022] Waiting for impl_1 to finish...
[Tue May 10 21:56:53 2022] Waiting for impl_1 to finish...
[Tue May 10 21:58:13 2022] Waiting for impl_1 to finish...
[Tue May 10 21:59:33 2022] Waiting for impl_1 to finish...
[Tue May 10 22:00:53 2022] Waiting for impl_1 to finish...
[Tue May 10 22:02:13 2022] Waiting for impl_1 to finish...
[Tue May 10 22:04:53 2022] Waiting for impl_1 to finish...
[Tue May 10 22:07:33 2022] Waiting for impl_1 to finish...

*** Running vivado
    with args -log ultranet_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source ultranet_bd_wrapper.tcl -notrace


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source ultranet_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/delta/Descartes/Git/DACSDC2021_my/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: link_design -top ultranet_bd_wrapper -part xczu3eg-sbva484-1-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.dcp' for cell 'ultranet_bd_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/ultranet_bd_axi_smc_0.dcp' for cell 'ultranet_bd_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0.dcp' for cell 'ultranet_bd_i/rst_ps8_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_ultra_net_0_0/ultranet_bd_ultra_net_0_0.dcp' for cell 'ultranet_bd_i/ultra_net_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0.dcp' for cell 'ultranet_bd_i/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_xbar_0/ultranet_bd_xbar_0.dcp' for cell 'ultranet_bd_i/ps8_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0.dcp' for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_0/ultranet_bd_auto_pc_0.dcp' for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1.dcp' for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_pc_1/ultranet_bd_auto_pc_1.dcp' for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2388.035 ; gain = 0.000 ; free physical = 16422 ; free virtual = 25516
INFO: [Netlist 29-17] Analyzing 5843 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.xdc] for cell 'ultranet_bd_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0.xdc] for cell 'ultranet_bd_i/axi_dma_0/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/ip/ip_1/bd_7e50_psr_aclk_0_board.xdc] for cell 'ultranet_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/ip/ip_1/bd_7e50_psr_aclk_0_board.xdc] for cell 'ultranet_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/ip/ip_1/bd_7e50_psr_aclk_0.xdc] for cell 'ultranet_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_smc_0/bd_0/ip/ip_1/bd_7e50_psr_aclk_0.xdc] for cell 'ultranet_bd_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0_board.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0_board.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M/U0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_rst_ps8_0_100M_0/ultranet_bd_rst_ps8_0_100M_0.xdc] for cell 'ultranet_bd_i/rst_ps8_0_100M/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'ultranet_bd_i/zynq_ultra_ps_e_0/inst'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_zynq_ultra_ps_e_0_0/ultranet_bd_zynq_ultra_ps_e_0_0.xdc] for cell 'ultranet_bd_i/zynq_ultra_ps_e_0/inst'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0_clocks.xdc] for cell 'ultranet_bd_i/axi_dma_0/U0'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_axi_dma_0_0/ultranet_bd_axi_dma_0_0_clocks.xdc] for cell 'ultranet_bd_i/axi_dma_0/U0'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0_clocks.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_0/ultranet_bd_auto_ds_0_clocks.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst'
Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1_clocks.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.srcs/sources_1/bd/ultranet_bd/ip/ultranet_bd_auto_ds_1/ultranet_bd_auto_ds_1_clocks.xdc] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
Finished Sourcing Tcl File [/tools/Xilinx/Vivado/2019.2/data/ip/xpm/xpm_memory/tcl/xpm_memory_xdc.tcl] for cell 'ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2863.883 ; gain = 0.000 ; free physical = 16136 ; free virtual = 25231
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 455 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 328 instances
  RAM16X1D => RAM32X1D (RAMD32(x2)): 2 instances
  RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 120 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 5 instances

20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:38 . Memory (MB): peak = 2863.883 ; gain = 1300.391 ; free physical = 16137 ; free virtual = 25231
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2863.883 ; gain = 0.000 ; free physical = 16115 ; free virtual = 25214

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 7999061a

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 3422.902 ; gain = 559.020 ; free physical = 15835 ; free virtual = 24930

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 33 inverter(s) to 5175 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 931b81c6

Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15968 ; free virtual = 25063
INFO: [Opt 31-389] Phase Retarget created 57 cells and removed 449 cells
INFO: [Opt 31-1021] In phase Retarget, 78 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 2 load pin(s).
Phase 2 Constant propagation | Checksum: 13a16bb36

Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15969 ; free virtual = 25064
INFO: [Opt 31-389] Phase Constant propagation created 664 cells and removed 1464 cells
INFO: [Opt 31-1021] In phase Constant propagation, 88 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 81d8d3f7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15972 ; free virtual = 25067
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1331 cells
INFO: [Opt 31-1021] In phase Sweep, 243 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: 81d8d3f7

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15967 ; free virtual = 25062
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f007d9c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15961 ; free virtual = 25055
INFO: [Opt 31-389] Phase Shift Register Optimization created 2 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f007d9c3

Time (s): cpu = 00:00:18 ; elapsed = 00:00:13 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15975 ; free virtual = 25058
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 96 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              57  |             449  |                                             78  |
|  Constant propagation         |             664  |            1464  |                                             88  |
|  Sweep                        |               0  |            1331  |                                            243  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               2  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             96  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15966 ; free virtual = 25049
Ending Logic Optimization Task | Checksum: 11feb0829

Time (s): cpu = 00:00:23 ; elapsed = 00:00:17 . Memory (MB): peak = 3589.715 ; gain = 0.000 ; free physical = 15966 ; free virtual = 25049

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.890 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 151 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 22 WE to EN ports
Number of BRAM Ports augmented: 33 newly gated: 24 Total Ports: 302
Ending PowerOpt Patch Enables Task | Checksum: 1bb078d6f

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.77 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14849 ; free virtual = 23932
Ending Power Optimization Task | Checksum: 1bb078d6f

Time (s): cpu = 00:01:29 ; elapsed = 00:00:56 . Memory (MB): peak = 5969.770 ; gain = 2380.055 ; free physical = 14946 ; free virtual = 24029

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 134bbddda

Time (s): cpu = 00:00:26 ; elapsed = 00:00:08 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14967 ; free virtual = 24049
Ending Final Cleanup Task | Checksum: 134bbddda

Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14965 ; free virtual = 24048

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14965 ; free virtual = 24048
Ending Netlist Obfuscation Task | Checksum: 134bbddda

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14965 ; free virtual = 24048
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:45 ; elapsed = 00:01:38 . Memory (MB): peak = 5969.770 ; gain = 3105.887 ; free physical = 14966 ; free virtual = 24049
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14966 ; free virtual = 24049
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14905 ; free virtual = 24015
INFO: [runtcl-4] Executing : report_drc -file ultranet_bd_wrapper_drc_opted.rpt -pb ultranet_bd_wrapper_drc_opted.pb -rpx ultranet_bd_wrapper_drc_opted.rpx
Command: report_drc -file ultranet_bd_wrapper_drc_opted.rpt -pb ultranet_bd_wrapper_drc_opted.pb -rpx ultranet_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14827 ; free virtual = 23938
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 8230b91b

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.05 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14827 ; free virtual = 23938
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14827 ; free virtual = 23938

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: a8f9f5f7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:07 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14581 ; free virtual = 23704

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e3353397

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14371 ; free virtual = 23493

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e3353397

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14371 ; free virtual = 23493
Phase 1 Placer Initialization | Checksum: e3353397

Time (s): cpu = 00:00:57 ; elapsed = 00:00:21 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14397 ; free virtual = 23518

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 18747ec5e

Time (s): cpu = 00:01:55 ; elapsed = 00:00:44 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14234 ; free virtual = 23364

Phase 2.2 Global Placement Core

Phase 2.2.1 Physical Synthesis In Placer
INFO: [Physopt 32-1018] Found 4124 candidate LUT instances to create LUTNM shape
INFO: [Physopt 32-775] End 1 Pass. Optimized 1921 nets or cells. Created 0 new cell, deleted 1921 existing cells and moved 0 existing cell
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net ultranet_bd_i/rst_ps8_0_100M/U0/peripheral_aresetn[0]. Replicated 26 times.
WARNING: [Physopt 32-894] Found a constraint with the -through option on pin ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst or the net immediately connecting to the pin. This constraint will block optimizations for this and all downstream leaf pins.
INFO: [Physopt 32-232] Optimized 1 net. Created 26 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 26 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14309 ; free virtual = 23428
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14309 ; free virtual = 23428

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |           1921  |                  1921  |           0  |           1  |  00:00:02  |
|  Very High Fanout                                 |           26  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           26  |           1921  |                  1922  |           0  |           3  |  00:00:04  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2.1 Physical Synthesis In Placer | Checksum: 1a12aaef3

Time (s): cpu = 00:03:17 ; elapsed = 00:01:20 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23416
Phase 2.2 Global Placement Core | Checksum: 16d0cc895

Time (s): cpu = 00:03:24 ; elapsed = 00:01:24 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14288 ; free virtual = 23407
Phase 2 Global Placement | Checksum: 16d0cc895

Time (s): cpu = 00:03:24 ; elapsed = 00:01:24 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14316 ; free virtual = 23435

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f6bce328

Time (s): cpu = 00:03:29 ; elapsed = 00:01:26 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14297 ; free virtual = 23423

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 156c9236c

Time (s): cpu = 00:03:45 ; elapsed = 00:01:33 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14273 ; free virtual = 23400

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: f8a14ec2

Time (s): cpu = 00:03:46 ; elapsed = 00:01:34 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14274 ; free virtual = 23400

Phase 3.4 Small Shape DP

Phase 3.4.1 Small Shape Clustering
Phase 3.4.1 Small Shape Clustering | Checksum: fc579ba3

Time (s): cpu = 00:03:49 ; elapsed = 00:01:36 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14228 ; free virtual = 23355

Phase 3.4.2 Flow Legalize Slice Clusters
Phase 3.4.2 Flow Legalize Slice Clusters | Checksum: 9dec8ab6

Time (s): cpu = 00:03:50 ; elapsed = 00:01:37 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14229 ; free virtual = 23356

Phase 3.4.3 Slice Area Swap
Phase 3.4.3 Slice Area Swap | Checksum: 149f532fc

Time (s): cpu = 00:03:55 ; elapsed = 00:01:41 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14212 ; free virtual = 23339

Phase 3.4.4 Commit Slice Clusters
Phase 3.4.4 Commit Slice Clusters | Checksum: 159b8f42f

Time (s): cpu = 00:04:05 ; elapsed = 00:01:45 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14202 ; free virtual = 23329
Phase 3.4 Small Shape DP | Checksum: 159b8f42f

Time (s): cpu = 00:04:06 ; elapsed = 00:01:45 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14215 ; free virtual = 23342

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 13806ba25

Time (s): cpu = 00:04:10 ; elapsed = 00:01:49 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14219 ; free virtual = 23346

Phase 3.6 Pipeline Register Optimization
Phase 3.6 Pipeline Register Optimization | Checksum: 6020f4ee

Time (s): cpu = 00:04:10 ; elapsed = 00:01:49 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14219 ; free virtual = 23346
Phase 3 Detail Placement | Checksum: 6020f4ee

Time (s): cpu = 00:04:11 ; elapsed = 00:01:50 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14228 ; free virtual = 23355

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ae097bac

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/convDSPOpt_l0_U0/grp_simd_mac9_DSP2_fu_1138/ap_ce_reg, inserted BUFG to drive 1495 loads.
INFO: [Place 46-45] Replicated bufg driver ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/convDSPOpt_l0_U0/grp_simd_mac9_DSP2_fu_1138/ap_ce_reg_reg_replica
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 1, Replicated BUFG Driver: 1, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Phase 4.1.1.1 BUFG Insertion | Checksum: 193b9b5cc

Time (s): cpu = 00:05:01 ; elapsed = 00:02:04 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14319 ; free virtual = 23446
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.860. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1f331daca

Time (s): cpu = 00:05:01 ; elapsed = 00:02:05 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14317 ; free virtual = 23444
Phase 4.1 Post Commit Optimization | Checksum: 1f331daca

Time (s): cpu = 00:05:02 ; elapsed = 00:02:05 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14317 ; free virtual = 23444

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1f331daca

Time (s): cpu = 00:05:03 ; elapsed = 00:02:06 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14316 ; free virtual = 23443
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14317 ; free virtual = 23444

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 226899b47

Time (s): cpu = 00:05:06 ; elapsed = 00:02:08 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14324 ; free virtual = 23451

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14324 ; free virtual = 23451
Phase 4.4 Final Placement Cleanup | Checksum: 258bce14b

Time (s): cpu = 00:05:06 ; elapsed = 00:02:09 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14325 ; free virtual = 23452
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 258bce14b

Time (s): cpu = 00:05:07 ; elapsed = 00:02:09 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14325 ; free virtual = 23452
Ending Placer Task | Checksum: 17a05a6b5

Time (s): cpu = 00:05:07 ; elapsed = 00:02:09 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14326 ; free virtual = 23453
INFO: [Common 17-83] Releasing license: Implementation
85 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:05:12 ; elapsed = 00:02:12 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14414 ; free virtual = 23542
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14415 ; free virtual = 23542
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14123 ; free virtual = 23483
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14326 ; free virtual = 23504
INFO: [runtcl-4] Executing : report_io -file ultranet_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14312 ; free virtual = 23489
INFO: [runtcl-4] Executing : report_utilization -file ultranet_bd_wrapper_utilization_placed.rpt -pb ultranet_bd_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ultranet_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.26 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14321 ; free virtual = 23499
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
94 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:07 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14264 ; free virtual = 23454
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14264 ; free virtual = 23454
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13985 ; free virtual = 23407
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 14196 ; free virtual = 23437
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8047863f ConstDB: 0 ShapeSum: c6665ff9 RouteDB: 3357c07d

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 14a8136ed

Time (s): cpu = 00:00:29 ; elapsed = 00:00:21 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13980 ; free virtual = 23223
Post Restoration Checksum: NetGraph: 43ea02a9 NumContArr: 81506899 Constraints: 1d49dfa3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e2844ae5

Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13988 ; free virtual = 23231

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e2844ae5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13928 ; free virtual = 23172

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e2844ae5

Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13946 ; free virtual = 23191

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 9d706aa5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:24 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13913 ; free virtual = 23154

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1171770ab

Time (s): cpu = 00:01:10 ; elapsed = 00:00:32 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13882 ; free virtual = 23121
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.064  | TNS=0.000  | WHS=-0.082 | THS=-9.420 |

Phase 2 Router Initialization | Checksum: d1f59f02

Time (s): cpu = 00:01:46 ; elapsed = 00:00:43 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13912 ; free virtual = 23139

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 96312
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 88273
  Number of Partially Routed Nets     = 8039
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: f21200af

Time (s): cpu = 00:02:07 ; elapsed = 00:00:51 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13869 ; free virtual = 23096

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 25415
 Number of Nodes with overlaps = 3926
 Number of Nodes with overlaps = 822
 Number of Nodes with overlaps = 242
 Number of Nodes with overlaps = 89
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.082  | TNS=0.000  | WHS=-0.033 | THS=-0.577 |

Phase 4.1 Global Iteration 0 | Checksum: 1d9979302

Time (s): cpu = 00:07:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13847 ; free virtual = 23084

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 242451c7b

Time (s): cpu = 00:07:13 ; elapsed = 00:03:08 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13847 ; free virtual = 23083
Phase 4 Rip-up And Reroute | Checksum: 242451c7b

Time (s): cpu = 00:07:14 ; elapsed = 00:03:09 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13847 ; free virtual = 23083

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1386a7690

Time (s): cpu = 00:07:34 ; elapsed = 00:03:14 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13848 ; free virtual = 23072
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.082  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 1386a7690

Time (s): cpu = 00:07:35 ; elapsed = 00:03:14 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13848 ; free virtual = 23072

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1386a7690

Time (s): cpu = 00:07:35 ; elapsed = 00:03:15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13848 ; free virtual = 23072
Phase 5 Delay and Skew Optimization | Checksum: 1386a7690

Time (s): cpu = 00:07:35 ; elapsed = 00:03:15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13848 ; free virtual = 23072

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cad5b5f3

Time (s): cpu = 00:07:51 ; elapsed = 00:03:19 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13858 ; free virtual = 23082
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.082  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1caf08861

Time (s): cpu = 00:07:52 ; elapsed = 00:03:19 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13858 ; free virtual = 23082
Phase 6 Post Hold Fix | Checksum: 1caf08861

Time (s): cpu = 00:07:52 ; elapsed = 00:03:20 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13858 ; free virtual = 23082

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 27.479 %
  Global Horizontal Routing Utilization  = 27.5382 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 189e8e68c

Time (s): cpu = 00:07:52 ; elapsed = 00:03:20 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13856 ; free virtual = 23080

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 189e8e68c

Time (s): cpu = 00:07:53 ; elapsed = 00:03:20 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13846 ; free virtual = 23070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 189e8e68c

Time (s): cpu = 00:07:57 ; elapsed = 00:03:25 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13870 ; free virtual = 23095

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.082  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 189e8e68c

Time (s): cpu = 00:07:58 ; elapsed = 00:03:25 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13874 ; free virtual = 23099
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:07:58 ; elapsed = 00:03:25 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13968 ; free virtual = 23193

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
109 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:08:05 ; elapsed = 00:03:29 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13968 ; free virtual = 23193
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13968 ; free virtual = 23193
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:12 ; elapsed = 00:00:04 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13619 ; free virtual = 23122
INFO: [Common 17-1381] The checkpoint '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13896 ; free virtual = 23182
INFO: [runtcl-4] Executing : report_drc -file ultranet_bd_wrapper_drc_routed.rpt -pb ultranet_bd_wrapper_drc_routed.pb -rpx ultranet_bd_wrapper_drc_routed.rpx
Command: report_drc -file ultranet_bd_wrapper_drc_routed.rpt -pb ultranet_bd_wrapper_drc_routed.pb -rpx ultranet_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:16 ; elapsed = 00:00:05 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13842 ; free virtual = 23129
INFO: [runtcl-4] Executing : report_methodology -file ultranet_bd_wrapper_methodology_drc_routed.rpt -pb ultranet_bd_wrapper_methodology_drc_routed.pb -rpx ultranet_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ultranet_bd_wrapper_methodology_drc_routed.rpt -pb ultranet_bd_wrapper_methodology_drc_routed.pb -rpx ultranet_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/ultranet_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:55 ; elapsed = 00:00:12 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13812 ; free virtual = 23099
INFO: [runtcl-4] Executing : report_power -file ultranet_bd_wrapper_power_routed.rpt -pb ultranet_bd_wrapper_power_summary_routed.pb -rpx ultranet_bd_wrapper_power_routed.rpx
Command: report_power -file ultranet_bd_wrapper_power_routed.rpt -pb ultranet_bd_wrapper_power_summary_routed.pb -rpx ultranet_bd_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
121 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:40 ; elapsed = 00:00:15 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13724 ; free virtual = 23025
INFO: [runtcl-4] Executing : report_route_status -file ultranet_bd_wrapper_route_status.rpt -pb ultranet_bd_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ultranet_bd_wrapper_timing_summary_routed.rpt -pb ultranet_bd_wrapper_timing_summary_routed.pb -rpx ultranet_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ultranet_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ultranet_bd_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ultranet_bd_wrapper_bus_skew_routed.rpt -pb ultranet_bd_wrapper_bus_skew_routed.pb -rpx ultranet_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to distributed. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst block.
INFO: [Memdata 28-167] Found XPM memory block ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ultranet_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <ultranet_bd_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force ultranet_bd_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu3eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_3_U0/conv3padding717_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_4_U0/conv3padding714_U0/grp_stream_out_data_3_fu_145/add_ln321_reg_406_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_5_U0/conv3padding527716_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_6_U0/conv3padding526715_U0/grp_stream_out_data_4_fu_149/add_ln321_reg_456_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_U0/conv3padding711_U0/grp_stream_out_data_fu_147/add_ln321_reg_376_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_216/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_225/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_234/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_243/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_252/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_261/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_270/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-2] Input pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg input ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_l0_bn_act_DS_U0/streamBnRelu_l0_U0/grp_bn_qurelu_fixed_fu_279/ret_V_133_reg_124_reg/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U25/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U26/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U27/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U28/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U29/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U30/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U31/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U32/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U33/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U34/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U35/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-3] PREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product output ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/resize_batch_U0/grp_resize_fu_55/Resize_opr_linear_U0/ultra_net_mul_20skbM_U36/ultra_net_mul_20skbM_MulnS_3_U/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/ExtractPixels_U0/ultra_net_mul_32sbkb_U1/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/p_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/StreamingDataWidthCo_U0/ultra_net_mul_32sbkb_U9/ultra_net_mul_32sbkb_MulnS_0_U/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv1x1_DSPopt_U0/conv1x1DSP2_U0/grp_simd_mac_DSP2_fu_274/ultra_net_ama_adddQK_U721/ultra_net_ama_adddQK_DSP48_14_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/conv3padding712_U0/grp_stream_out_data_1_fu_151/add_ln321_reg_450_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1454/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1454/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1461/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1461/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1468/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1468/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1475/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1475/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1482/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1482/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1489/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1489/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1496/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1496/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1503/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1510/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1510/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1531/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_bn_qurelu_fixed_1_fu_1538/ret_V_reg_145_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1193/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1213/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1233/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1253/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1273/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1293/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1313/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U357/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U358/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U359/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U360/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U361/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U362/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U363/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_1_U0/convDSPOpt_4_U0/grp_simd_MAC_fu_1333/ultra_net_mul_mulbml_U364/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/conv3padding713_U0/grp_stream_out_data_2_fu_145/add_ln321_reg_402_reg/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_743/ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U465/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U466/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U467/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U468/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U469/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_763/ultra_net_mul_mulbml_U470/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_783/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_783/ultra_net_mul_mulbml_U463/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-4] MREG Output pipelining: DSP ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_783/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p multiplier stage ultranet_bd_i/ultra_net_0/inst/grp_do_compute2_fu_390/conv3x3_bn_act_DSPop_2_U0/convDSPOpt_U0/grp_simd_MAC_1_fu_783/ultra_net_mul_mulbml_U464/ultra_net_mul_mulbml_DSP48_4_U/p/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Common 17-14] Message 'DRC DPOP-4' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [DRC RTSTAT-10] No routable loads: 66 net(s) have no routable loads. The problem bus(es) and/or net(s) are ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, ultranet_bd_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, ultranet_bd_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 42 listed).
INFO: [DRC REQP-1934] RAMB18E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-1935] RAMB36E2_nochange_collision_advisory: Synchronous clocking is detected for BRAM (ultranet_bd_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0) in SDP mode with NO_CHANGE write-mode. This is the preferred mode for best power characteristics. However, NO_CHANGE may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 378 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ultranet_bd_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-186] '/mnt/delta/Descartes/Git/DACSDC2021_my/RTL/project_1.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Tue May 10 22:09:27 2022. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
161 Infos, 158 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:33 ; elapsed = 00:00:22 . Memory (MB): peak = 5969.770 ; gain = 0.000 ; free physical = 13571 ; free virtual = 22892
INFO: [Common 17-206] Exiting Vivado at Tue May 10 22:09:27 2022...
[Tue May 10 22:09:32 2022] impl_1 finished
wait_on_run: Time (s): cpu = 00:14:31 ; elapsed = 00:17:34 . Memory (MB): peak = 7284.891 ; gain = 0.000 ; free physical = 17658 ; free virtual = 26982
update_compile_order -fileset sources_1
archive_project /mnt/delta/Descartes/Git/DACSDC2021_my/ultranet_rtl.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-327755-aperture-ubuntu' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/mnt/delta/Descartes/Git/DACSDC2021_my/HLS'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_auto_pc_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_auto_ds_1_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_auto_pc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_rst_ps8_0_100M_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_ultra_net_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_zynq_ultra_ps_e_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_axi_smc_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_auto_ds_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_xbar_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'ultranet_bd_axi_dma_0_0_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_auto_pc_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_auto_ds_1_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_auto_pc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_rst_ps8_0_100M_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_ultra_net_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_zynq_ultra_ps_e_0_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_axi_smc_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_auto_ds_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_xbar_0_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'ultranet_bd_axi_dma_0_0_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_auto_ds_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_auto_ds_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_auto_ds_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_auto_ds_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_auto_pc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_auto_pc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_auto_pc_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_auto_pc_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_axi_dma_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_axi_dma_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_axi_smc_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_axi_smc_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_rst_ps8_0_100M_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_rst_ps8_0_100M_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_ultra_net_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_ultra_net_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_xbar_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_xbar_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'ultranet_bd_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'ultranet_bd_zynq_ultra_ps_e_0_0'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
