<profile>

<section name = "Vitis HLS Report for 'ecg_cnn'" level="0">
<item name = "Date">Thu Dec 11 00:00:21 2025
</item>
<item name = "Version">2025.1 (Build 6135595 on May 21 2025)</item>
<item name = "Project">ecg_cnn</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a100t-csg324-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.000 ns, 2.00 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">60677, 60677, 0.607 ms, 0.607 ms, 60678, 60678, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_conv1d_relu_fu_406">conv1d_relu, 40000, 40000, 0.400 ms, 0.400 ms, 39991, 39991, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_maxpool_fu_432">maxpool, 2871, 2871, 28.710 us, 28.710 us, 2857, 2857, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_conv1d_relu2_fu_448">conv1d_relu2, 11354, 11354, 0.114 ms, 0.114 ms, 11298, 11298, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_gap_fu_506">gap, 5745, 5745, 57.450 us, 57.450 us, 5745, 5745, no</column>
<column name="grp_dense_relu_fu_530">dense_relu, 625, 625, 6.250 us, 6.250 us, 625, 625, no</column>
<column name="grp_dense_linear_fu_574">dense_linear, 35, 35, 0.350 us, 0.350 us, 34, 34, loop auto-rewind stp (delay=0 clock cycles(s))</column>
<column name="grp_exp_12_3_s_fu_594">exp_12_3_s, 5, 5, 50.000 ns, 50.000 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 114, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">29, 58, 10271, 9693, -</column>
<column name="Memory">24, -, 0, 0, -</column>
<column name="Multiplexer">-, -, 0, 926, -</column>
<column name="Register">-, -, 574, -, -</column>
<specialColumn name="Available">270, 240, 126800, 63400, 0</specialColumn>
<specialColumn name="Utilization (%)">19, 24, 8, 16, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="CTRL_s_axi_U">CTRL_s_axi, 0, 0, 176, 296, 0</column>
<column name="INPUT_r_m_axi_U">INPUT_r_m_axi, 2, 0, 696, 754, 0</column>
<column name="OUTPUT_r_m_axi_U">OUTPUT_r_m_axi, 0, 0, 611, 664, 0</column>
<column name="grp_conv1d_relu_fu_406">conv1d_relu, 7, 7, 767, 1023, 0</column>
<column name="grp_conv1d_relu2_fu_448">conv1d_relu2, 20, 45, 6732, 5260, 0</column>
<column name="grp_dense_linear_fu_574">dense_linear, 0, 1, 35, 244, 0</column>
<column name="grp_dense_relu_fu_530">dense_relu, 0, 1, 125, 404, 0</column>
<column name="grp_exp_12_3_s_fu_594">exp_12_3_s, 0, 3, 354, 292, 0</column>
<column name="grp_gap_fu_506">gap, 0, 0, 61, 172, 0</column>
<column name="grp_maxpool_fu_432">maxpool, 0, 1, 464, 433, 0</column>
<column name="sdiv_20ns_13s_20_24_seq_1_U293">sdiv_20ns_13s_20_24_seq_1, 0, 0, 250, 151, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="conv1_out_U">conv1_out_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2856, 11, 1, 31416</column>
<column name="conv1_out_1_U">conv1_out_RAM_T2P_BRAM_1R1W, 3, 0, 0, 0, 2856, 11, 1, 31416</column>
<column name="conv2_out_U">conv2_out_RAM_T2P_BRAM_1R1W, 2, 0, 0, 0, 1412, 11, 1, 15532</column>
<column name="conv2_out_1_U">conv2_out_RAM_T2P_BRAM_1R1W, 2, 0, 0, 0, 1412, 11, 1, 15532</column>
<column name="conv2_out_2_U">conv2_out_RAM_T2P_BRAM_1R1W, 2, 0, 0, 0, 1412, 11, 1, 15532</column>
<column name="conv2_out_3_U">conv2_out_RAM_T2P_BRAM_1R1W, 2, 0, 0, 0, 1412, 11, 1, 15532</column>
<column name="pool1_out_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_1_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_2_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_3_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_4_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_5_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_6_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_7_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_8_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
<column name="pool1_out_9_U">pool1_out_RAM_T2P_BRAM_1R1W, 1, 0, 0, 0, 288, 11, 1, 3168</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln248_fu_763_p2">+, 0, 0, 20, 13, 10</column>
<column name="add_ln252_fu_819_p2">+, 0, 0, 18, 11, 1</column>
<column name="grp_exp_12_3_s_fu_594_x">-, 0, 0, 19, 1, 12</column>
<column name="icmp_ln252_fu_813_p2">icmp, 0, 0, 16, 9, 1</column>
<column name="label_fu_841_p2">icmp, 0, 0, 19, 12, 8</column>
<column name="ref_tmp_i_i_0_fu_833_p3">select, 0, 0, 11, 1, 11</column>
<column name="select_ln252_fu_825_p3">select, 0, 0, 11, 1, 11</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="INPUT_r_0_ARVALID">9, 2, 1, 2</column>
<column name="INPUT_r_0_RREADY">9, 2, 1, 2</column>
<column name="OUTPUT_r_blk_n_AW">9, 2, 1, 2</column>
<column name="OUTPUT_r_blk_n_B">9, 2, 1, 2</column>
<column name="OUTPUT_r_blk_n_W">9, 2, 1, 2</column>
<column name="ap_NS_fsm">213, 49, 1, 49</column>
<column name="conv1_out_1_address0">13, 3, 12, 36</column>
<column name="conv1_out_1_ce0">13, 3, 1, 3</column>
<column name="conv1_out_1_ce1">9, 2, 1, 2</column>
<column name="conv1_out_1_we0">9, 2, 1, 2</column>
<column name="conv1_out_address0">13, 3, 12, 36</column>
<column name="conv1_out_ce0">13, 3, 1, 3</column>
<column name="conv1_out_ce1">9, 2, 1, 2</column>
<column name="conv1_out_we0">9, 2, 1, 2</column>
<column name="conv2_out_1_address0">13, 3, 11, 33</column>
<column name="conv2_out_1_ce0">13, 3, 1, 3</column>
<column name="conv2_out_1_we0">9, 2, 1, 2</column>
<column name="conv2_out_2_address0">13, 3, 11, 33</column>
<column name="conv2_out_2_ce0">13, 3, 1, 3</column>
<column name="conv2_out_2_we0">9, 2, 1, 2</column>
<column name="conv2_out_3_address0">13, 3, 11, 33</column>
<column name="conv2_out_3_ce0">13, 3, 1, 3</column>
<column name="conv2_out_3_we0">9, 2, 1, 2</column>
<column name="conv2_out_address0">13, 3, 11, 33</column>
<column name="conv2_out_ce0">13, 3, 1, 3</column>
<column name="conv2_out_we0">9, 2, 1, 2</column>
<column name="pool1_out_1_address0">13, 3, 9, 27</column>
<column name="pool1_out_1_ce0">13, 3, 1, 3</column>
<column name="pool1_out_1_ce1">9, 2, 1, 2</column>
<column name="pool1_out_1_we0">9, 2, 1, 2</column>
<column name="pool1_out_2_address0">13, 3, 9, 27</column>
<column name="pool1_out_2_ce0">13, 3, 1, 3</column>
<column name="pool1_out_2_ce1">9, 2, 1, 2</column>
<column name="pool1_out_2_we0">9, 2, 1, 2</column>
<column name="pool1_out_3_address0">13, 3, 9, 27</column>
<column name="pool1_out_3_ce0">13, 3, 1, 3</column>
<column name="pool1_out_3_ce1">9, 2, 1, 2</column>
<column name="pool1_out_3_we0">9, 2, 1, 2</column>
<column name="pool1_out_4_address0">13, 3, 9, 27</column>
<column name="pool1_out_4_ce0">13, 3, 1, 3</column>
<column name="pool1_out_4_ce1">9, 2, 1, 2</column>
<column name="pool1_out_4_we0">9, 2, 1, 2</column>
<column name="pool1_out_5_address0">13, 3, 9, 27</column>
<column name="pool1_out_5_ce0">13, 3, 1, 3</column>
<column name="pool1_out_5_ce1">9, 2, 1, 2</column>
<column name="pool1_out_5_we0">9, 2, 1, 2</column>
<column name="pool1_out_6_address0">13, 3, 9, 27</column>
<column name="pool1_out_6_ce0">13, 3, 1, 3</column>
<column name="pool1_out_6_ce1">9, 2, 1, 2</column>
<column name="pool1_out_6_we0">9, 2, 1, 2</column>
<column name="pool1_out_7_address0">13, 3, 9, 27</column>
<column name="pool1_out_7_ce0">13, 3, 1, 3</column>
<column name="pool1_out_7_ce1">9, 2, 1, 2</column>
<column name="pool1_out_7_we0">9, 2, 1, 2</column>
<column name="pool1_out_8_address0">13, 3, 9, 27</column>
<column name="pool1_out_8_ce0">13, 3, 1, 3</column>
<column name="pool1_out_8_ce1">9, 2, 1, 2</column>
<column name="pool1_out_8_we0">9, 2, 1, 2</column>
<column name="pool1_out_9_address0">13, 3, 9, 27</column>
<column name="pool1_out_9_ce0">13, 3, 1, 3</column>
<column name="pool1_out_9_ce1">9, 2, 1, 2</column>
<column name="pool1_out_9_we0">9, 2, 1, 2</column>
<column name="pool1_out_address0">13, 3, 9, 27</column>
<column name="pool1_out_ce0">13, 3, 1, 3</column>
<column name="pool1_out_ce1">9, 2, 1, 2</column>
<column name="pool1_out_we0">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="OUTPUT_r_addr_reg_1059">64, 0, 64, 0</column>
<column name="ap_CS_fsm">48, 0, 48, 0</column>
<column name="dense1_out_10_fu_350">11, 0, 11, 0</column>
<column name="dense1_out_11_fu_354">11, 0, 11, 0</column>
<column name="dense1_out_12_fu_358">11, 0, 11, 0</column>
<column name="dense1_out_13_fu_362">11, 0, 11, 0</column>
<column name="dense1_out_14_fu_366">11, 0, 11, 0</column>
<column name="dense1_out_15_fu_370">11, 0, 11, 0</column>
<column name="dense1_out_1_fu_314">11, 0, 11, 0</column>
<column name="dense1_out_2_fu_318">11, 0, 11, 0</column>
<column name="dense1_out_3_fu_322">11, 0, 11, 0</column>
<column name="dense1_out_4_fu_326">11, 0, 11, 0</column>
<column name="dense1_out_5_fu_330">11, 0, 11, 0</column>
<column name="dense1_out_6_fu_334">11, 0, 11, 0</column>
<column name="dense1_out_7_fu_338">11, 0, 11, 0</column>
<column name="dense1_out_8_fu_342">11, 0, 11, 0</column>
<column name="dense1_out_9_fu_346">11, 0, 11, 0</column>
<column name="dense1_out_fu_310">11, 0, 11, 0</column>
<column name="e_reg_1167">12, 0, 12, 0</column>
<column name="gap_out_10_fu_286">12, 0, 12, 0</column>
<column name="gap_out_11_fu_290">12, 0, 12, 0</column>
<column name="gap_out_12_fu_294">12, 0, 12, 0</column>
<column name="gap_out_13_fu_298">12, 0, 12, 0</column>
<column name="gap_out_14_fu_302">12, 0, 12, 0</column>
<column name="gap_out_15_fu_306">12, 0, 12, 0</column>
<column name="gap_out_1_fu_250">12, 0, 12, 0</column>
<column name="gap_out_2_fu_254">12, 0, 12, 0</column>
<column name="gap_out_3_fu_258">12, 0, 12, 0</column>
<column name="gap_out_4_fu_262">12, 0, 12, 0</column>
<column name="gap_out_5_fu_266">12, 0, 12, 0</column>
<column name="gap_out_6_fu_270">12, 0, 12, 0</column>
<column name="gap_out_7_fu_274">12, 0, 12, 0</column>
<column name="gap_out_8_fu_278">12, 0, 12, 0</column>
<column name="gap_out_9_fu_282">12, 0, 12, 0</column>
<column name="gap_out_fu_246">12, 0, 12, 0</column>
<column name="grp_conv1d_relu2_fu_448_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_conv1d_relu_fu_406_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_linear_fu_574_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_dense_relu_fu_530_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_gap_fu_506_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_maxpool_fu_432_ap_start_reg">1, 0, 1, 0</column>
<column name="input_r_r_read_reg_862">64, 0, 64, 0</column>
<column name="label_reg_1182">1, 0, 1, 0</column>
<column name="ref_tmp_i_i_0_reg_1177">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CTRL_AWVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_AWADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WDATA">in, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_WSTRB">in, 4, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARVALID">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARREADY">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_ARADDR">in, 6, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RDATA">out, 32, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_RRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BVALID">out, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BREADY">in, 1, s_axi, CTRL, scalar</column>
<column name="s_axi_CTRL_BRESP">out, 2, s_axi, CTRL, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, ecg_cnn, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, ecg_cnn, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, ecg_cnn, return value</column>
<column name="m_axi_INPUT_r_AWVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLEN">out, 8, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_AWUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WDATA">out, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WSTRB">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WLAST">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_WUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARVALID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREADY">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARADDR">out, 64, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARID">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLEN">out, 8, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARSIZE">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARBURST">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARLOCK">out, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARCACHE">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARPROT">out, 3, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARQOS">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARREGION">out, 4, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_ARUSER">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RDATA">in, 32, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RLAST">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_RRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BVALID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BREADY">out, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BRESP">in, 2, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BID">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_INPUT_r_BUSER">in, 1, m_axi, INPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWADDR">out, 64, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWLEN">out, 8, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWSIZE">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWBURST">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWLOCK">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWCACHE">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWPROT">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWQOS">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWREGION">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_AWUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WDATA">out, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WSTRB">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WLAST">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_WUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARVALID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARREADY">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARADDR">out, 64, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARID">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARLEN">out, 8, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARSIZE">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARBURST">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARLOCK">out, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARCACHE">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARPROT">out, 3, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARQOS">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARREGION">out, 4, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_ARUSER">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RVALID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RREADY">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RDATA">in, 32, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RLAST">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RUSER">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_RRESP">in, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BVALID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BREADY">out, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BRESP">in, 2, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BID">in, 1, m_axi, OUTPUT_r, pointer</column>
<column name="m_axi_OUTPUT_r_BUSER">in, 1, m_axi, OUTPUT_r, pointer</column>
</table>
</item>
</section>
</profile>
