Analysis & Synthesis report for Lab12_1131417
Fri Dec 12 10:45:34 2025
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated
 13. Source assignments for vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated
 14. Parameter Settings for User Entity Instance: pll_vga:pll_vga_inst|altpll:altpll_component
 15. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst
 16. Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component
 17. Parameter Settings for Inferred Entity Instance: vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0
 18. altpll Parameter Settings by Entity Instance
 19. altsyncram Parameter Settings by Entity Instance
 20. lpm_mult Parameter Settings by Entity Instance
 21. Port Connectivity Checks: "pll_vga:pll_vga_inst"
 22. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Dec 12 10:45:33 2025        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; Lab12_1131417                                ;
; Top-level Entity Name              ; Lab12_1131417                                ;
; Family                             ; Cyclone III                                  ;
; Total logic elements               ; 115                                          ;
;     Total combinational functions  ; 113                                          ;
;     Dedicated logic registers      ; 46                                           ;
; Total registers                    ; 46                                           ;
; Total pins                         ; 12                                           ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 80,000                                       ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 1                                            ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; Lab12_1131417      ; Lab12_1131417      ;
; Family name                                                                ; Cyclone III        ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 16     ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                           ;
+-----------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                    ;
+-----------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+
; my_img_rom.v                                        ; yes             ; User Wizard-Generated File             ; C:/Thomas/2_top/CS206B/Lab12_1131417/my_img_rom.v               ;
; pll_vga.v                                           ; yes             ; User Wizard-Generated File             ; C:/Thomas/2_top/CS206B/Lab12_1131417/pll_vga.v                  ;
; Lab12_1131417.v                                     ; yes             ; User Verilog HDL File                  ; C:/Thomas/2_top/CS206B/Lab12_1131417/Lab12_1131417.v            ;
; vga_crtl.v                                          ; yes             ; User Verilog HDL File                  ; C:/Thomas/2_top/CS206B/Lab12_1131417/vga_crtl.v                 ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf      ;
; db/pll_vga_altpll.v                                 ; yes             ; Auto-Generated Megafunction            ; C:/Thomas/2_top/CS206B/Lab12_1131417/db/pll_vga_altpll.v        ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf  ;
; db/altsyncram_uvb1.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Thomas/2_top/CS206B/Lab12_1131417/db/altsyncram_uvb1.tdf     ;
; /thomas/2_top/cs206b/lab_12_tool/img/img/output.mif ; yes             ; Auto-Found Memory Initialization File  ; /thomas/2_top/cs206b/lab_12_tool/img/img/output.mif             ;
; db/decode_37a.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Thomas/2_top/CS206B/Lab12_1131417/db/decode_37a.tdf          ;
; db/mux_qlb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Thomas/2_top/CS206B/Lab12_1131417/db/mux_qlb.tdf             ;
; lpm_mult.tdf                                        ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mult.tdf    ;
; multcore.tdf                                        ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/multcore.tdf    ;
; mpar_add.tdf                                        ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/mpar_add.tdf    ;
; lpm_add_sub.tdf                                     ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf ;
; db/add_sub_bfh.tdf                                  ; yes             ; Auto-Generated Megafunction            ; C:/Thomas/2_top/CS206B/Lab12_1131417/db/add_sub_bfh.tdf         ;
; altshift.tdf                                        ; yes             ; Megafunction                           ; c:/altera/91sp2/quartus/libraries/megafunctions/altshift.tdf    ;
+-----------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                               ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                       ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 115                                                                                         ;
;                                             ;                                                                                             ;
; Total combinational functions               ; 113                                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                                             ;
;     -- 4 input functions                    ; 37                                                                                          ;
;     -- 3 input functions                    ; 21                                                                                          ;
;     -- <=2 input functions                  ; 55                                                                                          ;
;                                             ;                                                                                             ;
; Logic elements by mode                      ;                                                                                             ;
;     -- normal mode                          ; 64                                                                                          ;
;     -- arithmetic mode                      ; 49                                                                                          ;
;                                             ;                                                                                             ;
; Total registers                             ; 46                                                                                          ;
;     -- Dedicated logic registers            ; 46                                                                                          ;
;     -- I/O registers                        ; 0                                                                                           ;
;                                             ;                                                                                             ;
; I/O pins                                    ; 12                                                                                          ;
; Total memory bits                           ; 80000                                                                                       ;
; Total PLLs                                  ; 1                                                                                           ;
; Maximum fan-out node                        ; pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 64                                                                                          ;
; Total fan-out                               ; 742                                                                                         ;
; Average fan-out                             ; 3.71                                                                                        ;
+---------------------------------------------+---------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                 ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                     ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |Lab12_1131417                                 ; 113 (0)           ; 46 (0)       ; 80000       ; 0            ; 0       ; 0         ; 12   ; 0            ; |Lab12_1131417                                                                                                                          ; work         ;
;    |pll_vga:pll_vga_inst|                      ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|pll_vga:pll_vga_inst                                                                                                     ;              ;
;       |altpll:altpll_component|                ; 1 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|pll_vga:pll_vga_inst|altpll:altpll_component                                                                             ;              ;
;          |pll_vga_altpll:auto_generated|       ; 1 (1)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated                                               ;              ;
;    |vga_ctrl:vga_ctrl_inst|                    ; 112 (93)          ; 45 (44)      ; 80000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst                                                                                                   ;              ;
;       |lpm_mult:Mult0|                         ; 19 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0                                                                                    ;              ;
;          |multcore:mult_core|                  ; 19 (11)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core                                                                 ;              ;
;             |mpar_add:padder|                  ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                 ;              ;
;                |lpm_add_sub:adder[0]|          ; 8 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                            ;              ;
;                   |add_sub_bfh:auto_generated| ; 8 (8)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ;              ;
;       |my_img_rom:u_rom|                       ; 0 (0)             ; 1 (0)        ; 80000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom                                                                                  ;              ;
;          |altsyncram:altsyncram_component|     ; 0 (0)             ; 1 (0)        ; 80000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component                                                  ;              ;
;             |altsyncram_uvb1:auto_generated|   ; 0 (0)             ; 1 (1)        ; 80000       ; 0            ; 0       ; 0         ; 0    ; 0            ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated                   ;              ;
+------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; Name                                                                                                              ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                               ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------+
; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 10000        ; 8            ; --           ; --           ; 80000 ; ../Lab_12_tool/img/img/output.mif ;
+-------------------------------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+-------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 46    ;
; Number of registers using Synchronous Clear  ; 32    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 45    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 10    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_ctrl:vga_ctrl_inst|vga_vs          ; 1       ;
; vga_ctrl:vga_ctrl_inst|vga_hs          ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |Lab12_1131417|vga_ctrl:vga_ctrl_inst|vga_rgb[0] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Source assignments for pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated ;
+---------------------------+-------+------+--------------------------------------------------------+
; Assignment                ; Value ; From ; To                                                     ;
+---------------------------+-------+------+--------------------------------------------------------+
; SUPPRESS_DA_RULE_INTERNAL ; C104  ; -    ; -                                                      ;
+---------------------------+-------+------+--------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                              ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                               ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll_vga:pll_vga_inst|altpll:altpll_component ;
+-------------------------------+-------------------+---------------------------------------+
; Parameter Name                ; Value             ; Type                                  ;
+-------------------------------+-------------------+---------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                               ;
; PLL_TYPE                      ; AUTO              ; Untyped                               ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                               ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                               ;
; SCAN_CHAIN                    ; LONG              ; Untyped                               ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                               ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                        ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                               ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                               ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                               ;
; LOCK_HIGH                     ; 1                 ; Untyped                               ;
; LOCK_LOW                      ; 1                 ; Untyped                               ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                               ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                               ;
; SKIP_VCO                      ; OFF               ; Untyped                               ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                               ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                               ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                               ;
; BANDWIDTH                     ; 0                 ; Untyped                               ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                               ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                               ;
; DOWN_SPREAD                   ; 0                 ; Untyped                               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                               ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                               ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK4_MULTIPLY_BY              ; 1                 ; Signed Integer                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                               ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                        ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                               ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK4_DIVIDE_BY                ; 1                 ; Signed Integer                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                               ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                        ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                               ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                               ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK4_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                               ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                               ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                               ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                               ;
; DPA_DIVIDER                   ; 0                 ; Untyped                               ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                               ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                               ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                               ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                               ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                               ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                               ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                               ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                               ;
; VCO_MIN                       ; 0                 ; Untyped                               ;
; VCO_MAX                       ; 0                 ; Untyped                               ;
; VCO_CENTER                    ; 0                 ; Untyped                               ;
; PFD_MIN                       ; 0                 ; Untyped                               ;
; PFD_MAX                       ; 0                 ; Untyped                               ;
; M_INITIAL                     ; 0                 ; Untyped                               ;
; M                             ; 0                 ; Untyped                               ;
; N                             ; 1                 ; Untyped                               ;
; M2                            ; 1                 ; Untyped                               ;
; N2                            ; 1                 ; Untyped                               ;
; SS                            ; 1                 ; Untyped                               ;
; C0_HIGH                       ; 0                 ; Untyped                               ;
; C1_HIGH                       ; 0                 ; Untyped                               ;
; C2_HIGH                       ; 0                 ; Untyped                               ;
; C3_HIGH                       ; 0                 ; Untyped                               ;
; C4_HIGH                       ; 0                 ; Untyped                               ;
; C5_HIGH                       ; 0                 ; Untyped                               ;
; C6_HIGH                       ; 0                 ; Untyped                               ;
; C7_HIGH                       ; 0                 ; Untyped                               ;
; C8_HIGH                       ; 0                 ; Untyped                               ;
; C9_HIGH                       ; 0                 ; Untyped                               ;
; C0_LOW                        ; 0                 ; Untyped                               ;
; C1_LOW                        ; 0                 ; Untyped                               ;
; C2_LOW                        ; 0                 ; Untyped                               ;
; C3_LOW                        ; 0                 ; Untyped                               ;
; C4_LOW                        ; 0                 ; Untyped                               ;
; C5_LOW                        ; 0                 ; Untyped                               ;
; C6_LOW                        ; 0                 ; Untyped                               ;
; C7_LOW                        ; 0                 ; Untyped                               ;
; C8_LOW                        ; 0                 ; Untyped                               ;
; C9_LOW                        ; 0                 ; Untyped                               ;
; C0_INITIAL                    ; 0                 ; Untyped                               ;
; C1_INITIAL                    ; 0                 ; Untyped                               ;
; C2_INITIAL                    ; 0                 ; Untyped                               ;
; C3_INITIAL                    ; 0                 ; Untyped                               ;
; C4_INITIAL                    ; 0                 ; Untyped                               ;
; C5_INITIAL                    ; 0                 ; Untyped                               ;
; C6_INITIAL                    ; 0                 ; Untyped                               ;
; C7_INITIAL                    ; 0                 ; Untyped                               ;
; C8_INITIAL                    ; 0                 ; Untyped                               ;
; C9_INITIAL                    ; 0                 ; Untyped                               ;
; C0_MODE                       ; BYPASS            ; Untyped                               ;
; C1_MODE                       ; BYPASS            ; Untyped                               ;
; C2_MODE                       ; BYPASS            ; Untyped                               ;
; C3_MODE                       ; BYPASS            ; Untyped                               ;
; C4_MODE                       ; BYPASS            ; Untyped                               ;
; C5_MODE                       ; BYPASS            ; Untyped                               ;
; C6_MODE                       ; BYPASS            ; Untyped                               ;
; C7_MODE                       ; BYPASS            ; Untyped                               ;
; C8_MODE                       ; BYPASS            ; Untyped                               ;
; C9_MODE                       ; BYPASS            ; Untyped                               ;
; C0_PH                         ; 0                 ; Untyped                               ;
; C1_PH                         ; 0                 ; Untyped                               ;
; C2_PH                         ; 0                 ; Untyped                               ;
; C3_PH                         ; 0                 ; Untyped                               ;
; C4_PH                         ; 0                 ; Untyped                               ;
; C5_PH                         ; 0                 ; Untyped                               ;
; C6_PH                         ; 0                 ; Untyped                               ;
; C7_PH                         ; 0                 ; Untyped                               ;
; C8_PH                         ; 0                 ; Untyped                               ;
; C9_PH                         ; 0                 ; Untyped                               ;
; L0_HIGH                       ; 1                 ; Untyped                               ;
; L1_HIGH                       ; 1                 ; Untyped                               ;
; G0_HIGH                       ; 1                 ; Untyped                               ;
; G1_HIGH                       ; 1                 ; Untyped                               ;
; G2_HIGH                       ; 1                 ; Untyped                               ;
; G3_HIGH                       ; 1                 ; Untyped                               ;
; E0_HIGH                       ; 1                 ; Untyped                               ;
; E1_HIGH                       ; 1                 ; Untyped                               ;
; E2_HIGH                       ; 1                 ; Untyped                               ;
; E3_HIGH                       ; 1                 ; Untyped                               ;
; L0_LOW                        ; 1                 ; Untyped                               ;
; L1_LOW                        ; 1                 ; Untyped                               ;
; G0_LOW                        ; 1                 ; Untyped                               ;
; G1_LOW                        ; 1                 ; Untyped                               ;
; G2_LOW                        ; 1                 ; Untyped                               ;
; G3_LOW                        ; 1                 ; Untyped                               ;
; E0_LOW                        ; 1                 ; Untyped                               ;
; E1_LOW                        ; 1                 ; Untyped                               ;
; E2_LOW                        ; 1                 ; Untyped                               ;
; E3_LOW                        ; 1                 ; Untyped                               ;
; L0_INITIAL                    ; 1                 ; Untyped                               ;
; L1_INITIAL                    ; 1                 ; Untyped                               ;
; G0_INITIAL                    ; 1                 ; Untyped                               ;
; G1_INITIAL                    ; 1                 ; Untyped                               ;
; G2_INITIAL                    ; 1                 ; Untyped                               ;
; G3_INITIAL                    ; 1                 ; Untyped                               ;
; E0_INITIAL                    ; 1                 ; Untyped                               ;
; E1_INITIAL                    ; 1                 ; Untyped                               ;
; E2_INITIAL                    ; 1                 ; Untyped                               ;
; E3_INITIAL                    ; 1                 ; Untyped                               ;
; L0_MODE                       ; BYPASS            ; Untyped                               ;
; L1_MODE                       ; BYPASS            ; Untyped                               ;
; G0_MODE                       ; BYPASS            ; Untyped                               ;
; G1_MODE                       ; BYPASS            ; Untyped                               ;
; G2_MODE                       ; BYPASS            ; Untyped                               ;
; G3_MODE                       ; BYPASS            ; Untyped                               ;
; E0_MODE                       ; BYPASS            ; Untyped                               ;
; E1_MODE                       ; BYPASS            ; Untyped                               ;
; E2_MODE                       ; BYPASS            ; Untyped                               ;
; E3_MODE                       ; BYPASS            ; Untyped                               ;
; L0_PH                         ; 0                 ; Untyped                               ;
; L1_PH                         ; 0                 ; Untyped                               ;
; G0_PH                         ; 0                 ; Untyped                               ;
; G1_PH                         ; 0                 ; Untyped                               ;
; G2_PH                         ; 0                 ; Untyped                               ;
; G3_PH                         ; 0                 ; Untyped                               ;
; E0_PH                         ; 0                 ; Untyped                               ;
; E1_PH                         ; 0                 ; Untyped                               ;
; E2_PH                         ; 0                 ; Untyped                               ;
; E3_PH                         ; 0                 ; Untyped                               ;
; M_PH                          ; 0                 ; Untyped                               ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                               ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                               ;
; CLK0_COUNTER                  ; G0                ; Untyped                               ;
; CLK1_COUNTER                  ; G0                ; Untyped                               ;
; CLK2_COUNTER                  ; G0                ; Untyped                               ;
; CLK3_COUNTER                  ; G0                ; Untyped                               ;
; CLK4_COUNTER                  ; G0                ; Untyped                               ;
; CLK5_COUNTER                  ; G0                ; Untyped                               ;
; CLK6_COUNTER                  ; E0                ; Untyped                               ;
; CLK7_COUNTER                  ; E1                ; Untyped                               ;
; CLK8_COUNTER                  ; E2                ; Untyped                               ;
; CLK9_COUNTER                  ; E3                ; Untyped                               ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                               ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                               ;
; M_TIME_DELAY                  ; 0                 ; Untyped                               ;
; N_TIME_DELAY                  ; 0                 ; Untyped                               ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                               ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                               ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                               ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                               ;
; ENABLE0_COUNTER               ; L0                ; Untyped                               ;
; ENABLE1_COUNTER               ; L0                ; Untyped                               ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                               ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                               ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                               ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                               ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                               ;
; VCO_POST_SCALE                ; 0                 ; Untyped                               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                               ;
; INTENDED_DEVICE_FAMILY        ; Cyclone III       ; Untyped                               ;
; PORT_CLKENA0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA4                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKENA5                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_EXTCLK0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK2                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_EXTCLK3                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD0                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKBAD1                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK0                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK1                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK2                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK3                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK4                     ; PORT_USED         ; Untyped                               ;
; PORT_CLK5                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATA                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANDONE                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKLOSS                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK1                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_INCLK0                   ; PORT_USED         ; Untyped                               ;
; PORT_FBIN                     ; PORT_UNUSED       ; Untyped                               ;
; PORT_PLLENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_CLKSWITCH                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ARESET                   ; PORT_USED         ; Untyped                               ;
; PORT_PFDENA                   ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANCLK                  ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANACLR                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANREAD                 ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANWRITE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_LOCKED                   ; PORT_USED         ; Untyped                               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED       ; Untyped                               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_PHASEDONE                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASESTEP                ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED       ; Untyped                               ;
; PORT_SCANCLKENA               ; PORT_UNUSED       ; Untyped                               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED       ; Untyped                               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                               ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                               ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                               ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                               ;
; CBXI_PARAMETER                ; pll_vga_altpll    ; Untyped                               ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                               ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                               ;
; WIDTH_CLOCK                   ; 5                 ; Signed Integer                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                               ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                               ;
; DEVICE_FAMILY                 ; Cyclone III       ; Untyped                               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                               ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                        ;
+-------------------------------+-------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; HS_A           ; 96    ; Signed Integer                             ;
; HS_B           ; 48    ; Signed Integer                             ;
; HS_C           ; 640   ; Signed Integer                             ;
; HS_D           ; 16    ; Signed Integer                             ;
; HS_E           ; 800   ; Signed Integer                             ;
; VS_A           ; 2     ; Signed Integer                             ;
; VS_B           ; 33    ; Signed Integer                             ;
; VS_C           ; 480   ; Signed Integer                             ;
; VS_D           ; 10    ; Signed Integer                             ;
; VS_E           ; 525   ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component ;
+------------------------------------+-----------------------------------+---------------------------------------------+
; Parameter Name                     ; Value                             ; Type                                        ;
+------------------------------------+-----------------------------------+---------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                                 ; Untyped                                     ;
; AUTO_CARRY_CHAINS                  ; ON                                ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS               ; OFF                               ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS                ; ON                                ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS             ; OFF                               ; IGNORE_CASCADE                              ;
; WIDTH_BYTEENA                      ; 1                                 ; Untyped                                     ;
; OPERATION_MODE                     ; ROM                               ; Untyped                                     ;
; WIDTH_A                            ; 8                                 ; Signed Integer                              ;
; WIDTHAD_A                          ; 14                                ; Signed Integer                              ;
; NUMWORDS_A                         ; 10000                             ; Signed Integer                              ;
; OUTDATA_REG_A                      ; UNREGISTERED                      ; Untyped                                     ;
; ADDRESS_ACLR_A                     ; NONE                              ; Untyped                                     ;
; OUTDATA_ACLR_A                     ; NONE                              ; Untyped                                     ;
; WRCONTROL_ACLR_A                   ; NONE                              ; Untyped                                     ;
; INDATA_ACLR_A                      ; NONE                              ; Untyped                                     ;
; BYTEENA_ACLR_A                     ; NONE                              ; Untyped                                     ;
; WIDTH_B                            ; 1                                 ; Untyped                                     ;
; WIDTHAD_B                          ; 1                                 ; Untyped                                     ;
; NUMWORDS_B                         ; 1                                 ; Untyped                                     ;
; INDATA_REG_B                       ; CLOCK1                            ; Untyped                                     ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                            ; Untyped                                     ;
; RDCONTROL_REG_B                    ; CLOCK1                            ; Untyped                                     ;
; ADDRESS_REG_B                      ; CLOCK1                            ; Untyped                                     ;
; OUTDATA_REG_B                      ; UNREGISTERED                      ; Untyped                                     ;
; BYTEENA_REG_B                      ; CLOCK1                            ; Untyped                                     ;
; INDATA_ACLR_B                      ; NONE                              ; Untyped                                     ;
; WRCONTROL_ACLR_B                   ; NONE                              ; Untyped                                     ;
; ADDRESS_ACLR_B                     ; NONE                              ; Untyped                                     ;
; OUTDATA_ACLR_B                     ; NONE                              ; Untyped                                     ;
; RDCONTROL_ACLR_B                   ; NONE                              ; Untyped                                     ;
; BYTEENA_ACLR_B                     ; NONE                              ; Untyped                                     ;
; WIDTH_BYTEENA_A                    ; 1                                 ; Signed Integer                              ;
; WIDTH_BYTEENA_B                    ; 1                                 ; Untyped                                     ;
; RAM_BLOCK_TYPE                     ; AUTO                              ; Untyped                                     ;
; BYTE_SIZE                          ; 8                                 ; Untyped                                     ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                         ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ              ; Untyped                                     ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ              ; Untyped                                     ;
; INIT_FILE                          ; ../Lab_12_tool/img/img/output.mif ; Untyped                                     ;
; INIT_FILE_LAYOUT                   ; PORT_A                            ; Untyped                                     ;
; MAXIMUM_DEPTH                      ; 0                                 ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                            ; Untyped                                     ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                            ; Untyped                                     ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                            ; Untyped                                     ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                   ; Untyped                                     ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                   ; Untyped                                     ;
; ENABLE_ECC                         ; FALSE                             ; Untyped                                     ;
; DEVICE_FAMILY                      ; Cyclone III                       ; Untyped                                     ;
; CBXI_PARAMETER                     ; altsyncram_uvb1                   ; Untyped                                     ;
+------------------------------------+-----------------------------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0 ;
+------------------------------------------------+-------------+-------------------------+
; Parameter Name                                 ; Value       ; Type                    ;
+------------------------------------------------+-------------+-------------------------+
; AUTO_CARRY_CHAINS                              ; ON          ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS                           ; OFF         ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                            ; ON          ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS                         ; OFF         ; IGNORE_CASCADE          ;
; LPM_WIDTHA                                     ; 8           ; Untyped                 ;
; LPM_WIDTHB                                     ; 7           ; Untyped                 ;
; LPM_WIDTHP                                     ; 15          ; Untyped                 ;
; LPM_WIDTHR                                     ; 15          ; Untyped                 ;
; LPM_WIDTHS                                     ; 1           ; Untyped                 ;
; LPM_REPRESENTATION                             ; UNSIGNED    ; Untyped                 ;
; LPM_PIPELINE                                   ; 0           ; Untyped                 ;
; LATENCY                                        ; 0           ; Untyped                 ;
; INPUT_A_IS_CONSTANT                            ; NO          ; Untyped                 ;
; INPUT_B_IS_CONSTANT                            ; YES         ; Untyped                 ;
; USE_EAB                                        ; OFF         ; Untyped                 ;
; MAXIMIZE_SPEED                                 ; 5           ; Untyped                 ;
; DEVICE_FAMILY                                  ; Cyclone III ; Untyped                 ;
; CARRY_CHAIN                                    ; MANUAL      ; Untyped                 ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT         ; TECH_MAPPER_APEX20K     ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO        ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0           ; Untyped                 ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0           ; Untyped                 ;
; CBXI_PARAMETER                                 ; NOTHING     ; Untyped                 ;
; INPUT_A_FIXED_VALUE                            ; Bx          ; Untyped                 ;
; INPUT_B_FIXED_VALUE                            ; Bx          ; Untyped                 ;
; USE_AHDL_IMPLEMENTATION                        ; OFF         ; Untyped                 ;
+------------------------------------------------+-------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                 ;
+-------------------------------+----------------------------------------------+
; Name                          ; Value                                        ;
+-------------------------------+----------------------------------------------+
; Number of entity instances    ; 1                                            ;
; Entity Instance               ; pll_vga:pll_vga_inst|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                       ;
;     -- PLL_TYPE               ; AUTO                                         ;
;     -- PRIMARY_CLOCK          ; INCLK0                                       ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                        ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                            ;
;     -- VCO_MULTIPLY_BY        ; 0                                            ;
;     -- VCO_DIVIDE_BY          ; 0                                            ;
+-------------------------------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                    ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Name                                      ; Value                                                                   ;
+-------------------------------------------+-------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                       ;
; Entity Instance                           ; vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                                     ;
;     -- WIDTH_A                            ; 8                                                                       ;
;     -- NUMWORDS_A                         ; 10000                                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                            ;
;     -- WIDTH_B                            ; 1                                                                       ;
;     -- NUMWORDS_B                         ; 1                                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                               ;
+-------------------------------------------+-------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                ;
+---------------------------------------+---------------------------------------+
; Name                                  ; Value                                 ;
+---------------------------------------+---------------------------------------+
; Number of entity instances            ; 1                                     ;
; Entity Instance                       ; vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                     ;
;     -- LPM_WIDTHB                     ; 7                                     ;
;     -- LPM_WIDTHP                     ; 15                                    ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                    ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                   ;
;     -- USE_EAB                        ; OFF                                   ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                  ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                    ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                    ;
+---------------------------------------+---------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll_vga:pll_vga_inst"                                                                                    ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; c4   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri Dec 12 10:45:32 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab12_1131417 -c Lab12_1131417
Info: Found 1 design units, including 1 entities, in source file my_img_rom.v
    Info: Found entity 1: my_img_rom
Info: Found 1 design units, including 1 entities, in source file pll_vga.v
    Info: Found entity 1: pll_vga
Info: Found 1 design units, including 1 entities, in source file lab12_1131417.v
    Info: Found entity 1: Lab12_1131417
Info: Found 1 design units, including 1 entities, in source file vga_crtl.v
    Info: Found entity 1: vga_ctrl
Info: Elaborating entity "Lab12_1131417" for the top level hierarchy
Info: Elaborating entity "pll_vga" for hierarchy "pll_vga:pll_vga_inst"
Info: Elaborating entity "altpll" for hierarchy "pll_vga:pll_vga_inst|altpll:altpll_component"
Info: Elaborated megafunction instantiation "pll_vga:pll_vga_inst|altpll:altpll_component"
Info: Instantiated megafunction "pll_vga:pll_vga_inst|altpll:altpll_component" with the following parameter:
    Info: Parameter "bandwidth_type" = "AUTO"
    Info: Parameter "clk0_divide_by" = "2"
    Info: Parameter "clk0_duty_cycle" = "50"
    Info: Parameter "clk0_multiply_by" = "1"
    Info: Parameter "clk0_phase_shift" = "0"
    Info: Parameter "clk4_divide_by" = "1"
    Info: Parameter "clk4_duty_cycle" = "50"
    Info: Parameter "clk4_multiply_by" = "1"
    Info: Parameter "clk4_phase_shift" = "0"
    Info: Parameter "compensate_clock" = "CLK0"
    Info: Parameter "inclk0_input_frequency" = "20000"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll_vga"
    Info: Parameter "lpm_type" = "altpll"
    Info: Parameter "operation_mode" = "NORMAL"
    Info: Parameter "pll_type" = "AUTO"
    Info: Parameter "port_activeclock" = "PORT_UNUSED"
    Info: Parameter "port_areset" = "PORT_USED"
    Info: Parameter "port_clkbad0" = "PORT_UNUSED"
    Info: Parameter "port_clkbad1" = "PORT_UNUSED"
    Info: Parameter "port_clkloss" = "PORT_UNUSED"
    Info: Parameter "port_clkswitch" = "PORT_UNUSED"
    Info: Parameter "port_configupdate" = "PORT_UNUSED"
    Info: Parameter "port_fbin" = "PORT_UNUSED"
    Info: Parameter "port_inclk0" = "PORT_USED"
    Info: Parameter "port_inclk1" = "PORT_UNUSED"
    Info: Parameter "port_locked" = "PORT_USED"
    Info: Parameter "port_pfdena" = "PORT_UNUSED"
    Info: Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info: Parameter "port_phasedone" = "PORT_UNUSED"
    Info: Parameter "port_phasestep" = "PORT_UNUSED"
    Info: Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info: Parameter "port_pllena" = "PORT_UNUSED"
    Info: Parameter "port_scanaclr" = "PORT_UNUSED"
    Info: Parameter "port_scanclk" = "PORT_UNUSED"
    Info: Parameter "port_scanclkena" = "PORT_UNUSED"
    Info: Parameter "port_scandata" = "PORT_UNUSED"
    Info: Parameter "port_scandataout" = "PORT_UNUSED"
    Info: Parameter "port_scandone" = "PORT_UNUSED"
    Info: Parameter "port_scanread" = "PORT_UNUSED"
    Info: Parameter "port_scanwrite" = "PORT_UNUSED"
    Info: Parameter "port_clk0" = "PORT_USED"
    Info: Parameter "port_clk1" = "PORT_UNUSED"
    Info: Parameter "port_clk2" = "PORT_UNUSED"
    Info: Parameter "port_clk3" = "PORT_UNUSED"
    Info: Parameter "port_clk4" = "PORT_USED"
    Info: Parameter "port_clk5" = "PORT_UNUSED"
    Info: Parameter "port_clkena0" = "PORT_UNUSED"
    Info: Parameter "port_clkena1" = "PORT_UNUSED"
    Info: Parameter "port_clkena2" = "PORT_UNUSED"
    Info: Parameter "port_clkena3" = "PORT_UNUSED"
    Info: Parameter "port_clkena4" = "PORT_UNUSED"
    Info: Parameter "port_clkena5" = "PORT_UNUSED"
    Info: Parameter "port_extclk0" = "PORT_UNUSED"
    Info: Parameter "port_extclk1" = "PORT_UNUSED"
    Info: Parameter "port_extclk2" = "PORT_UNUSED"
    Info: Parameter "port_extclk3" = "PORT_UNUSED"
    Info: Parameter "self_reset_on_loss_lock" = "OFF"
    Info: Parameter "width_clock" = "5"
Info: Found 1 design units, including 1 entities, in source file db/pll_vga_altpll.v
    Info: Found entity 1: pll_vga_altpll
Info: Elaborating entity "pll_vga_altpll" for hierarchy "pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated"
Info: Elaborating entity "vga_ctrl" for hierarchy "vga_ctrl:vga_ctrl_inst"
Warning (10230): Verilog HDL assignment warning at vga_crtl.v(36): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_crtl.v(59): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_crtl.v(87): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at vga_crtl.v(88): truncated value with size 32 to match size of target (10)
Info: Elaborating entity "my_img_rom" for hierarchy "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom"
Info: Elaborating entity "altsyncram" for hierarchy "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component"
Info: Instantiated megafunction "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "address_aclr_a" = "NONE"
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "../Lab_12_tool/img/img/output.mif"
    Info: Parameter "intended_device_family" = "Cyclone III"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "10000"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "14"
    Info: Parameter "width_a" = "8"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_uvb1.tdf
    Info: Found entity 1: altsyncram_uvb1
Info: Elaborating entity "altsyncram_uvb1" for hierarchy "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated"
Info: Found 1 design units, including 1 entities, in source file db/decode_37a.tdf
    Info: Found entity 1: decode_37a
Info: Elaborating entity "decode_37a" for hierarchy "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|decode_37a:rden_decode"
Info: Found 1 design units, including 1 entities, in source file db/mux_qlb.tdf
    Info: Found entity 1: mux_qlb
Info: Elaborating entity "mux_qlb" for hierarchy "vga_ctrl:vga_ctrl_inst|my_img_rom:u_rom|altsyncram:altsyncram_component|altsyncram_uvb1:auto_generated|mux_qlb:mux2"
Info: Inferred 1 megafunctions from design logic
    Info: Inferred multiplier megafunction ("lpm_mult") from the following logic: "vga_ctrl:vga_ctrl_inst|Mult0"
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0"
Info: Instantiated megafunction "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0" with the following parameter:
    Info: Parameter "LPM_WIDTHA" = "8"
    Info: Parameter "LPM_WIDTHB" = "7"
    Info: Parameter "LPM_WIDTHP" = "15"
    Info: Parameter "LPM_WIDTHR" = "15"
    Info: Parameter "LPM_WIDTHS" = "1"
    Info: Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info: Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info: Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info: Parameter "MAXIMIZE_SPEED" = "5"
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0"
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf
    Info: Found entity 1: add_sub_bfh
Info: Elaborated megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "vga_ctrl:vga_ctrl_inst|lpm_mult:Mult0"
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info: Registers with preset signals will power-up high
Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info: Timing-Driven Synthesis is running
Warning: PLL "pll_vga:pll_vga_inst|altpll:altpll_component|pll_vga_altpll:auto_generated|pll1" has parameters clk4_multiply_by and clk4_divide_by specified but port CLK[4] is not connected
Info: Implemented 144 device resources after synthesis - the final resource count might be different
    Info: Implemented 2 input pins
    Info: Implemented 10 output pins
    Info: Implemented 115 logic cells
    Info: Implemented 16 RAM segments
    Info: Implemented 1 PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 244 megabytes
    Info: Processing ended: Fri Dec 12 10:45:34 2025
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


