*Info*    Exporting services from client ... 

*Info*    Client has finished starting ... 



*Info*    Configuring the session ...

	Library      = TOP
	Cell         = top_tb
	View         = config_gate
	Simulator    = ams
	State Path   = $AXL_SETUPDB_DIR/test_states
	State Name   = TOP:top_tb:1_none_Interactive.7
	Results DB   = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl/results/data/Interactive.7.rdb
	Results Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1
	Results Loc  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data
	Project Dir  = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim
	Setup DB loc = /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/TOP/top_tb/adexl
	File Encoding = 0



*Info*    The auto suspension is disabled.






*Info*    Run start for Point ID (7 1) on testbench [ TOP:top_tb:1 ].

Resetting statistical vars

*Info*    Setting parameter values ...

Setting var temperature = "27"
Setting temp(T) = 27

*Info*    Netlist Directory =
          /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1/netlist


*Info*    Data Directory    =
          /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1


*Info*    Creating Netlist for Point ID (7 1)

generate netlist...
INFO (AMS-2142): The AMS Unified Netlisting (AMS UNL) flow has been enabled.
INFO (AMS-2031): The instances bound to the views specified in the 'Netlist using spectre CDF simInfo'
 field in the Netlister form (Simulation->Options->Netlister) will be netlisted as
 analog primitives using the Spectre CDF simulation information.
function ansCdlCompPrim redefined
function ansCdlCompPrim redefined
Initializing the control file using cp:
    cp /home/saul/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.ver /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1/netlist/digital/control
Begin Netlisting Feb  9 04:55:50 2024
INFO (VLOGNET-60): The stimulus name mapped table will not be printed in the 
"/home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1/netlist/digital/testfixture.verilog" file. To print the stimulus name mapped table, set 
simVerilogPrintStimulusNameMappingTable = t either in CIW or the .simrc file 
before invoking Verilog netlister.
 
INFO (VLOGNET-62): Database internal net names will be printed for floating instance ports. To prevent 
them from being printed, set simVerilogProcessNullPorts = t either in CIW or 
the .simrc file.
 
INFO (VLOGNET-64): All cellviews in the design will be printed in the Netlist Configuration list. 
If you want to print only those cellviews that need to be re-netlisted in the 
list, set simVerilogIncrementalNetlistConfigList = t either in CIW or the 
.simrc file.
 
INFO (VLOGNET-68): The initial state of stimulus of all inout pins is set to "z". To get inout 
pins with initial state of "0", set hnlVerilogIOInitStimulusStr = "0" 
either in CIW or the .simrc file.
 
Registering text portions of design: This might take some time.. 
Done.
INFO (AMS-2150): Generating the 'changedVarsSummary' file in the 'netlist' directory. This file prints the values of the netlister control variables, which are different from their default values. To disable the file creation, type 'envSetVal("ams.netlisterOpts" "print_control_vars" 'boolean nil )' in the '.cdsinit' file.
INFO (VLOGNET-117): Re-netlisting the entire design.

INFO (VLOGNET-118): Using connection by name (explicit connections) for all stopping and 
non-stopping cells.
 
INFO (VLOGNET-169): Module port ordering for lib 'COUNTER_JI3', cell 'counter', view 'schematic' will be
 done using the user specified port order as follows:

 => ("out<7:0>" "enable" "clk" "reset")

WARNING (VLOGNET-110): The cell 'TOP/top_tb/schematic' has no ports. Make sure that this was the intended 
design.
 
INFO (VLOGNET-126): ---------- Beginning netlist configuration information ----------



LIB NAME                    CELL NAME                   VIEW NAME            NOTE             
---------                   ---------                   ---------            ----             

IO_CELLS_JIC3V              VDDORPADPC                  verilogams           *Stopping View*  
IO_CELLS_JIC3V              VDDPADPC                    verilogams           *Stopping View*  
IO_CELLS_JIC3V              GNDORPADPC                  verilogams           *Stopping View*  
IO_CELLS_JIC3V              PSUBPADPC                   verilogams           *Stopping View*  
IO_CELLS_JIC3V              GNDPADPC                    verilogams           *Stopping View*  
VLG_PRIMITIVES              check_gnd                   verilogams           *Stopping View*  
VLG_PRIMITIVES              check_buf                   functional           *Stopping View*  
VLG_PRIMITIVES              check_vdd                   verilogams           *Stopping View*  
IO_CELLS_JIC3V              PWRCUTDCPC                  verilogams           *Stopping View*  
VLG_PRIMITIVES              resistor_ams                verilogams           *Stopping View*  
IO_CELLS_JIC3V              APR00DPC                    verilogams           *Stopping View*  
PRIMLIB                     ddnw                        spectre              *Stopping View*  
PRIMLIB                     dhpw                        spectre              *Stopping View*  
PRIMLIB                     rdp_io                      spectre              *Stopping View*  
PRIMLIB                     dphnw                       spectre              *Stopping View*  
PRIMLIB                     pmb                         spectre              *Stopping View*  
PRIMLIB                     dp3                         spectre              *Stopping View*  
PRIMLIB                     rnp1                        spectre              *Stopping View*  
PRIMLIB                     pe3i                        spectre              *Stopping View*  
PRIMLIB                     rdp3                        spectre              *Stopping View*  
PRIMLIB                     dnpdd_scr                   spectre              *Stopping View*  
PRIMLIB                     dpdd_scr                    spectre              *Stopping View*  
PRIMLIB                     dpdnw                       spectre              *Stopping View*  
PRIMLIB                     rpp1s                       spectre              *Stopping View*  
PRIMLIB                     ne3                         spectre              *Stopping View*  
PRIMLIB                     pe3                         spectre              *Stopping View*  
PRIMLIB                     nedia                       spectre              *Stopping View*  
PRIMLIB                     rpp1k1_3                    spectre              *Stopping View*  
D_CELLS_JI3V                NA2JI3VX0                   functional           *Stopping View*  
D_CELLS_JI3V                INJI3VX0                    functional           *Stopping View*  
D_CELLS_JI3V                DLY2JI3VX1                  functional           *Stopping View*  
D_CELLS_JI3V                BUJI3VX2                    functional           *Stopping View*  
D_CELLS_JI3V                DECAP5JI3V                  functional           *Stopping View*  
D_CELLS_JI3V                DECAP7JI3V                  functional           *Stopping View*  
D_CELLS_JI3V                DECAP10JI3V                 functional           *Stopping View*  
D_CELLS_JI3V                DECAP15JI3V                 functional           *Stopping View*  
D_CELLS_JI3V                DECAP25JI3V                 functional           *Stopping View*  
D_CELLS_JI3V                BUJI3VX1                    functional           *Stopping View*  
VLG_PRIMITIVES              u1_fd5                      functional           *Stopping View*  
D_CELLS_JI3V                NO2JI3VX0                   functional           *Stopping View*  
D_CELLS_JI3V                EN2JI3VX0                   functional           *Stopping View*  
D_CELLS_JI3V                AN22JI3VX1                  functional           *Stopping View*  
D_CELLS_JI3V                AN21JI3VX1                  functional           *Stopping View*  
D_CELLS_JI3V                DLY1JI3VX1                  functional           *Stopping View*  
D_CELLS_JI3V                ON211JI3VX1                 functional           *Stopping View*  
D_CELLS_JI3V                BUJI3VX16                   functional           *Stopping View*  
D_CELLS_JI3V                BUJI3VX0                    functional           *Stopping View*  
COUNTER_JI3                 counter_stimulus            verilogams_sdf       *Stopping View*  
analogLib                   vdc                         spectre              *Stopping View*  
analogLib                   res                         spectre              *Stopping View*  
analogLib                   vpulse                      spectre              *Stopping View*  
TOP                         top_tb                      schematic                             
TOP                         top                         schematic                             
COUNTER_JI3                 counter                     schematic                             
D_CELLS_JI3V                DFRQJI3VX4                  functional                            
D_CELLS_JI3V                DFRQJI3VX2                  functional                            
D_CELLS_JI3V                DFRQJI3VX1                  functional                            
INV_HV                      inv_hv                      schematic                             
INV_LP                      inv                         schematic                             
IORING                      ioring                      schematic                             
HV_CELLS                    HVD4SJD1R5PKFs              schematic                             
HV_CELLS                    ioh_c5pk                    schematic                             
HV_CELLS                    ioh_pmbsabhv_750            schematic                             
HV_CELLS                    ioh_pmbsab_15_10            schematic                             
HV_CELLS                    ioh_pe3isabhv_1050gcr       schematic                             
HV_CELLS                    ioh_pe3isab_15_04           schematic                             
HV_CELLS                    ioh_iscrd2_4x100            schematic                             
HV_CELLS                    HVDD4D2PK                   schematic                             
HV_CELLS                    ioh_d2pk                    schematic                             
HV_CELLS                    HVDD4DJ5PKFs                schematic                             
HV_CELLS                    ioh_d5pk                    schematic                             
HV_CELLS                    ioh_pe3isabhv_2800gcr       schematic                             
HV_CELLS                    ioh_pe3isab_40_04           schematic                             
HV_CELLS                    ioh_pmbsabhv_2000           schematic                             
HV_CELLS                    ioh_pmbsab_40_10            schematic                             
HV_CELLS                    ioh_dhpw_2x100_stack3       schematic                             
HV_CELLS                    ioh_dhpw_2x100              schematic                             
IO_CELLS_JIC3V              APR04DPC                    verilogams                            
IO_CELLS_JIC3V              BT4PC                       verilogams                            
IO_CELLS_JIC3V              ICPC                        verilogams                            

---------- End of netlist configuration information   ----------
function ansCdlCompPrim redefined
function ansCdlCompPrim redefined
function ansCdlCompPrim redefined
Initializing the control file using cp:
    cp /home/saul/cadence/installs/IC618/tools.lnx86/dfII/etc/si/control.spectre /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1/netlist/analog/control
Copying Spectre source file 'spectre.inp'
Copying Spectre command file 'spectre.sim'
Running netlist assembly..
.........
End netlisting Feb  9 04:55:59 2024
INFO (AMS-1241): AMS UNL netlisting has completed successfully.
To view the modules, right-click the test name on the Tests and Analyses 
assistant pane and choose Netlist->Display menu option.
      ...successful.
create cds_globals...
      ...successful.
compose simulator input file...
      ...successful.

*Info*    Running simulation on testbench [ TOP:top_tb:1 ] for Point
          ID (7 1).

Delete simulation data in /home/saul/projects/XH018_mixed_ji3/test_mix/virtuoso/Sim/TOP/top_tb/adexl/results/data/Interactive.7/1/TOP:top_tb:1/psf.
create cds_globals...
      ...successful.
compose simulator input file...
      ...successful.
validating simulator hierarchy...
      ...successful.
running...
To check for output from compilation, elaboration and simulation run, 
right-click on the test name, result name, or any value in the "Results" 
tab of the Outputs section and choose "Output Log" menu option.
INFO (ADE-3071): Simulation completed successfully.
reading simulation data...
      ...successful.
*Info*    Client has finished evaluating ... 


*Info*    Run complete for Point ID (7 1) on testbench [ TOP:top_tb:1
          ].





Simulation design variables differ from those on the cellView,
they have been saved in the file "/tmp/saved-design-variables".
To save future changes, copy variables to cellView before exiting.
