module tb();
  reg [3:0] A,B;
  reg Cin;
  wire [3:0] S;
  wire Cout;
  adder_4_bit DUT(S,Cout,A,B,Cin);
  initial begin 
    $monitor($time,"A=%b,B=%b,Cin=%b,S=%b,Cout=%b",A,B,Cin,S,Cout);
   A=10;B=15;Cin=1;
    #5 A=2;B=4;Cin=0;
    #7 A=15;B=7;Cin=1;
  end
  initial begin
    #30 $finish;
  end
endmodule
