
clean.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000a3a4  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000534  0800a4b8  0800a4b8  0001a4b8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a9ec  0800a9ec  000201e8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a9ec  0800a9ec  000201e8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a9ec  0800a9ec  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a9ec  0800a9ec  0001a9ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a9f0  0800a9f0  0001a9f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800a9f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000228  200001e8  0800abdc  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000410  0800abdc  00020410  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00011077  00000000  00000000  00020211  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000027b2  00000000  00000000  00031288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001160  00000000  00000000  00033a40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001080  00000000  00000000  00034ba0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ee1  00000000  00000000  00035c20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000136d6  00000000  00000000  0004fb01  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009539c  00000000  00000000  000631d7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000c9  00000000  00000000  000f8573  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006194  00000000  00000000  000f863c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    00000064  00000000  00000000  000fe7d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001e8 	.word	0x200001e8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800a49c 	.word	0x0800a49c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001ec 	.word	0x200001ec
 800014c:	0800a49c 	.word	0x0800a49c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_d2f>:
 8000ac8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000acc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ad0:	bf24      	itt	cs
 8000ad2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ad6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ada:	d90d      	bls.n	8000af8 <__aeabi_d2f+0x30>
 8000adc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ae0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ae4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ae8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aec:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000af0:	bf08      	it	eq
 8000af2:	f020 0001 	biceq.w	r0, r0, #1
 8000af6:	4770      	bx	lr
 8000af8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000afc:	d121      	bne.n	8000b42 <__aeabi_d2f+0x7a>
 8000afe:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b02:	bfbc      	itt	lt
 8000b04:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b08:	4770      	bxlt	lr
 8000b0a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b0e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b12:	f1c2 0218 	rsb	r2, r2, #24
 8000b16:	f1c2 0c20 	rsb	ip, r2, #32
 8000b1a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b1e:	fa20 f002 	lsr.w	r0, r0, r2
 8000b22:	bf18      	it	ne
 8000b24:	f040 0001 	orrne.w	r0, r0, #1
 8000b28:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b2c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b30:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b34:	ea40 000c 	orr.w	r0, r0, ip
 8000b38:	fa23 f302 	lsr.w	r3, r3, r2
 8000b3c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b40:	e7cc      	b.n	8000adc <__aeabi_d2f+0x14>
 8000b42:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b46:	d107      	bne.n	8000b58 <__aeabi_d2f+0x90>
 8000b48:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b4c:	bf1e      	ittt	ne
 8000b4e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b52:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b56:	4770      	bxne	lr
 8000b58:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b5c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b60:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop

08000b68 <__aeabi_frsub>:
 8000b68:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b6c:	e002      	b.n	8000b74 <__addsf3>
 8000b6e:	bf00      	nop

08000b70 <__aeabi_fsub>:
 8000b70:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b74 <__addsf3>:
 8000b74:	0042      	lsls	r2, r0, #1
 8000b76:	bf1f      	itttt	ne
 8000b78:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b7c:	ea92 0f03 	teqne	r2, r3
 8000b80:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b84:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b88:	d06a      	beq.n	8000c60 <__addsf3+0xec>
 8000b8a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b8e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b92:	bfc1      	itttt	gt
 8000b94:	18d2      	addgt	r2, r2, r3
 8000b96:	4041      	eorgt	r1, r0
 8000b98:	4048      	eorgt	r0, r1
 8000b9a:	4041      	eorgt	r1, r0
 8000b9c:	bfb8      	it	lt
 8000b9e:	425b      	neglt	r3, r3
 8000ba0:	2b19      	cmp	r3, #25
 8000ba2:	bf88      	it	hi
 8000ba4:	4770      	bxhi	lr
 8000ba6:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000baa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bae:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bb2:	bf18      	it	ne
 8000bb4:	4240      	negne	r0, r0
 8000bb6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bba:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bbe:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bc2:	bf18      	it	ne
 8000bc4:	4249      	negne	r1, r1
 8000bc6:	ea92 0f03 	teq	r2, r3
 8000bca:	d03f      	beq.n	8000c4c <__addsf3+0xd8>
 8000bcc:	f1a2 0201 	sub.w	r2, r2, #1
 8000bd0:	fa41 fc03 	asr.w	ip, r1, r3
 8000bd4:	eb10 000c 	adds.w	r0, r0, ip
 8000bd8:	f1c3 0320 	rsb	r3, r3, #32
 8000bdc:	fa01 f103 	lsl.w	r1, r1, r3
 8000be0:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000be4:	d502      	bpl.n	8000bec <__addsf3+0x78>
 8000be6:	4249      	negs	r1, r1
 8000be8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bec:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bf0:	d313      	bcc.n	8000c1a <__addsf3+0xa6>
 8000bf2:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bf6:	d306      	bcc.n	8000c06 <__addsf3+0x92>
 8000bf8:	0840      	lsrs	r0, r0, #1
 8000bfa:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bfe:	f102 0201 	add.w	r2, r2, #1
 8000c02:	2afe      	cmp	r2, #254	; 0xfe
 8000c04:	d251      	bcs.n	8000caa <__addsf3+0x136>
 8000c06:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c0a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c0e:	bf08      	it	eq
 8000c10:	f020 0001 	biceq.w	r0, r0, #1
 8000c14:	ea40 0003 	orr.w	r0, r0, r3
 8000c18:	4770      	bx	lr
 8000c1a:	0049      	lsls	r1, r1, #1
 8000c1c:	eb40 0000 	adc.w	r0, r0, r0
 8000c20:	3a01      	subs	r2, #1
 8000c22:	bf28      	it	cs
 8000c24:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c28:	d2ed      	bcs.n	8000c06 <__addsf3+0x92>
 8000c2a:	fab0 fc80 	clz	ip, r0
 8000c2e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c32:	ebb2 020c 	subs.w	r2, r2, ip
 8000c36:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c3a:	bfaa      	itet	ge
 8000c3c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c40:	4252      	neglt	r2, r2
 8000c42:	4318      	orrge	r0, r3
 8000c44:	bfbc      	itt	lt
 8000c46:	40d0      	lsrlt	r0, r2
 8000c48:	4318      	orrlt	r0, r3
 8000c4a:	4770      	bx	lr
 8000c4c:	f092 0f00 	teq	r2, #0
 8000c50:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c54:	bf06      	itte	eq
 8000c56:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c5a:	3201      	addeq	r2, #1
 8000c5c:	3b01      	subne	r3, #1
 8000c5e:	e7b5      	b.n	8000bcc <__addsf3+0x58>
 8000c60:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c64:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c68:	bf18      	it	ne
 8000c6a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c6e:	d021      	beq.n	8000cb4 <__addsf3+0x140>
 8000c70:	ea92 0f03 	teq	r2, r3
 8000c74:	d004      	beq.n	8000c80 <__addsf3+0x10c>
 8000c76:	f092 0f00 	teq	r2, #0
 8000c7a:	bf08      	it	eq
 8000c7c:	4608      	moveq	r0, r1
 8000c7e:	4770      	bx	lr
 8000c80:	ea90 0f01 	teq	r0, r1
 8000c84:	bf1c      	itt	ne
 8000c86:	2000      	movne	r0, #0
 8000c88:	4770      	bxne	lr
 8000c8a:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c8e:	d104      	bne.n	8000c9a <__addsf3+0x126>
 8000c90:	0040      	lsls	r0, r0, #1
 8000c92:	bf28      	it	cs
 8000c94:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c98:	4770      	bx	lr
 8000c9a:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c9e:	bf3c      	itt	cc
 8000ca0:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000ca4:	4770      	bxcc	lr
 8000ca6:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000caa:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cb2:	4770      	bx	lr
 8000cb4:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000cb8:	bf16      	itet	ne
 8000cba:	4608      	movne	r0, r1
 8000cbc:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cc0:	4601      	movne	r1, r0
 8000cc2:	0242      	lsls	r2, r0, #9
 8000cc4:	bf06      	itte	eq
 8000cc6:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cca:	ea90 0f01 	teqeq	r0, r1
 8000cce:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cd2:	4770      	bx	lr

08000cd4 <__aeabi_ui2f>:
 8000cd4:	f04f 0300 	mov.w	r3, #0
 8000cd8:	e004      	b.n	8000ce4 <__aeabi_i2f+0x8>
 8000cda:	bf00      	nop

08000cdc <__aeabi_i2f>:
 8000cdc:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000ce0:	bf48      	it	mi
 8000ce2:	4240      	negmi	r0, r0
 8000ce4:	ea5f 0c00 	movs.w	ip, r0
 8000ce8:	bf08      	it	eq
 8000cea:	4770      	bxeq	lr
 8000cec:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cf0:	4601      	mov	r1, r0
 8000cf2:	f04f 0000 	mov.w	r0, #0
 8000cf6:	e01c      	b.n	8000d32 <__aeabi_l2f+0x2a>

08000cf8 <__aeabi_ul2f>:
 8000cf8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f04f 0300 	mov.w	r3, #0
 8000d04:	e00a      	b.n	8000d1c <__aeabi_l2f+0x14>
 8000d06:	bf00      	nop

08000d08 <__aeabi_l2f>:
 8000d08:	ea50 0201 	orrs.w	r2, r0, r1
 8000d0c:	bf08      	it	eq
 8000d0e:	4770      	bxeq	lr
 8000d10:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d14:	d502      	bpl.n	8000d1c <__aeabi_l2f+0x14>
 8000d16:	4240      	negs	r0, r0
 8000d18:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d1c:	ea5f 0c01 	movs.w	ip, r1
 8000d20:	bf02      	ittt	eq
 8000d22:	4684      	moveq	ip, r0
 8000d24:	4601      	moveq	r1, r0
 8000d26:	2000      	moveq	r0, #0
 8000d28:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d2c:	bf08      	it	eq
 8000d2e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d32:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d36:	fabc f28c 	clz	r2, ip
 8000d3a:	3a08      	subs	r2, #8
 8000d3c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d40:	db10      	blt.n	8000d64 <__aeabi_l2f+0x5c>
 8000d42:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d46:	4463      	add	r3, ip
 8000d48:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d4c:	f1c2 0220 	rsb	r2, r2, #32
 8000d50:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d54:	fa20 f202 	lsr.w	r2, r0, r2
 8000d58:	eb43 0002 	adc.w	r0, r3, r2
 8000d5c:	bf08      	it	eq
 8000d5e:	f020 0001 	biceq.w	r0, r0, #1
 8000d62:	4770      	bx	lr
 8000d64:	f102 0220 	add.w	r2, r2, #32
 8000d68:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d6c:	f1c2 0220 	rsb	r2, r2, #32
 8000d70:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d74:	fa21 f202 	lsr.w	r2, r1, r2
 8000d78:	eb43 0002 	adc.w	r0, r3, r2
 8000d7c:	bf08      	it	eq
 8000d7e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d82:	4770      	bx	lr

08000d84 <__aeabi_fmul>:
 8000d84:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d88:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d8c:	bf1e      	ittt	ne
 8000d8e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d92:	ea92 0f0c 	teqne	r2, ip
 8000d96:	ea93 0f0c 	teqne	r3, ip
 8000d9a:	d06f      	beq.n	8000e7c <__aeabi_fmul+0xf8>
 8000d9c:	441a      	add	r2, r3
 8000d9e:	ea80 0c01 	eor.w	ip, r0, r1
 8000da2:	0240      	lsls	r0, r0, #9
 8000da4:	bf18      	it	ne
 8000da6:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000daa:	d01e      	beq.n	8000dea <__aeabi_fmul+0x66>
 8000dac:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000db0:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000db4:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000db8:	fba0 3101 	umull	r3, r1, r0, r1
 8000dbc:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dc0:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dc4:	bf3e      	ittt	cc
 8000dc6:	0049      	lslcc	r1, r1, #1
 8000dc8:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000dcc:	005b      	lslcc	r3, r3, #1
 8000dce:	ea40 0001 	orr.w	r0, r0, r1
 8000dd2:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dd6:	2afd      	cmp	r2, #253	; 0xfd
 8000dd8:	d81d      	bhi.n	8000e16 <__aeabi_fmul+0x92>
 8000dda:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000dde:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000de2:	bf08      	it	eq
 8000de4:	f020 0001 	biceq.w	r0, r0, #1
 8000de8:	4770      	bx	lr
 8000dea:	f090 0f00 	teq	r0, #0
 8000dee:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000df2:	bf08      	it	eq
 8000df4:	0249      	lsleq	r1, r1, #9
 8000df6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dfa:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dfe:	3a7f      	subs	r2, #127	; 0x7f
 8000e00:	bfc2      	ittt	gt
 8000e02:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e06:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e0a:	4770      	bxgt	lr
 8000e0c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e10:	f04f 0300 	mov.w	r3, #0
 8000e14:	3a01      	subs	r2, #1
 8000e16:	dc5d      	bgt.n	8000ed4 <__aeabi_fmul+0x150>
 8000e18:	f112 0f19 	cmn.w	r2, #25
 8000e1c:	bfdc      	itt	le
 8000e1e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e22:	4770      	bxle	lr
 8000e24:	f1c2 0200 	rsb	r2, r2, #0
 8000e28:	0041      	lsls	r1, r0, #1
 8000e2a:	fa21 f102 	lsr.w	r1, r1, r2
 8000e2e:	f1c2 0220 	rsb	r2, r2, #32
 8000e32:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e36:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e3a:	f140 0000 	adc.w	r0, r0, #0
 8000e3e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e42:	bf08      	it	eq
 8000e44:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e48:	4770      	bx	lr
 8000e4a:	f092 0f00 	teq	r2, #0
 8000e4e:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e52:	bf02      	ittt	eq
 8000e54:	0040      	lsleq	r0, r0, #1
 8000e56:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e5a:	3a01      	subeq	r2, #1
 8000e5c:	d0f9      	beq.n	8000e52 <__aeabi_fmul+0xce>
 8000e5e:	ea40 000c 	orr.w	r0, r0, ip
 8000e62:	f093 0f00 	teq	r3, #0
 8000e66:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e6a:	bf02      	ittt	eq
 8000e6c:	0049      	lsleq	r1, r1, #1
 8000e6e:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e72:	3b01      	subeq	r3, #1
 8000e74:	d0f9      	beq.n	8000e6a <__aeabi_fmul+0xe6>
 8000e76:	ea41 010c 	orr.w	r1, r1, ip
 8000e7a:	e78f      	b.n	8000d9c <__aeabi_fmul+0x18>
 8000e7c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e80:	ea92 0f0c 	teq	r2, ip
 8000e84:	bf18      	it	ne
 8000e86:	ea93 0f0c 	teqne	r3, ip
 8000e8a:	d00a      	beq.n	8000ea2 <__aeabi_fmul+0x11e>
 8000e8c:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e90:	bf18      	it	ne
 8000e92:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e96:	d1d8      	bne.n	8000e4a <__aeabi_fmul+0xc6>
 8000e98:	ea80 0001 	eor.w	r0, r0, r1
 8000e9c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ea0:	4770      	bx	lr
 8000ea2:	f090 0f00 	teq	r0, #0
 8000ea6:	bf17      	itett	ne
 8000ea8:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000eac:	4608      	moveq	r0, r1
 8000eae:	f091 0f00 	teqne	r1, #0
 8000eb2:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eb6:	d014      	beq.n	8000ee2 <__aeabi_fmul+0x15e>
 8000eb8:	ea92 0f0c 	teq	r2, ip
 8000ebc:	d101      	bne.n	8000ec2 <__aeabi_fmul+0x13e>
 8000ebe:	0242      	lsls	r2, r0, #9
 8000ec0:	d10f      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ec2:	ea93 0f0c 	teq	r3, ip
 8000ec6:	d103      	bne.n	8000ed0 <__aeabi_fmul+0x14c>
 8000ec8:	024b      	lsls	r3, r1, #9
 8000eca:	bf18      	it	ne
 8000ecc:	4608      	movne	r0, r1
 8000ece:	d108      	bne.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ed0:	ea80 0001 	eor.w	r0, r0, r1
 8000ed4:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000ed8:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000edc:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ee0:	4770      	bx	lr
 8000ee2:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ee6:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000eea:	4770      	bx	lr

08000eec <__aeabi_fdiv>:
 8000eec:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ef0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000ef4:	bf1e      	ittt	ne
 8000ef6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000efa:	ea92 0f0c 	teqne	r2, ip
 8000efe:	ea93 0f0c 	teqne	r3, ip
 8000f02:	d069      	beq.n	8000fd8 <__aeabi_fdiv+0xec>
 8000f04:	eba2 0203 	sub.w	r2, r2, r3
 8000f08:	ea80 0c01 	eor.w	ip, r0, r1
 8000f0c:	0249      	lsls	r1, r1, #9
 8000f0e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f12:	d037      	beq.n	8000f84 <__aeabi_fdiv+0x98>
 8000f14:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f18:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f1c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f20:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f24:	428b      	cmp	r3, r1
 8000f26:	bf38      	it	cc
 8000f28:	005b      	lslcc	r3, r3, #1
 8000f2a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f2e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f32:	428b      	cmp	r3, r1
 8000f34:	bf24      	itt	cs
 8000f36:	1a5b      	subcs	r3, r3, r1
 8000f38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f3c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f40:	bf24      	itt	cs
 8000f42:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f46:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f4a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f4e:	bf24      	itt	cs
 8000f50:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f54:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f58:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f5c:	bf24      	itt	cs
 8000f5e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f62:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f66:	011b      	lsls	r3, r3, #4
 8000f68:	bf18      	it	ne
 8000f6a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f6e:	d1e0      	bne.n	8000f32 <__aeabi_fdiv+0x46>
 8000f70:	2afd      	cmp	r2, #253	; 0xfd
 8000f72:	f63f af50 	bhi.w	8000e16 <__aeabi_fmul+0x92>
 8000f76:	428b      	cmp	r3, r1
 8000f78:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f7c:	bf08      	it	eq
 8000f7e:	f020 0001 	biceq.w	r0, r0, #1
 8000f82:	4770      	bx	lr
 8000f84:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f88:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f8c:	327f      	adds	r2, #127	; 0x7f
 8000f8e:	bfc2      	ittt	gt
 8000f90:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f94:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f98:	4770      	bxgt	lr
 8000f9a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f9e:	f04f 0300 	mov.w	r3, #0
 8000fa2:	3a01      	subs	r2, #1
 8000fa4:	e737      	b.n	8000e16 <__aeabi_fmul+0x92>
 8000fa6:	f092 0f00 	teq	r2, #0
 8000faa:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fae:	bf02      	ittt	eq
 8000fb0:	0040      	lsleq	r0, r0, #1
 8000fb2:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fb6:	3a01      	subeq	r2, #1
 8000fb8:	d0f9      	beq.n	8000fae <__aeabi_fdiv+0xc2>
 8000fba:	ea40 000c 	orr.w	r0, r0, ip
 8000fbe:	f093 0f00 	teq	r3, #0
 8000fc2:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	bf02      	ittt	eq
 8000fc8:	0049      	lsleq	r1, r1, #1
 8000fca:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fce:	3b01      	subeq	r3, #1
 8000fd0:	d0f9      	beq.n	8000fc6 <__aeabi_fdiv+0xda>
 8000fd2:	ea41 010c 	orr.w	r1, r1, ip
 8000fd6:	e795      	b.n	8000f04 <__aeabi_fdiv+0x18>
 8000fd8:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000fdc:	ea92 0f0c 	teq	r2, ip
 8000fe0:	d108      	bne.n	8000ff4 <__aeabi_fdiv+0x108>
 8000fe2:	0242      	lsls	r2, r0, #9
 8000fe4:	f47f af7d 	bne.w	8000ee2 <__aeabi_fmul+0x15e>
 8000fe8:	ea93 0f0c 	teq	r3, ip
 8000fec:	f47f af70 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8000ff0:	4608      	mov	r0, r1
 8000ff2:	e776      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8000ff4:	ea93 0f0c 	teq	r3, ip
 8000ff8:	d104      	bne.n	8001004 <__aeabi_fdiv+0x118>
 8000ffa:	024b      	lsls	r3, r1, #9
 8000ffc:	f43f af4c 	beq.w	8000e98 <__aeabi_fmul+0x114>
 8001000:	4608      	mov	r0, r1
 8001002:	e76e      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001004:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8001008:	bf18      	it	ne
 800100a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 800100e:	d1ca      	bne.n	8000fa6 <__aeabi_fdiv+0xba>
 8001010:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001014:	f47f af5c 	bne.w	8000ed0 <__aeabi_fmul+0x14c>
 8001018:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 800101c:	f47f af3c 	bne.w	8000e98 <__aeabi_fmul+0x114>
 8001020:	e75f      	b.n	8000ee2 <__aeabi_fmul+0x15e>
 8001022:	bf00      	nop

08001024 <__gesf2>:
 8001024:	f04f 3cff 	mov.w	ip, #4294967295
 8001028:	e006      	b.n	8001038 <__cmpsf2+0x4>
 800102a:	bf00      	nop

0800102c <__lesf2>:
 800102c:	f04f 0c01 	mov.w	ip, #1
 8001030:	e002      	b.n	8001038 <__cmpsf2+0x4>
 8001032:	bf00      	nop

08001034 <__cmpsf2>:
 8001034:	f04f 0c01 	mov.w	ip, #1
 8001038:	f84d cd04 	str.w	ip, [sp, #-4]!
 800103c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001040:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001044:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001048:	bf18      	it	ne
 800104a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800104e:	d011      	beq.n	8001074 <__cmpsf2+0x40>
 8001050:	b001      	add	sp, #4
 8001052:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001056:	bf18      	it	ne
 8001058:	ea90 0f01 	teqne	r0, r1
 800105c:	bf58      	it	pl
 800105e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001062:	bf88      	it	hi
 8001064:	17c8      	asrhi	r0, r1, #31
 8001066:	bf38      	it	cc
 8001068:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800106c:	bf18      	it	ne
 800106e:	f040 0001 	orrne.w	r0, r0, #1
 8001072:	4770      	bx	lr
 8001074:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001078:	d102      	bne.n	8001080 <__cmpsf2+0x4c>
 800107a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800107e:	d105      	bne.n	800108c <__cmpsf2+0x58>
 8001080:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001084:	d1e4      	bne.n	8001050 <__cmpsf2+0x1c>
 8001086:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800108a:	d0e1      	beq.n	8001050 <__cmpsf2+0x1c>
 800108c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001090:	4770      	bx	lr
 8001092:	bf00      	nop

08001094 <__aeabi_cfrcmple>:
 8001094:	4684      	mov	ip, r0
 8001096:	4608      	mov	r0, r1
 8001098:	4661      	mov	r1, ip
 800109a:	e7ff      	b.n	800109c <__aeabi_cfcmpeq>

0800109c <__aeabi_cfcmpeq>:
 800109c:	b50f      	push	{r0, r1, r2, r3, lr}
 800109e:	f7ff ffc9 	bl	8001034 <__cmpsf2>
 80010a2:	2800      	cmp	r0, #0
 80010a4:	bf48      	it	mi
 80010a6:	f110 0f00 	cmnmi.w	r0, #0
 80010aa:	bd0f      	pop	{r0, r1, r2, r3, pc}

080010ac <__aeabi_fcmpeq>:
 80010ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010b0:	f7ff fff4 	bl	800109c <__aeabi_cfcmpeq>
 80010b4:	bf0c      	ite	eq
 80010b6:	2001      	moveq	r0, #1
 80010b8:	2000      	movne	r0, #0
 80010ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80010be:	bf00      	nop

080010c0 <__aeabi_fcmplt>:
 80010c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c4:	f7ff ffea 	bl	800109c <__aeabi_cfcmpeq>
 80010c8:	bf34      	ite	cc
 80010ca:	2001      	movcc	r0, #1
 80010cc:	2000      	movcs	r0, #0
 80010ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80010d2:	bf00      	nop

080010d4 <__aeabi_fcmple>:
 80010d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010d8:	f7ff ffe0 	bl	800109c <__aeabi_cfcmpeq>
 80010dc:	bf94      	ite	ls
 80010de:	2001      	movls	r0, #1
 80010e0:	2000      	movhi	r0, #0
 80010e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010e6:	bf00      	nop

080010e8 <__aeabi_fcmpge>:
 80010e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ec:	f7ff ffd2 	bl	8001094 <__aeabi_cfrcmple>
 80010f0:	bf94      	ite	ls
 80010f2:	2001      	movls	r0, #1
 80010f4:	2000      	movhi	r0, #0
 80010f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010fa:	bf00      	nop

080010fc <__aeabi_fcmpgt>:
 80010fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001100:	f7ff ffc8 	bl	8001094 <__aeabi_cfrcmple>
 8001104:	bf34      	ite	cc
 8001106:	2001      	movcc	r0, #1
 8001108:	2000      	movcs	r0, #0
 800110a:	f85d fb08 	ldr.w	pc, [sp], #8
 800110e:	bf00      	nop

08001110 <__aeabi_fcmpun>:
 8001110:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001114:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001118:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 800111c:	d102      	bne.n	8001124 <__aeabi_fcmpun+0x14>
 800111e:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8001122:	d108      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001124:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001128:	d102      	bne.n	8001130 <__aeabi_fcmpun+0x20>
 800112a:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800112e:	d102      	bne.n	8001136 <__aeabi_fcmpun+0x26>
 8001130:	f04f 0000 	mov.w	r0, #0
 8001134:	4770      	bx	lr
 8001136:	f04f 0001 	mov.w	r0, #1
 800113a:	4770      	bx	lr

0800113c <__aeabi_f2uiz>:
 800113c:	0042      	lsls	r2, r0, #1
 800113e:	d20e      	bcs.n	800115e <__aeabi_f2uiz+0x22>
 8001140:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001144:	d30b      	bcc.n	800115e <__aeabi_f2uiz+0x22>
 8001146:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800114a:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800114e:	d409      	bmi.n	8001164 <__aeabi_f2uiz+0x28>
 8001150:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001154:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001158:	fa23 f002 	lsr.w	r0, r3, r2
 800115c:	4770      	bx	lr
 800115e:	f04f 0000 	mov.w	r0, #0
 8001162:	4770      	bx	lr
 8001164:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001168:	d101      	bne.n	800116e <__aeabi_f2uiz+0x32>
 800116a:	0242      	lsls	r2, r0, #9
 800116c:	d102      	bne.n	8001174 <__aeabi_f2uiz+0x38>
 800116e:	f04f 30ff 	mov.w	r0, #4294967295
 8001172:	4770      	bx	lr
 8001174:	f04f 0000 	mov.w	r0, #0
 8001178:	4770      	bx	lr
 800117a:	bf00      	nop

0800117c <__aeabi_d2lz>:
 800117c:	b538      	push	{r3, r4, r5, lr}
 800117e:	4605      	mov	r5, r0
 8001180:	460c      	mov	r4, r1
 8001182:	2200      	movs	r2, #0
 8001184:	2300      	movs	r3, #0
 8001186:	4628      	mov	r0, r5
 8001188:	4621      	mov	r1, r4
 800118a:	f7ff fc17 	bl	80009bc <__aeabi_dcmplt>
 800118e:	b928      	cbnz	r0, 800119c <__aeabi_d2lz+0x20>
 8001190:	4628      	mov	r0, r5
 8001192:	4621      	mov	r1, r4
 8001194:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8001198:	f000 b80a 	b.w	80011b0 <__aeabi_d2ulz>
 800119c:	4628      	mov	r0, r5
 800119e:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80011a2:	f000 f805 	bl	80011b0 <__aeabi_d2ulz>
 80011a6:	4240      	negs	r0, r0
 80011a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80011ac:	bd38      	pop	{r3, r4, r5, pc}
 80011ae:	bf00      	nop

080011b0 <__aeabi_d2ulz>:
 80011b0:	b5d0      	push	{r4, r6, r7, lr}
 80011b2:	2200      	movs	r2, #0
 80011b4:	4b0b      	ldr	r3, [pc, #44]	; (80011e4 <__aeabi_d2ulz+0x34>)
 80011b6:	4606      	mov	r6, r0
 80011b8:	460f      	mov	r7, r1
 80011ba:	f7ff f98d 	bl	80004d8 <__aeabi_dmul>
 80011be:	f7ff fc63 	bl	8000a88 <__aeabi_d2uiz>
 80011c2:	4604      	mov	r4, r0
 80011c4:	f7ff f90e 	bl	80003e4 <__aeabi_ui2d>
 80011c8:	2200      	movs	r2, #0
 80011ca:	4b07      	ldr	r3, [pc, #28]	; (80011e8 <__aeabi_d2ulz+0x38>)
 80011cc:	f7ff f984 	bl	80004d8 <__aeabi_dmul>
 80011d0:	4602      	mov	r2, r0
 80011d2:	460b      	mov	r3, r1
 80011d4:	4630      	mov	r0, r6
 80011d6:	4639      	mov	r1, r7
 80011d8:	f7fe ffc6 	bl	8000168 <__aeabi_dsub>
 80011dc:	f7ff fc54 	bl	8000a88 <__aeabi_d2uiz>
 80011e0:	4621      	mov	r1, r4
 80011e2:	bdd0      	pop	{r4, r6, r7, pc}
 80011e4:	3df00000 	.word	0x3df00000
 80011e8:	41f00000 	.word	0x41f00000

080011ec <saturation>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
// PID controller create
arm_pid_instance_f32 PID_controller;
void saturation(uint32_t duty_value){
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
	if (duty_value > WINDUP_UB){
 80011f4:	687b      	ldr	r3, [r7, #4]
 80011f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80011fa:	d903      	bls.n	8001204 <saturation+0x18>
		duty = 1000;
 80011fc:	4b04      	ldr	r3, [pc, #16]	; (8001210 <saturation+0x24>)
 80011fe:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8001202:	601a      	str	r2, [r3, #0]
	}else if (duty_value < WINDUP_LB) {
		duty = 0;
	}
}
 8001204:	bf00      	nop
 8001206:	370c      	adds	r7, #12
 8001208:	46bd      	mov	sp, r7
 800120a:	bc80      	pop	{r7}
 800120c:	4770      	bx	lr
 800120e:	bf00      	nop
 8001210:	20000004 	.word	0x20000004

08001214 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 1 */
	PID_controller.Kp = PID_KP;
 8001218:	4b16      	ldr	r3, [pc, #88]	; (8001274 <main+0x60>)
 800121a:	4a17      	ldr	r2, [pc, #92]	; (8001278 <main+0x64>)
 800121c:	619a      	str	r2, [r3, #24]
	PID_controller.Ki = PID_KI;
 800121e:	4b15      	ldr	r3, [pc, #84]	; (8001274 <main+0x60>)
 8001220:	4a16      	ldr	r2, [pc, #88]	; (800127c <main+0x68>)
 8001222:	61da      	str	r2, [r3, #28]
	PID_controller.Kd = PID_KD;
 8001224:	4b13      	ldr	r3, [pc, #76]	; (8001274 <main+0x60>)
 8001226:	4a16      	ldr	r2, [pc, #88]	; (8001280 <main+0x6c>)
 8001228:	621a      	str	r2, [r3, #32]

	arm_pid_init_f32(&PID_controller, 1);
 800122a:	2101      	movs	r1, #1
 800122c:	4811      	ldr	r0, [pc, #68]	; (8001274 <main+0x60>)
 800122e:	f004 faab 	bl	8005788 <arm_pid_init_f32>
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001232:	f000 fe59 	bl	8001ee8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001236:	f000 f82f 	bl	8001298 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800123a:	f000 f9dd 	bl	80015f8 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800123e:	f000 f9b1 	bl	80015a4 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001242:	f000 f8bf 	bl	80013c4 <MX_I2C1_Init>
  MX_TIM2_Init();
 8001246:	f000 f8e9 	bl	800141c <MX_TIM2_Init>
  MX_TIM3_Init();
 800124a:	f000 f935 	bl	80014b8 <MX_TIM3_Init>
  MX_ADC1_Init();
 800124e:	f000 f87b 	bl	8001348 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
//  BMP280_Init(&hi2c1, BMP280_TEMPERATURE_16BIT, BMP280_STANDARD, BMP280_FORCEDMODE);
  HAL_UART_Receive_IT(&huart2, (uint8_t*)input, 4);
 8001252:	2204      	movs	r2, #4
 8001254:	490b      	ldr	r1, [pc, #44]	; (8001284 <main+0x70>)
 8001256:	480c      	ldr	r0, [pc, #48]	; (8001288 <main+0x74>)
 8001258:	f003 fe3d 	bl	8004ed6 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim2);
 800125c:	480b      	ldr	r0, [pc, #44]	; (800128c <main+0x78>)
 800125e:	f002 fe4d 	bl	8003efc <HAL_TIM_Base_Start_IT>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8001262:	2100      	movs	r1, #0
 8001264:	480a      	ldr	r0, [pc, #40]	; (8001290 <main+0x7c>)
 8001266:	f002 fef3 	bl	8004050 <HAL_TIM_PWM_Start>
  HAL_ADC_Start_IT(&hadc1);
 800126a:	480a      	ldr	r0, [pc, #40]	; (8001294 <main+0x80>)
 800126c:	f001 f87c 	bl	8002368 <HAL_ADC_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001270:	e7fe      	b.n	8001270 <main+0x5c>
 8001272:	bf00      	nop
 8001274:	200003d4 	.word	0x200003d4
 8001278:	3f74c72a 	.word	0x3f74c72a
 800127c:	3b144ed7 	.word	0x3b144ed7
 8001280:	c152c8b4 	.word	0xc152c8b4
 8001284:	200003d0 	.word	0x200003d0
 8001288:	20000318 	.word	0x20000318
 800128c:	20000288 	.word	0x20000288
 8001290:	200002d0 	.word	0x200002d0
 8001294:	20000204 	.word	0x20000204

08001298 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001298:	b580      	push	{r7, lr}
 800129a:	b094      	sub	sp, #80	; 0x50
 800129c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800129e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012a2:	2228      	movs	r2, #40	; 0x28
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f004 fabc 	bl	8005824 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80012ac:	f107 0314 	add.w	r3, r7, #20
 80012b0:	2200      	movs	r2, #0
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	605a      	str	r2, [r3, #4]
 80012b6:	609a      	str	r2, [r3, #8]
 80012b8:	60da      	str	r2, [r3, #12]
 80012ba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80012bc:	1d3b      	adds	r3, r7, #4
 80012be:	2200      	movs	r2, #0
 80012c0:	601a      	str	r2, [r3, #0]
 80012c2:	605a      	str	r2, [r3, #4]
 80012c4:	609a      	str	r2, [r3, #8]
 80012c6:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80012c8:	2302      	movs	r3, #2
 80012ca:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80012cc:	2301      	movs	r3, #1
 80012ce:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80012d0:	2310      	movs	r3, #16
 80012d2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80012d4:	2302      	movs	r3, #2
 80012d6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI_DIV2;
 80012d8:	2300      	movs	r3, #0
 80012da:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL16;
 80012dc:	f44f 1360 	mov.w	r3, #3670016	; 0x380000
 80012e0:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80012e2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80012e6:	4618      	mov	r0, r3
 80012e8:	f002 f828 	bl	800333c <HAL_RCC_OscConfig>
 80012ec:	4603      	mov	r3, r0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d001      	beq.n	80012f6 <SystemClock_Config+0x5e>
  {
    Error_Handler();
 80012f2:	f000 fb55 	bl	80019a0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80012f6:	230f      	movs	r3, #15
 80012f8:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80012fa:	2302      	movs	r3, #2
 80012fc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80012fe:	2300      	movs	r3, #0
 8001300:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001302:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001306:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001308:	2300      	movs	r3, #0
 800130a:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800130c:	f107 0314 	add.w	r3, r7, #20
 8001310:	2102      	movs	r1, #2
 8001312:	4618      	mov	r0, r3
 8001314:	f002 fa94 	bl	8003840 <HAL_RCC_ClockConfig>
 8001318:	4603      	mov	r3, r0
 800131a:	2b00      	cmp	r3, #0
 800131c:	d001      	beq.n	8001322 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800131e:	f000 fb3f 	bl	80019a0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001322:	2302      	movs	r3, #2
 8001324:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001326:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800132a:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	4618      	mov	r0, r3
 8001330:	f002 fc1e 	bl	8003b70 <HAL_RCCEx_PeriphCLKConfig>
 8001334:	4603      	mov	r3, r0
 8001336:	2b00      	cmp	r3, #0
 8001338:	d001      	beq.n	800133e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800133a:	f000 fb31 	bl	80019a0 <Error_Handler>
  }
}
 800133e:	bf00      	nop
 8001340:	3750      	adds	r7, #80	; 0x50
 8001342:	46bd      	mov	sp, r7
 8001344:	bd80      	pop	{r7, pc}
	...

08001348 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	b084      	sub	sp, #16
 800134c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	2200      	movs	r2, #0
 8001352:	601a      	str	r2, [r3, #0]
 8001354:	605a      	str	r2, [r3, #4]
 8001356:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001358:	4b18      	ldr	r3, [pc, #96]	; (80013bc <MX_ADC1_Init+0x74>)
 800135a:	4a19      	ldr	r2, [pc, #100]	; (80013c0 <MX_ADC1_Init+0x78>)
 800135c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800135e:	4b17      	ldr	r3, [pc, #92]	; (80013bc <MX_ADC1_Init+0x74>)
 8001360:	2200      	movs	r2, #0
 8001362:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001364:	4b15      	ldr	r3, [pc, #84]	; (80013bc <MX_ADC1_Init+0x74>)
 8001366:	2200      	movs	r2, #0
 8001368:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800136a:	4b14      	ldr	r3, [pc, #80]	; (80013bc <MX_ADC1_Init+0x74>)
 800136c:	2200      	movs	r2, #0
 800136e:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001370:	4b12      	ldr	r3, [pc, #72]	; (80013bc <MX_ADC1_Init+0x74>)
 8001372:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001376:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001378:	4b10      	ldr	r3, [pc, #64]	; (80013bc <MX_ADC1_Init+0x74>)
 800137a:	2200      	movs	r2, #0
 800137c:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800137e:	4b0f      	ldr	r3, [pc, #60]	; (80013bc <MX_ADC1_Init+0x74>)
 8001380:	2201      	movs	r2, #1
 8001382:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001384:	480d      	ldr	r0, [pc, #52]	; (80013bc <MX_ADC1_Init+0x74>)
 8001386:	f000 fe11 	bl	8001fac <HAL_ADC_Init>
 800138a:	4603      	mov	r3, r0
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001390:	f000 fb06 	bl	80019a0 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001394:	2304      	movs	r3, #4
 8001396:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001398:	2301      	movs	r3, #1
 800139a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 800139c:	2300      	movs	r3, #0
 800139e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80013a0:	1d3b      	adds	r3, r7, #4
 80013a2:	4619      	mov	r1, r3
 80013a4:	4805      	ldr	r0, [pc, #20]	; (80013bc <MX_ADC1_Init+0x74>)
 80013a6:	f001 f96d 	bl	8002684 <HAL_ADC_ConfigChannel>
 80013aa:	4603      	mov	r3, r0
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	d001      	beq.n	80013b4 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 80013b0:	f000 faf6 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80013b4:	bf00      	nop
 80013b6:	3710      	adds	r7, #16
 80013b8:	46bd      	mov	sp, r7
 80013ba:	bd80      	pop	{r7, pc}
 80013bc:	20000204 	.word	0x20000204
 80013c0:	40012400 	.word	0x40012400

080013c4 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80013c8:	4b12      	ldr	r3, [pc, #72]	; (8001414 <MX_I2C1_Init+0x50>)
 80013ca:	4a13      	ldr	r2, [pc, #76]	; (8001418 <MX_I2C1_Init+0x54>)
 80013cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100;
 80013ce:	4b11      	ldr	r3, [pc, #68]	; (8001414 <MX_I2C1_Init+0x50>)
 80013d0:	2264      	movs	r2, #100	; 0x64
 80013d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80013d4:	4b0f      	ldr	r3, [pc, #60]	; (8001414 <MX_I2C1_Init+0x50>)
 80013d6:	2200      	movs	r2, #0
 80013d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80013da:	4b0e      	ldr	r3, [pc, #56]	; (8001414 <MX_I2C1_Init+0x50>)
 80013dc:	2200      	movs	r2, #0
 80013de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013e0:	4b0c      	ldr	r3, [pc, #48]	; (8001414 <MX_I2C1_Init+0x50>)
 80013e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80013e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013e8:	4b0a      	ldr	r3, [pc, #40]	; (8001414 <MX_I2C1_Init+0x50>)
 80013ea:	2200      	movs	r2, #0
 80013ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80013ee:	4b09      	ldr	r3, [pc, #36]	; (8001414 <MX_I2C1_Init+0x50>)
 80013f0:	2200      	movs	r2, #0
 80013f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013f4:	4b07      	ldr	r3, [pc, #28]	; (8001414 <MX_I2C1_Init+0x50>)
 80013f6:	2200      	movs	r2, #0
 80013f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013fa:	4b06      	ldr	r3, [pc, #24]	; (8001414 <MX_I2C1_Init+0x50>)
 80013fc:	2200      	movs	r2, #0
 80013fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001400:	4804      	ldr	r0, [pc, #16]	; (8001414 <MX_I2C1_Init+0x50>)
 8001402:	f001 fe57 	bl	80030b4 <HAL_I2C_Init>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800140c:	f000 fac8 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	bd80      	pop	{r7, pc}
 8001414:	20000234 	.word	0x20000234
 8001418:	40005400 	.word	0x40005400

0800141c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b086      	sub	sp, #24
 8001420:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001422:	f107 0308 	add.w	r3, r7, #8
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001430:	463b      	mov	r3, r7
 8001432:	2200      	movs	r2, #0
 8001434:	601a      	str	r2, [r3, #0]
 8001436:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001438:	4b1e      	ldr	r3, [pc, #120]	; (80014b4 <MX_TIM2_Init+0x98>)
 800143a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800143e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6300;
 8001440:	4b1c      	ldr	r3, [pc, #112]	; (80014b4 <MX_TIM2_Init+0x98>)
 8001442:	f641 029c 	movw	r2, #6300	; 0x189c
 8001446:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001448:	4b1a      	ldr	r3, [pc, #104]	; (80014b4 <MX_TIM2_Init+0x98>)
 800144a:	2200      	movs	r2, #0
 800144c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10000;
 800144e:	4b19      	ldr	r3, [pc, #100]	; (80014b4 <MX_TIM2_Init+0x98>)
 8001450:	f242 7210 	movw	r2, #10000	; 0x2710
 8001454:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001456:	4b17      	ldr	r3, [pc, #92]	; (80014b4 <MX_TIM2_Init+0x98>)
 8001458:	2200      	movs	r2, #0
 800145a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800145c:	4b15      	ldr	r3, [pc, #84]	; (80014b4 <MX_TIM2_Init+0x98>)
 800145e:	2200      	movs	r2, #0
 8001460:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001462:	4814      	ldr	r0, [pc, #80]	; (80014b4 <MX_TIM2_Init+0x98>)
 8001464:	f002 fcfa 	bl	8003e5c <HAL_TIM_Base_Init>
 8001468:	4603      	mov	r3, r0
 800146a:	2b00      	cmp	r3, #0
 800146c:	d001      	beq.n	8001472 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 800146e:	f000 fa97 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001472:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001476:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001478:	f107 0308 	add.w	r3, r7, #8
 800147c:	4619      	mov	r1, r3
 800147e:	480d      	ldr	r0, [pc, #52]	; (80014b4 <MX_TIM2_Init+0x98>)
 8001480:	f003 f84e 	bl	8004520 <HAL_TIM_ConfigClockSource>
 8001484:	4603      	mov	r3, r0
 8001486:	2b00      	cmp	r3, #0
 8001488:	d001      	beq.n	800148e <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 800148a:	f000 fa89 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800148e:	2300      	movs	r3, #0
 8001490:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001492:	2300      	movs	r3, #0
 8001494:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001496:	463b      	mov	r3, r7
 8001498:	4619      	mov	r1, r3
 800149a:	4806      	ldr	r0, [pc, #24]	; (80014b4 <MX_TIM2_Init+0x98>)
 800149c:	f003 fbcc 	bl	8004c38 <HAL_TIMEx_MasterConfigSynchronization>
 80014a0:	4603      	mov	r3, r0
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d001      	beq.n	80014aa <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 80014a6:	f000 fa7b 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80014aa:	bf00      	nop
 80014ac:	3718      	adds	r7, #24
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000288 	.word	0x20000288

080014b8 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b08e      	sub	sp, #56	; 0x38
 80014bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014be:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80014c2:	2200      	movs	r2, #0
 80014c4:	601a      	str	r2, [r3, #0]
 80014c6:	605a      	str	r2, [r3, #4]
 80014c8:	609a      	str	r2, [r3, #8]
 80014ca:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014cc:	f107 0320 	add.w	r3, r7, #32
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80014d6:	1d3b      	adds	r3, r7, #4
 80014d8:	2200      	movs	r2, #0
 80014da:	601a      	str	r2, [r3, #0]
 80014dc:	605a      	str	r2, [r3, #4]
 80014de:	609a      	str	r2, [r3, #8]
 80014e0:	60da      	str	r2, [r3, #12]
 80014e2:	611a      	str	r2, [r3, #16]
 80014e4:	615a      	str	r2, [r3, #20]
 80014e6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80014e8:	4b2c      	ldr	r3, [pc, #176]	; (800159c <MX_TIM3_Init+0xe4>)
 80014ea:	4a2d      	ldr	r2, [pc, #180]	; (80015a0 <MX_TIM3_Init+0xe8>)
 80014ec:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 63;
 80014ee:	4b2b      	ldr	r3, [pc, #172]	; (800159c <MX_TIM3_Init+0xe4>)
 80014f0:	223f      	movs	r2, #63	; 0x3f
 80014f2:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014f4:	4b29      	ldr	r3, [pc, #164]	; (800159c <MX_TIM3_Init+0xe4>)
 80014f6:	2200      	movs	r2, #0
 80014f8:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 999;
 80014fa:	4b28      	ldr	r3, [pc, #160]	; (800159c <MX_TIM3_Init+0xe4>)
 80014fc:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001500:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001502:	4b26      	ldr	r3, [pc, #152]	; (800159c <MX_TIM3_Init+0xe4>)
 8001504:	2200      	movs	r2, #0
 8001506:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001508:	4b24      	ldr	r3, [pc, #144]	; (800159c <MX_TIM3_Init+0xe4>)
 800150a:	2200      	movs	r2, #0
 800150c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800150e:	4823      	ldr	r0, [pc, #140]	; (800159c <MX_TIM3_Init+0xe4>)
 8001510:	f002 fca4 	bl	8003e5c <HAL_TIM_Base_Init>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800151a:	f000 fa41 	bl	80019a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800151e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001522:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001524:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001528:	4619      	mov	r1, r3
 800152a:	481c      	ldr	r0, [pc, #112]	; (800159c <MX_TIM3_Init+0xe4>)
 800152c:	f002 fff8 	bl	8004520 <HAL_TIM_ConfigClockSource>
 8001530:	4603      	mov	r3, r0
 8001532:	2b00      	cmp	r3, #0
 8001534:	d001      	beq.n	800153a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8001536:	f000 fa33 	bl	80019a0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800153a:	4818      	ldr	r0, [pc, #96]	; (800159c <MX_TIM3_Init+0xe4>)
 800153c:	f002 fd30 	bl	8003fa0 <HAL_TIM_PWM_Init>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d001      	beq.n	800154a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8001546:	f000 fa2b 	bl	80019a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800154a:	2300      	movs	r3, #0
 800154c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800154e:	2300      	movs	r3, #0
 8001550:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001552:	f107 0320 	add.w	r3, r7, #32
 8001556:	4619      	mov	r1, r3
 8001558:	4810      	ldr	r0, [pc, #64]	; (800159c <MX_TIM3_Init+0xe4>)
 800155a:	f003 fb6d 	bl	8004c38 <HAL_TIMEx_MasterConfigSynchronization>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001564:	f000 fa1c 	bl	80019a0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001568:	2360      	movs	r3, #96	; 0x60
 800156a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001574:	2300      	movs	r3, #0
 8001576:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001578:	1d3b      	adds	r3, r7, #4
 800157a:	2200      	movs	r2, #0
 800157c:	4619      	mov	r1, r3
 800157e:	4807      	ldr	r0, [pc, #28]	; (800159c <MX_TIM3_Init+0xe4>)
 8001580:	f002 ff10 	bl	80043a4 <HAL_TIM_PWM_ConfigChannel>
 8001584:	4603      	mov	r3, r0
 8001586:	2b00      	cmp	r3, #0
 8001588:	d001      	beq.n	800158e <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800158a:	f000 fa09 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 800158e:	4803      	ldr	r0, [pc, #12]	; (800159c <MX_TIM3_Init+0xe4>)
 8001590:	f000 faf8 	bl	8001b84 <HAL_TIM_MspPostInit>

}
 8001594:	bf00      	nop
 8001596:	3738      	adds	r7, #56	; 0x38
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	200002d0 	.word	0x200002d0
 80015a0:	40000400 	.word	0x40000400

080015a4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80015a8:	4b11      	ldr	r3, [pc, #68]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015aa:	4a12      	ldr	r2, [pc, #72]	; (80015f4 <MX_USART2_UART_Init+0x50>)
 80015ac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80015ae:	4b10      	ldr	r3, [pc, #64]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015b0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80015b4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80015b6:	4b0e      	ldr	r3, [pc, #56]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015b8:	2200      	movs	r2, #0
 80015ba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80015bc:	4b0c      	ldr	r3, [pc, #48]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015be:	2200      	movs	r2, #0
 80015c0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80015c2:	4b0b      	ldr	r3, [pc, #44]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015c4:	2200      	movs	r2, #0
 80015c6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80015c8:	4b09      	ldr	r3, [pc, #36]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015ca:	220c      	movs	r2, #12
 80015cc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80015ce:	4b08      	ldr	r3, [pc, #32]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015d0:	2200      	movs	r2, #0
 80015d2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80015d4:	4b06      	ldr	r3, [pc, #24]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80015da:	4805      	ldr	r0, [pc, #20]	; (80015f0 <MX_USART2_UART_Init+0x4c>)
 80015dc:	f003 fb9c 	bl	8004d18 <HAL_UART_Init>
 80015e0:	4603      	mov	r3, r0
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d001      	beq.n	80015ea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80015e6:	f000 f9db 	bl	80019a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015ea:	bf00      	nop
 80015ec:	bd80      	pop	{r7, pc}
 80015ee:	bf00      	nop
 80015f0:	20000318 	.word	0x20000318
 80015f4:	40004400 	.word	0x40004400

080015f8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b088      	sub	sp, #32
 80015fc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	f107 0310 	add.w	r3, r7, #16
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800160c:	4b2d      	ldr	r3, [pc, #180]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800160e:	699b      	ldr	r3, [r3, #24]
 8001610:	4a2c      	ldr	r2, [pc, #176]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001612:	f043 0310 	orr.w	r3, r3, #16
 8001616:	6193      	str	r3, [r2, #24]
 8001618:	4b2a      	ldr	r3, [pc, #168]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800161a:	699b      	ldr	r3, [r3, #24]
 800161c:	f003 0310 	and.w	r3, r3, #16
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001624:	4b27      	ldr	r3, [pc, #156]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001626:	699b      	ldr	r3, [r3, #24]
 8001628:	4a26      	ldr	r2, [pc, #152]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800162a:	f043 0320 	orr.w	r3, r3, #32
 800162e:	6193      	str	r3, [r2, #24]
 8001630:	4b24      	ldr	r3, [pc, #144]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001632:	699b      	ldr	r3, [r3, #24]
 8001634:	f003 0320 	and.w	r3, r3, #32
 8001638:	60bb      	str	r3, [r7, #8]
 800163a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800163c:	4b21      	ldr	r3, [pc, #132]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	4a20      	ldr	r2, [pc, #128]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001642:	f043 0304 	orr.w	r3, r3, #4
 8001646:	6193      	str	r3, [r2, #24]
 8001648:	4b1e      	ldr	r3, [pc, #120]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800164a:	699b      	ldr	r3, [r3, #24]
 800164c:	f003 0304 	and.w	r3, r3, #4
 8001650:	607b      	str	r3, [r7, #4]
 8001652:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001654:	4b1b      	ldr	r3, [pc, #108]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001656:	699b      	ldr	r3, [r3, #24]
 8001658:	4a1a      	ldr	r2, [pc, #104]	; (80016c4 <MX_GPIO_Init+0xcc>)
 800165a:	f043 0308 	orr.w	r3, r3, #8
 800165e:	6193      	str	r3, [r2, #24]
 8001660:	4b18      	ldr	r3, [pc, #96]	; (80016c4 <MX_GPIO_Init+0xcc>)
 8001662:	699b      	ldr	r3, [r3, #24]
 8001664:	f003 0308 	and.w	r3, r3, #8
 8001668:	603b      	str	r3, [r7, #0]
 800166a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800166c:	2200      	movs	r2, #0
 800166e:	2120      	movs	r1, #32
 8001670:	4815      	ldr	r0, [pc, #84]	; (80016c8 <MX_GPIO_Init+0xd0>)
 8001672:	f001 fce5 	bl	8003040 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001676:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800167a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800167c:	4b13      	ldr	r3, [pc, #76]	; (80016cc <MX_GPIO_Init+0xd4>)
 800167e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001680:	2300      	movs	r3, #0
 8001682:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001684:	f107 0310 	add.w	r3, r7, #16
 8001688:	4619      	mov	r1, r3
 800168a:	4811      	ldr	r0, [pc, #68]	; (80016d0 <MX_GPIO_Init+0xd8>)
 800168c:	f001 fb54 	bl	8002d38 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001690:	2320      	movs	r3, #32
 8001692:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001694:	2301      	movs	r3, #1
 8001696:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001698:	2300      	movs	r3, #0
 800169a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800169c:	2302      	movs	r3, #2
 800169e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016a0:	f107 0310 	add.w	r3, r7, #16
 80016a4:	4619      	mov	r1, r3
 80016a6:	4808      	ldr	r0, [pc, #32]	; (80016c8 <MX_GPIO_Init+0xd0>)
 80016a8:	f001 fb46 	bl	8002d38 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2100      	movs	r1, #0
 80016b0:	2028      	movs	r0, #40	; 0x28
 80016b2:	f001 fa5a 	bl	8002b6a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80016b6:	2028      	movs	r0, #40	; 0x28
 80016b8:	f001 fa73 	bl	8002ba2 <HAL_NVIC_EnableIRQ>

}
 80016bc:	bf00      	nop
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40021000 	.word	0x40021000
 80016c8:	40010800 	.word	0x40010800
 80016cc:	10110000 	.word	0x10110000
 80016d0:	40011000 	.word	0x40011000

080016d4 <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
// CONST measurement and data sending every 1s
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80016d4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80016d8:	b08f      	sub	sp, #60	; 0x3c
 80016da:	af08      	add	r7, sp, #32
 80016dc:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2){
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80016e6:	f040 8098 	bne.w	800181a <HAL_TIM_PeriodElapsedCallback+0x146>
//		BMP280_ReadTemperatureAndPressure(&temperature, &pressure);
		if (force_control[0] == 1){
 80016ea:	4b4e      	ldr	r3, [pc, #312]	; (8001824 <HAL_TIM_PeriodElapsedCallback+0x150>)
 80016ec:	781b      	ldrb	r3, [r3, #0]
 80016ee:	2b01      	cmp	r3, #1
 80016f0:	d103      	bne.n	80016fa <HAL_TIM_PeriodElapsedCallback+0x26>
			HAL_ADC_Start_IT(&hadc1);
 80016f2:	484d      	ldr	r0, [pc, #308]	; (8001828 <HAL_TIM_PeriodElapsedCallback+0x154>)
 80016f4:	f000 fe38 	bl	8002368 <HAL_ADC_Start_IT>
 80016f8:	e054      	b.n	80017a4 <HAL_TIM_PeriodElapsedCallback+0xd0>
		} else {
			error = temp_requested - temperature;
 80016fa:	4b4c      	ldr	r3, [pc, #304]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x158>)
 80016fc:	681b      	ldr	r3, [r3, #0]
 80016fe:	4a4c      	ldr	r2, [pc, #304]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 8001700:	6812      	ldr	r2, [r2, #0]
 8001702:	4611      	mov	r1, r2
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fa33 	bl	8000b70 <__aeabi_fsub>
 800170a:	4603      	mov	r3, r0
 800170c:	461a      	mov	r2, r3
 800170e:	4b49      	ldr	r3, [pc, #292]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001710:	601a      	str	r2, [r3, #0]
			duty = (uint32_t)100 *arm_pid_f32(&PID_controller, error);
 8001712:	4b48      	ldr	r3, [pc, #288]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x160>)
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	4a48      	ldr	r2, [pc, #288]	; (8001838 <HAL_TIM_PeriodElapsedCallback+0x164>)
 8001718:	617a      	str	r2, [r7, #20]
 800171a:	613b      	str	r3, [r7, #16]
  float32_t in)
  {
    float32_t out;

    /* y[n] = y[n-1] + A0 * x[n] + A1 * x[n-1] + A2 * x[n-2]  */
    out = (S->A0 * in) +
 800171c:	697b      	ldr	r3, [r7, #20]
 800171e:	681b      	ldr	r3, [r3, #0]
 8001720:	6939      	ldr	r1, [r7, #16]
 8001722:	4618      	mov	r0, r3
 8001724:	f7ff fb2e 	bl	8000d84 <__aeabi_fmul>
 8001728:	4603      	mov	r3, r0
 800172a:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	685a      	ldr	r2, [r3, #4]
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	68db      	ldr	r3, [r3, #12]
 8001734:	4619      	mov	r1, r3
 8001736:	4610      	mov	r0, r2
 8001738:	f7ff fb24 	bl	8000d84 <__aeabi_fmul>
 800173c:	4603      	mov	r3, r0
    out = (S->A0 * in) +
 800173e:	4619      	mov	r1, r3
 8001740:	4620      	mov	r0, r4
 8001742:	f7ff fa17 	bl	8000b74 <__addsf3>
 8001746:	4603      	mov	r3, r0
 8001748:	461c      	mov	r4, r3
      (S->A1 * S->state[0]) + (S->A2 * S->state[1]) + (S->state[2]);
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	689a      	ldr	r2, [r3, #8]
 800174e:	697b      	ldr	r3, [r7, #20]
 8001750:	691b      	ldr	r3, [r3, #16]
 8001752:	4619      	mov	r1, r3
 8001754:	4610      	mov	r0, r2
 8001756:	f7ff fb15 	bl	8000d84 <__aeabi_fmul>
 800175a:	4603      	mov	r3, r0
 800175c:	4619      	mov	r1, r3
 800175e:	4620      	mov	r0, r4
 8001760:	f7ff fa08 	bl	8000b74 <__addsf3>
 8001764:	4603      	mov	r3, r0
 8001766:	461a      	mov	r2, r3
 8001768:	697b      	ldr	r3, [r7, #20]
 800176a:	695b      	ldr	r3, [r3, #20]
    out = (S->A0 * in) +
 800176c:	4619      	mov	r1, r3
 800176e:	4610      	mov	r0, r2
 8001770:	f7ff fa00 	bl	8000b74 <__addsf3>
 8001774:	4603      	mov	r3, r0
 8001776:	60fb      	str	r3, [r7, #12]

    /* Update state */
    S->state[1] = S->state[0];
 8001778:	697b      	ldr	r3, [r7, #20]
 800177a:	68da      	ldr	r2, [r3, #12]
 800177c:	697b      	ldr	r3, [r7, #20]
 800177e:	611a      	str	r2, [r3, #16]
    S->state[0] = in;
 8001780:	697b      	ldr	r3, [r7, #20]
 8001782:	693a      	ldr	r2, [r7, #16]
 8001784:	60da      	str	r2, [r3, #12]
    S->state[2] = out;
 8001786:	697b      	ldr	r3, [r7, #20]
 8001788:	68fa      	ldr	r2, [r7, #12]
 800178a:	615a      	str	r2, [r3, #20]

    /* return to application */
    return (out);
 800178c:	68fb      	ldr	r3, [r7, #12]
 800178e:	492b      	ldr	r1, [pc, #172]	; (800183c <HAL_TIM_PeriodElapsedCallback+0x168>)
 8001790:	4618      	mov	r0, r3
 8001792:	f7ff faf7 	bl	8000d84 <__aeabi_fmul>
 8001796:	4603      	mov	r3, r0
 8001798:	4618      	mov	r0, r3
 800179a:	f7ff fccf 	bl	800113c <__aeabi_f2uiz>
 800179e:	4603      	mov	r3, r0
 80017a0:	4a27      	ldr	r2, [pc, #156]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80017a2:	6013      	str	r3, [r2, #0]
		}

		saturation(duty);
 80017a4:	4b26      	ldr	r3, [pc, #152]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4618      	mov	r0, r3
 80017aa:	f7ff fd1f 	bl	80011ec <saturation>

//		snprintf(text, sizeof(text), "{\"temperature\":\"%.2f\"}\n\r ", temperature);
		snprintf(text, sizeof(text), "{\"temperature\":\"%.2f\"}\n{\"ref\":\"%.2f\"}\n{\"u\:\"%.d\"}\n{\"error\":\"%.4f\"}\n", temperature, temp_requested, duty, error);
 80017ae:	4b20      	ldr	r3, [pc, #128]	; (8001830 <HAL_TIM_PeriodElapsedCallback+0x15c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	4618      	mov	r0, r3
 80017b4:	f7fe fe38 	bl	8000428 <__aeabi_f2d>
 80017b8:	4604      	mov	r4, r0
 80017ba:	460d      	mov	r5, r1
 80017bc:	4b1b      	ldr	r3, [pc, #108]	; (800182c <HAL_TIM_PeriodElapsedCallback+0x158>)
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	4618      	mov	r0, r3
 80017c2:	f7fe fe31 	bl	8000428 <__aeabi_f2d>
 80017c6:	4680      	mov	r8, r0
 80017c8:	4689      	mov	r9, r1
 80017ca:	4b1d      	ldr	r3, [pc, #116]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 80017cc:	681e      	ldr	r6, [r3, #0]
 80017ce:	4b19      	ldr	r3, [pc, #100]	; (8001834 <HAL_TIM_PeriodElapsedCallback+0x160>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4618      	mov	r0, r3
 80017d4:	f7fe fe28 	bl	8000428 <__aeabi_f2d>
 80017d8:	4602      	mov	r2, r0
 80017da:	460b      	mov	r3, r1
 80017dc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80017e0:	9604      	str	r6, [sp, #16]
 80017e2:	e9cd 8902 	strd	r8, r9, [sp, #8]
 80017e6:	e9cd 4500 	strd	r4, r5, [sp]
 80017ea:	4a16      	ldr	r2, [pc, #88]	; (8001844 <HAL_TIM_PeriodElapsedCallback+0x170>)
 80017ec:	2164      	movs	r1, #100	; 0x64
 80017ee:	4816      	ldr	r0, [pc, #88]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80017f0:	f004 fc80 	bl	80060f4 <sniprintf>
		HAL_UART_Transmit(&huart2, (uint8_t*)text, strlen(text), 1000);
 80017f4:	4814      	ldr	r0, [pc, #80]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x174>)
 80017f6:	f7fe fcab 	bl	8000150 <strlen>
 80017fa:	4603      	mov	r3, r0
 80017fc:	b29a      	uxth	r2, r3
 80017fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001802:	4911      	ldr	r1, [pc, #68]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x174>)
 8001804:	4811      	ldr	r0, [pc, #68]	; (800184c <HAL_TIM_PeriodElapsedCallback+0x178>)
 8001806:	f003 fad4 	bl	8004db2 <HAL_UART_Transmit>
		text[0] = 0;
 800180a:	4b0f      	ldr	r3, [pc, #60]	; (8001848 <HAL_TIM_PeriodElapsedCallback+0x174>)
 800180c:	2200      	movs	r2, #0
 800180e:	701a      	strb	r2, [r3, #0]

		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, duty);
 8001810:	4b0f      	ldr	r3, [pc, #60]	; (8001850 <HAL_TIM_PeriodElapsedCallback+0x17c>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <HAL_TIM_PeriodElapsedCallback+0x16c>)
 8001816:	6812      	ldr	r2, [r2, #0]
 8001818:	635a      	str	r2, [r3, #52]	; 0x34
	}
}
 800181a:	bf00      	nop
 800181c:	371c      	adds	r7, #28
 800181e:	46bd      	mov	sp, r7
 8001820:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001824:	20000368 	.word	0x20000368
 8001828:	20000204 	.word	0x20000204
 800182c:	20000000 	.word	0x20000000
 8001830:	2000035c 	.word	0x2000035c
 8001834:	20000360 	.word	0x20000360
 8001838:	200003d4 	.word	0x200003d4
 800183c:	42c80000 	.word	0x42c80000
 8001840:	20000004 	.word	0x20000004
 8001844:	0800a4b8 	.word	0x0800a4b8
 8001848:	2000036c 	.word	0x2000036c
 800184c:	20000318 	.word	0x20000318
 8001850:	200002d0 	.word	0x200002d0
 8001854:	00000000 	.word	0x00000000

08001858 <HAL_UART_RxCpltCallback>:

// set temperature via UART implementation
void HAL_UART_RxCpltCallback ( UART_HandleTypeDef * huart ){
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
	float given = 0.01 * atof(input);
 8001860:	4821      	ldr	r0, [pc, #132]	; (80018e8 <HAL_UART_RxCpltCallback+0x90>)
 8001862:	f003 ffb1 	bl	80057c8 <atof>
 8001866:	a31c      	add	r3, pc, #112	; (adr r3, 80018d8 <HAL_UART_RxCpltCallback+0x80>)
 8001868:	e9d3 2300 	ldrd	r2, r3, [r3]
 800186c:	f7fe fe34 	bl	80004d8 <__aeabi_dmul>
 8001870:	4602      	mov	r2, r0
 8001872:	460b      	mov	r3, r1
 8001874:	4610      	mov	r0, r2
 8001876:	4619      	mov	r1, r3
 8001878:	f7ff f926 	bl	8000ac8 <__aeabi_d2f>
 800187c:	4603      	mov	r3, r0
 800187e:	60fb      	str	r3, [r7, #12]

	if (given > 99.985){
 8001880:	68f8      	ldr	r0, [r7, #12]
 8001882:	f7fe fdd1 	bl	8000428 <__aeabi_f2d>
 8001886:	a316      	add	r3, pc, #88	; (adr r3, 80018e0 <HAL_UART_RxCpltCallback+0x88>)
 8001888:	e9d3 2300 	ldrd	r2, r3, [r3]
 800188c:	f7ff f8b4 	bl	80009f8 <__aeabi_dcmpgt>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d00b      	beq.n	80018ae <HAL_UART_RxCpltCallback+0x56>
		if (force_control[0] == 1){
 8001896:	4b15      	ldr	r3, [pc, #84]	; (80018ec <HAL_UART_RxCpltCallback+0x94>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	2b01      	cmp	r3, #1
 800189c:	d103      	bne.n	80018a6 <HAL_UART_RxCpltCallback+0x4e>
			force_control[0] = 0;
 800189e:	4b13      	ldr	r3, [pc, #76]	; (80018ec <HAL_UART_RxCpltCallback+0x94>)
 80018a0:	2200      	movs	r2, #0
 80018a2:	701a      	strb	r2, [r3, #0]
 80018a4:	e00e      	b.n	80018c4 <HAL_UART_RxCpltCallback+0x6c>
		}else{
			force_control[0] = 1;
 80018a6:	4b11      	ldr	r3, [pc, #68]	; (80018ec <HAL_UART_RxCpltCallback+0x94>)
 80018a8:	2201      	movs	r2, #1
 80018aa:	701a      	strb	r2, [r3, #0]
 80018ac:	e00a      	b.n	80018c4 <HAL_UART_RxCpltCallback+0x6c>
		}
	}else if (given > 0.0){
 80018ae:	f04f 0100 	mov.w	r1, #0
 80018b2:	68f8      	ldr	r0, [r7, #12]
 80018b4:	f7ff fc22 	bl	80010fc <__aeabi_fcmpgt>
 80018b8:	4603      	mov	r3, r0
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d002      	beq.n	80018c4 <HAL_UART_RxCpltCallback+0x6c>
		temp_requested = given;
 80018be:	4a0c      	ldr	r2, [pc, #48]	; (80018f0 <HAL_UART_RxCpltCallback+0x98>)
 80018c0:	68fb      	ldr	r3, [r7, #12]
 80018c2:	6013      	str	r3, [r2, #0]
	}

	HAL_UART_Receive_IT(&huart2, (uint8_t*)input, 4);
 80018c4:	2204      	movs	r2, #4
 80018c6:	4908      	ldr	r1, [pc, #32]	; (80018e8 <HAL_UART_RxCpltCallback+0x90>)
 80018c8:	480a      	ldr	r0, [pc, #40]	; (80018f4 <HAL_UART_RxCpltCallback+0x9c>)
 80018ca:	f003 fb04 	bl	8004ed6 <HAL_UART_Receive_IT>
}
 80018ce:	bf00      	nop
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	47ae147b 	.word	0x47ae147b
 80018dc:	3f847ae1 	.word	0x3f847ae1
 80018e0:	3d70a3d7 	.word	0x3d70a3d7
 80018e4:	4058ff0a 	.word	0x4058ff0a
 80018e8:	200003d0 	.word	0x200003d0
 80018ec:	20000368 	.word	0x20000368
 80018f0:	20000000 	.word	0x20000000
 80018f4:	20000318 	.word	0x20000318

080018f8 <HAL_ADC_ConvCpltCallback>:

// distance control of PWM duty
void HAL_ADC_ConvCpltCallback ( ADC_HandleTypeDef * hadc ){
 80018f8:	b580      	push	{r7, lr}
 80018fa:	b084      	sub	sp, #16
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	6078      	str	r0, [r7, #4]
	HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8001900:	f04f 31ff 	mov.w	r1, #4294967295
 8001904:	4820      	ldr	r0, [pc, #128]	; (8001988 <HAL_ADC_ConvCpltCallback+0x90>)
 8001906:	f000 fc29 	bl	800215c <HAL_ADC_PollForConversion>

	float AdcValue = HAL_ADC_GetValue(&hadc1);
 800190a:	481f      	ldr	r0, [pc, #124]	; (8001988 <HAL_ADC_ConvCpltCallback+0x90>)
 800190c:	f000 fde2 	bl	80024d4 <HAL_ADC_GetValue>
 8001910:	4603      	mov	r3, r0
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f9de 	bl	8000cd4 <__aeabi_ui2f>
 8001918:	4603      	mov	r3, r0
 800191a:	60fb      	str	r3, [r7, #12]

	AdcValue /=  1000;
 800191c:	491b      	ldr	r1, [pc, #108]	; (800198c <HAL_ADC_ConvCpltCallback+0x94>)
 800191e:	68f8      	ldr	r0, [r7, #12]
 8001920:	f7ff fae4 	bl	8000eec <__aeabi_fdiv>
 8001924:	4603      	mov	r3, r0
 8001926:	60fb      	str	r3, [r7, #12]
	distance = 27.82 * powf(AdcValue, -1.081);
 8001928:	4919      	ldr	r1, [pc, #100]	; (8001990 <HAL_ADC_ConvCpltCallback+0x98>)
 800192a:	68f8      	ldr	r0, [r7, #12]
 800192c:	f008 f93a 	bl	8009ba4 <powf>
 8001930:	4603      	mov	r3, r0
 8001932:	4618      	mov	r0, r3
 8001934:	f7fe fd78 	bl	8000428 <__aeabi_f2d>
 8001938:	a311      	add	r3, pc, #68	; (adr r3, 8001980 <HAL_ADC_ConvCpltCallback+0x88>)
 800193a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800193e:	f7fe fdcb 	bl	80004d8 <__aeabi_dmul>
 8001942:	4602      	mov	r2, r0
 8001944:	460b      	mov	r3, r1
 8001946:	4610      	mov	r0, r2
 8001948:	4619      	mov	r1, r3
 800194a:	f7ff f8bd 	bl	8000ac8 <__aeabi_d2f>
 800194e:	4603      	mov	r3, r0
 8001950:	4a10      	ldr	r2, [pc, #64]	; (8001994 <HAL_ADC_ConvCpltCallback+0x9c>)
 8001952:	6013      	str	r3, [r2, #0]

	duty = distance * 25;
 8001954:	4b0f      	ldr	r3, [pc, #60]	; (8001994 <HAL_ADC_ConvCpltCallback+0x9c>)
 8001956:	681b      	ldr	r3, [r3, #0]
 8001958:	490f      	ldr	r1, [pc, #60]	; (8001998 <HAL_ADC_ConvCpltCallback+0xa0>)
 800195a:	4618      	mov	r0, r3
 800195c:	f7ff fa12 	bl	8000d84 <__aeabi_fmul>
 8001960:	4603      	mov	r3, r0
 8001962:	4618      	mov	r0, r3
 8001964:	f7ff fbea 	bl	800113c <__aeabi_f2uiz>
 8001968:	4603      	mov	r3, r0
 800196a:	4a0c      	ldr	r2, [pc, #48]	; (800199c <HAL_ADC_ConvCpltCallback+0xa4>)
 800196c:	6013      	str	r3, [r2, #0]
	saturation(duty);
 800196e:	4b0b      	ldr	r3, [pc, #44]	; (800199c <HAL_ADC_ConvCpltCallback+0xa4>)
 8001970:	681b      	ldr	r3, [r3, #0]
 8001972:	4618      	mov	r0, r3
 8001974:	f7ff fc3a 	bl	80011ec <saturation>
}
 8001978:	bf00      	nop
 800197a:	3710      	adds	r7, #16
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	851eb852 	.word	0x851eb852
 8001984:	403bd1eb 	.word	0x403bd1eb
 8001988:	20000204 	.word	0x20000204
 800198c:	447a0000 	.word	0x447a0000
 8001990:	bf8a5e35 	.word	0xbf8a5e35
 8001994:	20000364 	.word	0x20000364
 8001998:	41c80000 	.word	0x41c80000
 800199c:	20000004 	.word	0x20000004

080019a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80019a4:	b672      	cpsid	i
}
 80019a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80019a8:	e7fe      	b.n	80019a8 <Error_Handler+0x8>
	...

080019ac <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80019b2:	4b15      	ldr	r3, [pc, #84]	; (8001a08 <HAL_MspInit+0x5c>)
 80019b4:	699b      	ldr	r3, [r3, #24]
 80019b6:	4a14      	ldr	r2, [pc, #80]	; (8001a08 <HAL_MspInit+0x5c>)
 80019b8:	f043 0301 	orr.w	r3, r3, #1
 80019bc:	6193      	str	r3, [r2, #24]
 80019be:	4b12      	ldr	r3, [pc, #72]	; (8001a08 <HAL_MspInit+0x5c>)
 80019c0:	699b      	ldr	r3, [r3, #24]
 80019c2:	f003 0301 	and.w	r3, r3, #1
 80019c6:	60bb      	str	r3, [r7, #8]
 80019c8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019ca:	4b0f      	ldr	r3, [pc, #60]	; (8001a08 <HAL_MspInit+0x5c>)
 80019cc:	69db      	ldr	r3, [r3, #28]
 80019ce:	4a0e      	ldr	r2, [pc, #56]	; (8001a08 <HAL_MspInit+0x5c>)
 80019d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d4:	61d3      	str	r3, [r2, #28]
 80019d6:	4b0c      	ldr	r3, [pc, #48]	; (8001a08 <HAL_MspInit+0x5c>)
 80019d8:	69db      	ldr	r3, [r3, #28]
 80019da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019de:	607b      	str	r3, [r7, #4]
 80019e0:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80019e2:	4b0a      	ldr	r3, [pc, #40]	; (8001a0c <HAL_MspInit+0x60>)
 80019e4:	685b      	ldr	r3, [r3, #4]
 80019e6:	60fb      	str	r3, [r7, #12]
 80019e8:	68fb      	ldr	r3, [r7, #12]
 80019ea:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80019ee:	60fb      	str	r3, [r7, #12]
 80019f0:	68fb      	ldr	r3, [r7, #12]
 80019f2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80019f6:	60fb      	str	r3, [r7, #12]
 80019f8:	4a04      	ldr	r2, [pc, #16]	; (8001a0c <HAL_MspInit+0x60>)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019fe:	bf00      	nop
 8001a00:	3714      	adds	r7, #20
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bc80      	pop	{r7}
 8001a06:	4770      	bx	lr
 8001a08:	40021000 	.word	0x40021000
 8001a0c:	40010000 	.word	0x40010000

08001a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b088      	sub	sp, #32
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a18:	f107 0310 	add.w	r3, r7, #16
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	601a      	str	r2, [r3, #0]
 8001a20:	605a      	str	r2, [r3, #4]
 8001a22:	609a      	str	r2, [r3, #8]
 8001a24:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	681b      	ldr	r3, [r3, #0]
 8001a2a:	4a18      	ldr	r2, [pc, #96]	; (8001a8c <HAL_ADC_MspInit+0x7c>)
 8001a2c:	4293      	cmp	r3, r2
 8001a2e:	d129      	bne.n	8001a84 <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001a30:	4b17      	ldr	r3, [pc, #92]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a32:	699b      	ldr	r3, [r3, #24]
 8001a34:	4a16      	ldr	r2, [pc, #88]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a36:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001a3a:	6193      	str	r3, [r2, #24]
 8001a3c:	4b14      	ldr	r3, [pc, #80]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a3e:	699b      	ldr	r3, [r3, #24]
 8001a40:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a44:	60fb      	str	r3, [r7, #12]
 8001a46:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001a48:	4b11      	ldr	r3, [pc, #68]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a4a:	699b      	ldr	r3, [r3, #24]
 8001a4c:	4a10      	ldr	r2, [pc, #64]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a4e:	f043 0304 	orr.w	r3, r3, #4
 8001a52:	6193      	str	r3, [r2, #24]
 8001a54:	4b0e      	ldr	r3, [pc, #56]	; (8001a90 <HAL_ADC_MspInit+0x80>)
 8001a56:	699b      	ldr	r3, [r3, #24]
 8001a58:	f003 0304 	and.w	r3, r3, #4
 8001a5c:	60bb      	str	r3, [r7, #8]
 8001a5e:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001a60:	2310      	movs	r3, #16
 8001a62:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a64:	2303      	movs	r3, #3
 8001a66:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a68:	f107 0310 	add.w	r3, r7, #16
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4809      	ldr	r0, [pc, #36]	; (8001a94 <HAL_ADC_MspInit+0x84>)
 8001a70:	f001 f962 	bl	8002d38 <HAL_GPIO_Init>

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8001a74:	2200      	movs	r2, #0
 8001a76:	2100      	movs	r1, #0
 8001a78:	2012      	movs	r0, #18
 8001a7a:	f001 f876 	bl	8002b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8001a7e:	2012      	movs	r0, #18
 8001a80:	f001 f88f 	bl	8002ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001a84:	bf00      	nop
 8001a86:	3720      	adds	r7, #32
 8001a88:	46bd      	mov	sp, r7
 8001a8a:	bd80      	pop	{r7, pc}
 8001a8c:	40012400 	.word	0x40012400
 8001a90:	40021000 	.word	0x40021000
 8001a94:	40010800 	.word	0x40010800

08001a98 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001a98:	b580      	push	{r7, lr}
 8001a9a:	b088      	sub	sp, #32
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001aa0:	f107 0310 	add.w	r3, r7, #16
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
 8001aa8:	605a      	str	r2, [r3, #4]
 8001aaa:	609a      	str	r2, [r3, #8]
 8001aac:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	4a15      	ldr	r2, [pc, #84]	; (8001b08 <HAL_I2C_MspInit+0x70>)
 8001ab4:	4293      	cmp	r3, r2
 8001ab6:	d123      	bne.n	8001b00 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001ab8:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001aba:	699b      	ldr	r3, [r3, #24]
 8001abc:	4a13      	ldr	r2, [pc, #76]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001abe:	f043 0308 	orr.w	r3, r3, #8
 8001ac2:	6193      	str	r3, [r2, #24]
 8001ac4:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001ac6:	699b      	ldr	r3, [r3, #24]
 8001ac8:	f003 0308 	and.w	r3, r3, #8
 8001acc:	60fb      	str	r3, [r7, #12]
 8001ace:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ad0:	23c0      	movs	r3, #192	; 0xc0
 8001ad2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ad4:	2312      	movs	r3, #18
 8001ad6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ad8:	2303      	movs	r3, #3
 8001ada:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001adc:	f107 0310 	add.w	r3, r7, #16
 8001ae0:	4619      	mov	r1, r3
 8001ae2:	480b      	ldr	r0, [pc, #44]	; (8001b10 <HAL_I2C_MspInit+0x78>)
 8001ae4:	f001 f928 	bl	8002d38 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ae8:	4b08      	ldr	r3, [pc, #32]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001aea:	69db      	ldr	r3, [r3, #28]
 8001aec:	4a07      	ldr	r2, [pc, #28]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001aee:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001af2:	61d3      	str	r3, [r2, #28]
 8001af4:	4b05      	ldr	r3, [pc, #20]	; (8001b0c <HAL_I2C_MspInit+0x74>)
 8001af6:	69db      	ldr	r3, [r3, #28]
 8001af8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001afc:	60bb      	str	r3, [r7, #8]
 8001afe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001b00:	bf00      	nop
 8001b02:	3720      	adds	r7, #32
 8001b04:	46bd      	mov	sp, r7
 8001b06:	bd80      	pop	{r7, pc}
 8001b08:	40005400 	.word	0x40005400
 8001b0c:	40021000 	.word	0x40021000
 8001b10:	40010c00 	.word	0x40010c00

08001b14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b084      	sub	sp, #16
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001b24:	d114      	bne.n	8001b50 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001b26:	4b15      	ldr	r3, [pc, #84]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b28:	69db      	ldr	r3, [r3, #28]
 8001b2a:	4a14      	ldr	r2, [pc, #80]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b2c:	f043 0301 	orr.w	r3, r3, #1
 8001b30:	61d3      	str	r3, [r2, #28]
 8001b32:	4b12      	ldr	r3, [pc, #72]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b34:	69db      	ldr	r3, [r3, #28]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	60fb      	str	r3, [r7, #12]
 8001b3c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001b3e:	2200      	movs	r2, #0
 8001b40:	2100      	movs	r1, #0
 8001b42:	201c      	movs	r0, #28
 8001b44:	f001 f811 	bl	8002b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001b48:	201c      	movs	r0, #28
 8001b4a:	f001 f82a 	bl	8002ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001b4e:	e010      	b.n	8001b72 <HAL_TIM_Base_MspInit+0x5e>
  else if(htim_base->Instance==TIM3)
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a0a      	ldr	r2, [pc, #40]	; (8001b80 <HAL_TIM_Base_MspInit+0x6c>)
 8001b56:	4293      	cmp	r3, r2
 8001b58:	d10b      	bne.n	8001b72 <HAL_TIM_Base_MspInit+0x5e>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001b5a:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b5c:	69db      	ldr	r3, [r3, #28]
 8001b5e:	4a07      	ldr	r2, [pc, #28]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b60:	f043 0302 	orr.w	r3, r3, #2
 8001b64:	61d3      	str	r3, [r2, #28]
 8001b66:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <HAL_TIM_Base_MspInit+0x68>)
 8001b68:	69db      	ldr	r3, [r3, #28]
 8001b6a:	f003 0302 	and.w	r3, r3, #2
 8001b6e:	60bb      	str	r3, [r7, #8]
 8001b70:	68bb      	ldr	r3, [r7, #8]
}
 8001b72:	bf00      	nop
 8001b74:	3710      	adds	r7, #16
 8001b76:	46bd      	mov	sp, r7
 8001b78:	bd80      	pop	{r7, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40021000 	.word	0x40021000
 8001b80:	40000400 	.word	0x40000400

08001b84 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b088      	sub	sp, #32
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b8c:	f107 0310 	add.w	r3, r7, #16
 8001b90:	2200      	movs	r2, #0
 8001b92:	601a      	str	r2, [r3, #0]
 8001b94:	605a      	str	r2, [r3, #4]
 8001b96:	609a      	str	r2, [r3, #8]
 8001b98:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM3)
 8001b9a:	687b      	ldr	r3, [r7, #4]
 8001b9c:	681b      	ldr	r3, [r3, #0]
 8001b9e:	4a0f      	ldr	r2, [pc, #60]	; (8001bdc <HAL_TIM_MspPostInit+0x58>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d117      	bne.n	8001bd4 <HAL_TIM_MspPostInit+0x50>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ba4:	4b0e      	ldr	r3, [pc, #56]	; (8001be0 <HAL_TIM_MspPostInit+0x5c>)
 8001ba6:	699b      	ldr	r3, [r3, #24]
 8001ba8:	4a0d      	ldr	r2, [pc, #52]	; (8001be0 <HAL_TIM_MspPostInit+0x5c>)
 8001baa:	f043 0304 	orr.w	r3, r3, #4
 8001bae:	6193      	str	r3, [r2, #24]
 8001bb0:	4b0b      	ldr	r3, [pc, #44]	; (8001be0 <HAL_TIM_MspPostInit+0x5c>)
 8001bb2:	699b      	ldr	r3, [r3, #24]
 8001bb4:	f003 0304 	and.w	r3, r3, #4
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8001bbc:	2340      	movs	r3, #64	; 0x40
 8001bbe:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bc0:	2302      	movs	r3, #2
 8001bc2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bc4:	2302      	movs	r3, #2
 8001bc6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001bc8:	f107 0310 	add.w	r3, r7, #16
 8001bcc:	4619      	mov	r1, r3
 8001bce:	4805      	ldr	r0, [pc, #20]	; (8001be4 <HAL_TIM_MspPostInit+0x60>)
 8001bd0:	f001 f8b2 	bl	8002d38 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8001bd4:	bf00      	nop
 8001bd6:	3720      	adds	r7, #32
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	bd80      	pop	{r7, pc}
 8001bdc:	40000400 	.word	0x40000400
 8001be0:	40021000 	.word	0x40021000
 8001be4:	40010800 	.word	0x40010800

08001be8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b088      	sub	sp, #32
 8001bec:	af00      	add	r7, sp, #0
 8001bee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf0:	f107 0310 	add.w	r3, r7, #16
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	601a      	str	r2, [r3, #0]
 8001bf8:	605a      	str	r2, [r3, #4]
 8001bfa:	609a      	str	r2, [r3, #8]
 8001bfc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART2)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	4a19      	ldr	r2, [pc, #100]	; (8001c68 <HAL_UART_MspInit+0x80>)
 8001c04:	4293      	cmp	r3, r2
 8001c06:	d12b      	bne.n	8001c60 <HAL_UART_MspInit+0x78>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001c08:	4b18      	ldr	r3, [pc, #96]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c0a:	69db      	ldr	r3, [r3, #28]
 8001c0c:	4a17      	ldr	r2, [pc, #92]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c0e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c12:	61d3      	str	r3, [r2, #28]
 8001c14:	4b15      	ldr	r3, [pc, #84]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c16:	69db      	ldr	r3, [r3, #28]
 8001c18:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001c1c:	60fb      	str	r3, [r7, #12]
 8001c1e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c20:	4b12      	ldr	r3, [pc, #72]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c22:	699b      	ldr	r3, [r3, #24]
 8001c24:	4a11      	ldr	r2, [pc, #68]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c26:	f043 0304 	orr.w	r3, r3, #4
 8001c2a:	6193      	str	r3, [r2, #24]
 8001c2c:	4b0f      	ldr	r3, [pc, #60]	; (8001c6c <HAL_UART_MspInit+0x84>)
 8001c2e:	699b      	ldr	r3, [r3, #24]
 8001c30:	f003 0304 	and.w	r3, r3, #4
 8001c34:	60bb      	str	r3, [r7, #8]
 8001c36:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001c38:	230c      	movs	r3, #12
 8001c3a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001c3c:	2302      	movs	r3, #2
 8001c3e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001c40:	2302      	movs	r3, #2
 8001c42:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c44:	f107 0310 	add.w	r3, r7, #16
 8001c48:	4619      	mov	r1, r3
 8001c4a:	4809      	ldr	r0, [pc, #36]	; (8001c70 <HAL_UART_MspInit+0x88>)
 8001c4c:	f001 f874 	bl	8002d38 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001c50:	2200      	movs	r2, #0
 8001c52:	2100      	movs	r1, #0
 8001c54:	2026      	movs	r0, #38	; 0x26
 8001c56:	f000 ff88 	bl	8002b6a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001c5a:	2026      	movs	r0, #38	; 0x26
 8001c5c:	f000 ffa1 	bl	8002ba2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001c60:	bf00      	nop
 8001c62:	3720      	adds	r7, #32
 8001c64:	46bd      	mov	sp, r7
 8001c66:	bd80      	pop	{r7, pc}
 8001c68:	40004400 	.word	0x40004400
 8001c6c:	40021000 	.word	0x40021000
 8001c70:	40010800 	.word	0x40010800

08001c74 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001c78:	e7fe      	b.n	8001c78 <NMI_Handler+0x4>

08001c7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c7a:	b480      	push	{r7}
 8001c7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c7e:	e7fe      	b.n	8001c7e <HardFault_Handler+0x4>

08001c80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c84:	e7fe      	b.n	8001c84 <MemManage_Handler+0x4>

08001c86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c86:	b480      	push	{r7}
 8001c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c8a:	e7fe      	b.n	8001c8a <BusFault_Handler+0x4>

08001c8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c90:	e7fe      	b.n	8001c90 <UsageFault_Handler+0x4>

08001c92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	bc80      	pop	{r7}
 8001c9c:	4770      	bx	lr

08001c9e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c9e:	b480      	push	{r7}
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ca2:	bf00      	nop
 8001ca4:	46bd      	mov	sp, r7
 8001ca6:	bc80      	pop	{r7}
 8001ca8:	4770      	bx	lr

08001caa <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001caa:	b480      	push	{r7}
 8001cac:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001cae:	bf00      	nop
 8001cb0:	46bd      	mov	sp, r7
 8001cb2:	bc80      	pop	{r7}
 8001cb4:	4770      	bx	lr

08001cb6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cb6:	b580      	push	{r7, lr}
 8001cb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cba:	f000 f95b 	bl	8001f74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cbe:	bf00      	nop
 8001cc0:	bd80      	pop	{r7, pc}
	...

08001cc4 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupts.
  */
void ADC1_2_IRQHandler(void)
{
 8001cc4:	b580      	push	{r7, lr}
 8001cc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8001cc8:	4802      	ldr	r0, [pc, #8]	; (8001cd4 <ADC1_2_IRQHandler+0x10>)
 8001cca:	f000 fc0f 	bl	80024ec <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8001cce:	bf00      	nop
 8001cd0:	bd80      	pop	{r7, pc}
 8001cd2:	bf00      	nop
 8001cd4:	20000204 	.word	0x20000204

08001cd8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001cdc:	4802      	ldr	r0, [pc, #8]	; (8001ce8 <TIM2_IRQHandler+0x10>)
 8001cde:	f002 fa59 	bl	8004194 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001ce2:	bf00      	nop
 8001ce4:	bd80      	pop	{r7, pc}
 8001ce6:	bf00      	nop
 8001ce8:	20000288 	.word	0x20000288

08001cec <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8001cec:	b580      	push	{r7, lr}
 8001cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8001cf0:	4802      	ldr	r0, [pc, #8]	; (8001cfc <USART2_IRQHandler+0x10>)
 8001cf2:	f003 f921 	bl	8004f38 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	20000318 	.word	0x20000318

08001d00 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 8001d04:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001d08:	f001 f9b2 	bl	8003070 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001d0c:	bf00      	nop
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	af00      	add	r7, sp, #0
  return 1;
 8001d14:	2301      	movs	r3, #1
}
 8001d16:	4618      	mov	r0, r3
 8001d18:	46bd      	mov	sp, r7
 8001d1a:	bc80      	pop	{r7}
 8001d1c:	4770      	bx	lr

08001d1e <_kill>:

int _kill(int pid, int sig)
{
 8001d1e:	b580      	push	{r7, lr}
 8001d20:	b082      	sub	sp, #8
 8001d22:	af00      	add	r7, sp, #0
 8001d24:	6078      	str	r0, [r7, #4]
 8001d26:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001d28:	f003 fd52 	bl	80057d0 <__errno>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2216      	movs	r2, #22
 8001d30:	601a      	str	r2, [r3, #0]
  return -1;
 8001d32:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d36:	4618      	mov	r0, r3
 8001d38:	3708      	adds	r7, #8
 8001d3a:	46bd      	mov	sp, r7
 8001d3c:	bd80      	pop	{r7, pc}

08001d3e <_exit>:

void _exit (int status)
{
 8001d3e:	b580      	push	{r7, lr}
 8001d40:	b082      	sub	sp, #8
 8001d42:	af00      	add	r7, sp, #0
 8001d44:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d46:	f04f 31ff 	mov.w	r1, #4294967295
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f7ff ffe7 	bl	8001d1e <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d50:	e7fe      	b.n	8001d50 <_exit+0x12>

08001d52 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d52:	b580      	push	{r7, lr}
 8001d54:	b086      	sub	sp, #24
 8001d56:	af00      	add	r7, sp, #0
 8001d58:	60f8      	str	r0, [r7, #12]
 8001d5a:	60b9      	str	r1, [r7, #8]
 8001d5c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d5e:	2300      	movs	r3, #0
 8001d60:	617b      	str	r3, [r7, #20]
 8001d62:	e00a      	b.n	8001d7a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d64:	f3af 8000 	nop.w
 8001d68:	4601      	mov	r1, r0
 8001d6a:	68bb      	ldr	r3, [r7, #8]
 8001d6c:	1c5a      	adds	r2, r3, #1
 8001d6e:	60ba      	str	r2, [r7, #8]
 8001d70:	b2ca      	uxtb	r2, r1
 8001d72:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	3301      	adds	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	dbf0      	blt.n	8001d64 <_read+0x12>
  }

  return len;
 8001d82:	687b      	ldr	r3, [r7, #4]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	60f8      	str	r0, [r7, #12]
 8001d94:	60b9      	str	r1, [r7, #8]
 8001d96:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d98:	2300      	movs	r3, #0
 8001d9a:	617b      	str	r3, [r7, #20]
 8001d9c:	e009      	b.n	8001db2 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d9e:	68bb      	ldr	r3, [r7, #8]
 8001da0:	1c5a      	adds	r2, r3, #1
 8001da2:	60ba      	str	r2, [r7, #8]
 8001da4:	781b      	ldrb	r3, [r3, #0]
 8001da6:	4618      	mov	r0, r3
 8001da8:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001dac:	697b      	ldr	r3, [r7, #20]
 8001dae:	3301      	adds	r3, #1
 8001db0:	617b      	str	r3, [r7, #20]
 8001db2:	697a      	ldr	r2, [r7, #20]
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	429a      	cmp	r2, r3
 8001db8:	dbf1      	blt.n	8001d9e <_write+0x12>
  }
  return len;
 8001dba:	687b      	ldr	r3, [r7, #4]
}
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	3718      	adds	r7, #24
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <_close>:

int _close(int file)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001dcc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001dd0:	4618      	mov	r0, r3
 8001dd2:	370c      	adds	r7, #12
 8001dd4:	46bd      	mov	sp, r7
 8001dd6:	bc80      	pop	{r7}
 8001dd8:	4770      	bx	lr

08001dda <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b083      	sub	sp, #12
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	6078      	str	r0, [r7, #4]
 8001de2:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001de4:	683b      	ldr	r3, [r7, #0]
 8001de6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001dea:	605a      	str	r2, [r3, #4]
  return 0;
 8001dec:	2300      	movs	r3, #0
}
 8001dee:	4618      	mov	r0, r3
 8001df0:	370c      	adds	r7, #12
 8001df2:	46bd      	mov	sp, r7
 8001df4:	bc80      	pop	{r7}
 8001df6:	4770      	bx	lr

08001df8 <_isatty>:

int _isatty(int file)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e00:	2301      	movs	r3, #1
}
 8001e02:	4618      	mov	r0, r3
 8001e04:	370c      	adds	r7, #12
 8001e06:	46bd      	mov	sp, r7
 8001e08:	bc80      	pop	{r7}
 8001e0a:	4770      	bx	lr

08001e0c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e0c:	b480      	push	{r7}
 8001e0e:	b085      	sub	sp, #20
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	60f8      	str	r0, [r7, #12]
 8001e14:	60b9      	str	r1, [r7, #8]
 8001e16:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e18:	2300      	movs	r3, #0
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3714      	adds	r7, #20
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bc80      	pop	{r7}
 8001e22:	4770      	bx	lr

08001e24 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b086      	sub	sp, #24
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001e2c:	4a14      	ldr	r2, [pc, #80]	; (8001e80 <_sbrk+0x5c>)
 8001e2e:	4b15      	ldr	r3, [pc, #84]	; (8001e84 <_sbrk+0x60>)
 8001e30:	1ad3      	subs	r3, r2, r3
 8001e32:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e34:	697b      	ldr	r3, [r7, #20]
 8001e36:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e38:	4b13      	ldr	r3, [pc, #76]	; (8001e88 <_sbrk+0x64>)
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d102      	bne.n	8001e46 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e40:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <_sbrk+0x64>)
 8001e42:	4a12      	ldr	r2, [pc, #72]	; (8001e8c <_sbrk+0x68>)
 8001e44:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e46:	4b10      	ldr	r3, [pc, #64]	; (8001e88 <_sbrk+0x64>)
 8001e48:	681a      	ldr	r2, [r3, #0]
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4413      	add	r3, r2
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	d207      	bcs.n	8001e64 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001e54:	f003 fcbc 	bl	80057d0 <__errno>
 8001e58:	4603      	mov	r3, r0
 8001e5a:	220c      	movs	r2, #12
 8001e5c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e5e:	f04f 33ff 	mov.w	r3, #4294967295
 8001e62:	e009      	b.n	8001e78 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e64:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <_sbrk+0x64>)
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e6a:	4b07      	ldr	r3, [pc, #28]	; (8001e88 <_sbrk+0x64>)
 8001e6c:	681a      	ldr	r2, [r3, #0]
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	4413      	add	r3, r2
 8001e72:	4a05      	ldr	r2, [pc, #20]	; (8001e88 <_sbrk+0x64>)
 8001e74:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e76:	68fb      	ldr	r3, [r7, #12]
}
 8001e78:	4618      	mov	r0, r3
 8001e7a:	3718      	adds	r7, #24
 8001e7c:	46bd      	mov	sp, r7
 8001e7e:	bd80      	pop	{r7, pc}
 8001e80:	20005000 	.word	0x20005000
 8001e84:	00000400 	.word	0x00000400
 8001e88:	200003f8 	.word	0x200003f8
 8001e8c:	20000410 	.word	0x20000410

08001e90 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001e90:	b480      	push	{r7}
 8001e92:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e94:	bf00      	nop
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bc80      	pop	{r7}
 8001e9a:	4770      	bx	lr

08001e9c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001e9c:	480c      	ldr	r0, [pc, #48]	; (8001ed0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001e9e:	490d      	ldr	r1, [pc, #52]	; (8001ed4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001ea0:	4a0d      	ldr	r2, [pc, #52]	; (8001ed8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001ea2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001ea4:	e002      	b.n	8001eac <LoopCopyDataInit>

08001ea6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001ea6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ea8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001eaa:	3304      	adds	r3, #4

08001eac <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001eac:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001eae:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001eb0:	d3f9      	bcc.n	8001ea6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001eb2:	4a0a      	ldr	r2, [pc, #40]	; (8001edc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001eb4:	4c0a      	ldr	r4, [pc, #40]	; (8001ee0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001eb6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001eb8:	e001      	b.n	8001ebe <LoopFillZerobss>

08001eba <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001eba:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001ebc:	3204      	adds	r2, #4

08001ebe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001ebe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001ec0:	d3fb      	bcc.n	8001eba <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001ec2:	f7ff ffe5 	bl	8001e90 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ec6:	f003 fc89 	bl	80057dc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001eca:	f7ff f9a3 	bl	8001214 <main>
  bx lr
 8001ece:	4770      	bx	lr
  ldr r0, =_sdata
 8001ed0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001ed4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8001ed8:	0800a9f4 	.word	0x0800a9f4
  ldr r2, =_sbss
 8001edc:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8001ee0:	20000410 	.word	0x20000410

08001ee4 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001ee4:	e7fe      	b.n	8001ee4 <CAN1_RX1_IRQHandler>
	...

08001ee8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001ee8:	b580      	push	{r7, lr}
 8001eea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001eec:	4b08      	ldr	r3, [pc, #32]	; (8001f10 <HAL_Init+0x28>)
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	4a07      	ldr	r2, [pc, #28]	; (8001f10 <HAL_Init+0x28>)
 8001ef2:	f043 0310 	orr.w	r3, r3, #16
 8001ef6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001ef8:	2003      	movs	r0, #3
 8001efa:	f000 fe2b 	bl	8002b54 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001efe:	2000      	movs	r0, #0
 8001f00:	f000 f808 	bl	8001f14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001f04:	f7ff fd52 	bl	80019ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	bd80      	pop	{r7, pc}
 8001f0e:	bf00      	nop
 8001f10:	40022000 	.word	0x40022000

08001f14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b082      	sub	sp, #8
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001f1c:	4b12      	ldr	r3, [pc, #72]	; (8001f68 <HAL_InitTick+0x54>)
 8001f1e:	681a      	ldr	r2, [r3, #0]
 8001f20:	4b12      	ldr	r3, [pc, #72]	; (8001f6c <HAL_InitTick+0x58>)
 8001f22:	781b      	ldrb	r3, [r3, #0]
 8001f24:	4619      	mov	r1, r3
 8001f26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001f2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8001f2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001f32:	4618      	mov	r0, r3
 8001f34:	f000 fe43 	bl	8002bbe <HAL_SYSTICK_Config>
 8001f38:	4603      	mov	r3, r0
 8001f3a:	2b00      	cmp	r3, #0
 8001f3c:	d001      	beq.n	8001f42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	e00e      	b.n	8001f60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	2b0f      	cmp	r3, #15
 8001f46:	d80a      	bhi.n	8001f5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001f48:	2200      	movs	r2, #0
 8001f4a:	6879      	ldr	r1, [r7, #4]
 8001f4c:	f04f 30ff 	mov.w	r0, #4294967295
 8001f50:	f000 fe0b 	bl	8002b6a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001f54:	4a06      	ldr	r2, [pc, #24]	; (8001f70 <HAL_InitTick+0x5c>)
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	e000      	b.n	8001f60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
}
 8001f60:	4618      	mov	r0, r3
 8001f62:	3708      	adds	r7, #8
 8001f64:	46bd      	mov	sp, r7
 8001f66:	bd80      	pop	{r7, pc}
 8001f68:	20000008 	.word	0x20000008
 8001f6c:	20000010 	.word	0x20000010
 8001f70:	2000000c 	.word	0x2000000c

08001f74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001f74:	b480      	push	{r7}
 8001f76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001f78:	4b05      	ldr	r3, [pc, #20]	; (8001f90 <HAL_IncTick+0x1c>)
 8001f7a:	781b      	ldrb	r3, [r3, #0]
 8001f7c:	461a      	mov	r2, r3
 8001f7e:	4b05      	ldr	r3, [pc, #20]	; (8001f94 <HAL_IncTick+0x20>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4413      	add	r3, r2
 8001f84:	4a03      	ldr	r2, [pc, #12]	; (8001f94 <HAL_IncTick+0x20>)
 8001f86:	6013      	str	r3, [r2, #0]
}
 8001f88:	bf00      	nop
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bc80      	pop	{r7}
 8001f8e:	4770      	bx	lr
 8001f90:	20000010 	.word	0x20000010
 8001f94:	200003fc 	.word	0x200003fc

08001f98 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f98:	b480      	push	{r7}
 8001f9a:	af00      	add	r7, sp, #0
  return uwTick;
 8001f9c:	4b02      	ldr	r3, [pc, #8]	; (8001fa8 <HAL_GetTick+0x10>)
 8001f9e:	681b      	ldr	r3, [r3, #0]
}
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bc80      	pop	{r7}
 8001fa6:	4770      	bx	lr
 8001fa8:	200003fc 	.word	0x200003fc

08001fac <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8001fac:	b580      	push	{r7, lr}
 8001fae:	b086      	sub	sp, #24
 8001fb0:	af00      	add	r7, sp, #0
 8001fb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001fb4:	2300      	movs	r3, #0
 8001fb6:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e0be      	b.n	800214c <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	689b      	ldr	r3, [r3, #8]
 8001fd2:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d109      	bne.n	8001ff0 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	2200      	movs	r2, #0
 8001fe0:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7ff fd10 	bl	8001a10 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8001ff0:	6878      	ldr	r0, [r7, #4]
 8001ff2:	f000 fc99 	bl	8002928 <ADC_ConversionStop_Disable>
 8001ff6:	4603      	mov	r3, r0
 8001ff8:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001ffe:	f003 0310 	and.w	r3, r3, #16
 8002002:	2b00      	cmp	r3, #0
 8002004:	f040 8099 	bne.w	800213a <HAL_ADC_Init+0x18e>
 8002008:	7dfb      	ldrb	r3, [r7, #23]
 800200a:	2b00      	cmp	r3, #0
 800200c:	f040 8095 	bne.w	800213a <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002014:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002018:	f023 0302 	bic.w	r3, r3, #2
 800201c:	f043 0202 	orr.w	r2, r3, #2
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800202c:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	7b1b      	ldrb	r3, [r3, #12]
 8002032:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002034:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002036:	68ba      	ldr	r2, [r7, #8]
 8002038:	4313      	orrs	r3, r2
 800203a:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	689b      	ldr	r3, [r3, #8]
 8002040:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002044:	d003      	beq.n	800204e <HAL_ADC_Init+0xa2>
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	689b      	ldr	r3, [r3, #8]
 800204a:	2b01      	cmp	r3, #1
 800204c:	d102      	bne.n	8002054 <HAL_ADC_Init+0xa8>
 800204e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002052:	e000      	b.n	8002056 <HAL_ADC_Init+0xaa>
 8002054:	2300      	movs	r3, #0
 8002056:	693a      	ldr	r2, [r7, #16]
 8002058:	4313      	orrs	r3, r2
 800205a:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	7d1b      	ldrb	r3, [r3, #20]
 8002060:	2b01      	cmp	r3, #1
 8002062:	d119      	bne.n	8002098 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	7b1b      	ldrb	r3, [r3, #12]
 8002068:	2b00      	cmp	r3, #0
 800206a:	d109      	bne.n	8002080 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	699b      	ldr	r3, [r3, #24]
 8002070:	3b01      	subs	r3, #1
 8002072:	035a      	lsls	r2, r3, #13
 8002074:	693b      	ldr	r3, [r7, #16]
 8002076:	4313      	orrs	r3, r2
 8002078:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800207c:	613b      	str	r3, [r7, #16]
 800207e:	e00b      	b.n	8002098 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002084:	f043 0220 	orr.w	r2, r3, #32
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002090:	f043 0201 	orr.w	r2, r3, #1
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	685b      	ldr	r3, [r3, #4]
 800209e:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	693a      	ldr	r2, [r7, #16]
 80020a8:	430a      	orrs	r2, r1
 80020aa:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	689a      	ldr	r2, [r3, #8]
 80020b2:	4b28      	ldr	r3, [pc, #160]	; (8002154 <HAL_ADC_Init+0x1a8>)
 80020b4:	4013      	ands	r3, r2
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	6812      	ldr	r2, [r2, #0]
 80020ba:	68b9      	ldr	r1, [r7, #8]
 80020bc:	430b      	orrs	r3, r1
 80020be:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	689b      	ldr	r3, [r3, #8]
 80020c4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80020c8:	d003      	beq.n	80020d2 <HAL_ADC_Init+0x126>
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	689b      	ldr	r3, [r3, #8]
 80020ce:	2b01      	cmp	r3, #1
 80020d0:	d104      	bne.n	80020dc <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	691b      	ldr	r3, [r3, #16]
 80020d6:	3b01      	subs	r3, #1
 80020d8:	051b      	lsls	r3, r3, #20
 80020da:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020e2:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	681b      	ldr	r3, [r3, #0]
 80020ea:	68fa      	ldr	r2, [r7, #12]
 80020ec:	430a      	orrs	r2, r1
 80020ee:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	689a      	ldr	r2, [r3, #8]
 80020f6:	4b18      	ldr	r3, [pc, #96]	; (8002158 <HAL_ADC_Init+0x1ac>)
 80020f8:	4013      	ands	r3, r2
 80020fa:	68ba      	ldr	r2, [r7, #8]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	d10b      	bne.n	8002118 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	2200      	movs	r2, #0
 8002104:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800210a:	f023 0303 	bic.w	r3, r3, #3
 800210e:	f043 0201 	orr.w	r2, r3, #1
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002116:	e018      	b.n	800214a <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800211c:	f023 0312 	bic.w	r3, r3, #18
 8002120:	f043 0210 	orr.w	r2, r3, #16
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800212c:	f043 0201 	orr.w	r2, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8002134:	2301      	movs	r3, #1
 8002136:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002138:	e007      	b.n	800214a <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800213e:	f043 0210 	orr.w	r2, r3, #16
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8002146:	2301      	movs	r3, #1
 8002148:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 800214a:	7dfb      	ldrb	r3, [r7, #23]
}
 800214c:	4618      	mov	r0, r3
 800214e:	3718      	adds	r7, #24
 8002150:	46bd      	mov	sp, r7
 8002152:	bd80      	pop	{r7, pc}
 8002154:	ffe1f7fd 	.word	0xffe1f7fd
 8002158:	ff1f0efe 	.word	0xff1f0efe

0800215c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800215c:	b590      	push	{r4, r7, lr}
 800215e:	b087      	sub	sp, #28
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002166:	2300      	movs	r3, #0
 8002168:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 800216a:	2300      	movs	r3, #0
 800216c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800216e:	2300      	movs	r3, #0
 8002170:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8002172:	f7ff ff11 	bl	8001f98 <HAL_GetTick>
 8002176:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002178:	687b      	ldr	r3, [r7, #4]
 800217a:	681b      	ldr	r3, [r3, #0]
 800217c:	689b      	ldr	r3, [r3, #8]
 800217e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002182:	2b00      	cmp	r3, #0
 8002184:	d00b      	beq.n	800219e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002186:	687b      	ldr	r3, [r7, #4]
 8002188:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800218a:	f043 0220 	orr.w	r2, r3, #32
 800218e:	687b      	ldr	r3, [r7, #4]
 8002190:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	2200      	movs	r2, #0
 8002196:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 800219a:	2301      	movs	r3, #1
 800219c:	e0d3      	b.n	8002346 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d131      	bne.n	8002210 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80021b2:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80021b6:	2b00      	cmp	r3, #0
 80021b8:	d12a      	bne.n	8002210 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021ba:	e021      	b.n	8002200 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80021bc:	683b      	ldr	r3, [r7, #0]
 80021be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80021c2:	d01d      	beq.n	8002200 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80021c4:	683b      	ldr	r3, [r7, #0]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d007      	beq.n	80021da <HAL_ADC_PollForConversion+0x7e>
 80021ca:	f7ff fee5 	bl	8001f98 <HAL_GetTick>
 80021ce:	4602      	mov	r2, r0
 80021d0:	697b      	ldr	r3, [r7, #20]
 80021d2:	1ad3      	subs	r3, r2, r3
 80021d4:	683a      	ldr	r2, [r7, #0]
 80021d6:	429a      	cmp	r2, r3
 80021d8:	d212      	bcs.n	8002200 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	f003 0302 	and.w	r3, r3, #2
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d10b      	bne.n	8002200 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80021ec:	f043 0204 	orr.w	r2, r3, #4
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	2200      	movs	r2, #0
 80021f8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 80021fc:	2303      	movs	r3, #3
 80021fe:	e0a2      	b.n	8002346 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	f003 0302 	and.w	r3, r3, #2
 800220a:	2b00      	cmp	r3, #0
 800220c:	d0d6      	beq.n	80021bc <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800220e:	e070      	b.n	80022f2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8002210:	4b4f      	ldr	r3, [pc, #316]	; (8002350 <HAL_ADC_PollForConversion+0x1f4>)
 8002212:	681c      	ldr	r4, [r3, #0]
 8002214:	2002      	movs	r0, #2
 8002216:	f001 fd61 	bl	8003cdc <HAL_RCCEx_GetPeriphCLKFreq>
 800221a:	4603      	mov	r3, r0
 800221c:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	6919      	ldr	r1, [r3, #16]
 8002226:	4b4b      	ldr	r3, [pc, #300]	; (8002354 <HAL_ADC_PollForConversion+0x1f8>)
 8002228:	400b      	ands	r3, r1
 800222a:	2b00      	cmp	r3, #0
 800222c:	d118      	bne.n	8002260 <HAL_ADC_PollForConversion+0x104>
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	68d9      	ldr	r1, [r3, #12]
 8002234:	4b48      	ldr	r3, [pc, #288]	; (8002358 <HAL_ADC_PollForConversion+0x1fc>)
 8002236:	400b      	ands	r3, r1
 8002238:	2b00      	cmp	r3, #0
 800223a:	d111      	bne.n	8002260 <HAL_ADC_PollForConversion+0x104>
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	6919      	ldr	r1, [r3, #16]
 8002242:	4b46      	ldr	r3, [pc, #280]	; (800235c <HAL_ADC_PollForConversion+0x200>)
 8002244:	400b      	ands	r3, r1
 8002246:	2b00      	cmp	r3, #0
 8002248:	d108      	bne.n	800225c <HAL_ADC_PollForConversion+0x100>
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	681b      	ldr	r3, [r3, #0]
 800224e:	68d9      	ldr	r1, [r3, #12]
 8002250:	4b43      	ldr	r3, [pc, #268]	; (8002360 <HAL_ADC_PollForConversion+0x204>)
 8002252:	400b      	ands	r3, r1
 8002254:	2b00      	cmp	r3, #0
 8002256:	d101      	bne.n	800225c <HAL_ADC_PollForConversion+0x100>
 8002258:	2314      	movs	r3, #20
 800225a:	e020      	b.n	800229e <HAL_ADC_PollForConversion+0x142>
 800225c:	2329      	movs	r3, #41	; 0x29
 800225e:	e01e      	b.n	800229e <HAL_ADC_PollForConversion+0x142>
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	6919      	ldr	r1, [r3, #16]
 8002266:	4b3d      	ldr	r3, [pc, #244]	; (800235c <HAL_ADC_PollForConversion+0x200>)
 8002268:	400b      	ands	r3, r1
 800226a:	2b00      	cmp	r3, #0
 800226c:	d106      	bne.n	800227c <HAL_ADC_PollForConversion+0x120>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	68d9      	ldr	r1, [r3, #12]
 8002274:	4b3a      	ldr	r3, [pc, #232]	; (8002360 <HAL_ADC_PollForConversion+0x204>)
 8002276:	400b      	ands	r3, r1
 8002278:	2b00      	cmp	r3, #0
 800227a:	d00d      	beq.n	8002298 <HAL_ADC_PollForConversion+0x13c>
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	6919      	ldr	r1, [r3, #16]
 8002282:	4b38      	ldr	r3, [pc, #224]	; (8002364 <HAL_ADC_PollForConversion+0x208>)
 8002284:	400b      	ands	r3, r1
 8002286:	2b00      	cmp	r3, #0
 8002288:	d108      	bne.n	800229c <HAL_ADC_PollForConversion+0x140>
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	68d9      	ldr	r1, [r3, #12]
 8002290:	4b34      	ldr	r3, [pc, #208]	; (8002364 <HAL_ADC_PollForConversion+0x208>)
 8002292:	400b      	ands	r3, r1
 8002294:	2b00      	cmp	r3, #0
 8002296:	d101      	bne.n	800229c <HAL_ADC_PollForConversion+0x140>
 8002298:	2354      	movs	r3, #84	; 0x54
 800229a:	e000      	b.n	800229e <HAL_ADC_PollForConversion+0x142>
 800229c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800229e:	fb02 f303 	mul.w	r3, r2, r3
 80022a2:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022a4:	e021      	b.n	80022ea <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80022a6:	683b      	ldr	r3, [r7, #0]
 80022a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022ac:	d01a      	beq.n	80022e4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	d007      	beq.n	80022c4 <HAL_ADC_PollForConversion+0x168>
 80022b4:	f7ff fe70 	bl	8001f98 <HAL_GetTick>
 80022b8:	4602      	mov	r2, r0
 80022ba:	697b      	ldr	r3, [r7, #20]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	683a      	ldr	r2, [r7, #0]
 80022c0:	429a      	cmp	r2, r3
 80022c2:	d20f      	bcs.n	80022e4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022c4:	68fb      	ldr	r3, [r7, #12]
 80022c6:	693a      	ldr	r2, [r7, #16]
 80022c8:	429a      	cmp	r2, r3
 80022ca:	d90b      	bls.n	80022e4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80022d0:	f043 0204 	orr.w	r2, r3, #4
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	2200      	movs	r2, #0
 80022dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80022e0:	2303      	movs	r3, #3
 80022e2:	e030      	b.n	8002346 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80022e4:	68fb      	ldr	r3, [r7, #12]
 80022e6:	3301      	adds	r3, #1
 80022e8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	693a      	ldr	r2, [r7, #16]
 80022ee:	429a      	cmp	r2, r3
 80022f0:	d8d9      	bhi.n	80022a6 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	f06f 0212 	mvn.w	r2, #18
 80022fa:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002300:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002308:	687b      	ldr	r3, [r7, #4]
 800230a:	681b      	ldr	r3, [r3, #0]
 800230c:	689b      	ldr	r3, [r3, #8]
 800230e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002312:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002316:	d115      	bne.n	8002344 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002318:	687b      	ldr	r3, [r7, #4]
 800231a:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800231c:	2b00      	cmp	r3, #0
 800231e:	d111      	bne.n	8002344 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002320:	687b      	ldr	r3, [r7, #4]
 8002322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002324:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002330:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d105      	bne.n	8002344 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800233c:	f043 0201 	orr.w	r2, r3, #1
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002344:	2300      	movs	r3, #0
}
 8002346:	4618      	mov	r0, r3
 8002348:	371c      	adds	r7, #28
 800234a:	46bd      	mov	sp, r7
 800234c:	bd90      	pop	{r4, r7, pc}
 800234e:	bf00      	nop
 8002350:	20000008 	.word	0x20000008
 8002354:	24924924 	.word	0x24924924
 8002358:	00924924 	.word	0x00924924
 800235c:	12492492 	.word	0x12492492
 8002360:	00492492 	.word	0x00492492
 8002364:	00249249 	.word	0x00249249

08002368 <HAL_ADC_Start_IT>:
  *         Each of these interruptions has its dedicated callback function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_IT(ADC_HandleTypeDef* hadc)
{
 8002368:	b580      	push	{r7, lr}
 800236a:	b084      	sub	sp, #16
 800236c:	af00      	add	r7, sp, #0
 800236e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002370:	2300      	movs	r3, #0
 8002372:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800237a:	2b01      	cmp	r3, #1
 800237c:	d101      	bne.n	8002382 <HAL_ADC_Start_IT+0x1a>
 800237e:	2302      	movs	r3, #2
 8002380:	e0a0      	b.n	80024c4 <HAL_ADC_Start_IT+0x15c>
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2201      	movs	r2, #1
 8002386:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f000 fa72 	bl	8002874 <ADC_Enable>
 8002390:	4603      	mov	r3, r0
 8002392:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	2b00      	cmp	r3, #0
 8002398:	f040 808f 	bne.w	80024ba <HAL_ADC_Start_IT+0x152>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 800239c:	687b      	ldr	r3, [r7, #4]
 800239e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023a0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80023a4:	f023 0301 	bic.w	r3, r3, #1
 80023a8:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	4a45      	ldr	r2, [pc, #276]	; (80024cc <HAL_ADC_Start_IT+0x164>)
 80023b6:	4293      	cmp	r3, r2
 80023b8:	d105      	bne.n	80023c6 <HAL_ADC_Start_IT+0x5e>
 80023ba:	4b45      	ldr	r3, [pc, #276]	; (80024d0 <HAL_ADC_Start_IT+0x168>)
 80023bc:	685b      	ldr	r3, [r3, #4]
 80023be:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80023c2:	2b00      	cmp	r3, #0
 80023c4:	d115      	bne.n	80023f2 <HAL_ADC_Start_IT+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023ca:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	685b      	ldr	r3, [r3, #4]
 80023d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d026      	beq.n	800242e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023e4:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80023e8:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80023f0:	e01d      	b.n	800242e <HAL_ADC_Start_IT+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80023f6:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	4a33      	ldr	r2, [pc, #204]	; (80024d0 <HAL_ADC_Start_IT+0x168>)
 8002404:	4293      	cmp	r3, r2
 8002406:	d004      	beq.n	8002412 <HAL_ADC_Start_IT+0xaa>
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a2f      	ldr	r2, [pc, #188]	; (80024cc <HAL_ADC_Start_IT+0x164>)
 800240e:	4293      	cmp	r3, r2
 8002410:	d10d      	bne.n	800242e <HAL_ADC_Start_IT+0xc6>
 8002412:	4b2f      	ldr	r3, [pc, #188]	; (80024d0 <HAL_ADC_Start_IT+0x168>)
 8002414:	685b      	ldr	r3, [r3, #4]
 8002416:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800241a:	2b00      	cmp	r3, #0
 800241c:	d007      	beq.n	800242e <HAL_ADC_Start_IT+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002422:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002426:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002432:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002436:	2b00      	cmp	r3, #0
 8002438:	d006      	beq.n	8002448 <HAL_ADC_Start_IT+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800243e:	f023 0206 	bic.w	r2, r3, #6
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	62da      	str	r2, [r3, #44]	; 0x2c
 8002446:	e002      	b.n	800244e <HAL_ADC_Start_IT+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	2200      	movs	r2, #0
 8002452:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f06f 0202 	mvn.w	r2, #2
 800245e:	601a      	str	r2, [r3, #0]
    
    /* Enable end of conversion interrupt for regular group */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_EOC);
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	685a      	ldr	r2, [r3, #4]
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f042 0220 	orr.w	r2, r2, #32
 800246e:	605a      	str	r2, [r3, #4]
    /* If external trigger has been selected, conversion will start at next   */
    /* trigger event.                                                         */
    /* Case of multimode enabled:                                             */ 
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	681b      	ldr	r3, [r3, #0]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 800247a:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 800247e:	d113      	bne.n	80024a8 <HAL_ADC_Start_IT+0x140>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002484:	4a11      	ldr	r2, [pc, #68]	; (80024cc <HAL_ADC_Start_IT+0x164>)
 8002486:	4293      	cmp	r3, r2
 8002488:	d105      	bne.n	8002496 <HAL_ADC_Start_IT+0x12e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 800248a:	4b11      	ldr	r3, [pc, #68]	; (80024d0 <HAL_ADC_Start_IT+0x168>)
 800248c:	685b      	ldr	r3, [r3, #4]
 800248e:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8002492:	2b00      	cmp	r3, #0
 8002494:	d108      	bne.n	80024a8 <HAL_ADC_Start_IT+0x140>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	689a      	ldr	r2, [r3, #8]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80024a4:	609a      	str	r2, [r3, #8]
 80024a6:	e00c      	b.n	80024c2 <HAL_ADC_Start_IT+0x15a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	689a      	ldr	r2, [r3, #8]
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	681b      	ldr	r3, [r3, #0]
 80024b2:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80024b6:	609a      	str	r2, [r3, #8]
 80024b8:	e003      	b.n	80024c2 <HAL_ADC_Start_IT+0x15a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	2200      	movs	r2, #0
 80024be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
  
  /* Return function status */
  return tmp_hal_status;
 80024c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80024c4:	4618      	mov	r0, r3
 80024c6:	3710      	adds	r7, #16
 80024c8:	46bd      	mov	sp, r7
 80024ca:	bd80      	pop	{r7, pc}
 80024cc:	40012800 	.word	0x40012800
 80024d0:	40012400 	.word	0x40012400

080024d4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 80024d4:	b480      	push	{r7}
 80024d6:	b083      	sub	sp, #12
 80024d8:	af00      	add	r7, sp, #0
 80024da:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80024e2:	4618      	mov	r0, r3
 80024e4:	370c      	adds	r7, #12
 80024e6:	46bd      	mov	sp, r7
 80024e8:	bc80      	pop	{r7}
 80024ea:	4770      	bx	lr

080024ec <HAL_ADC_IRQHandler>:
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80024ec:	b580      	push	{r7, lr}
 80024ee:	b082      	sub	sp, #8
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f003 0320 	and.w	r3, r3, #32
 80024fe:	2b20      	cmp	r3, #32
 8002500:	d140      	bne.n	8002584 <HAL_ADC_IRQHandler+0x98>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	681b      	ldr	r3, [r3, #0]
 8002508:	f003 0302 	and.w	r3, r3, #2
 800250c:	2b02      	cmp	r3, #2
 800250e:	d139      	bne.n	8002584 <HAL_ADC_IRQHandler+0x98>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002514:	f003 0310 	and.w	r3, r3, #16
 8002518:	2b00      	cmp	r3, #0
 800251a:	d105      	bne.n	8002528 <HAL_ADC_IRQHandler+0x3c>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002520:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8002524:	687b      	ldr	r3, [r7, #4]
 8002526:	629a      	str	r2, [r3, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8002532:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8002536:	d11d      	bne.n	8002574 <HAL_ADC_IRQHandler+0x88>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	7b1b      	ldrb	r3, [r3, #12]
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 800253c:	2b00      	cmp	r3, #0
 800253e:	d119      	bne.n	8002574 <HAL_ADC_IRQHandler+0x88>
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	685a      	ldr	r2, [r3, #4]
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	f022 0220 	bic.w	r2, r2, #32
 800254e:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002554:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	629a      	str	r2, [r3, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002560:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002564:	2b00      	cmp	r3, #0
 8002566:	d105      	bne.n	8002574 <HAL_ADC_IRQHandler+0x88>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800256c:	f043 0201 	orr.w	r2, r3, #1
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ConvCpltCallback(hadc);
#else
      HAL_ADC_ConvCpltCallback(hadc);
 8002574:	6878      	ldr	r0, [r7, #4]
 8002576:	f7ff f9bf 	bl	80018f8 <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f06f 0212 	mvn.w	r2, #18
 8002582:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800258e:	2b80      	cmp	r3, #128	; 0x80
 8002590:	d14f      	bne.n	8002632 <HAL_ADC_IRQHandler+0x146>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	f003 0304 	and.w	r3, r3, #4
 800259c:	2b04      	cmp	r3, #4
 800259e:	d148      	bne.n	8002632 <HAL_ADC_IRQHandler+0x146>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025a4:	f003 0310 	and.w	r3, r3, #16
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d105      	bne.n	80025b8 <HAL_ADC_IRQHandler+0xcc>
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80025b0:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	629a      	str	r2, [r3, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	689b      	ldr	r3, [r3, #8]
 80025be:	f403 43e0 	and.w	r3, r3, #28672	; 0x7000
 80025c2:	f5b3 4fe0 	cmp.w	r3, #28672	; 0x7000
 80025c6:	d012      	beq.n	80025ee <HAL_ADC_IRQHandler+0x102>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	685b      	ldr	r3, [r3, #4]
 80025ce:	f403 6380 	and.w	r3, r3, #1024	; 0x400
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d125      	bne.n	8002622 <HAL_ADC_IRQHandler+0x136>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 80025e0:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80025e4:	d11d      	bne.n	8002622 <HAL_ADC_IRQHandler+0x136>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	7b1b      	ldrb	r3, [r3, #12]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d119      	bne.n	8002622 <HAL_ADC_IRQHandler+0x136>
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	685a      	ldr	r2, [r3, #4]
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80025fc:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002602:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	629a      	str	r2, [r3, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800260e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002612:	2b00      	cmp	r3, #0
 8002614:	d105      	bne.n	8002622 <HAL_ADC_IRQHandler+0x136>
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800261a:	f043 0201 	orr.w	r2, r3, #1
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	629a      	str	r2, [r3, #40]	; 0x28

      /* Conversion complete callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->InjectedConvCpltCallback(hadc);
#else
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 f9c1 	bl	80029aa <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f06f 020c 	mvn.w	r2, #12
 8002630:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	685b      	ldr	r3, [r3, #4]
 8002638:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800263c:	2b40      	cmp	r3, #64	; 0x40
 800263e:	d114      	bne.n	800266a <HAL_ADC_IRQHandler+0x17e>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f003 0301 	and.w	r3, r3, #1
 800264a:	2b01      	cmp	r3, #1
 800264c:	d10d      	bne.n	800266a <HAL_ADC_IRQHandler+0x17e>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002652:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Level out of window callback */ 
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 800265a:	6878      	ldr	r0, [r7, #4]
 800265c:	f000 f809 	bl	8002672 <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002660:	687b      	ldr	r3, [r7, #4]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f06f 0201 	mvn.w	r2, #1
 8002668:	601a      	str	r2, [r3, #0]
    }
  }
  
}
 800266a:	bf00      	nop
 800266c:	3708      	adds	r7, #8
 800266e:	46bd      	mov	sp, r7
 8002670:	bd80      	pop	{r7, pc}

08002672 <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog callback in non blocking mode. 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef* hadc)
{
 8002672:	b480      	push	{r7}
 8002674:	b083      	sub	sp, #12
 8002676:	af00      	add	r7, sp, #0
 8002678:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 800267a:	bf00      	nop
 800267c:	370c      	adds	r7, #12
 800267e:	46bd      	mov	sp, r7
 8002680:	bc80      	pop	{r7}
 8002682:	4770      	bx	lr

08002684 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8002684:	b480      	push	{r7}
 8002686:	b085      	sub	sp, #20
 8002688:	af00      	add	r7, sp, #0
 800268a:	6078      	str	r0, [r7, #4]
 800268c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800268e:	2300      	movs	r3, #0
 8002690:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 8002692:	2300      	movs	r3, #0
 8002694:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_ADC_ConfigChannel+0x20>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e0dc      	b.n	800285e <HAL_ADC_ConfigChannel+0x1da>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80026ac:	683b      	ldr	r3, [r7, #0]
 80026ae:	685b      	ldr	r3, [r3, #4]
 80026b0:	2b06      	cmp	r3, #6
 80026b2:	d81c      	bhi.n	80026ee <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	6b59      	ldr	r1, [r3, #52]	; 0x34
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	685a      	ldr	r2, [r3, #4]
 80026be:	4613      	mov	r3, r2
 80026c0:	009b      	lsls	r3, r3, #2
 80026c2:	4413      	add	r3, r2
 80026c4:	3b05      	subs	r3, #5
 80026c6:	221f      	movs	r2, #31
 80026c8:	fa02 f303 	lsl.w	r3, r2, r3
 80026cc:	43db      	mvns	r3, r3
 80026ce:	4019      	ands	r1, r3
 80026d0:	683b      	ldr	r3, [r7, #0]
 80026d2:	6818      	ldr	r0, [r3, #0]
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685a      	ldr	r2, [r3, #4]
 80026d8:	4613      	mov	r3, r2
 80026da:	009b      	lsls	r3, r3, #2
 80026dc:	4413      	add	r3, r2
 80026de:	3b05      	subs	r3, #5
 80026e0:	fa00 f203 	lsl.w	r2, r0, r3
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	635a      	str	r2, [r3, #52]	; 0x34
 80026ec:	e03c      	b.n	8002768 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026ee:	683b      	ldr	r3, [r7, #0]
 80026f0:	685b      	ldr	r3, [r3, #4]
 80026f2:	2b0c      	cmp	r3, #12
 80026f4:	d81c      	bhi.n	8002730 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80026fc:	683b      	ldr	r3, [r7, #0]
 80026fe:	685a      	ldr	r2, [r3, #4]
 8002700:	4613      	mov	r3, r2
 8002702:	009b      	lsls	r3, r3, #2
 8002704:	4413      	add	r3, r2
 8002706:	3b23      	subs	r3, #35	; 0x23
 8002708:	221f      	movs	r2, #31
 800270a:	fa02 f303 	lsl.w	r3, r2, r3
 800270e:	43db      	mvns	r3, r3
 8002710:	4019      	ands	r1, r3
 8002712:	683b      	ldr	r3, [r7, #0]
 8002714:	6818      	ldr	r0, [r3, #0]
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685a      	ldr	r2, [r3, #4]
 800271a:	4613      	mov	r3, r2
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	4413      	add	r3, r2
 8002720:	3b23      	subs	r3, #35	; 0x23
 8002722:	fa00 f203 	lsl.w	r2, r0, r3
 8002726:	687b      	ldr	r3, [r7, #4]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	430a      	orrs	r2, r1
 800272c:	631a      	str	r2, [r3, #48]	; 0x30
 800272e:	e01b      	b.n	8002768 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	685a      	ldr	r2, [r3, #4]
 800273a:	4613      	mov	r3, r2
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	4413      	add	r3, r2
 8002740:	3b41      	subs	r3, #65	; 0x41
 8002742:	221f      	movs	r2, #31
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	4019      	ands	r1, r3
 800274c:	683b      	ldr	r3, [r7, #0]
 800274e:	6818      	ldr	r0, [r3, #0]
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685a      	ldr	r2, [r3, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	009b      	lsls	r3, r3, #2
 8002758:	4413      	add	r3, r2
 800275a:	3b41      	subs	r3, #65	; 0x41
 800275c:	fa00 f203 	lsl.w	r2, r0, r3
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	681b      	ldr	r3, [r3, #0]
 8002764:	430a      	orrs	r2, r1
 8002766:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002768:	683b      	ldr	r3, [r7, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b09      	cmp	r3, #9
 800276e:	d91c      	bls.n	80027aa <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	68d9      	ldr	r1, [r3, #12]
 8002776:	683b      	ldr	r3, [r7, #0]
 8002778:	681a      	ldr	r2, [r3, #0]
 800277a:	4613      	mov	r3, r2
 800277c:	005b      	lsls	r3, r3, #1
 800277e:	4413      	add	r3, r2
 8002780:	3b1e      	subs	r3, #30
 8002782:	2207      	movs	r2, #7
 8002784:	fa02 f303 	lsl.w	r3, r2, r3
 8002788:	43db      	mvns	r3, r3
 800278a:	4019      	ands	r1, r3
 800278c:	683b      	ldr	r3, [r7, #0]
 800278e:	6898      	ldr	r0, [r3, #8]
 8002790:	683b      	ldr	r3, [r7, #0]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4613      	mov	r3, r2
 8002796:	005b      	lsls	r3, r3, #1
 8002798:	4413      	add	r3, r2
 800279a:	3b1e      	subs	r3, #30
 800279c:	fa00 f203 	lsl.w	r2, r0, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	430a      	orrs	r2, r1
 80027a6:	60da      	str	r2, [r3, #12]
 80027a8:	e019      	b.n	80027de <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	6919      	ldr	r1, [r3, #16]
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	681a      	ldr	r2, [r3, #0]
 80027b4:	4613      	mov	r3, r2
 80027b6:	005b      	lsls	r3, r3, #1
 80027b8:	4413      	add	r3, r2
 80027ba:	2207      	movs	r2, #7
 80027bc:	fa02 f303 	lsl.w	r3, r2, r3
 80027c0:	43db      	mvns	r3, r3
 80027c2:	4019      	ands	r1, r3
 80027c4:	683b      	ldr	r3, [r7, #0]
 80027c6:	6898      	ldr	r0, [r3, #8]
 80027c8:	683b      	ldr	r3, [r7, #0]
 80027ca:	681a      	ldr	r2, [r3, #0]
 80027cc:	4613      	mov	r3, r2
 80027ce:	005b      	lsls	r3, r3, #1
 80027d0:	4413      	add	r3, r2
 80027d2:	fa00 f203 	lsl.w	r2, r0, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	681b      	ldr	r3, [r3, #0]
 80027da:	430a      	orrs	r2, r1
 80027dc:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027de:	683b      	ldr	r3, [r7, #0]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	2b10      	cmp	r3, #16
 80027e4:	d003      	beq.n	80027ee <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80027ea:	2b11      	cmp	r3, #17
 80027ec:	d132      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4a1d      	ldr	r2, [pc, #116]	; (8002868 <HAL_ADC_ConfigChannel+0x1e4>)
 80027f4:	4293      	cmp	r3, r2
 80027f6:	d125      	bne.n	8002844 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	689b      	ldr	r3, [r3, #8]
 80027fe:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002802:	2b00      	cmp	r3, #0
 8002804:	d126      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	681b      	ldr	r3, [r3, #0]
 800280a:	689a      	ldr	r2, [r3, #8]
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8002814:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002816:	683b      	ldr	r3, [r7, #0]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	2b10      	cmp	r3, #16
 800281c:	d11a      	bne.n	8002854 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 800281e:	4b13      	ldr	r3, [pc, #76]	; (800286c <HAL_ADC_ConfigChannel+0x1e8>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	4a13      	ldr	r2, [pc, #76]	; (8002870 <HAL_ADC_ConfigChannel+0x1ec>)
 8002824:	fba2 2303 	umull	r2, r3, r2, r3
 8002828:	0c9a      	lsrs	r2, r3, #18
 800282a:	4613      	mov	r3, r2
 800282c:	009b      	lsls	r3, r3, #2
 800282e:	4413      	add	r3, r2
 8002830:	005b      	lsls	r3, r3, #1
 8002832:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002834:	e002      	b.n	800283c <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002836:	68bb      	ldr	r3, [r7, #8]
 8002838:	3b01      	subs	r3, #1
 800283a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 800283c:	68bb      	ldr	r3, [r7, #8]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d1f9      	bne.n	8002836 <HAL_ADC_ConfigChannel+0x1b2>
 8002842:	e007      	b.n	8002854 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002848:	f043 0220 	orr.w	r2, r3, #32
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002850:	2301      	movs	r3, #1
 8002852:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	2200      	movs	r2, #0
 8002858:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800285c:	7bfb      	ldrb	r3, [r7, #15]
}
 800285e:	4618      	mov	r0, r3
 8002860:	3714      	adds	r7, #20
 8002862:	46bd      	mov	sp, r7
 8002864:	bc80      	pop	{r7}
 8002866:	4770      	bx	lr
 8002868:	40012400 	.word	0x40012400
 800286c:	20000008 	.word	0x20000008
 8002870:	431bde83 	.word	0x431bde83

08002874 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002874:	b580      	push	{r7, lr}
 8002876:	b084      	sub	sp, #16
 8002878:	af00      	add	r7, sp, #0
 800287a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800287c:	2300      	movs	r3, #0
 800287e:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002880:	2300      	movs	r3, #0
 8002882:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	689b      	ldr	r3, [r3, #8]
 800288a:	f003 0301 	and.w	r3, r3, #1
 800288e:	2b01      	cmp	r3, #1
 8002890:	d040      	beq.n	8002914 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	689a      	ldr	r2, [r3, #8]
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f042 0201 	orr.w	r2, r2, #1
 80028a0:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80028a2:	4b1f      	ldr	r3, [pc, #124]	; (8002920 <ADC_Enable+0xac>)
 80028a4:	681b      	ldr	r3, [r3, #0]
 80028a6:	4a1f      	ldr	r2, [pc, #124]	; (8002924 <ADC_Enable+0xb0>)
 80028a8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ac:	0c9b      	lsrs	r3, r3, #18
 80028ae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028b0:	e002      	b.n	80028b8 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 80028b2:	68bb      	ldr	r3, [r7, #8]
 80028b4:	3b01      	subs	r3, #1
 80028b6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 80028b8:	68bb      	ldr	r3, [r7, #8]
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d1f9      	bne.n	80028b2 <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 80028be:	f7ff fb6b 	bl	8001f98 <HAL_GetTick>
 80028c2:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80028c4:	e01f      	b.n	8002906 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80028c6:	f7ff fb67 	bl	8001f98 <HAL_GetTick>
 80028ca:	4602      	mov	r2, r0
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	1ad3      	subs	r3, r2, r3
 80028d0:	2b02      	cmp	r3, #2
 80028d2:	d918      	bls.n	8002906 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	689b      	ldr	r3, [r3, #8]
 80028da:	f003 0301 	and.w	r3, r3, #1
 80028de:	2b01      	cmp	r3, #1
 80028e0:	d011      	beq.n	8002906 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80028e6:	f043 0210 	orr.w	r2, r3, #16
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028f2:	f043 0201 	orr.w	r2, r3, #1
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2200      	movs	r2, #0
 80028fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 8002902:	2301      	movs	r3, #1
 8002904:	e007      	b.n	8002916 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	689b      	ldr	r3, [r3, #8]
 800290c:	f003 0301 	and.w	r3, r3, #1
 8002910:	2b01      	cmp	r3, #1
 8002912:	d1d8      	bne.n	80028c6 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002914:	2300      	movs	r3, #0
}
 8002916:	4618      	mov	r0, r3
 8002918:	3710      	adds	r7, #16
 800291a:	46bd      	mov	sp, r7
 800291c:	bd80      	pop	{r7, pc}
 800291e:	bf00      	nop
 8002920:	20000008 	.word	0x20000008
 8002924:	431bde83 	.word	0x431bde83

08002928 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002928:	b580      	push	{r7, lr}
 800292a:	b084      	sub	sp, #16
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002930:	2300      	movs	r3, #0
 8002932:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	689b      	ldr	r3, [r3, #8]
 800293a:	f003 0301 	and.w	r3, r3, #1
 800293e:	2b01      	cmp	r3, #1
 8002940:	d12e      	bne.n	80029a0 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689a      	ldr	r2, [r3, #8]
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f022 0201 	bic.w	r2, r2, #1
 8002950:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002952:	f7ff fb21 	bl	8001f98 <HAL_GetTick>
 8002956:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002958:	e01b      	b.n	8002992 <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 800295a:	f7ff fb1d 	bl	8001f98 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	68fb      	ldr	r3, [r7, #12]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	2b02      	cmp	r3, #2
 8002966:	d914      	bls.n	8002992 <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f003 0301 	and.w	r3, r3, #1
 8002972:	2b01      	cmp	r3, #1
 8002974:	d10d      	bne.n	8002992 <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800297a:	f043 0210 	orr.w	r2, r3, #16
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002986:	f043 0201 	orr.w	r2, r3, #1
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800298e:	2301      	movs	r3, #1
 8002990:	e007      	b.n	80029a2 <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	689b      	ldr	r3, [r3, #8]
 8002998:	f003 0301 	and.w	r3, r3, #1
 800299c:	2b01      	cmp	r3, #1
 800299e:	d0dc      	beq.n	800295a <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 80029a0:	2300      	movs	r3, #0
}
 80029a2:	4618      	mov	r0, r3
 80029a4:	3710      	adds	r7, #16
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bd80      	pop	{r7, pc}

080029aa <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80029aa:	b480      	push	{r7}
 80029ac:	b083      	sub	sp, #12
 80029ae:	af00      	add	r7, sp, #0
 80029b0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADCEx_InjectedConvCpltCallback could be implemented in the user file
  */
}
 80029b2:	bf00      	nop
 80029b4:	370c      	adds	r7, #12
 80029b6:	46bd      	mov	sp, r7
 80029b8:	bc80      	pop	{r7}
 80029ba:	4770      	bx	lr

080029bc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029bc:	b480      	push	{r7}
 80029be:	b085      	sub	sp, #20
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029cc:	4b0c      	ldr	r3, [pc, #48]	; (8002a00 <__NVIC_SetPriorityGrouping+0x44>)
 80029ce:	68db      	ldr	r3, [r3, #12]
 80029d0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029d2:	68ba      	ldr	r2, [r7, #8]
 80029d4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80029d8:	4013      	ands	r3, r2
 80029da:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80029e4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80029e8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80029ee:	4a04      	ldr	r2, [pc, #16]	; (8002a00 <__NVIC_SetPriorityGrouping+0x44>)
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	60d3      	str	r3, [r2, #12]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	bc80      	pop	{r7}
 80029fc:	4770      	bx	lr
 80029fe:	bf00      	nop
 8002a00:	e000ed00 	.word	0xe000ed00

08002a04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a08:	4b04      	ldr	r3, [pc, #16]	; (8002a1c <__NVIC_GetPriorityGrouping+0x18>)
 8002a0a:	68db      	ldr	r3, [r3, #12]
 8002a0c:	0a1b      	lsrs	r3, r3, #8
 8002a0e:	f003 0307 	and.w	r3, r3, #7
}
 8002a12:	4618      	mov	r0, r3
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bc80      	pop	{r7}
 8002a18:	4770      	bx	lr
 8002a1a:	bf00      	nop
 8002a1c:	e000ed00 	.word	0xe000ed00

08002a20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a20:	b480      	push	{r7}
 8002a22:	b083      	sub	sp, #12
 8002a24:	af00      	add	r7, sp, #0
 8002a26:	4603      	mov	r3, r0
 8002a28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	db0b      	blt.n	8002a4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a32:	79fb      	ldrb	r3, [r7, #7]
 8002a34:	f003 021f 	and.w	r2, r3, #31
 8002a38:	4906      	ldr	r1, [pc, #24]	; (8002a54 <__NVIC_EnableIRQ+0x34>)
 8002a3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3e:	095b      	lsrs	r3, r3, #5
 8002a40:	2001      	movs	r0, #1
 8002a42:	fa00 f202 	lsl.w	r2, r0, r2
 8002a46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002a4a:	bf00      	nop
 8002a4c:	370c      	adds	r7, #12
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr
 8002a54:	e000e100 	.word	0xe000e100

08002a58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a58:	b480      	push	{r7}
 8002a5a:	b083      	sub	sp, #12
 8002a5c:	af00      	add	r7, sp, #0
 8002a5e:	4603      	mov	r3, r0
 8002a60:	6039      	str	r1, [r7, #0]
 8002a62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	db0a      	blt.n	8002a82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	b2da      	uxtb	r2, r3
 8002a70:	490c      	ldr	r1, [pc, #48]	; (8002aa4 <__NVIC_SetPriority+0x4c>)
 8002a72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a76:	0112      	lsls	r2, r2, #4
 8002a78:	b2d2      	uxtb	r2, r2
 8002a7a:	440b      	add	r3, r1
 8002a7c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a80:	e00a      	b.n	8002a98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	b2da      	uxtb	r2, r3
 8002a86:	4908      	ldr	r1, [pc, #32]	; (8002aa8 <__NVIC_SetPriority+0x50>)
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	f003 030f 	and.w	r3, r3, #15
 8002a8e:	3b04      	subs	r3, #4
 8002a90:	0112      	lsls	r2, r2, #4
 8002a92:	b2d2      	uxtb	r2, r2
 8002a94:	440b      	add	r3, r1
 8002a96:	761a      	strb	r2, [r3, #24]
}
 8002a98:	bf00      	nop
 8002a9a:	370c      	adds	r7, #12
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bc80      	pop	{r7}
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000e100 	.word	0xe000e100
 8002aa8:	e000ed00 	.word	0xe000ed00

08002aac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002aac:	b480      	push	{r7}
 8002aae:	b089      	sub	sp, #36	; 0x24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	60f8      	str	r0, [r7, #12]
 8002ab4:	60b9      	str	r1, [r7, #8]
 8002ab6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	f003 0307 	and.w	r3, r3, #7
 8002abe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ac0:	69fb      	ldr	r3, [r7, #28]
 8002ac2:	f1c3 0307 	rsb	r3, r3, #7
 8002ac6:	2b04      	cmp	r3, #4
 8002ac8:	bf28      	it	cs
 8002aca:	2304      	movcs	r3, #4
 8002acc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ace:	69fb      	ldr	r3, [r7, #28]
 8002ad0:	3304      	adds	r3, #4
 8002ad2:	2b06      	cmp	r3, #6
 8002ad4:	d902      	bls.n	8002adc <NVIC_EncodePriority+0x30>
 8002ad6:	69fb      	ldr	r3, [r7, #28]
 8002ad8:	3b03      	subs	r3, #3
 8002ada:	e000      	b.n	8002ade <NVIC_EncodePriority+0x32>
 8002adc:	2300      	movs	r3, #0
 8002ade:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ae0:	f04f 32ff 	mov.w	r2, #4294967295
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	43da      	mvns	r2, r3
 8002aec:	68bb      	ldr	r3, [r7, #8]
 8002aee:	401a      	ands	r2, r3
 8002af0:	697b      	ldr	r3, [r7, #20]
 8002af2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002af4:	f04f 31ff 	mov.w	r1, #4294967295
 8002af8:	697b      	ldr	r3, [r7, #20]
 8002afa:	fa01 f303 	lsl.w	r3, r1, r3
 8002afe:	43d9      	mvns	r1, r3
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b04:	4313      	orrs	r3, r2
         );
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3724      	adds	r7, #36	; 0x24
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bc80      	pop	{r7}
 8002b0e:	4770      	bx	lr

08002b10 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b082      	sub	sp, #8
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	3b01      	subs	r3, #1
 8002b1c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002b20:	d301      	bcc.n	8002b26 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b22:	2301      	movs	r3, #1
 8002b24:	e00f      	b.n	8002b46 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b26:	4a0a      	ldr	r2, [pc, #40]	; (8002b50 <SysTick_Config+0x40>)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	3b01      	subs	r3, #1
 8002b2c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b2e:	210f      	movs	r1, #15
 8002b30:	f04f 30ff 	mov.w	r0, #4294967295
 8002b34:	f7ff ff90 	bl	8002a58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b38:	4b05      	ldr	r3, [pc, #20]	; (8002b50 <SysTick_Config+0x40>)
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b3e:	4b04      	ldr	r3, [pc, #16]	; (8002b50 <SysTick_Config+0x40>)
 8002b40:	2207      	movs	r2, #7
 8002b42:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b44:	2300      	movs	r3, #0
}
 8002b46:	4618      	mov	r0, r3
 8002b48:	3708      	adds	r7, #8
 8002b4a:	46bd      	mov	sp, r7
 8002b4c:	bd80      	pop	{r7, pc}
 8002b4e:	bf00      	nop
 8002b50:	e000e010 	.word	0xe000e010

08002b54 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002b54:	b580      	push	{r7, lr}
 8002b56:	b082      	sub	sp, #8
 8002b58:	af00      	add	r7, sp, #0
 8002b5a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b5c:	6878      	ldr	r0, [r7, #4]
 8002b5e:	f7ff ff2d 	bl	80029bc <__NVIC_SetPriorityGrouping>
}
 8002b62:	bf00      	nop
 8002b64:	3708      	adds	r7, #8
 8002b66:	46bd      	mov	sp, r7
 8002b68:	bd80      	pop	{r7, pc}

08002b6a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002b6a:	b580      	push	{r7, lr}
 8002b6c:	b086      	sub	sp, #24
 8002b6e:	af00      	add	r7, sp, #0
 8002b70:	4603      	mov	r3, r0
 8002b72:	60b9      	str	r1, [r7, #8]
 8002b74:	607a      	str	r2, [r7, #4]
 8002b76:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002b78:	2300      	movs	r3, #0
 8002b7a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002b7c:	f7ff ff42 	bl	8002a04 <__NVIC_GetPriorityGrouping>
 8002b80:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b82:	687a      	ldr	r2, [r7, #4]
 8002b84:	68b9      	ldr	r1, [r7, #8]
 8002b86:	6978      	ldr	r0, [r7, #20]
 8002b88:	f7ff ff90 	bl	8002aac <NVIC_EncodePriority>
 8002b8c:	4602      	mov	r2, r0
 8002b8e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002b92:	4611      	mov	r1, r2
 8002b94:	4618      	mov	r0, r3
 8002b96:	f7ff ff5f 	bl	8002a58 <__NVIC_SetPriority>
}
 8002b9a:	bf00      	nop
 8002b9c:	3718      	adds	r7, #24
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}

08002ba2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ba2:	b580      	push	{r7, lr}
 8002ba4:	b082      	sub	sp, #8
 8002ba6:	af00      	add	r7, sp, #0
 8002ba8:	4603      	mov	r3, r0
 8002baa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002bac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff ff35 	bl	8002a20 <__NVIC_EnableIRQ>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b082      	sub	sp, #8
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002bc6:	6878      	ldr	r0, [r7, #4]
 8002bc8:	f7ff ffa2 	bl	8002b10 <SysTick_Config>
 8002bcc:	4603      	mov	r3, r0
}
 8002bce:	4618      	mov	r0, r3
 8002bd0:	3708      	adds	r7, #8
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}

08002bd6 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bd6:	b480      	push	{r7}
 8002bd8:	b085      	sub	sp, #20
 8002bda:	af00      	add	r7, sp, #0
 8002bdc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bde:	2300      	movs	r3, #0
 8002be0:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002be8:	2b02      	cmp	r3, #2
 8002bea:	d008      	beq.n	8002bfe <HAL_DMA_Abort+0x28>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	2204      	movs	r2, #4
 8002bf0:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	2200      	movs	r2, #0
 8002bf6:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e020      	b.n	8002c40 <HAL_DMA_Abort+0x6a>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 020e 	bic.w	r2, r2, #14
 8002c0c:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	681a      	ldr	r2, [r3, #0]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	681b      	ldr	r3, [r3, #0]
 8002c18:	f022 0201 	bic.w	r2, r2, #1
 8002c1c:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c26:	2101      	movs	r1, #1
 8002c28:	fa01 f202 	lsl.w	r2, r1, r2
 8002c2c:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2201      	movs	r2, #1
 8002c32:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002c3e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c40:	4618      	mov	r0, r3
 8002c42:	3714      	adds	r7, #20
 8002c44:	46bd      	mov	sp, r7
 8002c46:	bc80      	pop	{r7}
 8002c48:	4770      	bx	lr
	...

08002c4c <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002c4c:	b580      	push	{r7, lr}
 8002c4e:	b084      	sub	sp, #16
 8002c50:	af00      	add	r7, sp, #0
 8002c52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c54:	2300      	movs	r3, #0
 8002c56:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002c5e:	2b02      	cmp	r3, #2
 8002c60:	d005      	beq.n	8002c6e <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	2204      	movs	r2, #4
 8002c66:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002c68:	2301      	movs	r3, #1
 8002c6a:	73fb      	strb	r3, [r7, #15]
 8002c6c:	e051      	b.n	8002d12 <HAL_DMA_Abort_IT+0xc6>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681a      	ldr	r2, [r3, #0]
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	f022 020e 	bic.w	r2, r2, #14
 8002c7c:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	681a      	ldr	r2, [r3, #0]
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	f022 0201 	bic.w	r2, r2, #1
 8002c8c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002c8e:	687b      	ldr	r3, [r7, #4]
 8002c90:	681b      	ldr	r3, [r3, #0]
 8002c92:	4a22      	ldr	r2, [pc, #136]	; (8002d1c <HAL_DMA_Abort_IT+0xd0>)
 8002c94:	4293      	cmp	r3, r2
 8002c96:	d029      	beq.n	8002cec <HAL_DMA_Abort_IT+0xa0>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a20      	ldr	r2, [pc, #128]	; (8002d20 <HAL_DMA_Abort_IT+0xd4>)
 8002c9e:	4293      	cmp	r3, r2
 8002ca0:	d022      	beq.n	8002ce8 <HAL_DMA_Abort_IT+0x9c>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4a1f      	ldr	r2, [pc, #124]	; (8002d24 <HAL_DMA_Abort_IT+0xd8>)
 8002ca8:	4293      	cmp	r3, r2
 8002caa:	d01a      	beq.n	8002ce2 <HAL_DMA_Abort_IT+0x96>
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	681b      	ldr	r3, [r3, #0]
 8002cb0:	4a1d      	ldr	r2, [pc, #116]	; (8002d28 <HAL_DMA_Abort_IT+0xdc>)
 8002cb2:	4293      	cmp	r3, r2
 8002cb4:	d012      	beq.n	8002cdc <HAL_DMA_Abort_IT+0x90>
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	4a1c      	ldr	r2, [pc, #112]	; (8002d2c <HAL_DMA_Abort_IT+0xe0>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d00a      	beq.n	8002cd6 <HAL_DMA_Abort_IT+0x8a>
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	4a1a      	ldr	r2, [pc, #104]	; (8002d30 <HAL_DMA_Abort_IT+0xe4>)
 8002cc6:	4293      	cmp	r3, r2
 8002cc8:	d102      	bne.n	8002cd0 <HAL_DMA_Abort_IT+0x84>
 8002cca:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002cce:	e00e      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002cd0:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002cd4:	e00b      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002cd6:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002cda:	e008      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002cdc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002ce0:	e005      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002ce2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002ce6:	e002      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002ce8:	2310      	movs	r3, #16
 8002cea:	e000      	b.n	8002cee <HAL_DMA_Abort_IT+0xa2>
 8002cec:	2301      	movs	r3, #1
 8002cee:	4a11      	ldr	r2, [pc, #68]	; (8002d34 <HAL_DMA_Abort_IT+0xe8>)
 8002cf0:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	2201      	movs	r2, #1
 8002cf6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2200      	movs	r2, #0
 8002cfe:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d003      	beq.n	8002d12 <HAL_DMA_Abort_IT+0xc6>
    {
      hdma->XferAbortCallback(hdma);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	4798      	blx	r3
    } 
  }
  return status;
 8002d12:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d14:	4618      	mov	r0, r3
 8002d16:	3710      	adds	r7, #16
 8002d18:	46bd      	mov	sp, r7
 8002d1a:	bd80      	pop	{r7, pc}
 8002d1c:	40020008 	.word	0x40020008
 8002d20:	4002001c 	.word	0x4002001c
 8002d24:	40020030 	.word	0x40020030
 8002d28:	40020044 	.word	0x40020044
 8002d2c:	40020058 	.word	0x40020058
 8002d30:	4002006c 	.word	0x4002006c
 8002d34:	40020000 	.word	0x40020000

08002d38 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d38:	b480      	push	{r7}
 8002d3a:	b08b      	sub	sp, #44	; 0x2c
 8002d3c:	af00      	add	r7, sp, #0
 8002d3e:	6078      	str	r0, [r7, #4]
 8002d40:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002d42:	2300      	movs	r3, #0
 8002d44:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002d46:	2300      	movs	r3, #0
 8002d48:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002d4a:	e169      	b.n	8003020 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d50:	fa02 f303 	lsl.w	r3, r2, r3
 8002d54:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002d56:	683b      	ldr	r3, [r7, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	69fa      	ldr	r2, [r7, #28]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002d60:	69ba      	ldr	r2, [r7, #24]
 8002d62:	69fb      	ldr	r3, [r7, #28]
 8002d64:	429a      	cmp	r2, r3
 8002d66:	f040 8158 	bne.w	800301a <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002d6a:	683b      	ldr	r3, [r7, #0]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	4a9a      	ldr	r2, [pc, #616]	; (8002fd8 <HAL_GPIO_Init+0x2a0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d05e      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
 8002d74:	4a98      	ldr	r2, [pc, #608]	; (8002fd8 <HAL_GPIO_Init+0x2a0>)
 8002d76:	4293      	cmp	r3, r2
 8002d78:	d875      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002d7a:	4a98      	ldr	r2, [pc, #608]	; (8002fdc <HAL_GPIO_Init+0x2a4>)
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d058      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
 8002d80:	4a96      	ldr	r2, [pc, #600]	; (8002fdc <HAL_GPIO_Init+0x2a4>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d86f      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002d86:	4a96      	ldr	r2, [pc, #600]	; (8002fe0 <HAL_GPIO_Init+0x2a8>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d052      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
 8002d8c:	4a94      	ldr	r2, [pc, #592]	; (8002fe0 <HAL_GPIO_Init+0x2a8>)
 8002d8e:	4293      	cmp	r3, r2
 8002d90:	d869      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002d92:	4a94      	ldr	r2, [pc, #592]	; (8002fe4 <HAL_GPIO_Init+0x2ac>)
 8002d94:	4293      	cmp	r3, r2
 8002d96:	d04c      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
 8002d98:	4a92      	ldr	r2, [pc, #584]	; (8002fe4 <HAL_GPIO_Init+0x2ac>)
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d863      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002d9e:	4a92      	ldr	r2, [pc, #584]	; (8002fe8 <HAL_GPIO_Init+0x2b0>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d046      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
 8002da4:	4a90      	ldr	r2, [pc, #576]	; (8002fe8 <HAL_GPIO_Init+0x2b0>)
 8002da6:	4293      	cmp	r3, r2
 8002da8:	d85d      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002daa:	2b12      	cmp	r3, #18
 8002dac:	d82a      	bhi.n	8002e04 <HAL_GPIO_Init+0xcc>
 8002dae:	2b12      	cmp	r3, #18
 8002db0:	d859      	bhi.n	8002e66 <HAL_GPIO_Init+0x12e>
 8002db2:	a201      	add	r2, pc, #4	; (adr r2, 8002db8 <HAL_GPIO_Init+0x80>)
 8002db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002db8:	08002e33 	.word	0x08002e33
 8002dbc:	08002e0d 	.word	0x08002e0d
 8002dc0:	08002e1f 	.word	0x08002e1f
 8002dc4:	08002e61 	.word	0x08002e61
 8002dc8:	08002e67 	.word	0x08002e67
 8002dcc:	08002e67 	.word	0x08002e67
 8002dd0:	08002e67 	.word	0x08002e67
 8002dd4:	08002e67 	.word	0x08002e67
 8002dd8:	08002e67 	.word	0x08002e67
 8002ddc:	08002e67 	.word	0x08002e67
 8002de0:	08002e67 	.word	0x08002e67
 8002de4:	08002e67 	.word	0x08002e67
 8002de8:	08002e67 	.word	0x08002e67
 8002dec:	08002e67 	.word	0x08002e67
 8002df0:	08002e67 	.word	0x08002e67
 8002df4:	08002e67 	.word	0x08002e67
 8002df8:	08002e67 	.word	0x08002e67
 8002dfc:	08002e15 	.word	0x08002e15
 8002e00:	08002e29 	.word	0x08002e29
 8002e04:	4a79      	ldr	r2, [pc, #484]	; (8002fec <HAL_GPIO_Init+0x2b4>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d013      	beq.n	8002e32 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e0a:	e02c      	b.n	8002e66 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	68db      	ldr	r3, [r3, #12]
 8002e10:	623b      	str	r3, [r7, #32]
          break;
 8002e12:	e029      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e14:	683b      	ldr	r3, [r7, #0]
 8002e16:	68db      	ldr	r3, [r3, #12]
 8002e18:	3304      	adds	r3, #4
 8002e1a:	623b      	str	r3, [r7, #32]
          break;
 8002e1c:	e024      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002e1e:	683b      	ldr	r3, [r7, #0]
 8002e20:	68db      	ldr	r3, [r3, #12]
 8002e22:	3308      	adds	r3, #8
 8002e24:	623b      	str	r3, [r7, #32]
          break;
 8002e26:	e01f      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002e28:	683b      	ldr	r3, [r7, #0]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	330c      	adds	r3, #12
 8002e2e:	623b      	str	r3, [r7, #32]
          break;
 8002e30:	e01a      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002e32:	683b      	ldr	r3, [r7, #0]
 8002e34:	689b      	ldr	r3, [r3, #8]
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d102      	bne.n	8002e40 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002e3a:	2304      	movs	r3, #4
 8002e3c:	623b      	str	r3, [r7, #32]
          break;
 8002e3e:	e013      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002e40:	683b      	ldr	r3, [r7, #0]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b01      	cmp	r3, #1
 8002e46:	d105      	bne.n	8002e54 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e48:	2308      	movs	r3, #8
 8002e4a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	69fa      	ldr	r2, [r7, #28]
 8002e50:	611a      	str	r2, [r3, #16]
          break;
 8002e52:	e009      	b.n	8002e68 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002e54:	2308      	movs	r3, #8
 8002e56:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	69fa      	ldr	r2, [r7, #28]
 8002e5c:	615a      	str	r2, [r3, #20]
          break;
 8002e5e:	e003      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002e60:	2300      	movs	r3, #0
 8002e62:	623b      	str	r3, [r7, #32]
          break;
 8002e64:	e000      	b.n	8002e68 <HAL_GPIO_Init+0x130>
          break;
 8002e66:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002e68:	69bb      	ldr	r3, [r7, #24]
 8002e6a:	2bff      	cmp	r3, #255	; 0xff
 8002e6c:	d801      	bhi.n	8002e72 <HAL_GPIO_Init+0x13a>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	e001      	b.n	8002e76 <HAL_GPIO_Init+0x13e>
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	3304      	adds	r3, #4
 8002e76:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	2bff      	cmp	r3, #255	; 0xff
 8002e7c:	d802      	bhi.n	8002e84 <HAL_GPIO_Init+0x14c>
 8002e7e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e80:	009b      	lsls	r3, r3, #2
 8002e82:	e002      	b.n	8002e8a <HAL_GPIO_Init+0x152>
 8002e84:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e86:	3b08      	subs	r3, #8
 8002e88:	009b      	lsls	r3, r3, #2
 8002e8a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	210f      	movs	r1, #15
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	fa01 f303 	lsl.w	r3, r1, r3
 8002e98:	43db      	mvns	r3, r3
 8002e9a:	401a      	ands	r2, r3
 8002e9c:	6a39      	ldr	r1, [r7, #32]
 8002e9e:	693b      	ldr	r3, [r7, #16]
 8002ea0:	fa01 f303 	lsl.w	r3, r1, r3
 8002ea4:	431a      	orrs	r2, r3
 8002ea6:	697b      	ldr	r3, [r7, #20]
 8002ea8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002eaa:	683b      	ldr	r3, [r7, #0]
 8002eac:	685b      	ldr	r3, [r3, #4]
 8002eae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	f000 80b1 	beq.w	800301a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002eb8:	4b4d      	ldr	r3, [pc, #308]	; (8002ff0 <HAL_GPIO_Init+0x2b8>)
 8002eba:	699b      	ldr	r3, [r3, #24]
 8002ebc:	4a4c      	ldr	r2, [pc, #304]	; (8002ff0 <HAL_GPIO_Init+0x2b8>)
 8002ebe:	f043 0301 	orr.w	r3, r3, #1
 8002ec2:	6193      	str	r3, [r2, #24]
 8002ec4:	4b4a      	ldr	r3, [pc, #296]	; (8002ff0 <HAL_GPIO_Init+0x2b8>)
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	f003 0301 	and.w	r3, r3, #1
 8002ecc:	60bb      	str	r3, [r7, #8]
 8002ece:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002ed0:	4a48      	ldr	r2, [pc, #288]	; (8002ff4 <HAL_GPIO_Init+0x2bc>)
 8002ed2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ed4:	089b      	lsrs	r3, r3, #2
 8002ed6:	3302      	adds	r3, #2
 8002ed8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002edc:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002ede:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002ee0:	f003 0303 	and.w	r3, r3, #3
 8002ee4:	009b      	lsls	r3, r3, #2
 8002ee6:	220f      	movs	r2, #15
 8002ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8002eec:	43db      	mvns	r3, r3
 8002eee:	68fa      	ldr	r2, [r7, #12]
 8002ef0:	4013      	ands	r3, r2
 8002ef2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	4a40      	ldr	r2, [pc, #256]	; (8002ff8 <HAL_GPIO_Init+0x2c0>)
 8002ef8:	4293      	cmp	r3, r2
 8002efa:	d013      	beq.n	8002f24 <HAL_GPIO_Init+0x1ec>
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	4a3f      	ldr	r2, [pc, #252]	; (8002ffc <HAL_GPIO_Init+0x2c4>)
 8002f00:	4293      	cmp	r3, r2
 8002f02:	d00d      	beq.n	8002f20 <HAL_GPIO_Init+0x1e8>
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	4a3e      	ldr	r2, [pc, #248]	; (8003000 <HAL_GPIO_Init+0x2c8>)
 8002f08:	4293      	cmp	r3, r2
 8002f0a:	d007      	beq.n	8002f1c <HAL_GPIO_Init+0x1e4>
 8002f0c:	687b      	ldr	r3, [r7, #4]
 8002f0e:	4a3d      	ldr	r2, [pc, #244]	; (8003004 <HAL_GPIO_Init+0x2cc>)
 8002f10:	4293      	cmp	r3, r2
 8002f12:	d101      	bne.n	8002f18 <HAL_GPIO_Init+0x1e0>
 8002f14:	2303      	movs	r3, #3
 8002f16:	e006      	b.n	8002f26 <HAL_GPIO_Init+0x1ee>
 8002f18:	2304      	movs	r3, #4
 8002f1a:	e004      	b.n	8002f26 <HAL_GPIO_Init+0x1ee>
 8002f1c:	2302      	movs	r3, #2
 8002f1e:	e002      	b.n	8002f26 <HAL_GPIO_Init+0x1ee>
 8002f20:	2301      	movs	r3, #1
 8002f22:	e000      	b.n	8002f26 <HAL_GPIO_Init+0x1ee>
 8002f24:	2300      	movs	r3, #0
 8002f26:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002f28:	f002 0203 	and.w	r2, r2, #3
 8002f2c:	0092      	lsls	r2, r2, #2
 8002f2e:	4093      	lsls	r3, r2
 8002f30:	68fa      	ldr	r2, [r7, #12]
 8002f32:	4313      	orrs	r3, r2
 8002f34:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002f36:	492f      	ldr	r1, [pc, #188]	; (8002ff4 <HAL_GPIO_Init+0x2bc>)
 8002f38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002f3a:	089b      	lsrs	r3, r3, #2
 8002f3c:	3302      	adds	r3, #2
 8002f3e:	68fa      	ldr	r2, [r7, #12]
 8002f40:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	685b      	ldr	r3, [r3, #4]
 8002f48:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f4c:	2b00      	cmp	r3, #0
 8002f4e:	d006      	beq.n	8002f5e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002f50:	4b2d      	ldr	r3, [pc, #180]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f52:	681a      	ldr	r2, [r3, #0]
 8002f54:	492c      	ldr	r1, [pc, #176]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f56:	69bb      	ldr	r3, [r7, #24]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	600b      	str	r3, [r1, #0]
 8002f5c:	e006      	b.n	8002f6c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002f5e:	4b2a      	ldr	r3, [pc, #168]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f60:	681a      	ldr	r2, [r3, #0]
 8002f62:	69bb      	ldr	r3, [r7, #24]
 8002f64:	43db      	mvns	r3, r3
 8002f66:	4928      	ldr	r1, [pc, #160]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f68:	4013      	ands	r3, r2
 8002f6a:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d006      	beq.n	8002f86 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002f78:	4b23      	ldr	r3, [pc, #140]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f7a:	685a      	ldr	r2, [r3, #4]
 8002f7c:	4922      	ldr	r1, [pc, #136]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f7e:	69bb      	ldr	r3, [r7, #24]
 8002f80:	4313      	orrs	r3, r2
 8002f82:	604b      	str	r3, [r1, #4]
 8002f84:	e006      	b.n	8002f94 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002f86:	4b20      	ldr	r3, [pc, #128]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f88:	685a      	ldr	r2, [r3, #4]
 8002f8a:	69bb      	ldr	r3, [r7, #24]
 8002f8c:	43db      	mvns	r3, r3
 8002f8e:	491e      	ldr	r1, [pc, #120]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002f90:	4013      	ands	r3, r2
 8002f92:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	685b      	ldr	r3, [r3, #4]
 8002f98:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002f9c:	2b00      	cmp	r3, #0
 8002f9e:	d006      	beq.n	8002fae <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fa0:	4b19      	ldr	r3, [pc, #100]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fa2:	689a      	ldr	r2, [r3, #8]
 8002fa4:	4918      	ldr	r1, [pc, #96]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fa6:	69bb      	ldr	r3, [r7, #24]
 8002fa8:	4313      	orrs	r3, r2
 8002faa:	608b      	str	r3, [r1, #8]
 8002fac:	e006      	b.n	8002fbc <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fae:	4b16      	ldr	r3, [pc, #88]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fb0:	689a      	ldr	r2, [r3, #8]
 8002fb2:	69bb      	ldr	r3, [r7, #24]
 8002fb4:	43db      	mvns	r3, r3
 8002fb6:	4914      	ldr	r1, [pc, #80]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fb8:	4013      	ands	r3, r2
 8002fba:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fbc:	683b      	ldr	r3, [r7, #0]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d021      	beq.n	800300c <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002fc8:	4b0f      	ldr	r3, [pc, #60]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fca:	68da      	ldr	r2, [r3, #12]
 8002fcc:	490e      	ldr	r1, [pc, #56]	; (8003008 <HAL_GPIO_Init+0x2d0>)
 8002fce:	69bb      	ldr	r3, [r7, #24]
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	60cb      	str	r3, [r1, #12]
 8002fd4:	e021      	b.n	800301a <HAL_GPIO_Init+0x2e2>
 8002fd6:	bf00      	nop
 8002fd8:	10320000 	.word	0x10320000
 8002fdc:	10310000 	.word	0x10310000
 8002fe0:	10220000 	.word	0x10220000
 8002fe4:	10210000 	.word	0x10210000
 8002fe8:	10120000 	.word	0x10120000
 8002fec:	10110000 	.word	0x10110000
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	40010000 	.word	0x40010000
 8002ff8:	40010800 	.word	0x40010800
 8002ffc:	40010c00 	.word	0x40010c00
 8003000:	40011000 	.word	0x40011000
 8003004:	40011400 	.word	0x40011400
 8003008:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800300c:	4b0b      	ldr	r3, [pc, #44]	; (800303c <HAL_GPIO_Init+0x304>)
 800300e:	68da      	ldr	r2, [r3, #12]
 8003010:	69bb      	ldr	r3, [r7, #24]
 8003012:	43db      	mvns	r3, r3
 8003014:	4909      	ldr	r1, [pc, #36]	; (800303c <HAL_GPIO_Init+0x304>)
 8003016:	4013      	ands	r3, r2
 8003018:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 800301a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800301c:	3301      	adds	r3, #1
 800301e:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003020:	683b      	ldr	r3, [r7, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003026:	fa22 f303 	lsr.w	r3, r2, r3
 800302a:	2b00      	cmp	r3, #0
 800302c:	f47f ae8e 	bne.w	8002d4c <HAL_GPIO_Init+0x14>
  }
}
 8003030:	bf00      	nop
 8003032:	bf00      	nop
 8003034:	372c      	adds	r7, #44	; 0x2c
 8003036:	46bd      	mov	sp, r7
 8003038:	bc80      	pop	{r7}
 800303a:	4770      	bx	lr
 800303c:	40010400 	.word	0x40010400

08003040 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003040:	b480      	push	{r7}
 8003042:	b083      	sub	sp, #12
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	460b      	mov	r3, r1
 800304a:	807b      	strh	r3, [r7, #2]
 800304c:	4613      	mov	r3, r2
 800304e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003050:	787b      	ldrb	r3, [r7, #1]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d003      	beq.n	800305e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003056:	887a      	ldrh	r2, [r7, #2]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800305c:	e003      	b.n	8003066 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 800305e:	887b      	ldrh	r3, [r7, #2]
 8003060:	041a      	lsls	r2, r3, #16
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	611a      	str	r2, [r3, #16]
}
 8003066:	bf00      	nop
 8003068:	370c      	adds	r7, #12
 800306a:	46bd      	mov	sp, r7
 800306c:	bc80      	pop	{r7}
 800306e:	4770      	bx	lr

08003070 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	4603      	mov	r3, r0
 8003078:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800307a:	4b08      	ldr	r3, [pc, #32]	; (800309c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800307c:	695a      	ldr	r2, [r3, #20]
 800307e:	88fb      	ldrh	r3, [r7, #6]
 8003080:	4013      	ands	r3, r2
 8003082:	2b00      	cmp	r3, #0
 8003084:	d006      	beq.n	8003094 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003086:	4a05      	ldr	r2, [pc, #20]	; (800309c <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003088:	88fb      	ldrh	r3, [r7, #6]
 800308a:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 800308c:	88fb      	ldrh	r3, [r7, #6]
 800308e:	4618      	mov	r0, r3
 8003090:	f000 f806 	bl	80030a0 <HAL_GPIO_EXTI_Callback>
  }
}
 8003094:	bf00      	nop
 8003096:	3708      	adds	r7, #8
 8003098:	46bd      	mov	sp, r7
 800309a:	bd80      	pop	{r7, pc}
 800309c:	40010400 	.word	0x40010400

080030a0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80030a0:	b480      	push	{r7}
 80030a2:	b083      	sub	sp, #12
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	4603      	mov	r3, r0
 80030a8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 80030aa:	bf00      	nop
 80030ac:	370c      	adds	r7, #12
 80030ae:	46bd      	mov	sp, r7
 80030b0:	bc80      	pop	{r7}
 80030b2:	4770      	bx	lr

080030b4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030b4:	b580      	push	{r7, lr}
 80030b6:	b084      	sub	sp, #16
 80030b8:	af00      	add	r7, sp, #0
 80030ba:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d101      	bne.n	80030c6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030c2:	2301      	movs	r3, #1
 80030c4:	e12b      	b.n	800331e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030cc:	b2db      	uxtb	r3, r3
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d106      	bne.n	80030e0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	2200      	movs	r2, #0
 80030d6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030da:	6878      	ldr	r0, [r7, #4]
 80030dc:	f7fe fcdc 	bl	8001a98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030e0:	687b      	ldr	r3, [r7, #4]
 80030e2:	2224      	movs	r2, #36	; 0x24
 80030e4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	681a      	ldr	r2, [r3, #0]
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	f022 0201 	bic.w	r2, r2, #1
 80030f6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	681a      	ldr	r2, [r3, #0]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003106:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	681a      	ldr	r2, [r3, #0]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003116:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003118:	f000 fce4 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 800311c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	685b      	ldr	r3, [r3, #4]
 8003122:	4a81      	ldr	r2, [pc, #516]	; (8003328 <HAL_I2C_Init+0x274>)
 8003124:	4293      	cmp	r3, r2
 8003126:	d807      	bhi.n	8003138 <HAL_I2C_Init+0x84>
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	4a80      	ldr	r2, [pc, #512]	; (800332c <HAL_I2C_Init+0x278>)
 800312c:	4293      	cmp	r3, r2
 800312e:	bf94      	ite	ls
 8003130:	2301      	movls	r3, #1
 8003132:	2300      	movhi	r3, #0
 8003134:	b2db      	uxtb	r3, r3
 8003136:	e006      	b.n	8003146 <HAL_I2C_Init+0x92>
 8003138:	68fb      	ldr	r3, [r7, #12]
 800313a:	4a7d      	ldr	r2, [pc, #500]	; (8003330 <HAL_I2C_Init+0x27c>)
 800313c:	4293      	cmp	r3, r2
 800313e:	bf94      	ite	ls
 8003140:	2301      	movls	r3, #1
 8003142:	2300      	movhi	r3, #0
 8003144:	b2db      	uxtb	r3, r3
 8003146:	2b00      	cmp	r3, #0
 8003148:	d001      	beq.n	800314e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800314a:	2301      	movs	r3, #1
 800314c:	e0e7      	b.n	800331e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800314e:	68fb      	ldr	r3, [r7, #12]
 8003150:	4a78      	ldr	r2, [pc, #480]	; (8003334 <HAL_I2C_Init+0x280>)
 8003152:	fba2 2303 	umull	r2, r3, r2, r3
 8003156:	0c9b      	lsrs	r3, r3, #18
 8003158:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	685b      	ldr	r3, [r3, #4]
 8003160:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	68ba      	ldr	r2, [r7, #8]
 800316a:	430a      	orrs	r2, r1
 800316c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	6a1b      	ldr	r3, [r3, #32]
 8003174:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	685b      	ldr	r3, [r3, #4]
 800317c:	4a6a      	ldr	r2, [pc, #424]	; (8003328 <HAL_I2C_Init+0x274>)
 800317e:	4293      	cmp	r3, r2
 8003180:	d802      	bhi.n	8003188 <HAL_I2C_Init+0xd4>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	3301      	adds	r3, #1
 8003186:	e009      	b.n	800319c <HAL_I2C_Init+0xe8>
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800318e:	fb02 f303 	mul.w	r3, r2, r3
 8003192:	4a69      	ldr	r2, [pc, #420]	; (8003338 <HAL_I2C_Init+0x284>)
 8003194:	fba2 2303 	umull	r2, r3, r2, r3
 8003198:	099b      	lsrs	r3, r3, #6
 800319a:	3301      	adds	r3, #1
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6812      	ldr	r2, [r2, #0]
 80031a0:	430b      	orrs	r3, r1
 80031a2:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	681b      	ldr	r3, [r3, #0]
 80031a8:	69db      	ldr	r3, [r3, #28]
 80031aa:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031ae:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	685b      	ldr	r3, [r3, #4]
 80031b6:	495c      	ldr	r1, [pc, #368]	; (8003328 <HAL_I2C_Init+0x274>)
 80031b8:	428b      	cmp	r3, r1
 80031ba:	d819      	bhi.n	80031f0 <HAL_I2C_Init+0x13c>
 80031bc:	68fb      	ldr	r3, [r7, #12]
 80031be:	1e59      	subs	r1, r3, #1
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	685b      	ldr	r3, [r3, #4]
 80031c4:	005b      	lsls	r3, r3, #1
 80031c6:	fbb1 f3f3 	udiv	r3, r1, r3
 80031ca:	1c59      	adds	r1, r3, #1
 80031cc:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031d0:	400b      	ands	r3, r1
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d00a      	beq.n	80031ec <HAL_I2C_Init+0x138>
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	1e59      	subs	r1, r3, #1
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	685b      	ldr	r3, [r3, #4]
 80031de:	005b      	lsls	r3, r3, #1
 80031e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80031e4:	3301      	adds	r3, #1
 80031e6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031ea:	e051      	b.n	8003290 <HAL_I2C_Init+0x1dc>
 80031ec:	2304      	movs	r3, #4
 80031ee:	e04f      	b.n	8003290 <HAL_I2C_Init+0x1dc>
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	689b      	ldr	r3, [r3, #8]
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d111      	bne.n	800321c <HAL_I2C_Init+0x168>
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	1e58      	subs	r0, r3, #1
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	6859      	ldr	r1, [r3, #4]
 8003200:	460b      	mov	r3, r1
 8003202:	005b      	lsls	r3, r3, #1
 8003204:	440b      	add	r3, r1
 8003206:	fbb0 f3f3 	udiv	r3, r0, r3
 800320a:	3301      	adds	r3, #1
 800320c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003210:	2b00      	cmp	r3, #0
 8003212:	bf0c      	ite	eq
 8003214:	2301      	moveq	r3, #1
 8003216:	2300      	movne	r3, #0
 8003218:	b2db      	uxtb	r3, r3
 800321a:	e012      	b.n	8003242 <HAL_I2C_Init+0x18e>
 800321c:	68fb      	ldr	r3, [r7, #12]
 800321e:	1e58      	subs	r0, r3, #1
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6859      	ldr	r1, [r3, #4]
 8003224:	460b      	mov	r3, r1
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	440b      	add	r3, r1
 800322a:	0099      	lsls	r1, r3, #2
 800322c:	440b      	add	r3, r1
 800322e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003232:	3301      	adds	r3, #1
 8003234:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003238:	2b00      	cmp	r3, #0
 800323a:	bf0c      	ite	eq
 800323c:	2301      	moveq	r3, #1
 800323e:	2300      	movne	r3, #0
 8003240:	b2db      	uxtb	r3, r3
 8003242:	2b00      	cmp	r3, #0
 8003244:	d001      	beq.n	800324a <HAL_I2C_Init+0x196>
 8003246:	2301      	movs	r3, #1
 8003248:	e022      	b.n	8003290 <HAL_I2C_Init+0x1dc>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	689b      	ldr	r3, [r3, #8]
 800324e:	2b00      	cmp	r3, #0
 8003250:	d10e      	bne.n	8003270 <HAL_I2C_Init+0x1bc>
 8003252:	68fb      	ldr	r3, [r7, #12]
 8003254:	1e58      	subs	r0, r3, #1
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6859      	ldr	r1, [r3, #4]
 800325a:	460b      	mov	r3, r1
 800325c:	005b      	lsls	r3, r3, #1
 800325e:	440b      	add	r3, r1
 8003260:	fbb0 f3f3 	udiv	r3, r0, r3
 8003264:	3301      	adds	r3, #1
 8003266:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800326a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800326e:	e00f      	b.n	8003290 <HAL_I2C_Init+0x1dc>
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	1e58      	subs	r0, r3, #1
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	6859      	ldr	r1, [r3, #4]
 8003278:	460b      	mov	r3, r1
 800327a:	009b      	lsls	r3, r3, #2
 800327c:	440b      	add	r3, r1
 800327e:	0099      	lsls	r1, r3, #2
 8003280:	440b      	add	r3, r1
 8003282:	fbb0 f3f3 	udiv	r3, r0, r3
 8003286:	3301      	adds	r3, #1
 8003288:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800328c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8003290:	6879      	ldr	r1, [r7, #4]
 8003292:	6809      	ldr	r1, [r1, #0]
 8003294:	4313      	orrs	r3, r2
 8003296:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	681b      	ldr	r3, [r3, #0]
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	69da      	ldr	r2, [r3, #28]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6a1b      	ldr	r3, [r3, #32]
 80032aa:	431a      	orrs	r2, r3
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	430a      	orrs	r2, r1
 80032b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	689b      	ldr	r3, [r3, #8]
 80032ba:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032be:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032c2:	687a      	ldr	r2, [r7, #4]
 80032c4:	6911      	ldr	r1, [r2, #16]
 80032c6:	687a      	ldr	r2, [r7, #4]
 80032c8:	68d2      	ldr	r2, [r2, #12]
 80032ca:	4311      	orrs	r1, r2
 80032cc:	687a      	ldr	r2, [r7, #4]
 80032ce:	6812      	ldr	r2, [r2, #0]
 80032d0:	430b      	orrs	r3, r1
 80032d2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	68db      	ldr	r3, [r3, #12]
 80032da:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	695a      	ldr	r2, [r3, #20]
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	699b      	ldr	r3, [r3, #24]
 80032e6:	431a      	orrs	r2, r3
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	430a      	orrs	r2, r1
 80032ee:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681a      	ldr	r2, [r3, #0]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f042 0201 	orr.w	r2, r2, #1
 80032fe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2220      	movs	r2, #32
 800330a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2200      	movs	r2, #0
 8003312:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800331c:	2300      	movs	r3, #0
}
 800331e:	4618      	mov	r0, r3
 8003320:	3710      	adds	r7, #16
 8003322:	46bd      	mov	sp, r7
 8003324:	bd80      	pop	{r7, pc}
 8003326:	bf00      	nop
 8003328:	000186a0 	.word	0x000186a0
 800332c:	001e847f 	.word	0x001e847f
 8003330:	003d08ff 	.word	0x003d08ff
 8003334:	431bde83 	.word	0x431bde83
 8003338:	10624dd3 	.word	0x10624dd3

0800333c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800333c:	b580      	push	{r7, lr}
 800333e:	b086      	sub	sp, #24
 8003340:	af00      	add	r7, sp, #0
 8003342:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	2b00      	cmp	r3, #0
 8003348:	d101      	bne.n	800334e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800334a:	2301      	movs	r3, #1
 800334c:	e272      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800334e:	687b      	ldr	r3, [r7, #4]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	f003 0301 	and.w	r3, r3, #1
 8003356:	2b00      	cmp	r3, #0
 8003358:	f000 8087 	beq.w	800346a <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 800335c:	4b92      	ldr	r3, [pc, #584]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800335e:	685b      	ldr	r3, [r3, #4]
 8003360:	f003 030c 	and.w	r3, r3, #12
 8003364:	2b04      	cmp	r3, #4
 8003366:	d00c      	beq.n	8003382 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003368:	4b8f      	ldr	r3, [pc, #572]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800336a:	685b      	ldr	r3, [r3, #4]
 800336c:	f003 030c 	and.w	r3, r3, #12
 8003370:	2b08      	cmp	r3, #8
 8003372:	d112      	bne.n	800339a <HAL_RCC_OscConfig+0x5e>
 8003374:	4b8c      	ldr	r3, [pc, #560]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003376:	685b      	ldr	r3, [r3, #4]
 8003378:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800337c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003380:	d10b      	bne.n	800339a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003382:	4b89      	ldr	r3, [pc, #548]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800338a:	2b00      	cmp	r3, #0
 800338c:	d06c      	beq.n	8003468 <HAL_RCC_OscConfig+0x12c>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685b      	ldr	r3, [r3, #4]
 8003392:	2b00      	cmp	r3, #0
 8003394:	d168      	bne.n	8003468 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003396:	2301      	movs	r3, #1
 8003398:	e24c      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	685b      	ldr	r3, [r3, #4]
 800339e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80033a2:	d106      	bne.n	80033b2 <HAL_RCC_OscConfig+0x76>
 80033a4:	4b80      	ldr	r3, [pc, #512]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a7f      	ldr	r2, [pc, #508]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033aa:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033ae:	6013      	str	r3, [r2, #0]
 80033b0:	e02e      	b.n	8003410 <HAL_RCC_OscConfig+0xd4>
 80033b2:	687b      	ldr	r3, [r7, #4]
 80033b4:	685b      	ldr	r3, [r3, #4]
 80033b6:	2b00      	cmp	r3, #0
 80033b8:	d10c      	bne.n	80033d4 <HAL_RCC_OscConfig+0x98>
 80033ba:	4b7b      	ldr	r3, [pc, #492]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	4a7a      	ldr	r2, [pc, #488]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80033c4:	6013      	str	r3, [r2, #0]
 80033c6:	4b78      	ldr	r3, [pc, #480]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	4a77      	ldr	r2, [pc, #476]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80033d0:	6013      	str	r3, [r2, #0]
 80033d2:	e01d      	b.n	8003410 <HAL_RCC_OscConfig+0xd4>
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	685b      	ldr	r3, [r3, #4]
 80033d8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80033dc:	d10c      	bne.n	80033f8 <HAL_RCC_OscConfig+0xbc>
 80033de:	4b72      	ldr	r3, [pc, #456]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	4a71      	ldr	r2, [pc, #452]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033e4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033e8:	6013      	str	r3, [r2, #0]
 80033ea:	4b6f      	ldr	r3, [pc, #444]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a6e      	ldr	r2, [pc, #440]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033f0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80033f4:	6013      	str	r3, [r2, #0]
 80033f6:	e00b      	b.n	8003410 <HAL_RCC_OscConfig+0xd4>
 80033f8:	4b6b      	ldr	r3, [pc, #428]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a6a      	ldr	r2, [pc, #424]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80033fe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003402:	6013      	str	r3, [r2, #0]
 8003404:	4b68      	ldr	r3, [pc, #416]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	4a67      	ldr	r2, [pc, #412]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800340a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800340e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	2b00      	cmp	r3, #0
 8003416:	d013      	beq.n	8003440 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003418:	f7fe fdbe 	bl	8001f98 <HAL_GetTick>
 800341c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800341e:	e008      	b.n	8003432 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003420:	f7fe fdba 	bl	8001f98 <HAL_GetTick>
 8003424:	4602      	mov	r2, r0
 8003426:	693b      	ldr	r3, [r7, #16]
 8003428:	1ad3      	subs	r3, r2, r3
 800342a:	2b64      	cmp	r3, #100	; 0x64
 800342c:	d901      	bls.n	8003432 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 800342e:	2303      	movs	r3, #3
 8003430:	e200      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003432:	4b5d      	ldr	r3, [pc, #372]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800343a:	2b00      	cmp	r3, #0
 800343c:	d0f0      	beq.n	8003420 <HAL_RCC_OscConfig+0xe4>
 800343e:	e014      	b.n	800346a <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003440:	f7fe fdaa 	bl	8001f98 <HAL_GetTick>
 8003444:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003446:	e008      	b.n	800345a <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003448:	f7fe fda6 	bl	8001f98 <HAL_GetTick>
 800344c:	4602      	mov	r2, r0
 800344e:	693b      	ldr	r3, [r7, #16]
 8003450:	1ad3      	subs	r3, r2, r3
 8003452:	2b64      	cmp	r3, #100	; 0x64
 8003454:	d901      	bls.n	800345a <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003456:	2303      	movs	r3, #3
 8003458:	e1ec      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800345a:	4b53      	ldr	r3, [pc, #332]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800345c:	681b      	ldr	r3, [r3, #0]
 800345e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003462:	2b00      	cmp	r3, #0
 8003464:	d1f0      	bne.n	8003448 <HAL_RCC_OscConfig+0x10c>
 8003466:	e000      	b.n	800346a <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003468:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0302 	and.w	r3, r3, #2
 8003472:	2b00      	cmp	r3, #0
 8003474:	d063      	beq.n	800353e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003476:	4b4c      	ldr	r3, [pc, #304]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003478:	685b      	ldr	r3, [r3, #4]
 800347a:	f003 030c 	and.w	r3, r3, #12
 800347e:	2b00      	cmp	r3, #0
 8003480:	d00b      	beq.n	800349a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003482:	4b49      	ldr	r3, [pc, #292]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003484:	685b      	ldr	r3, [r3, #4]
 8003486:	f003 030c 	and.w	r3, r3, #12
 800348a:	2b08      	cmp	r3, #8
 800348c:	d11c      	bne.n	80034c8 <HAL_RCC_OscConfig+0x18c>
 800348e:	4b46      	ldr	r3, [pc, #280]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003496:	2b00      	cmp	r3, #0
 8003498:	d116      	bne.n	80034c8 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800349a:	4b43      	ldr	r3, [pc, #268]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	f003 0302 	and.w	r3, r3, #2
 80034a2:	2b00      	cmp	r3, #0
 80034a4:	d005      	beq.n	80034b2 <HAL_RCC_OscConfig+0x176>
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	691b      	ldr	r3, [r3, #16]
 80034aa:	2b01      	cmp	r3, #1
 80034ac:	d001      	beq.n	80034b2 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80034ae:	2301      	movs	r3, #1
 80034b0:	e1c0      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034b2:	4b3d      	ldr	r3, [pc, #244]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	695b      	ldr	r3, [r3, #20]
 80034be:	00db      	lsls	r3, r3, #3
 80034c0:	4939      	ldr	r1, [pc, #228]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80034c2:	4313      	orrs	r3, r2
 80034c4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80034c6:	e03a      	b.n	800353e <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d020      	beq.n	8003512 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80034d0:	4b36      	ldr	r3, [pc, #216]	; (80035ac <HAL_RCC_OscConfig+0x270>)
 80034d2:	2201      	movs	r2, #1
 80034d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80034d6:	f7fe fd5f 	bl	8001f98 <HAL_GetTick>
 80034da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034dc:	e008      	b.n	80034f0 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034de:	f7fe fd5b 	bl	8001f98 <HAL_GetTick>
 80034e2:	4602      	mov	r2, r0
 80034e4:	693b      	ldr	r3, [r7, #16]
 80034e6:	1ad3      	subs	r3, r2, r3
 80034e8:	2b02      	cmp	r3, #2
 80034ea:	d901      	bls.n	80034f0 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 80034ec:	2303      	movs	r3, #3
 80034ee:	e1a1      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034f0:	4b2d      	ldr	r3, [pc, #180]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d0f0      	beq.n	80034de <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80034fc:	4b2a      	ldr	r3, [pc, #168]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	695b      	ldr	r3, [r3, #20]
 8003508:	00db      	lsls	r3, r3, #3
 800350a:	4927      	ldr	r1, [pc, #156]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 800350c:	4313      	orrs	r3, r2
 800350e:	600b      	str	r3, [r1, #0]
 8003510:	e015      	b.n	800353e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003512:	4b26      	ldr	r3, [pc, #152]	; (80035ac <HAL_RCC_OscConfig+0x270>)
 8003514:	2200      	movs	r2, #0
 8003516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003518:	f7fe fd3e 	bl	8001f98 <HAL_GetTick>
 800351c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800351e:	e008      	b.n	8003532 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003520:	f7fe fd3a 	bl	8001f98 <HAL_GetTick>
 8003524:	4602      	mov	r2, r0
 8003526:	693b      	ldr	r3, [r7, #16]
 8003528:	1ad3      	subs	r3, r2, r3
 800352a:	2b02      	cmp	r3, #2
 800352c:	d901      	bls.n	8003532 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 800352e:	2303      	movs	r3, #3
 8003530:	e180      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003532:	4b1d      	ldr	r3, [pc, #116]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003534:	681b      	ldr	r3, [r3, #0]
 8003536:	f003 0302 	and.w	r3, r3, #2
 800353a:	2b00      	cmp	r3, #0
 800353c:	d1f0      	bne.n	8003520 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0308 	and.w	r3, r3, #8
 8003546:	2b00      	cmp	r3, #0
 8003548:	d03a      	beq.n	80035c0 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	699b      	ldr	r3, [r3, #24]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d019      	beq.n	8003586 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003552:	4b17      	ldr	r3, [pc, #92]	; (80035b0 <HAL_RCC_OscConfig+0x274>)
 8003554:	2201      	movs	r2, #1
 8003556:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003558:	f7fe fd1e 	bl	8001f98 <HAL_GetTick>
 800355c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800355e:	e008      	b.n	8003572 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003560:	f7fe fd1a 	bl	8001f98 <HAL_GetTick>
 8003564:	4602      	mov	r2, r0
 8003566:	693b      	ldr	r3, [r7, #16]
 8003568:	1ad3      	subs	r3, r2, r3
 800356a:	2b02      	cmp	r3, #2
 800356c:	d901      	bls.n	8003572 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800356e:	2303      	movs	r3, #3
 8003570:	e160      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003572:	4b0d      	ldr	r3, [pc, #52]	; (80035a8 <HAL_RCC_OscConfig+0x26c>)
 8003574:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003576:	f003 0302 	and.w	r3, r3, #2
 800357a:	2b00      	cmp	r3, #0
 800357c:	d0f0      	beq.n	8003560 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800357e:	2001      	movs	r0, #1
 8003580:	f000 fad8 	bl	8003b34 <RCC_Delay>
 8003584:	e01c      	b.n	80035c0 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003586:	4b0a      	ldr	r3, [pc, #40]	; (80035b0 <HAL_RCC_OscConfig+0x274>)
 8003588:	2200      	movs	r2, #0
 800358a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800358c:	f7fe fd04 	bl	8001f98 <HAL_GetTick>
 8003590:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003592:	e00f      	b.n	80035b4 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003594:	f7fe fd00 	bl	8001f98 <HAL_GetTick>
 8003598:	4602      	mov	r2, r0
 800359a:	693b      	ldr	r3, [r7, #16]
 800359c:	1ad3      	subs	r3, r2, r3
 800359e:	2b02      	cmp	r3, #2
 80035a0:	d908      	bls.n	80035b4 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80035a2:	2303      	movs	r3, #3
 80035a4:	e146      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
 80035a6:	bf00      	nop
 80035a8:	40021000 	.word	0x40021000
 80035ac:	42420000 	.word	0x42420000
 80035b0:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80035b4:	4b92      	ldr	r3, [pc, #584]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80035b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035b8:	f003 0302 	and.w	r3, r3, #2
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d1e9      	bne.n	8003594 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0304 	and.w	r3, r3, #4
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	f000 80a6 	beq.w	800371a <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035ce:	2300      	movs	r3, #0
 80035d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035d2:	4b8b      	ldr	r3, [pc, #556]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80035d4:	69db      	ldr	r3, [r3, #28]
 80035d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d10d      	bne.n	80035fa <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80035de:	4b88      	ldr	r3, [pc, #544]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80035e0:	69db      	ldr	r3, [r3, #28]
 80035e2:	4a87      	ldr	r2, [pc, #540]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80035e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80035e8:	61d3      	str	r3, [r2, #28]
 80035ea:	4b85      	ldr	r3, [pc, #532]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80035ec:	69db      	ldr	r3, [r3, #28]
 80035ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035f2:	60bb      	str	r3, [r7, #8]
 80035f4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80035f6:	2301      	movs	r3, #1
 80035f8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035fa:	4b82      	ldr	r3, [pc, #520]	; (8003804 <HAL_RCC_OscConfig+0x4c8>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003602:	2b00      	cmp	r3, #0
 8003604:	d118      	bne.n	8003638 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003606:	4b7f      	ldr	r3, [pc, #508]	; (8003804 <HAL_RCC_OscConfig+0x4c8>)
 8003608:	681b      	ldr	r3, [r3, #0]
 800360a:	4a7e      	ldr	r2, [pc, #504]	; (8003804 <HAL_RCC_OscConfig+0x4c8>)
 800360c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003610:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003612:	f7fe fcc1 	bl	8001f98 <HAL_GetTick>
 8003616:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003618:	e008      	b.n	800362c <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800361a:	f7fe fcbd 	bl	8001f98 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	1ad3      	subs	r3, r2, r3
 8003624:	2b64      	cmp	r3, #100	; 0x64
 8003626:	d901      	bls.n	800362c <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003628:	2303      	movs	r3, #3
 800362a:	e103      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800362c:	4b75      	ldr	r3, [pc, #468]	; (8003804 <HAL_RCC_OscConfig+0x4c8>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003634:	2b00      	cmp	r3, #0
 8003636:	d0f0      	beq.n	800361a <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	68db      	ldr	r3, [r3, #12]
 800363c:	2b01      	cmp	r3, #1
 800363e:	d106      	bne.n	800364e <HAL_RCC_OscConfig+0x312>
 8003640:	4b6f      	ldr	r3, [pc, #444]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003642:	6a1b      	ldr	r3, [r3, #32]
 8003644:	4a6e      	ldr	r2, [pc, #440]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003646:	f043 0301 	orr.w	r3, r3, #1
 800364a:	6213      	str	r3, [r2, #32]
 800364c:	e02d      	b.n	80036aa <HAL_RCC_OscConfig+0x36e>
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	68db      	ldr	r3, [r3, #12]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d10c      	bne.n	8003670 <HAL_RCC_OscConfig+0x334>
 8003656:	4b6a      	ldr	r3, [pc, #424]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003658:	6a1b      	ldr	r3, [r3, #32]
 800365a:	4a69      	ldr	r2, [pc, #420]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800365c:	f023 0301 	bic.w	r3, r3, #1
 8003660:	6213      	str	r3, [r2, #32]
 8003662:	4b67      	ldr	r3, [pc, #412]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003664:	6a1b      	ldr	r3, [r3, #32]
 8003666:	4a66      	ldr	r2, [pc, #408]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003668:	f023 0304 	bic.w	r3, r3, #4
 800366c:	6213      	str	r3, [r2, #32]
 800366e:	e01c      	b.n	80036aa <HAL_RCC_OscConfig+0x36e>
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	68db      	ldr	r3, [r3, #12]
 8003674:	2b05      	cmp	r3, #5
 8003676:	d10c      	bne.n	8003692 <HAL_RCC_OscConfig+0x356>
 8003678:	4b61      	ldr	r3, [pc, #388]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800367a:	6a1b      	ldr	r3, [r3, #32]
 800367c:	4a60      	ldr	r2, [pc, #384]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800367e:	f043 0304 	orr.w	r3, r3, #4
 8003682:	6213      	str	r3, [r2, #32]
 8003684:	4b5e      	ldr	r3, [pc, #376]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003686:	6a1b      	ldr	r3, [r3, #32]
 8003688:	4a5d      	ldr	r2, [pc, #372]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	6213      	str	r3, [r2, #32]
 8003690:	e00b      	b.n	80036aa <HAL_RCC_OscConfig+0x36e>
 8003692:	4b5b      	ldr	r3, [pc, #364]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003694:	6a1b      	ldr	r3, [r3, #32]
 8003696:	4a5a      	ldr	r2, [pc, #360]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003698:	f023 0301 	bic.w	r3, r3, #1
 800369c:	6213      	str	r3, [r2, #32]
 800369e:	4b58      	ldr	r3, [pc, #352]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80036a0:	6a1b      	ldr	r3, [r3, #32]
 80036a2:	4a57      	ldr	r2, [pc, #348]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80036a4:	f023 0304 	bic.w	r3, r3, #4
 80036a8:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d015      	beq.n	80036de <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036b2:	f7fe fc71 	bl	8001f98 <HAL_GetTick>
 80036b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036b8:	e00a      	b.n	80036d0 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036ba:	f7fe fc6d 	bl	8001f98 <HAL_GetTick>
 80036be:	4602      	mov	r2, r0
 80036c0:	693b      	ldr	r3, [r7, #16]
 80036c2:	1ad3      	subs	r3, r2, r3
 80036c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d901      	bls.n	80036d0 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 80036cc:	2303      	movs	r3, #3
 80036ce:	e0b1      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80036d0:	4b4b      	ldr	r3, [pc, #300]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80036d2:	6a1b      	ldr	r3, [r3, #32]
 80036d4:	f003 0302 	and.w	r3, r3, #2
 80036d8:	2b00      	cmp	r3, #0
 80036da:	d0ee      	beq.n	80036ba <HAL_RCC_OscConfig+0x37e>
 80036dc:	e014      	b.n	8003708 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80036de:	f7fe fc5b 	bl	8001f98 <HAL_GetTick>
 80036e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036e4:	e00a      	b.n	80036fc <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036e6:	f7fe fc57 	bl	8001f98 <HAL_GetTick>
 80036ea:	4602      	mov	r2, r0
 80036ec:	693b      	ldr	r3, [r7, #16]
 80036ee:	1ad3      	subs	r3, r2, r3
 80036f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80036f4:	4293      	cmp	r3, r2
 80036f6:	d901      	bls.n	80036fc <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80036f8:	2303      	movs	r3, #3
 80036fa:	e09b      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80036fc:	4b40      	ldr	r3, [pc, #256]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80036fe:	6a1b      	ldr	r3, [r3, #32]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d1ee      	bne.n	80036e6 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003708:	7dfb      	ldrb	r3, [r7, #23]
 800370a:	2b01      	cmp	r3, #1
 800370c:	d105      	bne.n	800371a <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800370e:	4b3c      	ldr	r3, [pc, #240]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003710:	69db      	ldr	r3, [r3, #28]
 8003712:	4a3b      	ldr	r2, [pc, #236]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003714:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003718:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	2b00      	cmp	r3, #0
 8003720:	f000 8087 	beq.w	8003832 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003724:	4b36      	ldr	r3, [pc, #216]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	f003 030c 	and.w	r3, r3, #12
 800372c:	2b08      	cmp	r3, #8
 800372e:	d061      	beq.n	80037f4 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	69db      	ldr	r3, [r3, #28]
 8003734:	2b02      	cmp	r3, #2
 8003736:	d146      	bne.n	80037c6 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003738:	4b33      	ldr	r3, [pc, #204]	; (8003808 <HAL_RCC_OscConfig+0x4cc>)
 800373a:	2200      	movs	r2, #0
 800373c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800373e:	f7fe fc2b 	bl	8001f98 <HAL_GetTick>
 8003742:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003744:	e008      	b.n	8003758 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003746:	f7fe fc27 	bl	8001f98 <HAL_GetTick>
 800374a:	4602      	mov	r2, r0
 800374c:	693b      	ldr	r3, [r7, #16]
 800374e:	1ad3      	subs	r3, r2, r3
 8003750:	2b02      	cmp	r3, #2
 8003752:	d901      	bls.n	8003758 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003754:	2303      	movs	r3, #3
 8003756:	e06d      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003758:	4b29      	ldr	r3, [pc, #164]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003760:	2b00      	cmp	r3, #0
 8003762:	d1f0      	bne.n	8003746 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a1b      	ldr	r3, [r3, #32]
 8003768:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800376c:	d108      	bne.n	8003780 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800376e:	4b24      	ldr	r3, [pc, #144]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003770:	685b      	ldr	r3, [r3, #4]
 8003772:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	689b      	ldr	r3, [r3, #8]
 800377a:	4921      	ldr	r1, [pc, #132]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 800377c:	4313      	orrs	r3, r2
 800377e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003780:	4b1f      	ldr	r3, [pc, #124]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003782:	685b      	ldr	r3, [r3, #4]
 8003784:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	6a19      	ldr	r1, [r3, #32]
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003790:	430b      	orrs	r3, r1
 8003792:	491b      	ldr	r1, [pc, #108]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 8003794:	4313      	orrs	r3, r2
 8003796:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003798:	4b1b      	ldr	r3, [pc, #108]	; (8003808 <HAL_RCC_OscConfig+0x4cc>)
 800379a:	2201      	movs	r2, #1
 800379c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800379e:	f7fe fbfb 	bl	8001f98 <HAL_GetTick>
 80037a2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037a4:	e008      	b.n	80037b8 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037a6:	f7fe fbf7 	bl	8001f98 <HAL_GetTick>
 80037aa:	4602      	mov	r2, r0
 80037ac:	693b      	ldr	r3, [r7, #16]
 80037ae:	1ad3      	subs	r3, r2, r3
 80037b0:	2b02      	cmp	r3, #2
 80037b2:	d901      	bls.n	80037b8 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80037b4:	2303      	movs	r3, #3
 80037b6:	e03d      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80037b8:	4b11      	ldr	r3, [pc, #68]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0f0      	beq.n	80037a6 <HAL_RCC_OscConfig+0x46a>
 80037c4:	e035      	b.n	8003832 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80037c6:	4b10      	ldr	r3, [pc, #64]	; (8003808 <HAL_RCC_OscConfig+0x4cc>)
 80037c8:	2200      	movs	r2, #0
 80037ca:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80037cc:	f7fe fbe4 	bl	8001f98 <HAL_GetTick>
 80037d0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037d2:	e008      	b.n	80037e6 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80037d4:	f7fe fbe0 	bl	8001f98 <HAL_GetTick>
 80037d8:	4602      	mov	r2, r0
 80037da:	693b      	ldr	r3, [r7, #16]
 80037dc:	1ad3      	subs	r3, r2, r3
 80037de:	2b02      	cmp	r3, #2
 80037e0:	d901      	bls.n	80037e6 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 80037e2:	2303      	movs	r3, #3
 80037e4:	e026      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80037e6:	4b06      	ldr	r3, [pc, #24]	; (8003800 <HAL_RCC_OscConfig+0x4c4>)
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1f0      	bne.n	80037d4 <HAL_RCC_OscConfig+0x498>
 80037f2:	e01e      	b.n	8003832 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	69db      	ldr	r3, [r3, #28]
 80037f8:	2b01      	cmp	r3, #1
 80037fa:	d107      	bne.n	800380c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80037fc:	2301      	movs	r3, #1
 80037fe:	e019      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
 8003800:	40021000 	.word	0x40021000
 8003804:	40007000 	.word	0x40007000
 8003808:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800380c:	4b0b      	ldr	r3, [pc, #44]	; (800383c <HAL_RCC_OscConfig+0x500>)
 800380e:	685b      	ldr	r3, [r3, #4]
 8003810:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	6a1b      	ldr	r3, [r3, #32]
 800381c:	429a      	cmp	r2, r3
 800381e:	d106      	bne.n	800382e <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800382a:	429a      	cmp	r2, r3
 800382c:	d001      	beq.n	8003832 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e000      	b.n	8003834 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003832:	2300      	movs	r3, #0
}
 8003834:	4618      	mov	r0, r3
 8003836:	3718      	adds	r7, #24
 8003838:	46bd      	mov	sp, r7
 800383a:	bd80      	pop	{r7, pc}
 800383c:	40021000 	.word	0x40021000

08003840 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003840:	b580      	push	{r7, lr}
 8003842:	b084      	sub	sp, #16
 8003844:	af00      	add	r7, sp, #0
 8003846:	6078      	str	r0, [r7, #4]
 8003848:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d101      	bne.n	8003854 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003850:	2301      	movs	r3, #1
 8003852:	e0d0      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003854:	4b6a      	ldr	r3, [pc, #424]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	f003 0307 	and.w	r3, r3, #7
 800385c:	683a      	ldr	r2, [r7, #0]
 800385e:	429a      	cmp	r2, r3
 8003860:	d910      	bls.n	8003884 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003862:	4b67      	ldr	r3, [pc, #412]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f023 0207 	bic.w	r2, r3, #7
 800386a:	4965      	ldr	r1, [pc, #404]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 800386c:	683b      	ldr	r3, [r7, #0]
 800386e:	4313      	orrs	r3, r2
 8003870:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003872:	4b63      	ldr	r3, [pc, #396]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0307 	and.w	r3, r3, #7
 800387a:	683a      	ldr	r2, [r7, #0]
 800387c:	429a      	cmp	r2, r3
 800387e:	d001      	beq.n	8003884 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003880:	2301      	movs	r3, #1
 8003882:	e0b8      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f003 0302 	and.w	r3, r3, #2
 800388c:	2b00      	cmp	r3, #0
 800388e:	d020      	beq.n	80038d2 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	f003 0304 	and.w	r3, r3, #4
 8003898:	2b00      	cmp	r3, #0
 800389a:	d005      	beq.n	80038a8 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800389c:	4b59      	ldr	r3, [pc, #356]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800389e:	685b      	ldr	r3, [r3, #4]
 80038a0:	4a58      	ldr	r2, [pc, #352]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038a2:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 80038a6:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f003 0308 	and.w	r3, r3, #8
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	d005      	beq.n	80038c0 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80038b4:	4b53      	ldr	r3, [pc, #332]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038b6:	685b      	ldr	r3, [r3, #4]
 80038b8:	4a52      	ldr	r2, [pc, #328]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038ba:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 80038be:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80038c0:	4b50      	ldr	r3, [pc, #320]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	689b      	ldr	r3, [r3, #8]
 80038cc:	494d      	ldr	r1, [pc, #308]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038ce:	4313      	orrs	r3, r2
 80038d0:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	681b      	ldr	r3, [r3, #0]
 80038d6:	f003 0301 	and.w	r3, r3, #1
 80038da:	2b00      	cmp	r3, #0
 80038dc:	d040      	beq.n	8003960 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	685b      	ldr	r3, [r3, #4]
 80038e2:	2b01      	cmp	r3, #1
 80038e4:	d107      	bne.n	80038f6 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80038e6:	4b47      	ldr	r3, [pc, #284]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	d115      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038f2:	2301      	movs	r3, #1
 80038f4:	e07f      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	685b      	ldr	r3, [r3, #4]
 80038fa:	2b02      	cmp	r3, #2
 80038fc:	d107      	bne.n	800390e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038fe:	4b41      	ldr	r3, [pc, #260]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003906:	2b00      	cmp	r3, #0
 8003908:	d109      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800390a:	2301      	movs	r3, #1
 800390c:	e073      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390e:	4b3d      	ldr	r3, [pc, #244]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003910:	681b      	ldr	r3, [r3, #0]
 8003912:	f003 0302 	and.w	r3, r3, #2
 8003916:	2b00      	cmp	r3, #0
 8003918:	d101      	bne.n	800391e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800391a:	2301      	movs	r3, #1
 800391c:	e06b      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800391e:	4b39      	ldr	r3, [pc, #228]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003920:	685b      	ldr	r3, [r3, #4]
 8003922:	f023 0203 	bic.w	r2, r3, #3
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	4936      	ldr	r1, [pc, #216]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800392c:	4313      	orrs	r3, r2
 800392e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003930:	f7fe fb32 	bl	8001f98 <HAL_GetTick>
 8003934:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003936:	e00a      	b.n	800394e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003938:	f7fe fb2e 	bl	8001f98 <HAL_GetTick>
 800393c:	4602      	mov	r2, r0
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	1ad3      	subs	r3, r2, r3
 8003942:	f241 3288 	movw	r2, #5000	; 0x1388
 8003946:	4293      	cmp	r3, r2
 8003948:	d901      	bls.n	800394e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e053      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800394e:	4b2d      	ldr	r3, [pc, #180]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 8003950:	685b      	ldr	r3, [r3, #4]
 8003952:	f003 020c 	and.w	r2, r3, #12
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	009b      	lsls	r3, r3, #2
 800395c:	429a      	cmp	r2, r3
 800395e:	d1eb      	bne.n	8003938 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003960:	4b27      	ldr	r3, [pc, #156]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	683a      	ldr	r2, [r7, #0]
 800396a:	429a      	cmp	r2, r3
 800396c:	d210      	bcs.n	8003990 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800396e:	4b24      	ldr	r3, [pc, #144]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f023 0207 	bic.w	r2, r3, #7
 8003976:	4922      	ldr	r1, [pc, #136]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003978:	683b      	ldr	r3, [r7, #0]
 800397a:	4313      	orrs	r3, r2
 800397c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800397e:	4b20      	ldr	r3, [pc, #128]	; (8003a00 <HAL_RCC_ClockConfig+0x1c0>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f003 0307 	and.w	r3, r3, #7
 8003986:	683a      	ldr	r2, [r7, #0]
 8003988:	429a      	cmp	r2, r3
 800398a:	d001      	beq.n	8003990 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 800398c:	2301      	movs	r3, #1
 800398e:	e032      	b.n	80039f6 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	f003 0304 	and.w	r3, r3, #4
 8003998:	2b00      	cmp	r3, #0
 800399a:	d008      	beq.n	80039ae <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800399c:	4b19      	ldr	r3, [pc, #100]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	68db      	ldr	r3, [r3, #12]
 80039a8:	4916      	ldr	r1, [pc, #88]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039aa:	4313      	orrs	r3, r2
 80039ac:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0308 	and.w	r3, r3, #8
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d009      	beq.n	80039ce <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80039ba:	4b12      	ldr	r3, [pc, #72]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039bc:	685b      	ldr	r3, [r3, #4]
 80039be:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	691b      	ldr	r3, [r3, #16]
 80039c6:	00db      	lsls	r3, r3, #3
 80039c8:	490e      	ldr	r1, [pc, #56]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80039ce:	f000 f821 	bl	8003a14 <HAL_RCC_GetSysClockFreq>
 80039d2:	4602      	mov	r2, r0
 80039d4:	4b0b      	ldr	r3, [pc, #44]	; (8003a04 <HAL_RCC_ClockConfig+0x1c4>)
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	091b      	lsrs	r3, r3, #4
 80039da:	f003 030f 	and.w	r3, r3, #15
 80039de:	490a      	ldr	r1, [pc, #40]	; (8003a08 <HAL_RCC_ClockConfig+0x1c8>)
 80039e0:	5ccb      	ldrb	r3, [r1, r3]
 80039e2:	fa22 f303 	lsr.w	r3, r2, r3
 80039e6:	4a09      	ldr	r2, [pc, #36]	; (8003a0c <HAL_RCC_ClockConfig+0x1cc>)
 80039e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80039ea:	4b09      	ldr	r3, [pc, #36]	; (8003a10 <HAL_RCC_ClockConfig+0x1d0>)
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4618      	mov	r0, r3
 80039f0:	f7fe fa90 	bl	8001f14 <HAL_InitTick>

  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3710      	adds	r7, #16
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}
 80039fe:	bf00      	nop
 8003a00:	40022000 	.word	0x40022000
 8003a04:	40021000 	.word	0x40021000
 8003a08:	0800a51c 	.word	0x0800a51c
 8003a0c:	20000008 	.word	0x20000008
 8003a10:	2000000c 	.word	0x2000000c

08003a14 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003a14:	b490      	push	{r4, r7}
 8003a16:	b08a      	sub	sp, #40	; 0x28
 8003a18:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003a1a:	4b29      	ldr	r3, [pc, #164]	; (8003ac0 <HAL_RCC_GetSysClockFreq+0xac>)
 8003a1c:	1d3c      	adds	r4, r7, #4
 8003a1e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003a20:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003a24:	f240 2301 	movw	r3, #513	; 0x201
 8003a28:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	61fb      	str	r3, [r7, #28]
 8003a2e:	2300      	movs	r3, #0
 8003a30:	61bb      	str	r3, [r7, #24]
 8003a32:	2300      	movs	r3, #0
 8003a34:	627b      	str	r3, [r7, #36]	; 0x24
 8003a36:	2300      	movs	r3, #0
 8003a38:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8003a3e:	4b21      	ldr	r3, [pc, #132]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a40:	685b      	ldr	r3, [r3, #4]
 8003a42:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8003a44:	69fb      	ldr	r3, [r7, #28]
 8003a46:	f003 030c 	and.w	r3, r3, #12
 8003a4a:	2b04      	cmp	r3, #4
 8003a4c:	d002      	beq.n	8003a54 <HAL_RCC_GetSysClockFreq+0x40>
 8003a4e:	2b08      	cmp	r3, #8
 8003a50:	d003      	beq.n	8003a5a <HAL_RCC_GetSysClockFreq+0x46>
 8003a52:	e02b      	b.n	8003aac <HAL_RCC_GetSysClockFreq+0x98>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003a54:	4b1c      	ldr	r3, [pc, #112]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a56:	623b      	str	r3, [r7, #32]
      break;
 8003a58:	e02b      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003a5a:	69fb      	ldr	r3, [r7, #28]
 8003a5c:	0c9b      	lsrs	r3, r3, #18
 8003a5e:	f003 030f 	and.w	r3, r3, #15
 8003a62:	3328      	adds	r3, #40	; 0x28
 8003a64:	443b      	add	r3, r7
 8003a66:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003a6a:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003a6c:	69fb      	ldr	r3, [r7, #28]
 8003a6e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d012      	beq.n	8003a9c <HAL_RCC_GetSysClockFreq+0x88>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003a76:	4b13      	ldr	r3, [pc, #76]	; (8003ac4 <HAL_RCC_GetSysClockFreq+0xb0>)
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	0c5b      	lsrs	r3, r3, #17
 8003a7c:	f003 0301 	and.w	r3, r3, #1
 8003a80:	3328      	adds	r3, #40	; 0x28
 8003a82:	443b      	add	r3, r7
 8003a84:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003a88:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	4a0e      	ldr	r2, [pc, #56]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003a8e:	fb03 f202 	mul.w	r2, r3, r2
 8003a92:	69bb      	ldr	r3, [r7, #24]
 8003a94:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a98:	627b      	str	r3, [r7, #36]	; 0x24
 8003a9a:	e004      	b.n	8003aa6 <HAL_RCC_GetSysClockFreq+0x92>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	4a0b      	ldr	r2, [pc, #44]	; (8003acc <HAL_RCC_GetSysClockFreq+0xb8>)
 8003aa0:	fb02 f303 	mul.w	r3, r2, r3
 8003aa4:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 8003aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003aa8:	623b      	str	r3, [r7, #32]
      break;
 8003aaa:	e002      	b.n	8003ab2 <HAL_RCC_GetSysClockFreq+0x9e>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003aac:	4b06      	ldr	r3, [pc, #24]	; (8003ac8 <HAL_RCC_GetSysClockFreq+0xb4>)
 8003aae:	623b      	str	r3, [r7, #32]
      break;
 8003ab0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ab2:	6a3b      	ldr	r3, [r7, #32]
}
 8003ab4:	4618      	mov	r0, r3
 8003ab6:	3728      	adds	r7, #40	; 0x28
 8003ab8:	46bd      	mov	sp, r7
 8003aba:	bc90      	pop	{r4, r7}
 8003abc:	4770      	bx	lr
 8003abe:	bf00      	nop
 8003ac0:	0800a4fc 	.word	0x0800a4fc
 8003ac4:	40021000 	.word	0x40021000
 8003ac8:	007a1200 	.word	0x007a1200
 8003acc:	003d0900 	.word	0x003d0900

08003ad0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ad0:	b480      	push	{r7}
 8003ad2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003ad4:	4b02      	ldr	r3, [pc, #8]	; (8003ae0 <HAL_RCC_GetHCLKFreq+0x10>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
}
 8003ad8:	4618      	mov	r0, r3
 8003ada:	46bd      	mov	sp, r7
 8003adc:	bc80      	pop	{r7}
 8003ade:	4770      	bx	lr
 8003ae0:	20000008 	.word	0x20000008

08003ae4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003ae4:	b580      	push	{r7, lr}
 8003ae6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003ae8:	f7ff fff2 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003aec:	4602      	mov	r2, r0
 8003aee:	4b05      	ldr	r3, [pc, #20]	; (8003b04 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003af0:	685b      	ldr	r3, [r3, #4]
 8003af2:	0a1b      	lsrs	r3, r3, #8
 8003af4:	f003 0307 	and.w	r3, r3, #7
 8003af8:	4903      	ldr	r1, [pc, #12]	; (8003b08 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003afa:	5ccb      	ldrb	r3, [r1, r3]
 8003afc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b00:	4618      	mov	r0, r3
 8003b02:	bd80      	pop	{r7, pc}
 8003b04:	40021000 	.word	0x40021000
 8003b08:	0800a52c 	.word	0x0800a52c

08003b0c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003b10:	f7ff ffde 	bl	8003ad0 <HAL_RCC_GetHCLKFreq>
 8003b14:	4602      	mov	r2, r0
 8003b16:	4b05      	ldr	r3, [pc, #20]	; (8003b2c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	0adb      	lsrs	r3, r3, #11
 8003b1c:	f003 0307 	and.w	r3, r3, #7
 8003b20:	4903      	ldr	r1, [pc, #12]	; (8003b30 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003b22:	5ccb      	ldrb	r3, [r1, r3]
 8003b24:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003b28:	4618      	mov	r0, r3
 8003b2a:	bd80      	pop	{r7, pc}
 8003b2c:	40021000 	.word	0x40021000
 8003b30:	0800a52c 	.word	0x0800a52c

08003b34 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8003b34:	b480      	push	{r7}
 8003b36:	b085      	sub	sp, #20
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003b3c:	4b0a      	ldr	r3, [pc, #40]	; (8003b68 <RCC_Delay+0x34>)
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	4a0a      	ldr	r2, [pc, #40]	; (8003b6c <RCC_Delay+0x38>)
 8003b42:	fba2 2303 	umull	r2, r3, r2, r3
 8003b46:	0a5b      	lsrs	r3, r3, #9
 8003b48:	687a      	ldr	r2, [r7, #4]
 8003b4a:	fb02 f303 	mul.w	r3, r2, r3
 8003b4e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003b50:	bf00      	nop
  }
  while (Delay --);
 8003b52:	68fb      	ldr	r3, [r7, #12]
 8003b54:	1e5a      	subs	r2, r3, #1
 8003b56:	60fa      	str	r2, [r7, #12]
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d1f9      	bne.n	8003b50 <RCC_Delay+0x1c>
}
 8003b5c:	bf00      	nop
 8003b5e:	bf00      	nop
 8003b60:	3714      	adds	r7, #20
 8003b62:	46bd      	mov	sp, r7
 8003b64:	bc80      	pop	{r7}
 8003b66:	4770      	bx	lr
 8003b68:	20000008 	.word	0x20000008
 8003b6c:	10624dd3 	.word	0x10624dd3

08003b70 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003b70:	b580      	push	{r7, lr}
 8003b72:	b086      	sub	sp, #24
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	613b      	str	r3, [r7, #16]
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f003 0301 	and.w	r3, r3, #1
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d07d      	beq.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8003b8c:	2300      	movs	r3, #0
 8003b8e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b90:	4b4f      	ldr	r3, [pc, #316]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b92:	69db      	ldr	r3, [r3, #28]
 8003b94:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	d10d      	bne.n	8003bb8 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003b9c:	4b4c      	ldr	r3, [pc, #304]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003b9e:	69db      	ldr	r3, [r3, #28]
 8003ba0:	4a4b      	ldr	r2, [pc, #300]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ba2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003ba6:	61d3      	str	r3, [r2, #28]
 8003ba8:	4b49      	ldr	r3, [pc, #292]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003baa:	69db      	ldr	r3, [r3, #28]
 8003bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb0:	60bb      	str	r3, [r7, #8]
 8003bb2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bb8:	4b46      	ldr	r3, [pc, #280]	; (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bba:	681b      	ldr	r3, [r3, #0]
 8003bbc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d118      	bne.n	8003bf6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003bc4:	4b43      	ldr	r3, [pc, #268]	; (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a42      	ldr	r2, [pc, #264]	; (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bce:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bd0:	f7fe f9e2 	bl	8001f98 <HAL_GetTick>
 8003bd4:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bd6:	e008      	b.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003bd8:	f7fe f9de 	bl	8001f98 <HAL_GetTick>
 8003bdc:	4602      	mov	r2, r0
 8003bde:	693b      	ldr	r3, [r7, #16]
 8003be0:	1ad3      	subs	r3, r2, r3
 8003be2:	2b64      	cmp	r3, #100	; 0x64
 8003be4:	d901      	bls.n	8003bea <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8003be6:	2303      	movs	r3, #3
 8003be8:	e06d      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003bea:	4b3a      	ldr	r3, [pc, #232]	; (8003cd4 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8003bec:	681b      	ldr	r3, [r3, #0]
 8003bee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf2:	2b00      	cmp	r3, #0
 8003bf4:	d0f0      	beq.n	8003bd8 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8003bf6:	4b36      	ldr	r3, [pc, #216]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003bf8:	6a1b      	ldr	r3, [r3, #32]
 8003bfa:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003bfe:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d02e      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	685b      	ldr	r3, [r3, #4]
 8003c0a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003c0e:	68fa      	ldr	r2, [r7, #12]
 8003c10:	429a      	cmp	r2, r3
 8003c12:	d027      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8003c14:	4b2e      	ldr	r3, [pc, #184]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c16:	6a1b      	ldr	r3, [r3, #32]
 8003c18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003c1c:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003c1e:	4b2e      	ldr	r3, [pc, #184]	; (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c20:	2201      	movs	r2, #1
 8003c22:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003c24:	4b2c      	ldr	r3, [pc, #176]	; (8003cd8 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8003c26:	2200      	movs	r2, #0
 8003c28:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8003c2a:	4a29      	ldr	r2, [pc, #164]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c2c:	68fb      	ldr	r3, [r7, #12]
 8003c2e:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8003c30:	68fb      	ldr	r3, [r7, #12]
 8003c32:	f003 0301 	and.w	r3, r3, #1
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	d014      	beq.n	8003c64 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c3a:	f7fe f9ad 	bl	8001f98 <HAL_GetTick>
 8003c3e:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c40:	e00a      	b.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c42:	f7fe f9a9 	bl	8001f98 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	693b      	ldr	r3, [r7, #16]
 8003c4a:	1ad3      	subs	r3, r2, r3
 8003c4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003c50:	4293      	cmp	r3, r2
 8003c52:	d901      	bls.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8003c54:	2303      	movs	r3, #3
 8003c56:	e036      	b.n	8003cc6 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c58:	4b1d      	ldr	r3, [pc, #116]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c5a:	6a1b      	ldr	r3, [r3, #32]
 8003c5c:	f003 0302 	and.w	r3, r3, #2
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d0ee      	beq.n	8003c42 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003c64:	4b1a      	ldr	r3, [pc, #104]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c66:	6a1b      	ldr	r3, [r3, #32]
 8003c68:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	685b      	ldr	r3, [r3, #4]
 8003c70:	4917      	ldr	r1, [pc, #92]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c72:	4313      	orrs	r3, r2
 8003c74:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003c76:	7dfb      	ldrb	r3, [r7, #23]
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d105      	bne.n	8003c88 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003c7c:	4b14      	ldr	r3, [pc, #80]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c7e:	69db      	ldr	r3, [r3, #28]
 8003c80:	4a13      	ldr	r2, [pc, #76]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c82:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003c86:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f003 0302 	and.w	r3, r3, #2
 8003c90:	2b00      	cmp	r3, #0
 8003c92:	d008      	beq.n	8003ca6 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003c94:	4b0e      	ldr	r3, [pc, #56]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	490b      	ldr	r1, [pc, #44]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003ca2:	4313      	orrs	r3, r2
 8003ca4:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	f003 0310 	and.w	r3, r3, #16
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d008      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003cb2:	4b07      	ldr	r3, [pc, #28]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	68db      	ldr	r3, [r3, #12]
 8003cbe:	4904      	ldr	r1, [pc, #16]	; (8003cd0 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8003cc0:	4313      	orrs	r3, r2
 8003cc2:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8003cc4:	2300      	movs	r3, #0
}
 8003cc6:	4618      	mov	r0, r3
 8003cc8:	3718      	adds	r7, #24
 8003cca:	46bd      	mov	sp, r7
 8003ccc:	bd80      	pop	{r7, pc}
 8003cce:	bf00      	nop
 8003cd0:	40021000 	.word	0x40021000
 8003cd4:	40007000 	.word	0x40007000
 8003cd8:	42420440 	.word	0x42420440

08003cdc <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003cdc:	b590      	push	{r4, r7, lr}
 8003cde:	b08d      	sub	sp, #52	; 0x34
 8003ce0:	af00      	add	r7, sp, #0
 8003ce2:	6078      	str	r0, [r7, #4]
  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
  uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
#endif /* STM32F105xC || STM32F107xC */
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8003ce4:	4b58      	ldr	r3, [pc, #352]	; (8003e48 <HAL_RCCEx_GetPeriphCLKFreq+0x16c>)
 8003ce6:	f107 040c 	add.w	r4, r7, #12
 8003cea:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003cec:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8003cf0:	f240 2301 	movw	r3, #513	; 0x201
 8003cf4:	813b      	strh	r3, [r7, #8]

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8003cf6:	2300      	movs	r3, #0
 8003cf8:	627b      	str	r3, [r7, #36]	; 0x24
 8003cfa:	2300      	movs	r3, #0
 8003cfc:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003cfe:	2300      	movs	r3, #0
 8003d00:	623b      	str	r3, [r7, #32]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8003d02:	2300      	movs	r3, #0
 8003d04:	61fb      	str	r3, [r7, #28]
 8003d06:	2300      	movs	r3, #0
 8003d08:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2b10      	cmp	r3, #16
 8003d0e:	d00a      	beq.n	8003d26 <HAL_RCCEx_GetPeriphCLKFreq+0x4a>
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	2b10      	cmp	r3, #16
 8003d14:	f200 808e 	bhi.w	8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	2b01      	cmp	r3, #1
 8003d1c:	d049      	beq.n	8003db2 <HAL_RCCEx_GetPeriphCLKFreq+0xd6>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2b02      	cmp	r3, #2
 8003d22:	d079      	beq.n	8003e18 <HAL_RCCEx_GetPeriphCLKFreq+0x13c>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8003d24:	e086      	b.n	8003e34 <HAL_RCCEx_GetPeriphCLKFreq+0x158>
      temp_reg = RCC->CFGR;
 8003d26:	4b49      	ldr	r3, [pc, #292]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d28:	685b      	ldr	r3, [r3, #4]
 8003d2a:	61fb      	str	r3, [r7, #28]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 8003d2c:	4b47      	ldr	r3, [pc, #284]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d07f      	beq.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8003d38:	69fb      	ldr	r3, [r7, #28]
 8003d3a:	0c9b      	lsrs	r3, r3, #18
 8003d3c:	f003 030f 	and.w	r3, r3, #15
 8003d40:	3330      	adds	r3, #48	; 0x30
 8003d42:	443b      	add	r3, r7
 8003d44:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8003d48:	623b      	str	r3, [r7, #32]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d4a:	69fb      	ldr	r3, [r7, #28]
 8003d4c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d017      	beq.n	8003d84 <HAL_RCCEx_GetPeriphCLKFreq+0xa8>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003d54:	4b3d      	ldr	r3, [pc, #244]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	0c5b      	lsrs	r3, r3, #17
 8003d5a:	f003 0301 	and.w	r3, r3, #1
 8003d5e:	3330      	adds	r3, #48	; 0x30
 8003d60:	443b      	add	r3, r7
 8003d62:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003d66:	627b      	str	r3, [r7, #36]	; 0x24
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8003d68:	69fb      	ldr	r3, [r7, #28]
 8003d6a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003d6e:	2b00      	cmp	r3, #0
 8003d70:	d00d      	beq.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8003d72:	4a37      	ldr	r2, [pc, #220]	; (8003e50 <HAL_RCCEx_GetPeriphCLKFreq+0x174>)
 8003d74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003d76:	fbb2 f2f3 	udiv	r2, r2, r3
 8003d7a:	6a3b      	ldr	r3, [r7, #32]
 8003d7c:	fb02 f303 	mul.w	r3, r2, r3
 8003d80:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003d82:	e004      	b.n	8003d8e <HAL_RCCEx_GetPeriphCLKFreq+0xb2>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003d84:	6a3b      	ldr	r3, [r7, #32]
 8003d86:	4a33      	ldr	r2, [pc, #204]	; (8003e54 <HAL_RCCEx_GetPeriphCLKFreq+0x178>)
 8003d88:	fb02 f303 	mul.w	r3, r2, r3
 8003d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8003d8e:	4b2f      	ldr	r3, [pc, #188]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003d90:	685b      	ldr	r3, [r3, #4]
 8003d92:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d96:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003d9a:	d102      	bne.n	8003da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc6>
          frequency = pllclk;
 8003d9c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003d9e:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003da0:	e04a      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
          frequency = (pllclk * 2) / 3;
 8003da2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003da4:	005b      	lsls	r3, r3, #1
 8003da6:	4a2c      	ldr	r2, [pc, #176]	; (8003e58 <HAL_RCCEx_GetPeriphCLKFreq+0x17c>)
 8003da8:	fba2 2303 	umull	r2, r3, r2, r3
 8003dac:	085b      	lsrs	r3, r3, #1
 8003dae:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003db0:	e042      	b.n	8003e38 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>
      temp_reg = RCC->BDCR;
 8003db2:	4b26      	ldr	r3, [pc, #152]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003db4:	6a1b      	ldr	r3, [r3, #32]
 8003db6:	61fb      	str	r3, [r7, #28]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8003db8:	69fb      	ldr	r3, [r7, #28]
 8003dba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dbe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003dc2:	d108      	bne.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
 8003dc4:	69fb      	ldr	r3, [r7, #28]
 8003dc6:	f003 0302 	and.w	r3, r3, #2
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d003      	beq.n	8003dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xfa>
        frequency = LSE_VALUE;
 8003dce:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003dd2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003dd4:	e01f      	b.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8003dd6:	69fb      	ldr	r3, [r7, #28]
 8003dd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003ddc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003de0:	d109      	bne.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
 8003de2:	4b1a      	ldr	r3, [pc, #104]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003de4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003de6:	f003 0302 	and.w	r3, r3, #2
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d003      	beq.n	8003df6 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
        frequency = LSI_VALUE;
 8003dee:	f649 4340 	movw	r3, #40000	; 0x9c40
 8003df2:	62bb      	str	r3, [r7, #40]	; 0x28
 8003df4:	e00f      	b.n	8003e16 <HAL_RCCEx_GetPeriphCLKFreq+0x13a>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8003df6:	69fb      	ldr	r3, [r7, #28]
 8003df8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003dfc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8003e00:	d11c      	bne.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003e02:	4b12      	ldr	r3, [pc, #72]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d016      	beq.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
        frequency = HSE_VALUE / 128U;
 8003e0e:	f24f 4324 	movw	r3, #62500	; 0xf424
 8003e12:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e14:	e012      	b.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
 8003e16:	e011      	b.n	8003e3c <HAL_RCCEx_GetPeriphCLKFreq+0x160>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8003e18:	f7ff fe78 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 8003e1c:	4602      	mov	r2, r0
 8003e1e:	4b0b      	ldr	r3, [pc, #44]	; (8003e4c <HAL_RCCEx_GetPeriphCLKFreq+0x170>)
 8003e20:	685b      	ldr	r3, [r3, #4]
 8003e22:	0b9b      	lsrs	r3, r3, #14
 8003e24:	f003 0303 	and.w	r3, r3, #3
 8003e28:	3301      	adds	r3, #1
 8003e2a:	005b      	lsls	r3, r3, #1
 8003e2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e30:	62bb      	str	r3, [r7, #40]	; 0x28
      break;
 8003e32:	e004      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003e34:	bf00      	nop
 8003e36:	e002      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003e38:	bf00      	nop
 8003e3a:	e000      	b.n	8003e3e <HAL_RCCEx_GetPeriphCLKFreq+0x162>
      break;
 8003e3c:	bf00      	nop
    }
  }
  return (frequency);
 8003e3e:	6abb      	ldr	r3, [r7, #40]	; 0x28
}
 8003e40:	4618      	mov	r0, r3
 8003e42:	3734      	adds	r7, #52	; 0x34
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd90      	pop	{r4, r7, pc}
 8003e48:	0800a50c 	.word	0x0800a50c
 8003e4c:	40021000 	.word	0x40021000
 8003e50:	007a1200 	.word	0x007a1200
 8003e54:	003d0900 	.word	0x003d0900
 8003e58:	aaaaaaab 	.word	0xaaaaaaab

08003e5c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d101      	bne.n	8003e6e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	e041      	b.n	8003ef2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003e74:	b2db      	uxtb	r3, r3
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d106      	bne.n	8003e88 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2200      	movs	r2, #0
 8003e7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003e82:	6878      	ldr	r0, [r7, #4]
 8003e84:	f7fd fe46 	bl	8001b14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	2202      	movs	r2, #2
 8003e8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681a      	ldr	r2, [r3, #0]
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	3304      	adds	r3, #4
 8003e98:	4619      	mov	r1, r3
 8003e9a:	4610      	mov	r0, r2
 8003e9c:	f000 fc28 	bl	80046f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	2201      	movs	r2, #1
 8003eac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	2201      	movs	r2, #1
 8003eb4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2201      	movs	r2, #1
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2201      	movs	r2, #1
 8003ec4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2201      	movs	r2, #1
 8003ecc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	2201      	movs	r2, #1
 8003ed4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2201      	movs	r2, #1
 8003edc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	2201      	movs	r2, #1
 8003ee4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	2201      	movs	r2, #1
 8003eec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ef0:	2300      	movs	r3, #0
}
 8003ef2:	4618      	mov	r0, r3
 8003ef4:	3708      	adds	r7, #8
 8003ef6:	46bd      	mov	sp, r7
 8003ef8:	bd80      	pop	{r7, pc}
	...

08003efc <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b085      	sub	sp, #20
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	2b01      	cmp	r3, #1
 8003f0e:	d001      	beq.n	8003f14 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e03a      	b.n	8003f8a <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	2202      	movs	r2, #2
 8003f18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003f1c:	687b      	ldr	r3, [r7, #4]
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	68da      	ldr	r2, [r3, #12]
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f042 0201 	orr.w	r2, r2, #1
 8003f2a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003f2c:	687b      	ldr	r3, [r7, #4]
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a18      	ldr	r2, [pc, #96]	; (8003f94 <HAL_TIM_Base_Start_IT+0x98>)
 8003f32:	4293      	cmp	r3, r2
 8003f34:	d00e      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x58>
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003f3e:	d009      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x58>
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a14      	ldr	r2, [pc, #80]	; (8003f98 <HAL_TIM_Base_Start_IT+0x9c>)
 8003f46:	4293      	cmp	r3, r2
 8003f48:	d004      	beq.n	8003f54 <HAL_TIM_Base_Start_IT+0x58>
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	4a13      	ldr	r2, [pc, #76]	; (8003f9c <HAL_TIM_Base_Start_IT+0xa0>)
 8003f50:	4293      	cmp	r3, r2
 8003f52:	d111      	bne.n	8003f78 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	f003 0307 	and.w	r3, r3, #7
 8003f5e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f60:	68fb      	ldr	r3, [r7, #12]
 8003f62:	2b06      	cmp	r3, #6
 8003f64:	d010      	beq.n	8003f88 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	681b      	ldr	r3, [r3, #0]
 8003f6a:	681a      	ldr	r2, [r3, #0]
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f042 0201 	orr.w	r2, r2, #1
 8003f74:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003f76:	e007      	b.n	8003f88 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	681a      	ldr	r2, [r3, #0]
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	f042 0201 	orr.w	r2, r2, #1
 8003f86:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003f88:	2300      	movs	r3, #0
}
 8003f8a:	4618      	mov	r0, r3
 8003f8c:	3714      	adds	r7, #20
 8003f8e:	46bd      	mov	sp, r7
 8003f90:	bc80      	pop	{r7}
 8003f92:	4770      	bx	lr
 8003f94:	40012c00 	.word	0x40012c00
 8003f98:	40000400 	.word	0x40000400
 8003f9c:	40000800 	.word	0x40000800

08003fa0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b082      	sub	sp, #8
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2b00      	cmp	r3, #0
 8003fac:	d101      	bne.n	8003fb2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003fae:	2301      	movs	r3, #1
 8003fb0:	e041      	b.n	8004036 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003fb8:	b2db      	uxtb	r3, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d106      	bne.n	8003fcc <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	2200      	movs	r2, #0
 8003fc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003fc6:	6878      	ldr	r0, [r7, #4]
 8003fc8:	f000 f839 	bl	800403e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2202      	movs	r2, #2
 8003fd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	681a      	ldr	r2, [r3, #0]
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	3304      	adds	r3, #4
 8003fdc:	4619      	mov	r1, r3
 8003fde:	4610      	mov	r0, r2
 8003fe0:	f000 fb86 	bl	80046f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2201      	movs	r2, #1
 8003ff8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	2201      	movs	r2, #1
 8004008:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	2201      	movs	r2, #1
 8004018:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	2201      	movs	r2, #1
 8004020:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	2201      	movs	r2, #1
 8004028:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2201      	movs	r2, #1
 8004030:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004034:	2300      	movs	r3, #0
}
 8004036:	4618      	mov	r0, r3
 8004038:	3708      	adds	r7, #8
 800403a:	46bd      	mov	sp, r7
 800403c:	bd80      	pop	{r7, pc}

0800403e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800403e:	b480      	push	{r7}
 8004040:	b083      	sub	sp, #12
 8004042:	af00      	add	r7, sp, #0
 8004044:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004046:	bf00      	nop
 8004048:	370c      	adds	r7, #12
 800404a:	46bd      	mov	sp, r7
 800404c:	bc80      	pop	{r7}
 800404e:	4770      	bx	lr

08004050 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004050:	b580      	push	{r7, lr}
 8004052:	b084      	sub	sp, #16
 8004054:	af00      	add	r7, sp, #0
 8004056:	6078      	str	r0, [r7, #4]
 8004058:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800405a:	683b      	ldr	r3, [r7, #0]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d109      	bne.n	8004074 <HAL_TIM_PWM_Start+0x24>
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004066:	b2db      	uxtb	r3, r3
 8004068:	2b01      	cmp	r3, #1
 800406a:	bf14      	ite	ne
 800406c:	2301      	movne	r3, #1
 800406e:	2300      	moveq	r3, #0
 8004070:	b2db      	uxtb	r3, r3
 8004072:	e022      	b.n	80040ba <HAL_TIM_PWM_Start+0x6a>
 8004074:	683b      	ldr	r3, [r7, #0]
 8004076:	2b04      	cmp	r3, #4
 8004078:	d109      	bne.n	800408e <HAL_TIM_PWM_Start+0x3e>
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004080:	b2db      	uxtb	r3, r3
 8004082:	2b01      	cmp	r3, #1
 8004084:	bf14      	ite	ne
 8004086:	2301      	movne	r3, #1
 8004088:	2300      	moveq	r3, #0
 800408a:	b2db      	uxtb	r3, r3
 800408c:	e015      	b.n	80040ba <HAL_TIM_PWM_Start+0x6a>
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b08      	cmp	r3, #8
 8004092:	d109      	bne.n	80040a8 <HAL_TIM_PWM_Start+0x58>
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800409a:	b2db      	uxtb	r3, r3
 800409c:	2b01      	cmp	r3, #1
 800409e:	bf14      	ite	ne
 80040a0:	2301      	movne	r3, #1
 80040a2:	2300      	moveq	r3, #0
 80040a4:	b2db      	uxtb	r3, r3
 80040a6:	e008      	b.n	80040ba <HAL_TIM_PWM_Start+0x6a>
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80040ae:	b2db      	uxtb	r3, r3
 80040b0:	2b01      	cmp	r3, #1
 80040b2:	bf14      	ite	ne
 80040b4:	2301      	movne	r3, #1
 80040b6:	2300      	moveq	r3, #0
 80040b8:	b2db      	uxtb	r3, r3
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d001      	beq.n	80040c2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e05e      	b.n	8004180 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80040c2:	683b      	ldr	r3, [r7, #0]
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d104      	bne.n	80040d2 <HAL_TIM_PWM_Start+0x82>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	2202      	movs	r2, #2
 80040cc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80040d0:	e013      	b.n	80040fa <HAL_TIM_PWM_Start+0xaa>
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	2b04      	cmp	r3, #4
 80040d6:	d104      	bne.n	80040e2 <HAL_TIM_PWM_Start+0x92>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	2202      	movs	r2, #2
 80040dc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80040e0:	e00b      	b.n	80040fa <HAL_TIM_PWM_Start+0xaa>
 80040e2:	683b      	ldr	r3, [r7, #0]
 80040e4:	2b08      	cmp	r3, #8
 80040e6:	d104      	bne.n	80040f2 <HAL_TIM_PWM_Start+0xa2>
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	2202      	movs	r2, #2
 80040ec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80040f0:	e003      	b.n	80040fa <HAL_TIM_PWM_Start+0xaa>
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2202      	movs	r2, #2
 80040f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	681b      	ldr	r3, [r3, #0]
 80040fe:	2201      	movs	r2, #1
 8004100:	6839      	ldr	r1, [r7, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f000 fd74 	bl	8004bf0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	4a1e      	ldr	r2, [pc, #120]	; (8004188 <HAL_TIM_PWM_Start+0x138>)
 800410e:	4293      	cmp	r3, r2
 8004110:	d107      	bne.n	8004122 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004120:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	681b      	ldr	r3, [r3, #0]
 8004126:	4a18      	ldr	r2, [pc, #96]	; (8004188 <HAL_TIM_PWM_Start+0x138>)
 8004128:	4293      	cmp	r3, r2
 800412a:	d00e      	beq.n	800414a <HAL_TIM_PWM_Start+0xfa>
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004134:	d009      	beq.n	800414a <HAL_TIM_PWM_Start+0xfa>
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a14      	ldr	r2, [pc, #80]	; (800418c <HAL_TIM_PWM_Start+0x13c>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d004      	beq.n	800414a <HAL_TIM_PWM_Start+0xfa>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a12      	ldr	r2, [pc, #72]	; (8004190 <HAL_TIM_PWM_Start+0x140>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d111      	bne.n	800416e <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	689b      	ldr	r3, [r3, #8]
 8004150:	f003 0307 	and.w	r3, r3, #7
 8004154:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b06      	cmp	r3, #6
 800415a:	d010      	beq.n	800417e <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	681a      	ldr	r2, [r3, #0]
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f042 0201 	orr.w	r2, r2, #1
 800416a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800416c:	e007      	b.n	800417e <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	681a      	ldr	r2, [r3, #0]
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	f042 0201 	orr.w	r2, r2, #1
 800417c:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800417e:	2300      	movs	r3, #0
}
 8004180:	4618      	mov	r0, r3
 8004182:	3710      	adds	r7, #16
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40012c00 	.word	0x40012c00
 800418c:	40000400 	.word	0x40000400
 8004190:	40000800 	.word	0x40000800

08004194 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b082      	sub	sp, #8
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	681b      	ldr	r3, [r3, #0]
 80041a0:	691b      	ldr	r3, [r3, #16]
 80041a2:	f003 0302 	and.w	r3, r3, #2
 80041a6:	2b02      	cmp	r3, #2
 80041a8:	d122      	bne.n	80041f0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	68db      	ldr	r3, [r3, #12]
 80041b0:	f003 0302 	and.w	r3, r3, #2
 80041b4:	2b02      	cmp	r3, #2
 80041b6:	d11b      	bne.n	80041f0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	f06f 0202 	mvn.w	r2, #2
 80041c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	2201      	movs	r2, #1
 80041c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	699b      	ldr	r3, [r3, #24]
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d003      	beq.n	80041de <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80041d6:	6878      	ldr	r0, [r7, #4]
 80041d8:	f000 fa6f 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 80041dc:	e005      	b.n	80041ea <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80041de:	6878      	ldr	r0, [r7, #4]
 80041e0:	f000 fa62 	bl	80046a8 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80041e4:	6878      	ldr	r0, [r7, #4]
 80041e6:	f000 fa71 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	691b      	ldr	r3, [r3, #16]
 80041f6:	f003 0304 	and.w	r3, r3, #4
 80041fa:	2b04      	cmp	r3, #4
 80041fc:	d122      	bne.n	8004244 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	68db      	ldr	r3, [r3, #12]
 8004204:	f003 0304 	and.w	r3, r3, #4
 8004208:	2b04      	cmp	r3, #4
 800420a:	d11b      	bne.n	8004244 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	f06f 0204 	mvn.w	r2, #4
 8004214:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	2202      	movs	r2, #2
 800421a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699b      	ldr	r3, [r3, #24]
 8004222:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004226:	2b00      	cmp	r3, #0
 8004228:	d003      	beq.n	8004232 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 fa45 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 8004230:	e005      	b.n	800423e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004232:	6878      	ldr	r0, [r7, #4]
 8004234:	f000 fa38 	bl	80046a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f000 fa47 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	2200      	movs	r2, #0
 8004242:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	691b      	ldr	r3, [r3, #16]
 800424a:	f003 0308 	and.w	r3, r3, #8
 800424e:	2b08      	cmp	r3, #8
 8004250:	d122      	bne.n	8004298 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f003 0308 	and.w	r3, r3, #8
 800425c:	2b08      	cmp	r3, #8
 800425e:	d11b      	bne.n	8004298 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	681b      	ldr	r3, [r3, #0]
 8004264:	f06f 0208 	mvn.w	r2, #8
 8004268:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	2204      	movs	r2, #4
 800426e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	69db      	ldr	r3, [r3, #28]
 8004276:	f003 0303 	and.w	r3, r3, #3
 800427a:	2b00      	cmp	r3, #0
 800427c:	d003      	beq.n	8004286 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800427e:	6878      	ldr	r0, [r7, #4]
 8004280:	f000 fa1b 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 8004284:	e005      	b.n	8004292 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004286:	6878      	ldr	r0, [r7, #4]
 8004288:	f000 fa0e 	bl	80046a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800428c:	6878      	ldr	r0, [r7, #4]
 800428e:	f000 fa1d 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	2200      	movs	r2, #0
 8004296:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	691b      	ldr	r3, [r3, #16]
 800429e:	f003 0310 	and.w	r3, r3, #16
 80042a2:	2b10      	cmp	r3, #16
 80042a4:	d122      	bne.n	80042ec <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	68db      	ldr	r3, [r3, #12]
 80042ac:	f003 0310 	and.w	r3, r3, #16
 80042b0:	2b10      	cmp	r3, #16
 80042b2:	d11b      	bne.n	80042ec <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	f06f 0210 	mvn.w	r2, #16
 80042bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	2208      	movs	r2, #8
 80042c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	69db      	ldr	r3, [r3, #28]
 80042ca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d003      	beq.n	80042da <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80042d2:	6878      	ldr	r0, [r7, #4]
 80042d4:	f000 f9f1 	bl	80046ba <HAL_TIM_IC_CaptureCallback>
 80042d8:	e005      	b.n	80042e6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80042da:	6878      	ldr	r0, [r7, #4]
 80042dc:	f000 f9e4 	bl	80046a8 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	f000 f9f3 	bl	80046cc <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80042e6:	687b      	ldr	r3, [r7, #4]
 80042e8:	2200      	movs	r2, #0
 80042ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	691b      	ldr	r3, [r3, #16]
 80042f2:	f003 0301 	and.w	r3, r3, #1
 80042f6:	2b01      	cmp	r3, #1
 80042f8:	d10e      	bne.n	8004318 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	68db      	ldr	r3, [r3, #12]
 8004300:	f003 0301 	and.w	r3, r3, #1
 8004304:	2b01      	cmp	r3, #1
 8004306:	d107      	bne.n	8004318 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f06f 0201 	mvn.w	r2, #1
 8004310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004312:	6878      	ldr	r0, [r7, #4]
 8004314:	f7fd f9de 	bl	80016d4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	691b      	ldr	r3, [r3, #16]
 800431e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004322:	2b80      	cmp	r3, #128	; 0x80
 8004324:	d10e      	bne.n	8004344 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	68db      	ldr	r3, [r3, #12]
 800432c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004330:	2b80      	cmp	r3, #128	; 0x80
 8004332:	d107      	bne.n	8004344 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800433c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800433e:	6878      	ldr	r0, [r7, #4]
 8004340:	f000 fce1 	bl	8004d06 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004344:	687b      	ldr	r3, [r7, #4]
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	691b      	ldr	r3, [r3, #16]
 800434a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800434e:	2b40      	cmp	r3, #64	; 0x40
 8004350:	d10e      	bne.n	8004370 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	68db      	ldr	r3, [r3, #12]
 8004358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800435c:	2b40      	cmp	r3, #64	; 0x40
 800435e:	d107      	bne.n	8004370 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004368:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800436a:	6878      	ldr	r0, [r7, #4]
 800436c:	f000 f9b7 	bl	80046de <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	691b      	ldr	r3, [r3, #16]
 8004376:	f003 0320 	and.w	r3, r3, #32
 800437a:	2b20      	cmp	r3, #32
 800437c:	d10e      	bne.n	800439c <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	68db      	ldr	r3, [r3, #12]
 8004384:	f003 0320 	and.w	r3, r3, #32
 8004388:	2b20      	cmp	r3, #32
 800438a:	d107      	bne.n	800439c <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	f06f 0220 	mvn.w	r2, #32
 8004394:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004396:	6878      	ldr	r0, [r7, #4]
 8004398:	f000 fcac 	bl	8004cf4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800439c:	bf00      	nop
 800439e:	3708      	adds	r7, #8
 80043a0:	46bd      	mov	sp, r7
 80043a2:	bd80      	pop	{r7, pc}

080043a4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80043a4:	b580      	push	{r7, lr}
 80043a6:	b084      	sub	sp, #16
 80043a8:	af00      	add	r7, sp, #0
 80043aa:	60f8      	str	r0, [r7, #12]
 80043ac:	60b9      	str	r1, [r7, #8]
 80043ae:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80043b0:	68fb      	ldr	r3, [r7, #12]
 80043b2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80043b6:	2b01      	cmp	r3, #1
 80043b8:	d101      	bne.n	80043be <HAL_TIM_PWM_ConfigChannel+0x1a>
 80043ba:	2302      	movs	r3, #2
 80043bc:	e0ac      	b.n	8004518 <HAL_TIM_PWM_ConfigChannel+0x174>
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	2201      	movs	r2, #1
 80043c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	2b0c      	cmp	r3, #12
 80043ca:	f200 809f 	bhi.w	800450c <HAL_TIM_PWM_ConfigChannel+0x168>
 80043ce:	a201      	add	r2, pc, #4	; (adr r2, 80043d4 <HAL_TIM_PWM_ConfigChannel+0x30>)
 80043d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80043d4:	08004409 	.word	0x08004409
 80043d8:	0800450d 	.word	0x0800450d
 80043dc:	0800450d 	.word	0x0800450d
 80043e0:	0800450d 	.word	0x0800450d
 80043e4:	08004449 	.word	0x08004449
 80043e8:	0800450d 	.word	0x0800450d
 80043ec:	0800450d 	.word	0x0800450d
 80043f0:	0800450d 	.word	0x0800450d
 80043f4:	0800448b 	.word	0x0800448b
 80043f8:	0800450d 	.word	0x0800450d
 80043fc:	0800450d 	.word	0x0800450d
 8004400:	0800450d 	.word	0x0800450d
 8004404:	080044cb 	.word	0x080044cb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004408:	68fb      	ldr	r3, [r7, #12]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	68b9      	ldr	r1, [r7, #8]
 800440e:	4618      	mov	r0, r3
 8004410:	f000 f9d0 	bl	80047b4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	699a      	ldr	r2, [r3, #24]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	f042 0208 	orr.w	r2, r2, #8
 8004422:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	699a      	ldr	r2, [r3, #24]
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	f022 0204 	bic.w	r2, r2, #4
 8004432:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004434:	68fb      	ldr	r3, [r7, #12]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6999      	ldr	r1, [r3, #24]
 800443a:	68bb      	ldr	r3, [r7, #8]
 800443c:	691a      	ldr	r2, [r3, #16]
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	430a      	orrs	r2, r1
 8004444:	619a      	str	r2, [r3, #24]
      break;
 8004446:	e062      	b.n	800450e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004448:	68fb      	ldr	r3, [r7, #12]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	68b9      	ldr	r1, [r7, #8]
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fa16 	bl	8004880 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699a      	ldr	r2, [r3, #24]
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	681b      	ldr	r3, [r3, #0]
 800445e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004462:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	699a      	ldr	r2, [r3, #24]
 800446a:	68fb      	ldr	r3, [r7, #12]
 800446c:	681b      	ldr	r3, [r3, #0]
 800446e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004472:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	6999      	ldr	r1, [r3, #24]
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	691b      	ldr	r3, [r3, #16]
 800447e:	021a      	lsls	r2, r3, #8
 8004480:	68fb      	ldr	r3, [r7, #12]
 8004482:	681b      	ldr	r3, [r3, #0]
 8004484:	430a      	orrs	r2, r1
 8004486:	619a      	str	r2, [r3, #24]
      break;
 8004488:	e041      	b.n	800450e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800448a:	68fb      	ldr	r3, [r7, #12]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	68b9      	ldr	r1, [r7, #8]
 8004490:	4618      	mov	r0, r3
 8004492:	f000 fa5f 	bl	8004954 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004496:	68fb      	ldr	r3, [r7, #12]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	69da      	ldr	r2, [r3, #28]
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	f042 0208 	orr.w	r2, r2, #8
 80044a4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80044a6:	68fb      	ldr	r3, [r7, #12]
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	69da      	ldr	r2, [r3, #28]
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f022 0204 	bic.w	r2, r2, #4
 80044b4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	69d9      	ldr	r1, [r3, #28]
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	691a      	ldr	r2, [r3, #16]
 80044c0:	68fb      	ldr	r3, [r7, #12]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	430a      	orrs	r2, r1
 80044c6:	61da      	str	r2, [r3, #28]
      break;
 80044c8:	e021      	b.n	800450e <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	68b9      	ldr	r1, [r7, #8]
 80044d0:	4618      	mov	r0, r3
 80044d2:	f000 faa9 	bl	8004a28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	69da      	ldr	r2, [r3, #28]
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044e4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	681b      	ldr	r3, [r3, #0]
 80044ea:	69da      	ldr	r2, [r3, #28]
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80044f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	69d9      	ldr	r1, [r3, #28]
 80044fc:	68bb      	ldr	r3, [r7, #8]
 80044fe:	691b      	ldr	r3, [r3, #16]
 8004500:	021a      	lsls	r2, r3, #8
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	681b      	ldr	r3, [r3, #0]
 8004506:	430a      	orrs	r2, r1
 8004508:	61da      	str	r2, [r3, #28]
      break;
 800450a:	e000      	b.n	800450e <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800450c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2200      	movs	r2, #0
 8004512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004516:	2300      	movs	r3, #0
}
 8004518:	4618      	mov	r0, r3
 800451a:	3710      	adds	r7, #16
 800451c:	46bd      	mov	sp, r7
 800451e:	bd80      	pop	{r7, pc}

08004520 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004520:	b580      	push	{r7, lr}
 8004522:	b084      	sub	sp, #16
 8004524:	af00      	add	r7, sp, #0
 8004526:	6078      	str	r0, [r7, #4]
 8004528:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004530:	2b01      	cmp	r3, #1
 8004532:	d101      	bne.n	8004538 <HAL_TIM_ConfigClockSource+0x18>
 8004534:	2302      	movs	r3, #2
 8004536:	e0b3      	b.n	80046a0 <HAL_TIM_ConfigClockSource+0x180>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2202      	movs	r2, #2
 8004544:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	689b      	ldr	r3, [r3, #8]
 800454e:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004556:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800455e:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004570:	d03e      	beq.n	80045f0 <HAL_TIM_ConfigClockSource+0xd0>
 8004572:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004576:	f200 8087 	bhi.w	8004688 <HAL_TIM_ConfigClockSource+0x168>
 800457a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800457e:	f000 8085 	beq.w	800468c <HAL_TIM_ConfigClockSource+0x16c>
 8004582:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004586:	d87f      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 8004588:	2b70      	cmp	r3, #112	; 0x70
 800458a:	d01a      	beq.n	80045c2 <HAL_TIM_ConfigClockSource+0xa2>
 800458c:	2b70      	cmp	r3, #112	; 0x70
 800458e:	d87b      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 8004590:	2b60      	cmp	r3, #96	; 0x60
 8004592:	d050      	beq.n	8004636 <HAL_TIM_ConfigClockSource+0x116>
 8004594:	2b60      	cmp	r3, #96	; 0x60
 8004596:	d877      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 8004598:	2b50      	cmp	r3, #80	; 0x50
 800459a:	d03c      	beq.n	8004616 <HAL_TIM_ConfigClockSource+0xf6>
 800459c:	2b50      	cmp	r3, #80	; 0x50
 800459e:	d873      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 80045a0:	2b40      	cmp	r3, #64	; 0x40
 80045a2:	d058      	beq.n	8004656 <HAL_TIM_ConfigClockSource+0x136>
 80045a4:	2b40      	cmp	r3, #64	; 0x40
 80045a6:	d86f      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 80045a8:	2b30      	cmp	r3, #48	; 0x30
 80045aa:	d064      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x156>
 80045ac:	2b30      	cmp	r3, #48	; 0x30
 80045ae:	d86b      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d060      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x156>
 80045b4:	2b20      	cmp	r3, #32
 80045b6:	d867      	bhi.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d05c      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x156>
 80045bc:	2b10      	cmp	r3, #16
 80045be:	d05a      	beq.n	8004676 <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 80045c0:	e062      	b.n	8004688 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	6818      	ldr	r0, [r3, #0]
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	6899      	ldr	r1, [r3, #8]
 80045ca:	683b      	ldr	r3, [r7, #0]
 80045cc:	685a      	ldr	r2, [r3, #4]
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	68db      	ldr	r3, [r3, #12]
 80045d2:	f000 faee 	bl	8004bb2 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80045d6:	687b      	ldr	r3, [r7, #4]
 80045d8:	681b      	ldr	r3, [r3, #0]
 80045da:	689b      	ldr	r3, [r3, #8]
 80045dc:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80045e4:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	68fa      	ldr	r2, [r7, #12]
 80045ec:	609a      	str	r2, [r3, #8]
      break;
 80045ee:	e04e      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	6818      	ldr	r0, [r3, #0]
 80045f4:	683b      	ldr	r3, [r7, #0]
 80045f6:	6899      	ldr	r1, [r3, #8]
 80045f8:	683b      	ldr	r3, [r7, #0]
 80045fa:	685a      	ldr	r2, [r3, #4]
 80045fc:	683b      	ldr	r3, [r7, #0]
 80045fe:	68db      	ldr	r3, [r3, #12]
 8004600:	f000 fad7 	bl	8004bb2 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	689a      	ldr	r2, [r3, #8]
 800460a:	687b      	ldr	r3, [r7, #4]
 800460c:	681b      	ldr	r3, [r3, #0]
 800460e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004612:	609a      	str	r2, [r3, #8]
      break;
 8004614:	e03b      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	6818      	ldr	r0, [r3, #0]
 800461a:	683b      	ldr	r3, [r7, #0]
 800461c:	6859      	ldr	r1, [r3, #4]
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	68db      	ldr	r3, [r3, #12]
 8004622:	461a      	mov	r2, r3
 8004624:	f000 fa4e 	bl	8004ac4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2150      	movs	r1, #80	; 0x50
 800462e:	4618      	mov	r0, r3
 8004630:	f000 faa5 	bl	8004b7e <TIM_ITRx_SetConfig>
      break;
 8004634:	e02b      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6818      	ldr	r0, [r3, #0]
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	6859      	ldr	r1, [r3, #4]
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	68db      	ldr	r3, [r3, #12]
 8004642:	461a      	mov	r2, r3
 8004644:	f000 fa6c 	bl	8004b20 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	2160      	movs	r1, #96	; 0x60
 800464e:	4618      	mov	r0, r3
 8004650:	f000 fa95 	bl	8004b7e <TIM_ITRx_SetConfig>
      break;
 8004654:	e01b      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6818      	ldr	r0, [r3, #0]
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	6859      	ldr	r1, [r3, #4]
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	68db      	ldr	r3, [r3, #12]
 8004662:	461a      	mov	r2, r3
 8004664:	f000 fa2e 	bl	8004ac4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	2140      	movs	r1, #64	; 0x40
 800466e:	4618      	mov	r0, r3
 8004670:	f000 fa85 	bl	8004b7e <TIM_ITRx_SetConfig>
      break;
 8004674:	e00b      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	681a      	ldr	r2, [r3, #0]
 800467a:	683b      	ldr	r3, [r7, #0]
 800467c:	681b      	ldr	r3, [r3, #0]
 800467e:	4619      	mov	r1, r3
 8004680:	4610      	mov	r0, r2
 8004682:	f000 fa7c 	bl	8004b7e <TIM_ITRx_SetConfig>
        break;
 8004686:	e002      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8004688:	bf00      	nop
 800468a:	e000      	b.n	800468e <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800468c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	2201      	movs	r2, #1
 8004692:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	2200      	movs	r2, #0
 800469a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800469e:	2300      	movs	r3, #0
}
 80046a0:	4618      	mov	r0, r3
 80046a2:	3710      	adds	r7, #16
 80046a4:	46bd      	mov	sp, r7
 80046a6:	bd80      	pop	{r7, pc}

080046a8 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
 80046ae:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80046b0:	bf00      	nop
 80046b2:	370c      	adds	r7, #12
 80046b4:	46bd      	mov	sp, r7
 80046b6:	bc80      	pop	{r7}
 80046b8:	4770      	bx	lr

080046ba <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80046ba:	b480      	push	{r7}
 80046bc:	b083      	sub	sp, #12
 80046be:	af00      	add	r7, sp, #0
 80046c0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80046c2:	bf00      	nop
 80046c4:	370c      	adds	r7, #12
 80046c6:	46bd      	mov	sp, r7
 80046c8:	bc80      	pop	{r7}
 80046ca:	4770      	bx	lr

080046cc <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b083      	sub	sp, #12
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80046d4:	bf00      	nop
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	bc80      	pop	{r7}
 80046dc:	4770      	bx	lr

080046de <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80046de:	b480      	push	{r7}
 80046e0:	b083      	sub	sp, #12
 80046e2:	af00      	add	r7, sp, #0
 80046e4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80046e6:	bf00      	nop
 80046e8:	370c      	adds	r7, #12
 80046ea:	46bd      	mov	sp, r7
 80046ec:	bc80      	pop	{r7}
 80046ee:	4770      	bx	lr

080046f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80046f0:	b480      	push	{r7}
 80046f2:	b085      	sub	sp, #20
 80046f4:	af00      	add	r7, sp, #0
 80046f6:	6078      	str	r0, [r7, #4]
 80046f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	4a29      	ldr	r2, [pc, #164]	; (80047a8 <TIM_Base_SetConfig+0xb8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d00b      	beq.n	8004720 <TIM_Base_SetConfig+0x30>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800470e:	d007      	beq.n	8004720 <TIM_Base_SetConfig+0x30>
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	4a26      	ldr	r2, [pc, #152]	; (80047ac <TIM_Base_SetConfig+0xbc>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d003      	beq.n	8004720 <TIM_Base_SetConfig+0x30>
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	4a25      	ldr	r2, [pc, #148]	; (80047b0 <TIM_Base_SetConfig+0xc0>)
 800471c:	4293      	cmp	r3, r2
 800471e:	d108      	bne.n	8004732 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004726:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	685b      	ldr	r3, [r3, #4]
 800472c:	68fa      	ldr	r2, [r7, #12]
 800472e:	4313      	orrs	r3, r2
 8004730:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	4a1c      	ldr	r2, [pc, #112]	; (80047a8 <TIM_Base_SetConfig+0xb8>)
 8004736:	4293      	cmp	r3, r2
 8004738:	d00b      	beq.n	8004752 <TIM_Base_SetConfig+0x62>
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004740:	d007      	beq.n	8004752 <TIM_Base_SetConfig+0x62>
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	4a19      	ldr	r2, [pc, #100]	; (80047ac <TIM_Base_SetConfig+0xbc>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d003      	beq.n	8004752 <TIM_Base_SetConfig+0x62>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	4a18      	ldr	r2, [pc, #96]	; (80047b0 <TIM_Base_SetConfig+0xc0>)
 800474e:	4293      	cmp	r3, r2
 8004750:	d108      	bne.n	8004764 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004758:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800475a:	683b      	ldr	r3, [r7, #0]
 800475c:	68db      	ldr	r3, [r3, #12]
 800475e:	68fa      	ldr	r2, [r7, #12]
 8004760:	4313      	orrs	r3, r2
 8004762:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	695b      	ldr	r3, [r3, #20]
 800476e:	4313      	orrs	r3, r2
 8004770:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	68fa      	ldr	r2, [r7, #12]
 8004776:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	689a      	ldr	r2, [r3, #8]
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	4a07      	ldr	r2, [pc, #28]	; (80047a8 <TIM_Base_SetConfig+0xb8>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d103      	bne.n	8004798 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004790:	683b      	ldr	r3, [r7, #0]
 8004792:	691a      	ldr	r2, [r3, #16]
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	2201      	movs	r2, #1
 800479c:	615a      	str	r2, [r3, #20]
}
 800479e:	bf00      	nop
 80047a0:	3714      	adds	r7, #20
 80047a2:	46bd      	mov	sp, r7
 80047a4:	bc80      	pop	{r7}
 80047a6:	4770      	bx	lr
 80047a8:	40012c00 	.word	0x40012c00
 80047ac:	40000400 	.word	0x40000400
 80047b0:	40000800 	.word	0x40000800

080047b4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047b4:	b480      	push	{r7}
 80047b6:	b087      	sub	sp, #28
 80047b8:	af00      	add	r7, sp, #0
 80047ba:	6078      	str	r0, [r7, #4]
 80047bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	6a1b      	ldr	r3, [r3, #32]
 80047c2:	f023 0201 	bic.w	r2, r3, #1
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	6a1b      	ldr	r3, [r3, #32]
 80047ce:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	699b      	ldr	r3, [r3, #24]
 80047da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80047dc:	68fb      	ldr	r3, [r7, #12]
 80047de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	f023 0303 	bic.w	r3, r3, #3
 80047ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047ec:	683b      	ldr	r3, [r7, #0]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	68fa      	ldr	r2, [r7, #12]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80047f6:	697b      	ldr	r3, [r7, #20]
 80047f8:	f023 0302 	bic.w	r3, r3, #2
 80047fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80047fe:	683b      	ldr	r3, [r7, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	697a      	ldr	r2, [r7, #20]
 8004804:	4313      	orrs	r3, r2
 8004806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a1c      	ldr	r2, [pc, #112]	; (800487c <TIM_OC1_SetConfig+0xc8>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d10c      	bne.n	800482a <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004810:	697b      	ldr	r3, [r7, #20]
 8004812:	f023 0308 	bic.w	r3, r3, #8
 8004816:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004818:	683b      	ldr	r3, [r7, #0]
 800481a:	68db      	ldr	r3, [r3, #12]
 800481c:	697a      	ldr	r2, [r7, #20]
 800481e:	4313      	orrs	r3, r2
 8004820:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	f023 0304 	bic.w	r3, r3, #4
 8004828:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	4a13      	ldr	r2, [pc, #76]	; (800487c <TIM_OC1_SetConfig+0xc8>)
 800482e:	4293      	cmp	r3, r2
 8004830:	d111      	bne.n	8004856 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004838:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004840:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004842:	683b      	ldr	r3, [r7, #0]
 8004844:	695b      	ldr	r3, [r3, #20]
 8004846:	693a      	ldr	r2, [r7, #16]
 8004848:	4313      	orrs	r3, r2
 800484a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800484c:	683b      	ldr	r3, [r7, #0]
 800484e:	699b      	ldr	r3, [r3, #24]
 8004850:	693a      	ldr	r2, [r7, #16]
 8004852:	4313      	orrs	r3, r2
 8004854:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	693a      	ldr	r2, [r7, #16]
 800485a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	68fa      	ldr	r2, [r7, #12]
 8004860:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	685a      	ldr	r2, [r3, #4]
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	697a      	ldr	r2, [r7, #20]
 800486e:	621a      	str	r2, [r3, #32]
}
 8004870:	bf00      	nop
 8004872:	371c      	adds	r7, #28
 8004874:	46bd      	mov	sp, r7
 8004876:	bc80      	pop	{r7}
 8004878:	4770      	bx	lr
 800487a:	bf00      	nop
 800487c:	40012c00 	.word	0x40012c00

08004880 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004880:	b480      	push	{r7}
 8004882:	b087      	sub	sp, #28
 8004884:	af00      	add	r7, sp, #0
 8004886:	6078      	str	r0, [r7, #4]
 8004888:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	f023 0210 	bic.w	r2, r3, #16
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	6a1b      	ldr	r3, [r3, #32]
 800489a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	685b      	ldr	r3, [r3, #4]
 80048a0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	699b      	ldr	r3, [r3, #24]
 80048a6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048b8:	683b      	ldr	r3, [r7, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	021b      	lsls	r3, r3, #8
 80048be:	68fa      	ldr	r2, [r7, #12]
 80048c0:	4313      	orrs	r3, r2
 80048c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f023 0320 	bic.w	r3, r3, #32
 80048ca:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80048cc:	683b      	ldr	r3, [r7, #0]
 80048ce:	689b      	ldr	r3, [r3, #8]
 80048d0:	011b      	lsls	r3, r3, #4
 80048d2:	697a      	ldr	r2, [r7, #20]
 80048d4:	4313      	orrs	r3, r2
 80048d6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	4a1d      	ldr	r2, [pc, #116]	; (8004950 <TIM_OC2_SetConfig+0xd0>)
 80048dc:	4293      	cmp	r3, r2
 80048de:	d10d      	bne.n	80048fc <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80048e0:	697b      	ldr	r3, [r7, #20]
 80048e2:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80048e6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68db      	ldr	r3, [r3, #12]
 80048ec:	011b      	lsls	r3, r3, #4
 80048ee:	697a      	ldr	r2, [r7, #20]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80048f4:	697b      	ldr	r3, [r7, #20]
 80048f6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80048fa:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	4a14      	ldr	r2, [pc, #80]	; (8004950 <TIM_OC2_SetConfig+0xd0>)
 8004900:	4293      	cmp	r3, r2
 8004902:	d113      	bne.n	800492c <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004904:	693b      	ldr	r3, [r7, #16]
 8004906:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800490a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800490c:	693b      	ldr	r3, [r7, #16]
 800490e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004912:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	695b      	ldr	r3, [r3, #20]
 8004918:	009b      	lsls	r3, r3, #2
 800491a:	693a      	ldr	r2, [r7, #16]
 800491c:	4313      	orrs	r3, r2
 800491e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	699b      	ldr	r3, [r3, #24]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	693a      	ldr	r2, [r7, #16]
 8004928:	4313      	orrs	r3, r2
 800492a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	693a      	ldr	r2, [r7, #16]
 8004930:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	68fa      	ldr	r2, [r7, #12]
 8004936:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004938:	683b      	ldr	r3, [r7, #0]
 800493a:	685a      	ldr	r2, [r3, #4]
 800493c:	687b      	ldr	r3, [r7, #4]
 800493e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	697a      	ldr	r2, [r7, #20]
 8004944:	621a      	str	r2, [r3, #32]
}
 8004946:	bf00      	nop
 8004948:	371c      	adds	r7, #28
 800494a:	46bd      	mov	sp, r7
 800494c:	bc80      	pop	{r7}
 800494e:	4770      	bx	lr
 8004950:	40012c00 	.word	0x40012c00

08004954 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004954:	b480      	push	{r7}
 8004956:	b087      	sub	sp, #28
 8004958:	af00      	add	r7, sp, #0
 800495a:	6078      	str	r0, [r7, #4]
 800495c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	6a1b      	ldr	r3, [r3, #32]
 8004962:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	6a1b      	ldr	r3, [r3, #32]
 800496e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	69db      	ldr	r3, [r3, #28]
 800497a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004982:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004984:	68fb      	ldr	r3, [r7, #12]
 8004986:	f023 0303 	bic.w	r3, r3, #3
 800498a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800498c:	683b      	ldr	r3, [r7, #0]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	68fa      	ldr	r2, [r7, #12]
 8004992:	4313      	orrs	r3, r2
 8004994:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800499c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800499e:	683b      	ldr	r3, [r7, #0]
 80049a0:	689b      	ldr	r3, [r3, #8]
 80049a2:	021b      	lsls	r3, r3, #8
 80049a4:	697a      	ldr	r2, [r7, #20]
 80049a6:	4313      	orrs	r3, r2
 80049a8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a1d      	ldr	r2, [pc, #116]	; (8004a24 <TIM_OC3_SetConfig+0xd0>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d10d      	bne.n	80049ce <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80049b2:	697b      	ldr	r3, [r7, #20]
 80049b4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049b8:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80049ba:	683b      	ldr	r3, [r7, #0]
 80049bc:	68db      	ldr	r3, [r3, #12]
 80049be:	021b      	lsls	r3, r3, #8
 80049c0:	697a      	ldr	r2, [r7, #20]
 80049c2:	4313      	orrs	r3, r2
 80049c4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80049c6:	697b      	ldr	r3, [r7, #20]
 80049c8:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049ce:	687b      	ldr	r3, [r7, #4]
 80049d0:	4a14      	ldr	r2, [pc, #80]	; (8004a24 <TIM_OC3_SetConfig+0xd0>)
 80049d2:	4293      	cmp	r3, r2
 80049d4:	d113      	bne.n	80049fe <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80049d6:	693b      	ldr	r3, [r7, #16]
 80049d8:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80049dc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80049de:	693b      	ldr	r3, [r7, #16]
 80049e0:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80049e4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	695b      	ldr	r3, [r3, #20]
 80049ea:	011b      	lsls	r3, r3, #4
 80049ec:	693a      	ldr	r2, [r7, #16]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80049f2:	683b      	ldr	r3, [r7, #0]
 80049f4:	699b      	ldr	r3, [r3, #24]
 80049f6:	011b      	lsls	r3, r3, #4
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	4313      	orrs	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	693a      	ldr	r2, [r7, #16]
 8004a02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68fa      	ldr	r2, [r7, #12]
 8004a08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004a0a:	683b      	ldr	r3, [r7, #0]
 8004a0c:	685a      	ldr	r2, [r3, #4]
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	697a      	ldr	r2, [r7, #20]
 8004a16:	621a      	str	r2, [r3, #32]
}
 8004a18:	bf00      	nop
 8004a1a:	371c      	adds	r7, #28
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bc80      	pop	{r7}
 8004a20:	4770      	bx	lr
 8004a22:	bf00      	nop
 8004a24:	40012c00 	.word	0x40012c00

08004a28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004a28:	b480      	push	{r7}
 8004a2a:	b087      	sub	sp, #28
 8004a2c:	af00      	add	r7, sp, #0
 8004a2e:	6078      	str	r0, [r7, #4]
 8004a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	6a1b      	ldr	r3, [r3, #32]
 8004a36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	6a1b      	ldr	r3, [r3, #32]
 8004a42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	685b      	ldr	r3, [r3, #4]
 8004a48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	69db      	ldr	r3, [r3, #28]
 8004a4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004a56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004a5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004a60:	683b      	ldr	r3, [r7, #0]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	021b      	lsls	r3, r3, #8
 8004a66:	68fa      	ldr	r2, [r7, #12]
 8004a68:	4313      	orrs	r3, r2
 8004a6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004a6c:	693b      	ldr	r3, [r7, #16]
 8004a6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004a74:	683b      	ldr	r3, [r7, #0]
 8004a76:	689b      	ldr	r3, [r3, #8]
 8004a78:	031b      	lsls	r3, r3, #12
 8004a7a:	693a      	ldr	r2, [r7, #16]
 8004a7c:	4313      	orrs	r3, r2
 8004a7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	4a0f      	ldr	r2, [pc, #60]	; (8004ac0 <TIM_OC4_SetConfig+0x98>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	d109      	bne.n	8004a9c <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004a88:	697b      	ldr	r3, [r7, #20]
 8004a8a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004a8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004a90:	683b      	ldr	r3, [r7, #0]
 8004a92:	695b      	ldr	r3, [r3, #20]
 8004a94:	019b      	lsls	r3, r3, #6
 8004a96:	697a      	ldr	r2, [r7, #20]
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	697a      	ldr	r2, [r7, #20]
 8004aa0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	68fa      	ldr	r2, [r7, #12]
 8004aa6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004aa8:	683b      	ldr	r3, [r7, #0]
 8004aaa:	685a      	ldr	r2, [r3, #4]
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	693a      	ldr	r2, [r7, #16]
 8004ab4:	621a      	str	r2, [r3, #32]
}
 8004ab6:	bf00      	nop
 8004ab8:	371c      	adds	r7, #28
 8004aba:	46bd      	mov	sp, r7
 8004abc:	bc80      	pop	{r7}
 8004abe:	4770      	bx	lr
 8004ac0:	40012c00 	.word	0x40012c00

08004ac4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ac4:	b480      	push	{r7}
 8004ac6:	b087      	sub	sp, #28
 8004ac8:	af00      	add	r7, sp, #0
 8004aca:	60f8      	str	r0, [r7, #12]
 8004acc:	60b9      	str	r1, [r7, #8]
 8004ace:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	6a1b      	ldr	r3, [r3, #32]
 8004ad4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	6a1b      	ldr	r3, [r3, #32]
 8004ada:	f023 0201 	bic.w	r2, r3, #1
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	699b      	ldr	r3, [r3, #24]
 8004ae6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004ae8:	693b      	ldr	r3, [r7, #16]
 8004aea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004aee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	011b      	lsls	r3, r3, #4
 8004af4:	693a      	ldr	r2, [r7, #16]
 8004af6:	4313      	orrs	r3, r2
 8004af8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004afa:	697b      	ldr	r3, [r7, #20]
 8004afc:	f023 030a 	bic.w	r3, r3, #10
 8004b00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b02:	697a      	ldr	r2, [r7, #20]
 8004b04:	68bb      	ldr	r3, [r7, #8]
 8004b06:	4313      	orrs	r3, r2
 8004b08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	693a      	ldr	r2, [r7, #16]
 8004b0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	697a      	ldr	r2, [r7, #20]
 8004b14:	621a      	str	r2, [r3, #32]
}
 8004b16:	bf00      	nop
 8004b18:	371c      	adds	r7, #28
 8004b1a:	46bd      	mov	sp, r7
 8004b1c:	bc80      	pop	{r7}
 8004b1e:	4770      	bx	lr

08004b20 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b20:	b480      	push	{r7}
 8004b22:	b087      	sub	sp, #28
 8004b24:	af00      	add	r7, sp, #0
 8004b26:	60f8      	str	r0, [r7, #12]
 8004b28:	60b9      	str	r1, [r7, #8]
 8004b2a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	6a1b      	ldr	r3, [r3, #32]
 8004b30:	f023 0210 	bic.w	r2, r3, #16
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	699b      	ldr	r3, [r3, #24]
 8004b3c:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b44:	697b      	ldr	r3, [r7, #20]
 8004b46:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004b4a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	031b      	lsls	r3, r3, #12
 8004b50:	697a      	ldr	r2, [r7, #20]
 8004b52:	4313      	orrs	r3, r2
 8004b54:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b56:	693b      	ldr	r3, [r7, #16]
 8004b58:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004b5c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	011b      	lsls	r3, r3, #4
 8004b62:	693a      	ldr	r2, [r7, #16]
 8004b64:	4313      	orrs	r3, r2
 8004b66:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	693a      	ldr	r2, [r7, #16]
 8004b72:	621a      	str	r2, [r3, #32]
}
 8004b74:	bf00      	nop
 8004b76:	371c      	adds	r7, #28
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bc80      	pop	{r7}
 8004b7c:	4770      	bx	lr

08004b7e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b7e:	b480      	push	{r7}
 8004b80:	b085      	sub	sp, #20
 8004b82:	af00      	add	r7, sp, #0
 8004b84:	6078      	str	r0, [r7, #4]
 8004b86:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004b94:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004b96:	683a      	ldr	r2, [r7, #0]
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	f043 0307 	orr.w	r3, r3, #7
 8004ba0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	68fa      	ldr	r2, [r7, #12]
 8004ba6:	609a      	str	r2, [r3, #8]
}
 8004ba8:	bf00      	nop
 8004baa:	3714      	adds	r7, #20
 8004bac:	46bd      	mov	sp, r7
 8004bae:	bc80      	pop	{r7}
 8004bb0:	4770      	bx	lr

08004bb2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bb2:	b480      	push	{r7}
 8004bb4:	b087      	sub	sp, #28
 8004bb6:	af00      	add	r7, sp, #0
 8004bb8:	60f8      	str	r0, [r7, #12]
 8004bba:	60b9      	str	r1, [r7, #8]
 8004bbc:	607a      	str	r2, [r7, #4]
 8004bbe:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	689b      	ldr	r3, [r3, #8]
 8004bc4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bc6:	697b      	ldr	r3, [r7, #20]
 8004bc8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004bcc:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bce:	683b      	ldr	r3, [r7, #0]
 8004bd0:	021a      	lsls	r2, r3, #8
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	431a      	orrs	r2, r3
 8004bd6:	68bb      	ldr	r3, [r7, #8]
 8004bd8:	4313      	orrs	r3, r2
 8004bda:	697a      	ldr	r2, [r7, #20]
 8004bdc:	4313      	orrs	r3, r2
 8004bde:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	697a      	ldr	r2, [r7, #20]
 8004be4:	609a      	str	r2, [r3, #8]
}
 8004be6:	bf00      	nop
 8004be8:	371c      	adds	r7, #28
 8004bea:	46bd      	mov	sp, r7
 8004bec:	bc80      	pop	{r7}
 8004bee:	4770      	bx	lr

08004bf0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	b087      	sub	sp, #28
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	60f8      	str	r0, [r7, #12]
 8004bf8:	60b9      	str	r1, [r7, #8]
 8004bfa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004bfc:	68bb      	ldr	r3, [r7, #8]
 8004bfe:	f003 031f 	and.w	r3, r3, #31
 8004c02:	2201      	movs	r2, #1
 8004c04:	fa02 f303 	lsl.w	r3, r2, r3
 8004c08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	6a1a      	ldr	r2, [r3, #32]
 8004c0e:	697b      	ldr	r3, [r7, #20]
 8004c10:	43db      	mvns	r3, r3
 8004c12:	401a      	ands	r2, r3
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	6a1a      	ldr	r2, [r3, #32]
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	f003 031f 	and.w	r3, r3, #31
 8004c22:	6879      	ldr	r1, [r7, #4]
 8004c24:	fa01 f303 	lsl.w	r3, r1, r3
 8004c28:	431a      	orrs	r2, r3
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	621a      	str	r2, [r3, #32]
}
 8004c2e:	bf00      	nop
 8004c30:	371c      	adds	r7, #28
 8004c32:	46bd      	mov	sp, r7
 8004c34:	bc80      	pop	{r7}
 8004c36:	4770      	bx	lr

08004c38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004c38:	b480      	push	{r7}
 8004c3a:	b085      	sub	sp, #20
 8004c3c:	af00      	add	r7, sp, #0
 8004c3e:	6078      	str	r0, [r7, #4]
 8004c40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	d101      	bne.n	8004c50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c4c:	2302      	movs	r3, #2
 8004c4e:	e046      	b.n	8004cde <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2201      	movs	r2, #1
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2202      	movs	r2, #2
 8004c5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	685b      	ldr	r3, [r3, #4]
 8004c66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	689b      	ldr	r3, [r3, #8]
 8004c6e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004c76:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c78:	683b      	ldr	r3, [r7, #0]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	68fa      	ldr	r2, [r7, #12]
 8004c7e:	4313      	orrs	r3, r2
 8004c80:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68fa      	ldr	r2, [r7, #12]
 8004c88:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a16      	ldr	r2, [pc, #88]	; (8004ce8 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c90:	4293      	cmp	r3, r2
 8004c92:	d00e      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c9c:	d009      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	4a12      	ldr	r2, [pc, #72]	; (8004cec <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004ca4:	4293      	cmp	r3, r2
 8004ca6:	d004      	beq.n	8004cb2 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	4a10      	ldr	r2, [pc, #64]	; (8004cf0 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d10c      	bne.n	8004ccc <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004cb2:	68bb      	ldr	r3, [r7, #8]
 8004cb4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004cb8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004cba:	683b      	ldr	r3, [r7, #0]
 8004cbc:	685b      	ldr	r3, [r3, #4]
 8004cbe:	68ba      	ldr	r2, [r7, #8]
 8004cc0:	4313      	orrs	r3, r2
 8004cc2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	68ba      	ldr	r2, [r7, #8]
 8004cca:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ccc:	687b      	ldr	r3, [r7, #4]
 8004cce:	2201      	movs	r2, #1
 8004cd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	2200      	movs	r2, #0
 8004cd8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	bc80      	pop	{r7}
 8004ce6:	4770      	bx	lr
 8004ce8:	40012c00 	.word	0x40012c00
 8004cec:	40000400 	.word	0x40000400
 8004cf0:	40000800 	.word	0x40000800

08004cf4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cf4:	b480      	push	{r7}
 8004cf6:	b083      	sub	sp, #12
 8004cf8:	af00      	add	r7, sp, #0
 8004cfa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cfc:	bf00      	nop
 8004cfe:	370c      	adds	r7, #12
 8004d00:	46bd      	mov	sp, r7
 8004d02:	bc80      	pop	{r7}
 8004d04:	4770      	bx	lr

08004d06 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d06:	b480      	push	{r7}
 8004d08:	b083      	sub	sp, #12
 8004d0a:	af00      	add	r7, sp, #0
 8004d0c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d0e:	bf00      	nop
 8004d10:	370c      	adds	r7, #12
 8004d12:	46bd      	mov	sp, r7
 8004d14:	bc80      	pop	{r7}
 8004d16:	4770      	bx	lr

08004d18 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d18:	b580      	push	{r7, lr}
 8004d1a:	b082      	sub	sp, #8
 8004d1c:	af00      	add	r7, sp, #0
 8004d1e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d101      	bne.n	8004d2a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d26:	2301      	movs	r3, #1
 8004d28:	e03f      	b.n	8004daa <HAL_UART_Init+0x92>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d30:	b2db      	uxtb	r3, r3
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d106      	bne.n	8004d44 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d3e:	6878      	ldr	r0, [r7, #4]
 8004d40:	f7fc ff52 	bl	8001be8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2224      	movs	r2, #36	; 0x24
 8004d48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	68da      	ldr	r2, [r3, #12]
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	681b      	ldr	r3, [r3, #0]
 8004d56:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d5a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f000 fc85 	bl	800566c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	691a      	ldr	r2, [r3, #16]
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d70:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	681b      	ldr	r3, [r3, #0]
 8004d76:	695a      	ldr	r2, [r3, #20]
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d80:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	68da      	ldr	r2, [r3, #12]
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004d90:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2200      	movs	r2, #0
 8004d96:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2220      	movs	r2, #32
 8004d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	2220      	movs	r2, #32
 8004da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004da8:	2300      	movs	r3, #0
}
 8004daa:	4618      	mov	r0, r3
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b08a      	sub	sp, #40	; 0x28
 8004db6:	af02      	add	r7, sp, #8
 8004db8:	60f8      	str	r0, [r7, #12]
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	603b      	str	r3, [r7, #0]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004dc2:	2300      	movs	r3, #0
 8004dc4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dcc:	b2db      	uxtb	r3, r3
 8004dce:	2b20      	cmp	r3, #32
 8004dd0:	d17c      	bne.n	8004ecc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004dd2:	68bb      	ldr	r3, [r7, #8]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d002      	beq.n	8004dde <HAL_UART_Transmit+0x2c>
 8004dd8:	88fb      	ldrh	r3, [r7, #6]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d101      	bne.n	8004de2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004dde:	2301      	movs	r3, #1
 8004de0:	e075      	b.n	8004ece <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004de2:	68fb      	ldr	r3, [r7, #12]
 8004de4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004de8:	2b01      	cmp	r3, #1
 8004dea:	d101      	bne.n	8004df0 <HAL_UART_Transmit+0x3e>
 8004dec:	2302      	movs	r3, #2
 8004dee:	e06e      	b.n	8004ece <HAL_UART_Transmit+0x11c>
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004df8:	68fb      	ldr	r3, [r7, #12]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2221      	movs	r2, #33	; 0x21
 8004e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e06:	f7fd f8c7 	bl	8001f98 <HAL_GetTick>
 8004e0a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	88fa      	ldrh	r2, [r7, #6]
 8004e10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e12:	68fb      	ldr	r3, [r7, #12]
 8004e14:	88fa      	ldrh	r2, [r7, #6]
 8004e16:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e18:	68fb      	ldr	r3, [r7, #12]
 8004e1a:	689b      	ldr	r3, [r3, #8]
 8004e1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e20:	d108      	bne.n	8004e34 <HAL_UART_Transmit+0x82>
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	2b00      	cmp	r3, #0
 8004e28:	d104      	bne.n	8004e34 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8004e2e:	68bb      	ldr	r3, [r7, #8]
 8004e30:	61bb      	str	r3, [r7, #24]
 8004e32:	e003      	b.n	8004e3c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004e34:	68bb      	ldr	r3, [r7, #8]
 8004e36:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004e3c:	68fb      	ldr	r3, [r7, #12]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004e44:	e02a      	b.n	8004e9c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e46:	683b      	ldr	r3, [r7, #0]
 8004e48:	9300      	str	r3, [sp, #0]
 8004e4a:	697b      	ldr	r3, [r7, #20]
 8004e4c:	2200      	movs	r2, #0
 8004e4e:	2180      	movs	r1, #128	; 0x80
 8004e50:	68f8      	ldr	r0, [r7, #12]
 8004e52:	f000 fa38 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 8004e56:	4603      	mov	r3, r0
 8004e58:	2b00      	cmp	r3, #0
 8004e5a:	d001      	beq.n	8004e60 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004e5c:	2303      	movs	r3, #3
 8004e5e:	e036      	b.n	8004ece <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004e60:	69fb      	ldr	r3, [r7, #28]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d10b      	bne.n	8004e7e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e66:	69bb      	ldr	r3, [r7, #24]
 8004e68:	881b      	ldrh	r3, [r3, #0]
 8004e6a:	461a      	mov	r2, r3
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	681b      	ldr	r3, [r3, #0]
 8004e70:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e74:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	3302      	adds	r3, #2
 8004e7a:	61bb      	str	r3, [r7, #24]
 8004e7c:	e007      	b.n	8004e8e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e7e:	69fb      	ldr	r3, [r7, #28]
 8004e80:	781a      	ldrb	r2, [r3, #0]
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e88:	69fb      	ldr	r3, [r7, #28]
 8004e8a:	3301      	adds	r3, #1
 8004e8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e92:	b29b      	uxth	r3, r3
 8004e94:	3b01      	subs	r3, #1
 8004e96:	b29a      	uxth	r2, r3
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004e9c:	68fb      	ldr	r3, [r7, #12]
 8004e9e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ea0:	b29b      	uxth	r3, r3
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d1cf      	bne.n	8004e46 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004ea6:	683b      	ldr	r3, [r7, #0]
 8004ea8:	9300      	str	r3, [sp, #0]
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	2200      	movs	r2, #0
 8004eae:	2140      	movs	r1, #64	; 0x40
 8004eb0:	68f8      	ldr	r0, [r7, #12]
 8004eb2:	f000 fa08 	bl	80052c6 <UART_WaitOnFlagUntilTimeout>
 8004eb6:	4603      	mov	r3, r0
 8004eb8:	2b00      	cmp	r3, #0
 8004eba:	d001      	beq.n	8004ec0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004ebc:	2303      	movs	r3, #3
 8004ebe:	e006      	b.n	8004ece <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2220      	movs	r2, #32
 8004ec4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004ec8:	2300      	movs	r3, #0
 8004eca:	e000      	b.n	8004ece <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004ecc:	2302      	movs	r3, #2
  }
}
 8004ece:	4618      	mov	r0, r3
 8004ed0:	3720      	adds	r7, #32
 8004ed2:	46bd      	mov	sp, r7
 8004ed4:	bd80      	pop	{r7, pc}

08004ed6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004ed6:	b580      	push	{r7, lr}
 8004ed8:	b084      	sub	sp, #16
 8004eda:	af00      	add	r7, sp, #0
 8004edc:	60f8      	str	r0, [r7, #12]
 8004ede:	60b9      	str	r1, [r7, #8]
 8004ee0:	4613      	mov	r3, r2
 8004ee2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004eea:	b2db      	uxtb	r3, r3
 8004eec:	2b20      	cmp	r3, #32
 8004eee:	d11d      	bne.n	8004f2c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ef0:	68bb      	ldr	r3, [r7, #8]
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d002      	beq.n	8004efc <HAL_UART_Receive_IT+0x26>
 8004ef6:	88fb      	ldrh	r3, [r7, #6]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d101      	bne.n	8004f00 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004efc:	2301      	movs	r3, #1
 8004efe:	e016      	b.n	8004f2e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d101      	bne.n	8004f0e <HAL_UART_Receive_IT+0x38>
 8004f0a:	2302      	movs	r3, #2
 8004f0c:	e00f      	b.n	8004f2e <HAL_UART_Receive_IT+0x58>
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	2201      	movs	r2, #1
 8004f12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	2200      	movs	r2, #0
 8004f1a:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8004f1c:	88fb      	ldrh	r3, [r7, #6]
 8004f1e:	461a      	mov	r2, r3
 8004f20:	68b9      	ldr	r1, [r7, #8]
 8004f22:	68f8      	ldr	r0, [r7, #12]
 8004f24:	f000 fa19 	bl	800535a <UART_Start_Receive_IT>
 8004f28:	4603      	mov	r3, r0
 8004f2a:	e000      	b.n	8004f2e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8004f2c:	2302      	movs	r3, #2
  }
}
 8004f2e:	4618      	mov	r0, r3
 8004f30:	3710      	adds	r7, #16
 8004f32:	46bd      	mov	sp, r7
 8004f34:	bd80      	pop	{r7, pc}
	...

08004f38 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f38:	b580      	push	{r7, lr}
 8004f3a:	b08a      	sub	sp, #40	; 0x28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	68db      	ldr	r3, [r3, #12]
 8004f4e:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	695b      	ldr	r3, [r3, #20]
 8004f56:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 8004f58:	2300      	movs	r3, #0
 8004f5a:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 8004f5c:	2300      	movs	r3, #0
 8004f5e:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004f60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 8004f68:	69bb      	ldr	r3, [r7, #24]
 8004f6a:	2b00      	cmp	r3, #0
 8004f6c:	d10d      	bne.n	8004f8a <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004f6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f70:	f003 0320 	and.w	r3, r3, #32
 8004f74:	2b00      	cmp	r3, #0
 8004f76:	d008      	beq.n	8004f8a <HAL_UART_IRQHandler+0x52>
 8004f78:	6a3b      	ldr	r3, [r7, #32]
 8004f7a:	f003 0320 	and.w	r3, r3, #32
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d003      	beq.n	8004f8a <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8004f82:	6878      	ldr	r0, [r7, #4]
 8004f84:	f000 fac9 	bl	800551a <UART_Receive_IT>
      return;
 8004f88:	e17b      	b.n	8005282 <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8004f8a:	69bb      	ldr	r3, [r7, #24]
 8004f8c:	2b00      	cmp	r3, #0
 8004f8e:	f000 80b1 	beq.w	80050f4 <HAL_UART_IRQHandler+0x1bc>
 8004f92:	69fb      	ldr	r3, [r7, #28]
 8004f94:	f003 0301 	and.w	r3, r3, #1
 8004f98:	2b00      	cmp	r3, #0
 8004f9a:	d105      	bne.n	8004fa8 <HAL_UART_IRQHandler+0x70>
 8004f9c:	6a3b      	ldr	r3, [r7, #32]
 8004f9e:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	f000 80a6 	beq.w	80050f4 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8004fa8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004faa:	f003 0301 	and.w	r3, r3, #1
 8004fae:	2b00      	cmp	r3, #0
 8004fb0:	d00a      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x90>
 8004fb2:	6a3b      	ldr	r3, [r7, #32]
 8004fb4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d005      	beq.n	8004fc8 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fc0:	f043 0201 	orr.w	r2, r3, #1
 8004fc4:	687b      	ldr	r3, [r7, #4]
 8004fc6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fc8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fca:	f003 0304 	and.w	r3, r3, #4
 8004fce:	2b00      	cmp	r3, #0
 8004fd0:	d00a      	beq.n	8004fe8 <HAL_UART_IRQHandler+0xb0>
 8004fd2:	69fb      	ldr	r3, [r7, #28]
 8004fd4:	f003 0301 	and.w	r3, r3, #1
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d005      	beq.n	8004fe8 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fe0:	f043 0202 	orr.w	r2, r3, #2
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004fe8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fea:	f003 0302 	and.w	r3, r3, #2
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	d00a      	beq.n	8005008 <HAL_UART_IRQHandler+0xd0>
 8004ff2:	69fb      	ldr	r3, [r7, #28]
 8004ff4:	f003 0301 	and.w	r3, r3, #1
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d005      	beq.n	8005008 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005000:	f043 0204 	orr.w	r2, r3, #4
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8005008:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800500a:	f003 0308 	and.w	r3, r3, #8
 800500e:	2b00      	cmp	r3, #0
 8005010:	d00f      	beq.n	8005032 <HAL_UART_IRQHandler+0xfa>
 8005012:	6a3b      	ldr	r3, [r7, #32]
 8005014:	f003 0320 	and.w	r3, r3, #32
 8005018:	2b00      	cmp	r3, #0
 800501a:	d104      	bne.n	8005026 <HAL_UART_IRQHandler+0xee>
 800501c:	69fb      	ldr	r3, [r7, #28]
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d005      	beq.n	8005032 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800502a:	f043 0208 	orr.w	r2, r3, #8
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005036:	2b00      	cmp	r3, #0
 8005038:	f000 811e 	beq.w	8005278 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800503c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800503e:	f003 0320 	and.w	r3, r3, #32
 8005042:	2b00      	cmp	r3, #0
 8005044:	d007      	beq.n	8005056 <HAL_UART_IRQHandler+0x11e>
 8005046:	6a3b      	ldr	r3, [r7, #32]
 8005048:	f003 0320 	and.w	r3, r3, #32
 800504c:	2b00      	cmp	r3, #0
 800504e:	d002      	beq.n	8005056 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 8005050:	6878      	ldr	r0, [r7, #4]
 8005052:	f000 fa62 	bl	800551a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	695b      	ldr	r3, [r3, #20]
 800505c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005060:	2b00      	cmp	r3, #0
 8005062:	bf14      	ite	ne
 8005064:	2301      	movne	r3, #1
 8005066:	2300      	moveq	r3, #0
 8005068:	b2db      	uxtb	r3, r3
 800506a:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005070:	f003 0308 	and.w	r3, r3, #8
 8005074:	2b00      	cmp	r3, #0
 8005076:	d102      	bne.n	800507e <HAL_UART_IRQHandler+0x146>
 8005078:	697b      	ldr	r3, [r7, #20]
 800507a:	2b00      	cmp	r3, #0
 800507c:	d031      	beq.n	80050e2 <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800507e:	6878      	ldr	r0, [r7, #4]
 8005080:	f000 f9a4 	bl	80053cc <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	695b      	ldr	r3, [r3, #20]
 800508a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800508e:	2b00      	cmp	r3, #0
 8005090:	d023      	beq.n	80050da <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	695a      	ldr	r2, [r3, #20]
 8005098:	687b      	ldr	r3, [r7, #4]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80050a0:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d013      	beq.n	80050d2 <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050ae:	4a76      	ldr	r2, [pc, #472]	; (8005288 <HAL_UART_IRQHandler+0x350>)
 80050b0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050b6:	4618      	mov	r0, r3
 80050b8:	f7fd fdc8 	bl	8002c4c <HAL_DMA_Abort_IT>
 80050bc:	4603      	mov	r3, r0
 80050be:	2b00      	cmp	r3, #0
 80050c0:	d016      	beq.n	80050f0 <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80050c8:	687a      	ldr	r2, [r7, #4]
 80050ca:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80050cc:	4610      	mov	r0, r2
 80050ce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d0:	e00e      	b.n	80050f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80050d2:	6878      	ldr	r0, [r7, #4]
 80050d4:	f000 f8e3 	bl	800529e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050d8:	e00a      	b.n	80050f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80050da:	6878      	ldr	r0, [r7, #4]
 80050dc:	f000 f8df 	bl	800529e <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050e0:	e006      	b.n	80050f0 <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80050e2:	6878      	ldr	r0, [r7, #4]
 80050e4:	f000 f8db 	bl	800529e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2200      	movs	r2, #0
 80050ec:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80050ee:	e0c3      	b.n	8005278 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80050f0:	bf00      	nop
    return;
 80050f2:	e0c1      	b.n	8005278 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80050f8:	2b01      	cmp	r3, #1
 80050fa:	f040 80a1 	bne.w	8005240 <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 80050fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005100:	f003 0310 	and.w	r3, r3, #16
 8005104:	2b00      	cmp	r3, #0
 8005106:	f000 809b 	beq.w	8005240 <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800510a:	6a3b      	ldr	r3, [r7, #32]
 800510c:	f003 0310 	and.w	r3, r3, #16
 8005110:	2b00      	cmp	r3, #0
 8005112:	f000 8095 	beq.w	8005240 <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005116:	2300      	movs	r3, #0
 8005118:	60fb      	str	r3, [r7, #12]
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	60fb      	str	r3, [r7, #12]
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	681b      	ldr	r3, [r3, #0]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	60fb      	str	r3, [r7, #12]
 800512a:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	681b      	ldr	r3, [r3, #0]
 8005130:	695b      	ldr	r3, [r3, #20]
 8005132:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005136:	2b00      	cmp	r3, #0
 8005138:	d04e      	beq.n	80051d8 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800513e:	681b      	ldr	r3, [r3, #0]
 8005140:	685b      	ldr	r3, [r3, #4]
 8005142:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8005144:	8a3b      	ldrh	r3, [r7, #16]
 8005146:	2b00      	cmp	r3, #0
 8005148:	f000 8098 	beq.w	800527c <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005150:	8a3a      	ldrh	r2, [r7, #16]
 8005152:	429a      	cmp	r2, r3
 8005154:	f080 8092 	bcs.w	800527c <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	8a3a      	ldrh	r2, [r7, #16]
 800515c:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005162:	699b      	ldr	r3, [r3, #24]
 8005164:	2b20      	cmp	r3, #32
 8005166:	d02b      	beq.n	80051c0 <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68da      	ldr	r2, [r3, #12]
 800516e:	687b      	ldr	r3, [r7, #4]
 8005170:	681b      	ldr	r3, [r3, #0]
 8005172:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005176:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	695a      	ldr	r2, [r3, #20]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 0201 	bic.w	r2, r2, #1
 8005186:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	695a      	ldr	r2, [r3, #20]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005196:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	2220      	movs	r2, #32
 800519c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	2200      	movs	r2, #0
 80051a4:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	681b      	ldr	r3, [r3, #0]
 80051aa:	68da      	ldr	r2, [r3, #12]
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	f022 0210 	bic.w	r2, r2, #16
 80051b4:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80051ba:	4618      	mov	r0, r3
 80051bc:	f7fd fd0b 	bl	8002bd6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051c8:	b29b      	uxth	r3, r3
 80051ca:	1ad3      	subs	r3, r2, r3
 80051cc:	b29b      	uxth	r3, r3
 80051ce:	4619      	mov	r1, r3
 80051d0:	6878      	ldr	r0, [r7, #4]
 80051d2:	f000 f86d 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80051d6:	e051      	b.n	800527c <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051e0:	b29b      	uxth	r3, r3
 80051e2:	1ad3      	subs	r3, r2, r3
 80051e4:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80051ea:	b29b      	uxth	r3, r3
 80051ec:	2b00      	cmp	r3, #0
 80051ee:	d047      	beq.n	8005280 <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 80051f0:	8a7b      	ldrh	r3, [r7, #18]
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d044      	beq.n	8005280 <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68da      	ldr	r2, [r3, #12]
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005204:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695a      	ldr	r2, [r3, #20]
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f022 0201 	bic.w	r2, r2, #1
 8005214:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	2220      	movs	r2, #32
 800521a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	2200      	movs	r2, #0
 8005222:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	68da      	ldr	r2, [r3, #12]
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f022 0210 	bic.w	r2, r2, #16
 8005232:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005234:	8a7b      	ldrh	r3, [r7, #18]
 8005236:	4619      	mov	r1, r3
 8005238:	6878      	ldr	r0, [r7, #4]
 800523a:	f000 f839 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800523e:	e01f      	b.n	8005280 <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005240:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005246:	2b00      	cmp	r3, #0
 8005248:	d008      	beq.n	800525c <HAL_UART_IRQHandler+0x324>
 800524a:	6a3b      	ldr	r3, [r7, #32]
 800524c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005250:	2b00      	cmp	r3, #0
 8005252:	d003      	beq.n	800525c <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 8005254:	6878      	ldr	r0, [r7, #4]
 8005256:	f000 f8f9 	bl	800544c <UART_Transmit_IT>
    return;
 800525a:	e012      	b.n	8005282 <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800525c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800525e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00d      	beq.n	8005282 <HAL_UART_IRQHandler+0x34a>
 8005266:	6a3b      	ldr	r3, [r7, #32]
 8005268:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800526c:	2b00      	cmp	r3, #0
 800526e:	d008      	beq.n	8005282 <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 8005270:	6878      	ldr	r0, [r7, #4]
 8005272:	f000 f93a 	bl	80054ea <UART_EndTransmit_IT>
    return;
 8005276:	e004      	b.n	8005282 <HAL_UART_IRQHandler+0x34a>
    return;
 8005278:	bf00      	nop
 800527a:	e002      	b.n	8005282 <HAL_UART_IRQHandler+0x34a>
      return;
 800527c:	bf00      	nop
 800527e:	e000      	b.n	8005282 <HAL_UART_IRQHandler+0x34a>
      return;
 8005280:	bf00      	nop
  }
}
 8005282:	3728      	adds	r7, #40	; 0x28
 8005284:	46bd      	mov	sp, r7
 8005286:	bd80      	pop	{r7, pc}
 8005288:	08005425 	.word	0x08005425

0800528c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800528c:	b480      	push	{r7}
 800528e:	b083      	sub	sp, #12
 8005290:	af00      	add	r7, sp, #0
 8005292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	bc80      	pop	{r7}
 800529c:	4770      	bx	lr

0800529e <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800529e:	b480      	push	{r7}
 80052a0:	b083      	sub	sp, #12
 80052a2:	af00      	add	r7, sp, #0
 80052a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80052a6:	bf00      	nop
 80052a8:	370c      	adds	r7, #12
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bc80      	pop	{r7}
 80052ae:	4770      	bx	lr

080052b0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80052b0:	b480      	push	{r7}
 80052b2:	b083      	sub	sp, #12
 80052b4:	af00      	add	r7, sp, #0
 80052b6:	6078      	str	r0, [r7, #4]
 80052b8:	460b      	mov	r3, r1
 80052ba:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80052bc:	bf00      	nop
 80052be:	370c      	adds	r7, #12
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bc80      	pop	{r7}
 80052c4:	4770      	bx	lr

080052c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 80052c6:	b580      	push	{r7, lr}
 80052c8:	b084      	sub	sp, #16
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	60f8      	str	r0, [r7, #12]
 80052ce:	60b9      	str	r1, [r7, #8]
 80052d0:	603b      	str	r3, [r7, #0]
 80052d2:	4613      	mov	r3, r2
 80052d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052d6:	e02c      	b.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052d8:	69bb      	ldr	r3, [r7, #24]
 80052da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052de:	d028      	beq.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80052e0:	69bb      	ldr	r3, [r7, #24]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d007      	beq.n	80052f6 <UART_WaitOnFlagUntilTimeout+0x30>
 80052e6:	f7fc fe57 	bl	8001f98 <HAL_GetTick>
 80052ea:	4602      	mov	r2, r0
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	1ad3      	subs	r3, r2, r3
 80052f0:	69ba      	ldr	r2, [r7, #24]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d21d      	bcs.n	8005332 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80052f6:	68fb      	ldr	r3, [r7, #12]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	68da      	ldr	r2, [r3, #12]
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8005304:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	695a      	ldr	r2, [r3, #20]
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f022 0201 	bic.w	r2, r2, #1
 8005314:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2220      	movs	r2, #32
 800531a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	2220      	movs	r2, #32
 8005322:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	2200      	movs	r2, #0
 800532a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e00f      	b.n	8005352 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005332:	68fb      	ldr	r3, [r7, #12]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	681a      	ldr	r2, [r3, #0]
 8005338:	68bb      	ldr	r3, [r7, #8]
 800533a:	4013      	ands	r3, r2
 800533c:	68ba      	ldr	r2, [r7, #8]
 800533e:	429a      	cmp	r2, r3
 8005340:	bf0c      	ite	eq
 8005342:	2301      	moveq	r3, #1
 8005344:	2300      	movne	r3, #0
 8005346:	b2db      	uxtb	r3, r3
 8005348:	461a      	mov	r2, r3
 800534a:	79fb      	ldrb	r3, [r7, #7]
 800534c:	429a      	cmp	r2, r3
 800534e:	d0c3      	beq.n	80052d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005350:	2300      	movs	r3, #0
}
 8005352:	4618      	mov	r0, r3
 8005354:	3710      	adds	r7, #16
 8005356:	46bd      	mov	sp, r7
 8005358:	bd80      	pop	{r7, pc}

0800535a <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800535a:	b480      	push	{r7}
 800535c:	b085      	sub	sp, #20
 800535e:	af00      	add	r7, sp, #0
 8005360:	60f8      	str	r0, [r7, #12]
 8005362:	60b9      	str	r1, [r7, #8]
 8005364:	4613      	mov	r3, r2
 8005366:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	68ba      	ldr	r2, [r7, #8]
 800536c:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	88fa      	ldrh	r2, [r7, #6]
 8005372:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	88fa      	ldrh	r2, [r7, #6]
 8005378:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800537a:	68fb      	ldr	r3, [r7, #12]
 800537c:	2200      	movs	r2, #0
 800537e:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	2222      	movs	r2, #34	; 0x22
 8005384:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	68da      	ldr	r2, [r3, #12]
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	681b      	ldr	r3, [r3, #0]
 800539a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800539e:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	681b      	ldr	r3, [r3, #0]
 80053a4:	695a      	ldr	r2, [r3, #20]
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	f042 0201 	orr.w	r2, r2, #1
 80053ae:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80053b0:	68fb      	ldr	r3, [r7, #12]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	68da      	ldr	r2, [r3, #12]
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f042 0220 	orr.w	r2, r2, #32
 80053be:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80053c0:	2300      	movs	r3, #0
}
 80053c2:	4618      	mov	r0, r3
 80053c4:	3714      	adds	r7, #20
 80053c6:	46bd      	mov	sp, r7
 80053c8:	bc80      	pop	{r7}
 80053ca:	4770      	bx	lr

080053cc <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80053cc:	b480      	push	{r7}
 80053ce:	b083      	sub	sp, #12
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	68da      	ldr	r2, [r3, #12]
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80053e2:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	695a      	ldr	r2, [r3, #20]
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f022 0201 	bic.w	r2, r2, #1
 80053f2:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d107      	bne.n	800540c <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	681b      	ldr	r3, [r3, #0]
 8005400:	68da      	ldr	r2, [r3, #12]
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	f022 0210 	bic.w	r2, r2, #16
 800540a:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	2220      	movs	r2, #32
 8005410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2200      	movs	r2, #0
 8005418:	631a      	str	r2, [r3, #48]	; 0x30
}
 800541a:	bf00      	nop
 800541c:	370c      	adds	r7, #12
 800541e:	46bd      	mov	sp, r7
 8005420:	bc80      	pop	{r7}
 8005422:	4770      	bx	lr

08005424 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005424:	b580      	push	{r7, lr}
 8005426:	b084      	sub	sp, #16
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005430:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	2200      	movs	r2, #0
 8005436:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800543e:	68f8      	ldr	r0, [r7, #12]
 8005440:	f7ff ff2d 	bl	800529e <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005444:	bf00      	nop
 8005446:	3710      	adds	r7, #16
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}

0800544c <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800544c:	b480      	push	{r7}
 800544e:	b085      	sub	sp, #20
 8005450:	af00      	add	r7, sp, #0
 8005452:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800545a:	b2db      	uxtb	r3, r3
 800545c:	2b21      	cmp	r3, #33	; 0x21
 800545e:	d13e      	bne.n	80054de <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	689b      	ldr	r3, [r3, #8]
 8005464:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005468:	d114      	bne.n	8005494 <UART_Transmit_IT+0x48>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	691b      	ldr	r3, [r3, #16]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d110      	bne.n	8005494 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	6a1b      	ldr	r3, [r3, #32]
 8005476:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	881b      	ldrh	r3, [r3, #0]
 800547c:	461a      	mov	r2, r3
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005486:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a1b      	ldr	r3, [r3, #32]
 800548c:	1c9a      	adds	r2, r3, #2
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	621a      	str	r2, [r3, #32]
 8005492:	e008      	b.n	80054a6 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	6a1b      	ldr	r3, [r3, #32]
 8005498:	1c59      	adds	r1, r3, #1
 800549a:	687a      	ldr	r2, [r7, #4]
 800549c:	6211      	str	r1, [r2, #32]
 800549e:	781a      	ldrb	r2, [r3, #0]
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80054aa:	b29b      	uxth	r3, r3
 80054ac:	3b01      	subs	r3, #1
 80054ae:	b29b      	uxth	r3, r3
 80054b0:	687a      	ldr	r2, [r7, #4]
 80054b2:	4619      	mov	r1, r3
 80054b4:	84d1      	strh	r1, [r2, #38]	; 0x26
 80054b6:	2b00      	cmp	r3, #0
 80054b8:	d10f      	bne.n	80054da <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	681b      	ldr	r3, [r3, #0]
 80054be:	68da      	ldr	r2, [r3, #12]
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80054c8:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	68da      	ldr	r2, [r3, #12]
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80054d8:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80054da:	2300      	movs	r3, #0
 80054dc:	e000      	b.n	80054e0 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80054de:	2302      	movs	r3, #2
  }
}
 80054e0:	4618      	mov	r0, r3
 80054e2:	3714      	adds	r7, #20
 80054e4:	46bd      	mov	sp, r7
 80054e6:	bc80      	pop	{r7}
 80054e8:	4770      	bx	lr

080054ea <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80054ea:	b580      	push	{r7, lr}
 80054ec:	b082      	sub	sp, #8
 80054ee:	af00      	add	r7, sp, #0
 80054f0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	68da      	ldr	r2, [r3, #12]
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005500:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	2220      	movs	r2, #32
 8005506:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f7ff febe 	bl	800528c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005510:	2300      	movs	r3, #0
}
 8005512:	4618      	mov	r0, r3
 8005514:	3708      	adds	r7, #8
 8005516:	46bd      	mov	sp, r7
 8005518:	bd80      	pop	{r7, pc}

0800551a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800551a:	b580      	push	{r7, lr}
 800551c:	b086      	sub	sp, #24
 800551e:	af00      	add	r7, sp, #0
 8005520:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005528:	b2db      	uxtb	r3, r3
 800552a:	2b22      	cmp	r3, #34	; 0x22
 800552c:	f040 8099 	bne.w	8005662 <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	689b      	ldr	r3, [r3, #8]
 8005534:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005538:	d117      	bne.n	800556a <UART_Receive_IT+0x50>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	691b      	ldr	r3, [r3, #16]
 800553e:	2b00      	cmp	r3, #0
 8005540:	d113      	bne.n	800556a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005542:	2300      	movs	r3, #0
 8005544:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800554a:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	685b      	ldr	r3, [r3, #4]
 8005552:	b29b      	uxth	r3, r3
 8005554:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005558:	b29a      	uxth	r2, r3
 800555a:	693b      	ldr	r3, [r7, #16]
 800555c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005562:	1c9a      	adds	r2, r3, #2
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	629a      	str	r2, [r3, #40]	; 0x28
 8005568:	e026      	b.n	80055b8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800556e:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8005570:	2300      	movs	r3, #0
 8005572:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	689b      	ldr	r3, [r3, #8]
 8005578:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800557c:	d007      	beq.n	800558e <UART_Receive_IT+0x74>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	689b      	ldr	r3, [r3, #8]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d10a      	bne.n	800559c <UART_Receive_IT+0x82>
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	691b      	ldr	r3, [r3, #16]
 800558a:	2b00      	cmp	r3, #0
 800558c:	d106      	bne.n	800559c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	685b      	ldr	r3, [r3, #4]
 8005594:	b2da      	uxtb	r2, r3
 8005596:	697b      	ldr	r3, [r7, #20]
 8005598:	701a      	strb	r2, [r3, #0]
 800559a:	e008      	b.n	80055ae <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685b      	ldr	r3, [r3, #4]
 80055a2:	b2db      	uxtb	r3, r3
 80055a4:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80055a8:	b2da      	uxtb	r2, r3
 80055aa:	697b      	ldr	r3, [r7, #20]
 80055ac:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055b2:	1c5a      	adds	r2, r3, #1
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80055bc:	b29b      	uxth	r3, r3
 80055be:	3b01      	subs	r3, #1
 80055c0:	b29b      	uxth	r3, r3
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4619      	mov	r1, r3
 80055c6:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d148      	bne.n	800565e <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	68da      	ldr	r2, [r3, #12]
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f022 0220 	bic.w	r2, r2, #32
 80055da:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	68da      	ldr	r2, [r3, #12]
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80055ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	695a      	ldr	r2, [r3, #20]
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	681b      	ldr	r3, [r3, #0]
 80055f6:	f022 0201 	bic.w	r2, r2, #1
 80055fa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2220      	movs	r2, #32
 8005600:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005608:	2b01      	cmp	r3, #1
 800560a:	d123      	bne.n	8005654 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	2200      	movs	r2, #0
 8005610:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	68da      	ldr	r2, [r3, #12]
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	f022 0210 	bic.w	r2, r2, #16
 8005620:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0310 	and.w	r3, r3, #16
 800562c:	2b10      	cmp	r3, #16
 800562e:	d10a      	bne.n	8005646 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005630:	2300      	movs	r3, #0
 8005632:	60fb      	str	r3, [r7, #12]
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	60fb      	str	r3, [r7, #12]
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	681b      	ldr	r3, [r3, #0]
 8005640:	685b      	ldr	r3, [r3, #4]
 8005642:	60fb      	str	r3, [r7, #12]
 8005644:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800564a:	4619      	mov	r1, r3
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f7ff fe2f 	bl	80052b0 <HAL_UARTEx_RxEventCallback>
 8005652:	e002      	b.n	800565a <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8005654:	6878      	ldr	r0, [r7, #4]
 8005656:	f7fc f8ff 	bl	8001858 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800565a:	2300      	movs	r3, #0
 800565c:	e002      	b.n	8005664 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 800565e:	2300      	movs	r3, #0
 8005660:	e000      	b.n	8005664 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8005662:	2302      	movs	r3, #2
  }
}
 8005664:	4618      	mov	r0, r3
 8005666:	3718      	adds	r7, #24
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	691b      	ldr	r3, [r3, #16]
 800567a:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	68da      	ldr	r2, [r3, #12]
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	430a      	orrs	r2, r1
 8005688:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	689a      	ldr	r2, [r3, #8]
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	691b      	ldr	r3, [r3, #16]
 8005692:	431a      	orrs	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	695b      	ldr	r3, [r3, #20]
 8005698:	4313      	orrs	r3, r2
 800569a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	68db      	ldr	r3, [r3, #12]
 80056a2:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80056a6:	f023 030c 	bic.w	r3, r3, #12
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	6812      	ldr	r2, [r2, #0]
 80056ae:	68b9      	ldr	r1, [r7, #8]
 80056b0:	430b      	orrs	r3, r1
 80056b2:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	699a      	ldr	r2, [r3, #24]
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	430a      	orrs	r2, r1
 80056c8:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	681b      	ldr	r3, [r3, #0]
 80056ce:	4a2c      	ldr	r2, [pc, #176]	; (8005780 <UART_SetConfig+0x114>)
 80056d0:	4293      	cmp	r3, r2
 80056d2:	d103      	bne.n	80056dc <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80056d4:	f7fe fa1a 	bl	8003b0c <HAL_RCC_GetPCLK2Freq>
 80056d8:	60f8      	str	r0, [r7, #12]
 80056da:	e002      	b.n	80056e2 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80056dc:	f7fe fa02 	bl	8003ae4 <HAL_RCC_GetPCLK1Freq>
 80056e0:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	4613      	mov	r3, r2
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	009a      	lsls	r2, r3, #2
 80056ec:	441a      	add	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	685b      	ldr	r3, [r3, #4]
 80056f2:	009b      	lsls	r3, r3, #2
 80056f4:	fbb2 f3f3 	udiv	r3, r2, r3
 80056f8:	4a22      	ldr	r2, [pc, #136]	; (8005784 <UART_SetConfig+0x118>)
 80056fa:	fba2 2303 	umull	r2, r3, r2, r3
 80056fe:	095b      	lsrs	r3, r3, #5
 8005700:	0119      	lsls	r1, r3, #4
 8005702:	68fa      	ldr	r2, [r7, #12]
 8005704:	4613      	mov	r3, r2
 8005706:	009b      	lsls	r3, r3, #2
 8005708:	4413      	add	r3, r2
 800570a:	009a      	lsls	r2, r3, #2
 800570c:	441a      	add	r2, r3
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	fbb2 f2f3 	udiv	r2, r2, r3
 8005718:	4b1a      	ldr	r3, [pc, #104]	; (8005784 <UART_SetConfig+0x118>)
 800571a:	fba3 0302 	umull	r0, r3, r3, r2
 800571e:	095b      	lsrs	r3, r3, #5
 8005720:	2064      	movs	r0, #100	; 0x64
 8005722:	fb00 f303 	mul.w	r3, r0, r3
 8005726:	1ad3      	subs	r3, r2, r3
 8005728:	011b      	lsls	r3, r3, #4
 800572a:	3332      	adds	r3, #50	; 0x32
 800572c:	4a15      	ldr	r2, [pc, #84]	; (8005784 <UART_SetConfig+0x118>)
 800572e:	fba2 2303 	umull	r2, r3, r2, r3
 8005732:	095b      	lsrs	r3, r3, #5
 8005734:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005738:	4419      	add	r1, r3
 800573a:	68fa      	ldr	r2, [r7, #12]
 800573c:	4613      	mov	r3, r2
 800573e:	009b      	lsls	r3, r3, #2
 8005740:	4413      	add	r3, r2
 8005742:	009a      	lsls	r2, r3, #2
 8005744:	441a      	add	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	685b      	ldr	r3, [r3, #4]
 800574a:	009b      	lsls	r3, r3, #2
 800574c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005750:	4b0c      	ldr	r3, [pc, #48]	; (8005784 <UART_SetConfig+0x118>)
 8005752:	fba3 0302 	umull	r0, r3, r3, r2
 8005756:	095b      	lsrs	r3, r3, #5
 8005758:	2064      	movs	r0, #100	; 0x64
 800575a:	fb00 f303 	mul.w	r3, r0, r3
 800575e:	1ad3      	subs	r3, r2, r3
 8005760:	011b      	lsls	r3, r3, #4
 8005762:	3332      	adds	r3, #50	; 0x32
 8005764:	4a07      	ldr	r2, [pc, #28]	; (8005784 <UART_SetConfig+0x118>)
 8005766:	fba2 2303 	umull	r2, r3, r2, r3
 800576a:	095b      	lsrs	r3, r3, #5
 800576c:	f003 020f 	and.w	r2, r3, #15
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	440a      	add	r2, r1
 8005776:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005778:	bf00      	nop
 800577a:	3710      	adds	r7, #16
 800577c:	46bd      	mov	sp, r7
 800577e:	bd80      	pop	{r7, pc}
 8005780:	40013800 	.word	0x40013800
 8005784:	51eb851f 	.word	0x51eb851f

08005788 <arm_pid_init_f32>:
 8005788:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800578a:	4604      	mov	r4, r0
 800578c:	6986      	ldr	r6, [r0, #24]
 800578e:	6a05      	ldr	r5, [r0, #32]
 8005790:	460f      	mov	r7, r1
 8005792:	4630      	mov	r0, r6
 8005794:	69e1      	ldr	r1, [r4, #28]
 8005796:	f7fb f9ed 	bl	8000b74 <__addsf3>
 800579a:	4629      	mov	r1, r5
 800579c:	f7fb f9ea 	bl	8000b74 <__addsf3>
 80057a0:	4629      	mov	r1, r5
 80057a2:	6020      	str	r0, [r4, #0]
 80057a4:	4628      	mov	r0, r5
 80057a6:	f7fb f9e5 	bl	8000b74 <__addsf3>
 80057aa:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 80057ae:	4601      	mov	r1, r0
 80057b0:	4630      	mov	r0, r6
 80057b2:	f7fb f9dd 	bl	8000b70 <__aeabi_fsub>
 80057b6:	60a5      	str	r5, [r4, #8]
 80057b8:	6060      	str	r0, [r4, #4]
 80057ba:	b907      	cbnz	r7, 80057be <arm_pid_init_f32+0x36>
 80057bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80057be:	2300      	movs	r3, #0
 80057c0:	60e3      	str	r3, [r4, #12]
 80057c2:	6123      	str	r3, [r4, #16]
 80057c4:	6163      	str	r3, [r4, #20]
 80057c6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080057c8 <atof>:
 80057c8:	2100      	movs	r1, #0
 80057ca:	f001 bad1 	b.w	8006d70 <strtod>
	...

080057d0 <__errno>:
 80057d0:	4b01      	ldr	r3, [pc, #4]	; (80057d8 <__errno+0x8>)
 80057d2:	6818      	ldr	r0, [r3, #0]
 80057d4:	4770      	bx	lr
 80057d6:	bf00      	nop
 80057d8:	20000014 	.word	0x20000014

080057dc <__libc_init_array>:
 80057dc:	b570      	push	{r4, r5, r6, lr}
 80057de:	2600      	movs	r6, #0
 80057e0:	4d0c      	ldr	r5, [pc, #48]	; (8005814 <__libc_init_array+0x38>)
 80057e2:	4c0d      	ldr	r4, [pc, #52]	; (8005818 <__libc_init_array+0x3c>)
 80057e4:	1b64      	subs	r4, r4, r5
 80057e6:	10a4      	asrs	r4, r4, #2
 80057e8:	42a6      	cmp	r6, r4
 80057ea:	d109      	bne.n	8005800 <__libc_init_array+0x24>
 80057ec:	f004 fe56 	bl	800a49c <_init>
 80057f0:	2600      	movs	r6, #0
 80057f2:	4d0a      	ldr	r5, [pc, #40]	; (800581c <__libc_init_array+0x40>)
 80057f4:	4c0a      	ldr	r4, [pc, #40]	; (8005820 <__libc_init_array+0x44>)
 80057f6:	1b64      	subs	r4, r4, r5
 80057f8:	10a4      	asrs	r4, r4, #2
 80057fa:	42a6      	cmp	r6, r4
 80057fc:	d105      	bne.n	800580a <__libc_init_array+0x2e>
 80057fe:	bd70      	pop	{r4, r5, r6, pc}
 8005800:	f855 3b04 	ldr.w	r3, [r5], #4
 8005804:	4798      	blx	r3
 8005806:	3601      	adds	r6, #1
 8005808:	e7ee      	b.n	80057e8 <__libc_init_array+0xc>
 800580a:	f855 3b04 	ldr.w	r3, [r5], #4
 800580e:	4798      	blx	r3
 8005810:	3601      	adds	r6, #1
 8005812:	e7f2      	b.n	80057fa <__libc_init_array+0x1e>
 8005814:	0800a9ec 	.word	0x0800a9ec
 8005818:	0800a9ec 	.word	0x0800a9ec
 800581c:	0800a9ec 	.word	0x0800a9ec
 8005820:	0800a9f0 	.word	0x0800a9f0

08005824 <memset>:
 8005824:	4603      	mov	r3, r0
 8005826:	4402      	add	r2, r0
 8005828:	4293      	cmp	r3, r2
 800582a:	d100      	bne.n	800582e <memset+0xa>
 800582c:	4770      	bx	lr
 800582e:	f803 1b01 	strb.w	r1, [r3], #1
 8005832:	e7f9      	b.n	8005828 <memset+0x4>

08005834 <__cvt>:
 8005834:	2b00      	cmp	r3, #0
 8005836:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800583a:	461f      	mov	r7, r3
 800583c:	bfbb      	ittet	lt
 800583e:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8005842:	461f      	movlt	r7, r3
 8005844:	2300      	movge	r3, #0
 8005846:	232d      	movlt	r3, #45	; 0x2d
 8005848:	b088      	sub	sp, #32
 800584a:	4614      	mov	r4, r2
 800584c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800584e:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8005850:	7013      	strb	r3, [r2, #0]
 8005852:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005854:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8005858:	f023 0820 	bic.w	r8, r3, #32
 800585c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005860:	d005      	beq.n	800586e <__cvt+0x3a>
 8005862:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8005866:	d100      	bne.n	800586a <__cvt+0x36>
 8005868:	3501      	adds	r5, #1
 800586a:	2302      	movs	r3, #2
 800586c:	e000      	b.n	8005870 <__cvt+0x3c>
 800586e:	2303      	movs	r3, #3
 8005870:	aa07      	add	r2, sp, #28
 8005872:	9204      	str	r2, [sp, #16]
 8005874:	aa06      	add	r2, sp, #24
 8005876:	e9cd a202 	strd	sl, r2, [sp, #8]
 800587a:	e9cd 3500 	strd	r3, r5, [sp]
 800587e:	4622      	mov	r2, r4
 8005880:	463b      	mov	r3, r7
 8005882:	f001 fb0d 	bl	8006ea0 <_dtoa_r>
 8005886:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800588a:	4606      	mov	r6, r0
 800588c:	d102      	bne.n	8005894 <__cvt+0x60>
 800588e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005890:	07db      	lsls	r3, r3, #31
 8005892:	d522      	bpl.n	80058da <__cvt+0xa6>
 8005894:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005898:	eb06 0905 	add.w	r9, r6, r5
 800589c:	d110      	bne.n	80058c0 <__cvt+0x8c>
 800589e:	7833      	ldrb	r3, [r6, #0]
 80058a0:	2b30      	cmp	r3, #48	; 0x30
 80058a2:	d10a      	bne.n	80058ba <__cvt+0x86>
 80058a4:	2200      	movs	r2, #0
 80058a6:	2300      	movs	r3, #0
 80058a8:	4620      	mov	r0, r4
 80058aa:	4639      	mov	r1, r7
 80058ac:	f7fb f87c 	bl	80009a8 <__aeabi_dcmpeq>
 80058b0:	b918      	cbnz	r0, 80058ba <__cvt+0x86>
 80058b2:	f1c5 0501 	rsb	r5, r5, #1
 80058b6:	f8ca 5000 	str.w	r5, [sl]
 80058ba:	f8da 3000 	ldr.w	r3, [sl]
 80058be:	4499      	add	r9, r3
 80058c0:	2200      	movs	r2, #0
 80058c2:	2300      	movs	r3, #0
 80058c4:	4620      	mov	r0, r4
 80058c6:	4639      	mov	r1, r7
 80058c8:	f7fb f86e 	bl	80009a8 <__aeabi_dcmpeq>
 80058cc:	b108      	cbz	r0, 80058d2 <__cvt+0x9e>
 80058ce:	f8cd 901c 	str.w	r9, [sp, #28]
 80058d2:	2230      	movs	r2, #48	; 0x30
 80058d4:	9b07      	ldr	r3, [sp, #28]
 80058d6:	454b      	cmp	r3, r9
 80058d8:	d307      	bcc.n	80058ea <__cvt+0xb6>
 80058da:	4630      	mov	r0, r6
 80058dc:	9b07      	ldr	r3, [sp, #28]
 80058de:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80058e0:	1b9b      	subs	r3, r3, r6
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	b008      	add	sp, #32
 80058e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80058ea:	1c59      	adds	r1, r3, #1
 80058ec:	9107      	str	r1, [sp, #28]
 80058ee:	701a      	strb	r2, [r3, #0]
 80058f0:	e7f0      	b.n	80058d4 <__cvt+0xa0>

080058f2 <__exponent>:
 80058f2:	4603      	mov	r3, r0
 80058f4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80058f6:	2900      	cmp	r1, #0
 80058f8:	f803 2b02 	strb.w	r2, [r3], #2
 80058fc:	bfb6      	itet	lt
 80058fe:	222d      	movlt	r2, #45	; 0x2d
 8005900:	222b      	movge	r2, #43	; 0x2b
 8005902:	4249      	neglt	r1, r1
 8005904:	2909      	cmp	r1, #9
 8005906:	7042      	strb	r2, [r0, #1]
 8005908:	dd2b      	ble.n	8005962 <__exponent+0x70>
 800590a:	f10d 0407 	add.w	r4, sp, #7
 800590e:	46a4      	mov	ip, r4
 8005910:	270a      	movs	r7, #10
 8005912:	fb91 f6f7 	sdiv	r6, r1, r7
 8005916:	460a      	mov	r2, r1
 8005918:	46a6      	mov	lr, r4
 800591a:	fb07 1516 	mls	r5, r7, r6, r1
 800591e:	2a63      	cmp	r2, #99	; 0x63
 8005920:	f105 0530 	add.w	r5, r5, #48	; 0x30
 8005924:	4631      	mov	r1, r6
 8005926:	f104 34ff 	add.w	r4, r4, #4294967295
 800592a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800592e:	dcf0      	bgt.n	8005912 <__exponent+0x20>
 8005930:	3130      	adds	r1, #48	; 0x30
 8005932:	f1ae 0502 	sub.w	r5, lr, #2
 8005936:	f804 1c01 	strb.w	r1, [r4, #-1]
 800593a:	4629      	mov	r1, r5
 800593c:	1c44      	adds	r4, r0, #1
 800593e:	4561      	cmp	r1, ip
 8005940:	d30a      	bcc.n	8005958 <__exponent+0x66>
 8005942:	f10d 0209 	add.w	r2, sp, #9
 8005946:	eba2 020e 	sub.w	r2, r2, lr
 800594a:	4565      	cmp	r5, ip
 800594c:	bf88      	it	hi
 800594e:	2200      	movhi	r2, #0
 8005950:	4413      	add	r3, r2
 8005952:	1a18      	subs	r0, r3, r0
 8005954:	b003      	add	sp, #12
 8005956:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005958:	f811 2b01 	ldrb.w	r2, [r1], #1
 800595c:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005960:	e7ed      	b.n	800593e <__exponent+0x4c>
 8005962:	2330      	movs	r3, #48	; 0x30
 8005964:	3130      	adds	r1, #48	; 0x30
 8005966:	7083      	strb	r3, [r0, #2]
 8005968:	70c1      	strb	r1, [r0, #3]
 800596a:	1d03      	adds	r3, r0, #4
 800596c:	e7f1      	b.n	8005952 <__exponent+0x60>
	...

08005970 <_printf_float>:
 8005970:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005974:	b091      	sub	sp, #68	; 0x44
 8005976:	460c      	mov	r4, r1
 8005978:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800597c:	4616      	mov	r6, r2
 800597e:	461f      	mov	r7, r3
 8005980:	4605      	mov	r5, r0
 8005982:	f002 fbe1 	bl	8008148 <_localeconv_r>
 8005986:	6803      	ldr	r3, [r0, #0]
 8005988:	4618      	mov	r0, r3
 800598a:	9309      	str	r3, [sp, #36]	; 0x24
 800598c:	f7fa fbe0 	bl	8000150 <strlen>
 8005990:	2300      	movs	r3, #0
 8005992:	930e      	str	r3, [sp, #56]	; 0x38
 8005994:	f8d8 3000 	ldr.w	r3, [r8]
 8005998:	900a      	str	r0, [sp, #40]	; 0x28
 800599a:	3307      	adds	r3, #7
 800599c:	f023 0307 	bic.w	r3, r3, #7
 80059a0:	f103 0208 	add.w	r2, r3, #8
 80059a4:	f894 9018 	ldrb.w	r9, [r4, #24]
 80059a8:	f8d4 b000 	ldr.w	fp, [r4]
 80059ac:	f8c8 2000 	str.w	r2, [r8]
 80059b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059b4:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80059b8:	e9d4 8a12 	ldrd	r8, sl, [r4, #72]	; 0x48
 80059bc:	f02a 4300 	bic.w	r3, sl, #2147483648	; 0x80000000
 80059c0:	930b      	str	r3, [sp, #44]	; 0x2c
 80059c2:	f04f 32ff 	mov.w	r2, #4294967295
 80059c6:	4640      	mov	r0, r8
 80059c8:	4b9c      	ldr	r3, [pc, #624]	; (8005c3c <_printf_float+0x2cc>)
 80059ca:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059cc:	f7fb f81e 	bl	8000a0c <__aeabi_dcmpun>
 80059d0:	bb70      	cbnz	r0, 8005a30 <_printf_float+0xc0>
 80059d2:	f04f 32ff 	mov.w	r2, #4294967295
 80059d6:	4640      	mov	r0, r8
 80059d8:	4b98      	ldr	r3, [pc, #608]	; (8005c3c <_printf_float+0x2cc>)
 80059da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80059dc:	f7fa fff8 	bl	80009d0 <__aeabi_dcmple>
 80059e0:	bb30      	cbnz	r0, 8005a30 <_printf_float+0xc0>
 80059e2:	2200      	movs	r2, #0
 80059e4:	2300      	movs	r3, #0
 80059e6:	4640      	mov	r0, r8
 80059e8:	4651      	mov	r1, sl
 80059ea:	f7fa ffe7 	bl	80009bc <__aeabi_dcmplt>
 80059ee:	b110      	cbz	r0, 80059f6 <_printf_float+0x86>
 80059f0:	232d      	movs	r3, #45	; 0x2d
 80059f2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80059f6:	4b92      	ldr	r3, [pc, #584]	; (8005c40 <_printf_float+0x2d0>)
 80059f8:	4892      	ldr	r0, [pc, #584]	; (8005c44 <_printf_float+0x2d4>)
 80059fa:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80059fe:	bf94      	ite	ls
 8005a00:	4698      	movls	r8, r3
 8005a02:	4680      	movhi	r8, r0
 8005a04:	2303      	movs	r3, #3
 8005a06:	f04f 0a00 	mov.w	sl, #0
 8005a0a:	6123      	str	r3, [r4, #16]
 8005a0c:	f02b 0304 	bic.w	r3, fp, #4
 8005a10:	6023      	str	r3, [r4, #0]
 8005a12:	4633      	mov	r3, r6
 8005a14:	4621      	mov	r1, r4
 8005a16:	4628      	mov	r0, r5
 8005a18:	9700      	str	r7, [sp, #0]
 8005a1a:	aa0f      	add	r2, sp, #60	; 0x3c
 8005a1c:	f000 f9d4 	bl	8005dc8 <_printf_common>
 8005a20:	3001      	adds	r0, #1
 8005a22:	f040 8090 	bne.w	8005b46 <_printf_float+0x1d6>
 8005a26:	f04f 30ff 	mov.w	r0, #4294967295
 8005a2a:	b011      	add	sp, #68	; 0x44
 8005a2c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a30:	4642      	mov	r2, r8
 8005a32:	4653      	mov	r3, sl
 8005a34:	4640      	mov	r0, r8
 8005a36:	4651      	mov	r1, sl
 8005a38:	f7fa ffe8 	bl	8000a0c <__aeabi_dcmpun>
 8005a3c:	b148      	cbz	r0, 8005a52 <_printf_float+0xe2>
 8005a3e:	f1ba 0f00 	cmp.w	sl, #0
 8005a42:	bfb8      	it	lt
 8005a44:	232d      	movlt	r3, #45	; 0x2d
 8005a46:	4880      	ldr	r0, [pc, #512]	; (8005c48 <_printf_float+0x2d8>)
 8005a48:	bfb8      	it	lt
 8005a4a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8005a4e:	4b7f      	ldr	r3, [pc, #508]	; (8005c4c <_printf_float+0x2dc>)
 8005a50:	e7d3      	b.n	80059fa <_printf_float+0x8a>
 8005a52:	6863      	ldr	r3, [r4, #4]
 8005a54:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8005a58:	1c5a      	adds	r2, r3, #1
 8005a5a:	d142      	bne.n	8005ae2 <_printf_float+0x172>
 8005a5c:	2306      	movs	r3, #6
 8005a5e:	6063      	str	r3, [r4, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	9206      	str	r2, [sp, #24]
 8005a64:	aa0e      	add	r2, sp, #56	; 0x38
 8005a66:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8005a6a:	aa0d      	add	r2, sp, #52	; 0x34
 8005a6c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8005a70:	9203      	str	r2, [sp, #12]
 8005a72:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8005a76:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8005a7a:	6023      	str	r3, [r4, #0]
 8005a7c:	6863      	ldr	r3, [r4, #4]
 8005a7e:	4642      	mov	r2, r8
 8005a80:	9300      	str	r3, [sp, #0]
 8005a82:	4628      	mov	r0, r5
 8005a84:	4653      	mov	r3, sl
 8005a86:	910b      	str	r1, [sp, #44]	; 0x2c
 8005a88:	f7ff fed4 	bl	8005834 <__cvt>
 8005a8c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8005a8e:	4680      	mov	r8, r0
 8005a90:	2947      	cmp	r1, #71	; 0x47
 8005a92:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005a94:	d108      	bne.n	8005aa8 <_printf_float+0x138>
 8005a96:	1cc8      	adds	r0, r1, #3
 8005a98:	db02      	blt.n	8005aa0 <_printf_float+0x130>
 8005a9a:	6863      	ldr	r3, [r4, #4]
 8005a9c:	4299      	cmp	r1, r3
 8005a9e:	dd40      	ble.n	8005b22 <_printf_float+0x1b2>
 8005aa0:	f1a9 0902 	sub.w	r9, r9, #2
 8005aa4:	fa5f f989 	uxtb.w	r9, r9
 8005aa8:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005aac:	d81f      	bhi.n	8005aee <_printf_float+0x17e>
 8005aae:	464a      	mov	r2, r9
 8005ab0:	3901      	subs	r1, #1
 8005ab2:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005ab6:	910d      	str	r1, [sp, #52]	; 0x34
 8005ab8:	f7ff ff1b 	bl	80058f2 <__exponent>
 8005abc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005abe:	4682      	mov	sl, r0
 8005ac0:	1813      	adds	r3, r2, r0
 8005ac2:	2a01      	cmp	r2, #1
 8005ac4:	6123      	str	r3, [r4, #16]
 8005ac6:	dc02      	bgt.n	8005ace <_printf_float+0x15e>
 8005ac8:	6822      	ldr	r2, [r4, #0]
 8005aca:	07d2      	lsls	r2, r2, #31
 8005acc:	d501      	bpl.n	8005ad2 <_printf_float+0x162>
 8005ace:	3301      	adds	r3, #1
 8005ad0:	6123      	str	r3, [r4, #16]
 8005ad2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d09b      	beq.n	8005a12 <_printf_float+0xa2>
 8005ada:	232d      	movs	r3, #45	; 0x2d
 8005adc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005ae0:	e797      	b.n	8005a12 <_printf_float+0xa2>
 8005ae2:	2947      	cmp	r1, #71	; 0x47
 8005ae4:	d1bc      	bne.n	8005a60 <_printf_float+0xf0>
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d1ba      	bne.n	8005a60 <_printf_float+0xf0>
 8005aea:	2301      	movs	r3, #1
 8005aec:	e7b7      	b.n	8005a5e <_printf_float+0xee>
 8005aee:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 8005af2:	d118      	bne.n	8005b26 <_printf_float+0x1b6>
 8005af4:	2900      	cmp	r1, #0
 8005af6:	6863      	ldr	r3, [r4, #4]
 8005af8:	dd0b      	ble.n	8005b12 <_printf_float+0x1a2>
 8005afa:	6121      	str	r1, [r4, #16]
 8005afc:	b913      	cbnz	r3, 8005b04 <_printf_float+0x194>
 8005afe:	6822      	ldr	r2, [r4, #0]
 8005b00:	07d0      	lsls	r0, r2, #31
 8005b02:	d502      	bpl.n	8005b0a <_printf_float+0x19a>
 8005b04:	3301      	adds	r3, #1
 8005b06:	440b      	add	r3, r1
 8005b08:	6123      	str	r3, [r4, #16]
 8005b0a:	f04f 0a00 	mov.w	sl, #0
 8005b0e:	65a1      	str	r1, [r4, #88]	; 0x58
 8005b10:	e7df      	b.n	8005ad2 <_printf_float+0x162>
 8005b12:	b913      	cbnz	r3, 8005b1a <_printf_float+0x1aa>
 8005b14:	6822      	ldr	r2, [r4, #0]
 8005b16:	07d2      	lsls	r2, r2, #31
 8005b18:	d501      	bpl.n	8005b1e <_printf_float+0x1ae>
 8005b1a:	3302      	adds	r3, #2
 8005b1c:	e7f4      	b.n	8005b08 <_printf_float+0x198>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e7f2      	b.n	8005b08 <_printf_float+0x198>
 8005b22:	f04f 0967 	mov.w	r9, #103	; 0x67
 8005b26:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005b28:	4299      	cmp	r1, r3
 8005b2a:	db05      	blt.n	8005b38 <_printf_float+0x1c8>
 8005b2c:	6823      	ldr	r3, [r4, #0]
 8005b2e:	6121      	str	r1, [r4, #16]
 8005b30:	07d8      	lsls	r0, r3, #31
 8005b32:	d5ea      	bpl.n	8005b0a <_printf_float+0x19a>
 8005b34:	1c4b      	adds	r3, r1, #1
 8005b36:	e7e7      	b.n	8005b08 <_printf_float+0x198>
 8005b38:	2900      	cmp	r1, #0
 8005b3a:	bfcc      	ite	gt
 8005b3c:	2201      	movgt	r2, #1
 8005b3e:	f1c1 0202 	rsble	r2, r1, #2
 8005b42:	4413      	add	r3, r2
 8005b44:	e7e0      	b.n	8005b08 <_printf_float+0x198>
 8005b46:	6823      	ldr	r3, [r4, #0]
 8005b48:	055a      	lsls	r2, r3, #21
 8005b4a:	d407      	bmi.n	8005b5c <_printf_float+0x1ec>
 8005b4c:	6923      	ldr	r3, [r4, #16]
 8005b4e:	4642      	mov	r2, r8
 8005b50:	4631      	mov	r1, r6
 8005b52:	4628      	mov	r0, r5
 8005b54:	47b8      	blx	r7
 8005b56:	3001      	adds	r0, #1
 8005b58:	d12b      	bne.n	8005bb2 <_printf_float+0x242>
 8005b5a:	e764      	b.n	8005a26 <_printf_float+0xb6>
 8005b5c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8005b60:	f240 80dd 	bls.w	8005d1e <_printf_float+0x3ae>
 8005b64:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005b68:	2200      	movs	r2, #0
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	f7fa ff1c 	bl	80009a8 <__aeabi_dcmpeq>
 8005b70:	2800      	cmp	r0, #0
 8005b72:	d033      	beq.n	8005bdc <_printf_float+0x26c>
 8005b74:	2301      	movs	r3, #1
 8005b76:	4631      	mov	r1, r6
 8005b78:	4628      	mov	r0, r5
 8005b7a:	4a35      	ldr	r2, [pc, #212]	; (8005c50 <_printf_float+0x2e0>)
 8005b7c:	47b8      	blx	r7
 8005b7e:	3001      	adds	r0, #1
 8005b80:	f43f af51 	beq.w	8005a26 <_printf_float+0xb6>
 8005b84:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	db02      	blt.n	8005b92 <_printf_float+0x222>
 8005b8c:	6823      	ldr	r3, [r4, #0]
 8005b8e:	07d8      	lsls	r0, r3, #31
 8005b90:	d50f      	bpl.n	8005bb2 <_printf_float+0x242>
 8005b92:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005b96:	4631      	mov	r1, r6
 8005b98:	4628      	mov	r0, r5
 8005b9a:	47b8      	blx	r7
 8005b9c:	3001      	adds	r0, #1
 8005b9e:	f43f af42 	beq.w	8005a26 <_printf_float+0xb6>
 8005ba2:	f04f 0800 	mov.w	r8, #0
 8005ba6:	f104 091a 	add.w	r9, r4, #26
 8005baa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005bac:	3b01      	subs	r3, #1
 8005bae:	4543      	cmp	r3, r8
 8005bb0:	dc09      	bgt.n	8005bc6 <_printf_float+0x256>
 8005bb2:	6823      	ldr	r3, [r4, #0]
 8005bb4:	079b      	lsls	r3, r3, #30
 8005bb6:	f100 8102 	bmi.w	8005dbe <_printf_float+0x44e>
 8005bba:	68e0      	ldr	r0, [r4, #12]
 8005bbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8005bbe:	4298      	cmp	r0, r3
 8005bc0:	bfb8      	it	lt
 8005bc2:	4618      	movlt	r0, r3
 8005bc4:	e731      	b.n	8005a2a <_printf_float+0xba>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	464a      	mov	r2, r9
 8005bca:	4631      	mov	r1, r6
 8005bcc:	4628      	mov	r0, r5
 8005bce:	47b8      	blx	r7
 8005bd0:	3001      	adds	r0, #1
 8005bd2:	f43f af28 	beq.w	8005a26 <_printf_float+0xb6>
 8005bd6:	f108 0801 	add.w	r8, r8, #1
 8005bda:	e7e6      	b.n	8005baa <_printf_float+0x23a>
 8005bdc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	dc38      	bgt.n	8005c54 <_printf_float+0x2e4>
 8005be2:	2301      	movs	r3, #1
 8005be4:	4631      	mov	r1, r6
 8005be6:	4628      	mov	r0, r5
 8005be8:	4a19      	ldr	r2, [pc, #100]	; (8005c50 <_printf_float+0x2e0>)
 8005bea:	47b8      	blx	r7
 8005bec:	3001      	adds	r0, #1
 8005bee:	f43f af1a 	beq.w	8005a26 <_printf_float+0xb6>
 8005bf2:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005bf6:	4313      	orrs	r3, r2
 8005bf8:	d102      	bne.n	8005c00 <_printf_float+0x290>
 8005bfa:	6823      	ldr	r3, [r4, #0]
 8005bfc:	07d9      	lsls	r1, r3, #31
 8005bfe:	d5d8      	bpl.n	8005bb2 <_printf_float+0x242>
 8005c00:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005c04:	4631      	mov	r1, r6
 8005c06:	4628      	mov	r0, r5
 8005c08:	47b8      	blx	r7
 8005c0a:	3001      	adds	r0, #1
 8005c0c:	f43f af0b 	beq.w	8005a26 <_printf_float+0xb6>
 8005c10:	f04f 0900 	mov.w	r9, #0
 8005c14:	f104 0a1a 	add.w	sl, r4, #26
 8005c18:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005c1a:	425b      	negs	r3, r3
 8005c1c:	454b      	cmp	r3, r9
 8005c1e:	dc01      	bgt.n	8005c24 <_printf_float+0x2b4>
 8005c20:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c22:	e794      	b.n	8005b4e <_printf_float+0x1de>
 8005c24:	2301      	movs	r3, #1
 8005c26:	4652      	mov	r2, sl
 8005c28:	4631      	mov	r1, r6
 8005c2a:	4628      	mov	r0, r5
 8005c2c:	47b8      	blx	r7
 8005c2e:	3001      	adds	r0, #1
 8005c30:	f43f aef9 	beq.w	8005a26 <_printf_float+0xb6>
 8005c34:	f109 0901 	add.w	r9, r9, #1
 8005c38:	e7ee      	b.n	8005c18 <_printf_float+0x2a8>
 8005c3a:	bf00      	nop
 8005c3c:	7fefffff 	.word	0x7fefffff
 8005c40:	0800a538 	.word	0x0800a538
 8005c44:	0800a53c 	.word	0x0800a53c
 8005c48:	0800a544 	.word	0x0800a544
 8005c4c:	0800a540 	.word	0x0800a540
 8005c50:	0800a548 	.word	0x0800a548
 8005c54:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005c56:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005c58:	429a      	cmp	r2, r3
 8005c5a:	bfa8      	it	ge
 8005c5c:	461a      	movge	r2, r3
 8005c5e:	2a00      	cmp	r2, #0
 8005c60:	4691      	mov	r9, r2
 8005c62:	dc37      	bgt.n	8005cd4 <_printf_float+0x364>
 8005c64:	f04f 0b00 	mov.w	fp, #0
 8005c68:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005c6c:	f104 021a 	add.w	r2, r4, #26
 8005c70:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8005c74:	ebaa 0309 	sub.w	r3, sl, r9
 8005c78:	455b      	cmp	r3, fp
 8005c7a:	dc33      	bgt.n	8005ce4 <_printf_float+0x374>
 8005c7c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005c80:	429a      	cmp	r2, r3
 8005c82:	db3b      	blt.n	8005cfc <_printf_float+0x38c>
 8005c84:	6823      	ldr	r3, [r4, #0]
 8005c86:	07da      	lsls	r2, r3, #31
 8005c88:	d438      	bmi.n	8005cfc <_printf_float+0x38c>
 8005c8a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005c8c:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005c8e:	eba3 020a 	sub.w	r2, r3, sl
 8005c92:	eba3 0901 	sub.w	r9, r3, r1
 8005c96:	4591      	cmp	r9, r2
 8005c98:	bfa8      	it	ge
 8005c9a:	4691      	movge	r9, r2
 8005c9c:	f1b9 0f00 	cmp.w	r9, #0
 8005ca0:	dc34      	bgt.n	8005d0c <_printf_float+0x39c>
 8005ca2:	f04f 0800 	mov.w	r8, #0
 8005ca6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005caa:	f104 0a1a 	add.w	sl, r4, #26
 8005cae:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8005cb2:	1a9b      	subs	r3, r3, r2
 8005cb4:	eba3 0309 	sub.w	r3, r3, r9
 8005cb8:	4543      	cmp	r3, r8
 8005cba:	f77f af7a 	ble.w	8005bb2 <_printf_float+0x242>
 8005cbe:	2301      	movs	r3, #1
 8005cc0:	4652      	mov	r2, sl
 8005cc2:	4631      	mov	r1, r6
 8005cc4:	4628      	mov	r0, r5
 8005cc6:	47b8      	blx	r7
 8005cc8:	3001      	adds	r0, #1
 8005cca:	f43f aeac 	beq.w	8005a26 <_printf_float+0xb6>
 8005cce:	f108 0801 	add.w	r8, r8, #1
 8005cd2:	e7ec      	b.n	8005cae <_printf_float+0x33e>
 8005cd4:	4613      	mov	r3, r2
 8005cd6:	4631      	mov	r1, r6
 8005cd8:	4642      	mov	r2, r8
 8005cda:	4628      	mov	r0, r5
 8005cdc:	47b8      	blx	r7
 8005cde:	3001      	adds	r0, #1
 8005ce0:	d1c0      	bne.n	8005c64 <_printf_float+0x2f4>
 8005ce2:	e6a0      	b.n	8005a26 <_printf_float+0xb6>
 8005ce4:	2301      	movs	r3, #1
 8005ce6:	4631      	mov	r1, r6
 8005ce8:	4628      	mov	r0, r5
 8005cea:	920b      	str	r2, [sp, #44]	; 0x2c
 8005cec:	47b8      	blx	r7
 8005cee:	3001      	adds	r0, #1
 8005cf0:	f43f ae99 	beq.w	8005a26 <_printf_float+0xb6>
 8005cf4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005cf6:	f10b 0b01 	add.w	fp, fp, #1
 8005cfa:	e7b9      	b.n	8005c70 <_printf_float+0x300>
 8005cfc:	4631      	mov	r1, r6
 8005cfe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d02:	4628      	mov	r0, r5
 8005d04:	47b8      	blx	r7
 8005d06:	3001      	adds	r0, #1
 8005d08:	d1bf      	bne.n	8005c8a <_printf_float+0x31a>
 8005d0a:	e68c      	b.n	8005a26 <_printf_float+0xb6>
 8005d0c:	464b      	mov	r3, r9
 8005d0e:	4631      	mov	r1, r6
 8005d10:	4628      	mov	r0, r5
 8005d12:	eb08 020a 	add.w	r2, r8, sl
 8005d16:	47b8      	blx	r7
 8005d18:	3001      	adds	r0, #1
 8005d1a:	d1c2      	bne.n	8005ca2 <_printf_float+0x332>
 8005d1c:	e683      	b.n	8005a26 <_printf_float+0xb6>
 8005d1e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005d20:	2a01      	cmp	r2, #1
 8005d22:	dc01      	bgt.n	8005d28 <_printf_float+0x3b8>
 8005d24:	07db      	lsls	r3, r3, #31
 8005d26:	d537      	bpl.n	8005d98 <_printf_float+0x428>
 8005d28:	2301      	movs	r3, #1
 8005d2a:	4642      	mov	r2, r8
 8005d2c:	4631      	mov	r1, r6
 8005d2e:	4628      	mov	r0, r5
 8005d30:	47b8      	blx	r7
 8005d32:	3001      	adds	r0, #1
 8005d34:	f43f ae77 	beq.w	8005a26 <_printf_float+0xb6>
 8005d38:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005d3c:	4631      	mov	r1, r6
 8005d3e:	4628      	mov	r0, r5
 8005d40:	47b8      	blx	r7
 8005d42:	3001      	adds	r0, #1
 8005d44:	f43f ae6f 	beq.w	8005a26 <_printf_float+0xb6>
 8005d48:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005d4c:	2200      	movs	r2, #0
 8005d4e:	2300      	movs	r3, #0
 8005d50:	f7fa fe2a 	bl	80009a8 <__aeabi_dcmpeq>
 8005d54:	b9d8      	cbnz	r0, 8005d8e <_printf_float+0x41e>
 8005d56:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d58:	f108 0201 	add.w	r2, r8, #1
 8005d5c:	3b01      	subs	r3, #1
 8005d5e:	4631      	mov	r1, r6
 8005d60:	4628      	mov	r0, r5
 8005d62:	47b8      	blx	r7
 8005d64:	3001      	adds	r0, #1
 8005d66:	d10e      	bne.n	8005d86 <_printf_float+0x416>
 8005d68:	e65d      	b.n	8005a26 <_printf_float+0xb6>
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	464a      	mov	r2, r9
 8005d6e:	4631      	mov	r1, r6
 8005d70:	4628      	mov	r0, r5
 8005d72:	47b8      	blx	r7
 8005d74:	3001      	adds	r0, #1
 8005d76:	f43f ae56 	beq.w	8005a26 <_printf_float+0xb6>
 8005d7a:	f108 0801 	add.w	r8, r8, #1
 8005d7e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005d80:	3b01      	subs	r3, #1
 8005d82:	4543      	cmp	r3, r8
 8005d84:	dcf1      	bgt.n	8005d6a <_printf_float+0x3fa>
 8005d86:	4653      	mov	r3, sl
 8005d88:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005d8c:	e6e0      	b.n	8005b50 <_printf_float+0x1e0>
 8005d8e:	f04f 0800 	mov.w	r8, #0
 8005d92:	f104 091a 	add.w	r9, r4, #26
 8005d96:	e7f2      	b.n	8005d7e <_printf_float+0x40e>
 8005d98:	2301      	movs	r3, #1
 8005d9a:	4642      	mov	r2, r8
 8005d9c:	e7df      	b.n	8005d5e <_printf_float+0x3ee>
 8005d9e:	2301      	movs	r3, #1
 8005da0:	464a      	mov	r2, r9
 8005da2:	4631      	mov	r1, r6
 8005da4:	4628      	mov	r0, r5
 8005da6:	47b8      	blx	r7
 8005da8:	3001      	adds	r0, #1
 8005daa:	f43f ae3c 	beq.w	8005a26 <_printf_float+0xb6>
 8005dae:	f108 0801 	add.w	r8, r8, #1
 8005db2:	68e3      	ldr	r3, [r4, #12]
 8005db4:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005db6:	1a5b      	subs	r3, r3, r1
 8005db8:	4543      	cmp	r3, r8
 8005dba:	dcf0      	bgt.n	8005d9e <_printf_float+0x42e>
 8005dbc:	e6fd      	b.n	8005bba <_printf_float+0x24a>
 8005dbe:	f04f 0800 	mov.w	r8, #0
 8005dc2:	f104 0919 	add.w	r9, r4, #25
 8005dc6:	e7f4      	b.n	8005db2 <_printf_float+0x442>

08005dc8 <_printf_common>:
 8005dc8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dcc:	4616      	mov	r6, r2
 8005dce:	4699      	mov	r9, r3
 8005dd0:	688a      	ldr	r2, [r1, #8]
 8005dd2:	690b      	ldr	r3, [r1, #16]
 8005dd4:	4607      	mov	r7, r0
 8005dd6:	4293      	cmp	r3, r2
 8005dd8:	bfb8      	it	lt
 8005dda:	4613      	movlt	r3, r2
 8005ddc:	6033      	str	r3, [r6, #0]
 8005dde:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8005de2:	460c      	mov	r4, r1
 8005de4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8005de8:	b10a      	cbz	r2, 8005dee <_printf_common+0x26>
 8005dea:	3301      	adds	r3, #1
 8005dec:	6033      	str	r3, [r6, #0]
 8005dee:	6823      	ldr	r3, [r4, #0]
 8005df0:	0699      	lsls	r1, r3, #26
 8005df2:	bf42      	ittt	mi
 8005df4:	6833      	ldrmi	r3, [r6, #0]
 8005df6:	3302      	addmi	r3, #2
 8005df8:	6033      	strmi	r3, [r6, #0]
 8005dfa:	6825      	ldr	r5, [r4, #0]
 8005dfc:	f015 0506 	ands.w	r5, r5, #6
 8005e00:	d106      	bne.n	8005e10 <_printf_common+0x48>
 8005e02:	f104 0a19 	add.w	sl, r4, #25
 8005e06:	68e3      	ldr	r3, [r4, #12]
 8005e08:	6832      	ldr	r2, [r6, #0]
 8005e0a:	1a9b      	subs	r3, r3, r2
 8005e0c:	42ab      	cmp	r3, r5
 8005e0e:	dc28      	bgt.n	8005e62 <_printf_common+0x9a>
 8005e10:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8005e14:	1e13      	subs	r3, r2, #0
 8005e16:	6822      	ldr	r2, [r4, #0]
 8005e18:	bf18      	it	ne
 8005e1a:	2301      	movne	r3, #1
 8005e1c:	0692      	lsls	r2, r2, #26
 8005e1e:	d42d      	bmi.n	8005e7c <_printf_common+0xb4>
 8005e20:	4649      	mov	r1, r9
 8005e22:	4638      	mov	r0, r7
 8005e24:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8005e28:	47c0      	blx	r8
 8005e2a:	3001      	adds	r0, #1
 8005e2c:	d020      	beq.n	8005e70 <_printf_common+0xa8>
 8005e2e:	6823      	ldr	r3, [r4, #0]
 8005e30:	68e5      	ldr	r5, [r4, #12]
 8005e32:	f003 0306 	and.w	r3, r3, #6
 8005e36:	2b04      	cmp	r3, #4
 8005e38:	bf18      	it	ne
 8005e3a:	2500      	movne	r5, #0
 8005e3c:	6832      	ldr	r2, [r6, #0]
 8005e3e:	f04f 0600 	mov.w	r6, #0
 8005e42:	68a3      	ldr	r3, [r4, #8]
 8005e44:	bf08      	it	eq
 8005e46:	1aad      	subeq	r5, r5, r2
 8005e48:	6922      	ldr	r2, [r4, #16]
 8005e4a:	bf08      	it	eq
 8005e4c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005e50:	4293      	cmp	r3, r2
 8005e52:	bfc4      	itt	gt
 8005e54:	1a9b      	subgt	r3, r3, r2
 8005e56:	18ed      	addgt	r5, r5, r3
 8005e58:	341a      	adds	r4, #26
 8005e5a:	42b5      	cmp	r5, r6
 8005e5c:	d11a      	bne.n	8005e94 <_printf_common+0xcc>
 8005e5e:	2000      	movs	r0, #0
 8005e60:	e008      	b.n	8005e74 <_printf_common+0xac>
 8005e62:	2301      	movs	r3, #1
 8005e64:	4652      	mov	r2, sl
 8005e66:	4649      	mov	r1, r9
 8005e68:	4638      	mov	r0, r7
 8005e6a:	47c0      	blx	r8
 8005e6c:	3001      	adds	r0, #1
 8005e6e:	d103      	bne.n	8005e78 <_printf_common+0xb0>
 8005e70:	f04f 30ff 	mov.w	r0, #4294967295
 8005e74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e78:	3501      	adds	r5, #1
 8005e7a:	e7c4      	b.n	8005e06 <_printf_common+0x3e>
 8005e7c:	2030      	movs	r0, #48	; 0x30
 8005e7e:	18e1      	adds	r1, r4, r3
 8005e80:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005e84:	1c5a      	adds	r2, r3, #1
 8005e86:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8005e8a:	4422      	add	r2, r4
 8005e8c:	3302      	adds	r3, #2
 8005e8e:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005e92:	e7c5      	b.n	8005e20 <_printf_common+0x58>
 8005e94:	2301      	movs	r3, #1
 8005e96:	4622      	mov	r2, r4
 8005e98:	4649      	mov	r1, r9
 8005e9a:	4638      	mov	r0, r7
 8005e9c:	47c0      	blx	r8
 8005e9e:	3001      	adds	r0, #1
 8005ea0:	d0e6      	beq.n	8005e70 <_printf_common+0xa8>
 8005ea2:	3601      	adds	r6, #1
 8005ea4:	e7d9      	b.n	8005e5a <_printf_common+0x92>
	...

08005ea8 <_printf_i>:
 8005ea8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005eac:	7e0f      	ldrb	r7, [r1, #24]
 8005eae:	4691      	mov	r9, r2
 8005eb0:	2f78      	cmp	r7, #120	; 0x78
 8005eb2:	4680      	mov	r8, r0
 8005eb4:	460c      	mov	r4, r1
 8005eb6:	469a      	mov	sl, r3
 8005eb8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005eba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8005ebe:	d807      	bhi.n	8005ed0 <_printf_i+0x28>
 8005ec0:	2f62      	cmp	r7, #98	; 0x62
 8005ec2:	d80a      	bhi.n	8005eda <_printf_i+0x32>
 8005ec4:	2f00      	cmp	r7, #0
 8005ec6:	f000 80d9 	beq.w	800607c <_printf_i+0x1d4>
 8005eca:	2f58      	cmp	r7, #88	; 0x58
 8005ecc:	f000 80a4 	beq.w	8006018 <_printf_i+0x170>
 8005ed0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005ed4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8005ed8:	e03a      	b.n	8005f50 <_printf_i+0xa8>
 8005eda:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8005ede:	2b15      	cmp	r3, #21
 8005ee0:	d8f6      	bhi.n	8005ed0 <_printf_i+0x28>
 8005ee2:	a101      	add	r1, pc, #4	; (adr r1, 8005ee8 <_printf_i+0x40>)
 8005ee4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005ee8:	08005f41 	.word	0x08005f41
 8005eec:	08005f55 	.word	0x08005f55
 8005ef0:	08005ed1 	.word	0x08005ed1
 8005ef4:	08005ed1 	.word	0x08005ed1
 8005ef8:	08005ed1 	.word	0x08005ed1
 8005efc:	08005ed1 	.word	0x08005ed1
 8005f00:	08005f55 	.word	0x08005f55
 8005f04:	08005ed1 	.word	0x08005ed1
 8005f08:	08005ed1 	.word	0x08005ed1
 8005f0c:	08005ed1 	.word	0x08005ed1
 8005f10:	08005ed1 	.word	0x08005ed1
 8005f14:	08006063 	.word	0x08006063
 8005f18:	08005f85 	.word	0x08005f85
 8005f1c:	08006045 	.word	0x08006045
 8005f20:	08005ed1 	.word	0x08005ed1
 8005f24:	08005ed1 	.word	0x08005ed1
 8005f28:	08006085 	.word	0x08006085
 8005f2c:	08005ed1 	.word	0x08005ed1
 8005f30:	08005f85 	.word	0x08005f85
 8005f34:	08005ed1 	.word	0x08005ed1
 8005f38:	08005ed1 	.word	0x08005ed1
 8005f3c:	0800604d 	.word	0x0800604d
 8005f40:	682b      	ldr	r3, [r5, #0]
 8005f42:	1d1a      	adds	r2, r3, #4
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	602a      	str	r2, [r5, #0]
 8005f48:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8005f4c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005f50:	2301      	movs	r3, #1
 8005f52:	e0a4      	b.n	800609e <_printf_i+0x1f6>
 8005f54:	6820      	ldr	r0, [r4, #0]
 8005f56:	6829      	ldr	r1, [r5, #0]
 8005f58:	0606      	lsls	r6, r0, #24
 8005f5a:	f101 0304 	add.w	r3, r1, #4
 8005f5e:	d50a      	bpl.n	8005f76 <_printf_i+0xce>
 8005f60:	680e      	ldr	r6, [r1, #0]
 8005f62:	602b      	str	r3, [r5, #0]
 8005f64:	2e00      	cmp	r6, #0
 8005f66:	da03      	bge.n	8005f70 <_printf_i+0xc8>
 8005f68:	232d      	movs	r3, #45	; 0x2d
 8005f6a:	4276      	negs	r6, r6
 8005f6c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005f70:	230a      	movs	r3, #10
 8005f72:	485e      	ldr	r0, [pc, #376]	; (80060ec <_printf_i+0x244>)
 8005f74:	e019      	b.n	8005faa <_printf_i+0x102>
 8005f76:	680e      	ldr	r6, [r1, #0]
 8005f78:	f010 0f40 	tst.w	r0, #64	; 0x40
 8005f7c:	602b      	str	r3, [r5, #0]
 8005f7e:	bf18      	it	ne
 8005f80:	b236      	sxthne	r6, r6
 8005f82:	e7ef      	b.n	8005f64 <_printf_i+0xbc>
 8005f84:	682b      	ldr	r3, [r5, #0]
 8005f86:	6820      	ldr	r0, [r4, #0]
 8005f88:	1d19      	adds	r1, r3, #4
 8005f8a:	6029      	str	r1, [r5, #0]
 8005f8c:	0601      	lsls	r1, r0, #24
 8005f8e:	d501      	bpl.n	8005f94 <_printf_i+0xec>
 8005f90:	681e      	ldr	r6, [r3, #0]
 8005f92:	e002      	b.n	8005f9a <_printf_i+0xf2>
 8005f94:	0646      	lsls	r6, r0, #25
 8005f96:	d5fb      	bpl.n	8005f90 <_printf_i+0xe8>
 8005f98:	881e      	ldrh	r6, [r3, #0]
 8005f9a:	2f6f      	cmp	r7, #111	; 0x6f
 8005f9c:	bf0c      	ite	eq
 8005f9e:	2308      	moveq	r3, #8
 8005fa0:	230a      	movne	r3, #10
 8005fa2:	4852      	ldr	r0, [pc, #328]	; (80060ec <_printf_i+0x244>)
 8005fa4:	2100      	movs	r1, #0
 8005fa6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8005faa:	6865      	ldr	r5, [r4, #4]
 8005fac:	2d00      	cmp	r5, #0
 8005fae:	bfa8      	it	ge
 8005fb0:	6821      	ldrge	r1, [r4, #0]
 8005fb2:	60a5      	str	r5, [r4, #8]
 8005fb4:	bfa4      	itt	ge
 8005fb6:	f021 0104 	bicge.w	r1, r1, #4
 8005fba:	6021      	strge	r1, [r4, #0]
 8005fbc:	b90e      	cbnz	r6, 8005fc2 <_printf_i+0x11a>
 8005fbe:	2d00      	cmp	r5, #0
 8005fc0:	d04d      	beq.n	800605e <_printf_i+0x1b6>
 8005fc2:	4615      	mov	r5, r2
 8005fc4:	fbb6 f1f3 	udiv	r1, r6, r3
 8005fc8:	fb03 6711 	mls	r7, r3, r1, r6
 8005fcc:	5dc7      	ldrb	r7, [r0, r7]
 8005fce:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005fd2:	4637      	mov	r7, r6
 8005fd4:	42bb      	cmp	r3, r7
 8005fd6:	460e      	mov	r6, r1
 8005fd8:	d9f4      	bls.n	8005fc4 <_printf_i+0x11c>
 8005fda:	2b08      	cmp	r3, #8
 8005fdc:	d10b      	bne.n	8005ff6 <_printf_i+0x14e>
 8005fde:	6823      	ldr	r3, [r4, #0]
 8005fe0:	07de      	lsls	r6, r3, #31
 8005fe2:	d508      	bpl.n	8005ff6 <_printf_i+0x14e>
 8005fe4:	6923      	ldr	r3, [r4, #16]
 8005fe6:	6861      	ldr	r1, [r4, #4]
 8005fe8:	4299      	cmp	r1, r3
 8005fea:	bfde      	ittt	le
 8005fec:	2330      	movle	r3, #48	; 0x30
 8005fee:	f805 3c01 	strble.w	r3, [r5, #-1]
 8005ff2:	f105 35ff 	addle.w	r5, r5, #4294967295
 8005ff6:	1b52      	subs	r2, r2, r5
 8005ff8:	6122      	str	r2, [r4, #16]
 8005ffa:	464b      	mov	r3, r9
 8005ffc:	4621      	mov	r1, r4
 8005ffe:	4640      	mov	r0, r8
 8006000:	f8cd a000 	str.w	sl, [sp]
 8006004:	aa03      	add	r2, sp, #12
 8006006:	f7ff fedf 	bl	8005dc8 <_printf_common>
 800600a:	3001      	adds	r0, #1
 800600c:	d14c      	bne.n	80060a8 <_printf_i+0x200>
 800600e:	f04f 30ff 	mov.w	r0, #4294967295
 8006012:	b004      	add	sp, #16
 8006014:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006018:	4834      	ldr	r0, [pc, #208]	; (80060ec <_printf_i+0x244>)
 800601a:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800601e:	6829      	ldr	r1, [r5, #0]
 8006020:	6823      	ldr	r3, [r4, #0]
 8006022:	f851 6b04 	ldr.w	r6, [r1], #4
 8006026:	6029      	str	r1, [r5, #0]
 8006028:	061d      	lsls	r5, r3, #24
 800602a:	d514      	bpl.n	8006056 <_printf_i+0x1ae>
 800602c:	07df      	lsls	r7, r3, #31
 800602e:	bf44      	itt	mi
 8006030:	f043 0320 	orrmi.w	r3, r3, #32
 8006034:	6023      	strmi	r3, [r4, #0]
 8006036:	b91e      	cbnz	r6, 8006040 <_printf_i+0x198>
 8006038:	6823      	ldr	r3, [r4, #0]
 800603a:	f023 0320 	bic.w	r3, r3, #32
 800603e:	6023      	str	r3, [r4, #0]
 8006040:	2310      	movs	r3, #16
 8006042:	e7af      	b.n	8005fa4 <_printf_i+0xfc>
 8006044:	6823      	ldr	r3, [r4, #0]
 8006046:	f043 0320 	orr.w	r3, r3, #32
 800604a:	6023      	str	r3, [r4, #0]
 800604c:	2378      	movs	r3, #120	; 0x78
 800604e:	4828      	ldr	r0, [pc, #160]	; (80060f0 <_printf_i+0x248>)
 8006050:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8006054:	e7e3      	b.n	800601e <_printf_i+0x176>
 8006056:	0659      	lsls	r1, r3, #25
 8006058:	bf48      	it	mi
 800605a:	b2b6      	uxthmi	r6, r6
 800605c:	e7e6      	b.n	800602c <_printf_i+0x184>
 800605e:	4615      	mov	r5, r2
 8006060:	e7bb      	b.n	8005fda <_printf_i+0x132>
 8006062:	682b      	ldr	r3, [r5, #0]
 8006064:	6826      	ldr	r6, [r4, #0]
 8006066:	1d18      	adds	r0, r3, #4
 8006068:	6961      	ldr	r1, [r4, #20]
 800606a:	6028      	str	r0, [r5, #0]
 800606c:	0635      	lsls	r5, r6, #24
 800606e:	681b      	ldr	r3, [r3, #0]
 8006070:	d501      	bpl.n	8006076 <_printf_i+0x1ce>
 8006072:	6019      	str	r1, [r3, #0]
 8006074:	e002      	b.n	800607c <_printf_i+0x1d4>
 8006076:	0670      	lsls	r0, r6, #25
 8006078:	d5fb      	bpl.n	8006072 <_printf_i+0x1ca>
 800607a:	8019      	strh	r1, [r3, #0]
 800607c:	2300      	movs	r3, #0
 800607e:	4615      	mov	r5, r2
 8006080:	6123      	str	r3, [r4, #16]
 8006082:	e7ba      	b.n	8005ffa <_printf_i+0x152>
 8006084:	682b      	ldr	r3, [r5, #0]
 8006086:	2100      	movs	r1, #0
 8006088:	1d1a      	adds	r2, r3, #4
 800608a:	602a      	str	r2, [r5, #0]
 800608c:	681d      	ldr	r5, [r3, #0]
 800608e:	6862      	ldr	r2, [r4, #4]
 8006090:	4628      	mov	r0, r5
 8006092:	f002 f877 	bl	8008184 <memchr>
 8006096:	b108      	cbz	r0, 800609c <_printf_i+0x1f4>
 8006098:	1b40      	subs	r0, r0, r5
 800609a:	6060      	str	r0, [r4, #4]
 800609c:	6863      	ldr	r3, [r4, #4]
 800609e:	6123      	str	r3, [r4, #16]
 80060a0:	2300      	movs	r3, #0
 80060a2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80060a6:	e7a8      	b.n	8005ffa <_printf_i+0x152>
 80060a8:	462a      	mov	r2, r5
 80060aa:	4649      	mov	r1, r9
 80060ac:	4640      	mov	r0, r8
 80060ae:	6923      	ldr	r3, [r4, #16]
 80060b0:	47d0      	blx	sl
 80060b2:	3001      	adds	r0, #1
 80060b4:	d0ab      	beq.n	800600e <_printf_i+0x166>
 80060b6:	6823      	ldr	r3, [r4, #0]
 80060b8:	079b      	lsls	r3, r3, #30
 80060ba:	d413      	bmi.n	80060e4 <_printf_i+0x23c>
 80060bc:	68e0      	ldr	r0, [r4, #12]
 80060be:	9b03      	ldr	r3, [sp, #12]
 80060c0:	4298      	cmp	r0, r3
 80060c2:	bfb8      	it	lt
 80060c4:	4618      	movlt	r0, r3
 80060c6:	e7a4      	b.n	8006012 <_printf_i+0x16a>
 80060c8:	2301      	movs	r3, #1
 80060ca:	4632      	mov	r2, r6
 80060cc:	4649      	mov	r1, r9
 80060ce:	4640      	mov	r0, r8
 80060d0:	47d0      	blx	sl
 80060d2:	3001      	adds	r0, #1
 80060d4:	d09b      	beq.n	800600e <_printf_i+0x166>
 80060d6:	3501      	adds	r5, #1
 80060d8:	68e3      	ldr	r3, [r4, #12]
 80060da:	9903      	ldr	r1, [sp, #12]
 80060dc:	1a5b      	subs	r3, r3, r1
 80060de:	42ab      	cmp	r3, r5
 80060e0:	dcf2      	bgt.n	80060c8 <_printf_i+0x220>
 80060e2:	e7eb      	b.n	80060bc <_printf_i+0x214>
 80060e4:	2500      	movs	r5, #0
 80060e6:	f104 0619 	add.w	r6, r4, #25
 80060ea:	e7f5      	b.n	80060d8 <_printf_i+0x230>
 80060ec:	0800a54a 	.word	0x0800a54a
 80060f0:	0800a55b 	.word	0x0800a55b

080060f4 <sniprintf>:
 80060f4:	b40c      	push	{r2, r3}
 80060f6:	b530      	push	{r4, r5, lr}
 80060f8:	4b17      	ldr	r3, [pc, #92]	; (8006158 <sniprintf+0x64>)
 80060fa:	1e0c      	subs	r4, r1, #0
 80060fc:	681d      	ldr	r5, [r3, #0]
 80060fe:	b09d      	sub	sp, #116	; 0x74
 8006100:	da08      	bge.n	8006114 <sniprintf+0x20>
 8006102:	238b      	movs	r3, #139	; 0x8b
 8006104:	f04f 30ff 	mov.w	r0, #4294967295
 8006108:	602b      	str	r3, [r5, #0]
 800610a:	b01d      	add	sp, #116	; 0x74
 800610c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8006110:	b002      	add	sp, #8
 8006112:	4770      	bx	lr
 8006114:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006118:	f8ad 3014 	strh.w	r3, [sp, #20]
 800611c:	bf0c      	ite	eq
 800611e:	4623      	moveq	r3, r4
 8006120:	f104 33ff 	addne.w	r3, r4, #4294967295
 8006124:	9304      	str	r3, [sp, #16]
 8006126:	9307      	str	r3, [sp, #28]
 8006128:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800612c:	9002      	str	r0, [sp, #8]
 800612e:	9006      	str	r0, [sp, #24]
 8006130:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006134:	4628      	mov	r0, r5
 8006136:	ab21      	add	r3, sp, #132	; 0x84
 8006138:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800613a:	a902      	add	r1, sp, #8
 800613c:	9301      	str	r3, [sp, #4]
 800613e:	f002 fe41 	bl	8008dc4 <_svfiprintf_r>
 8006142:	1c43      	adds	r3, r0, #1
 8006144:	bfbc      	itt	lt
 8006146:	238b      	movlt	r3, #139	; 0x8b
 8006148:	602b      	strlt	r3, [r5, #0]
 800614a:	2c00      	cmp	r4, #0
 800614c:	d0dd      	beq.n	800610a <sniprintf+0x16>
 800614e:	2200      	movs	r2, #0
 8006150:	9b02      	ldr	r3, [sp, #8]
 8006152:	701a      	strb	r2, [r3, #0]
 8006154:	e7d9      	b.n	800610a <sniprintf+0x16>
 8006156:	bf00      	nop
 8006158:	20000014 	.word	0x20000014

0800615c <sulp>:
 800615c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006160:	460f      	mov	r7, r1
 8006162:	4690      	mov	r8, r2
 8006164:	f002 fb9a 	bl	800889c <__ulp>
 8006168:	4604      	mov	r4, r0
 800616a:	460d      	mov	r5, r1
 800616c:	f1b8 0f00 	cmp.w	r8, #0
 8006170:	d011      	beq.n	8006196 <sulp+0x3a>
 8006172:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8006176:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800617a:	2b00      	cmp	r3, #0
 800617c:	dd0b      	ble.n	8006196 <sulp+0x3a>
 800617e:	2400      	movs	r4, #0
 8006180:	051b      	lsls	r3, r3, #20
 8006182:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8006186:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800618a:	4622      	mov	r2, r4
 800618c:	462b      	mov	r3, r5
 800618e:	f7fa f9a3 	bl	80004d8 <__aeabi_dmul>
 8006192:	4604      	mov	r4, r0
 8006194:	460d      	mov	r5, r1
 8006196:	4620      	mov	r0, r4
 8006198:	4629      	mov	r1, r5
 800619a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

080061a0 <_strtod_l>:
 80061a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80061a4:	469b      	mov	fp, r3
 80061a6:	2300      	movs	r3, #0
 80061a8:	b09f      	sub	sp, #124	; 0x7c
 80061aa:	931a      	str	r3, [sp, #104]	; 0x68
 80061ac:	4b9e      	ldr	r3, [pc, #632]	; (8006428 <_strtod_l+0x288>)
 80061ae:	4682      	mov	sl, r0
 80061b0:	681f      	ldr	r7, [r3, #0]
 80061b2:	460e      	mov	r6, r1
 80061b4:	4638      	mov	r0, r7
 80061b6:	9215      	str	r2, [sp, #84]	; 0x54
 80061b8:	f7f9 ffca 	bl	8000150 <strlen>
 80061bc:	f04f 0800 	mov.w	r8, #0
 80061c0:	4604      	mov	r4, r0
 80061c2:	f04f 0900 	mov.w	r9, #0
 80061c6:	9619      	str	r6, [sp, #100]	; 0x64
 80061c8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80061ca:	781a      	ldrb	r2, [r3, #0]
 80061cc:	2a2b      	cmp	r2, #43	; 0x2b
 80061ce:	d04c      	beq.n	800626a <_strtod_l+0xca>
 80061d0:	d83a      	bhi.n	8006248 <_strtod_l+0xa8>
 80061d2:	2a0d      	cmp	r2, #13
 80061d4:	d833      	bhi.n	800623e <_strtod_l+0x9e>
 80061d6:	2a08      	cmp	r2, #8
 80061d8:	d833      	bhi.n	8006242 <_strtod_l+0xa2>
 80061da:	2a00      	cmp	r2, #0
 80061dc:	d03d      	beq.n	800625a <_strtod_l+0xba>
 80061de:	2300      	movs	r3, #0
 80061e0:	930a      	str	r3, [sp, #40]	; 0x28
 80061e2:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80061e4:	782b      	ldrb	r3, [r5, #0]
 80061e6:	2b30      	cmp	r3, #48	; 0x30
 80061e8:	f040 80aa 	bne.w	8006340 <_strtod_l+0x1a0>
 80061ec:	786b      	ldrb	r3, [r5, #1]
 80061ee:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80061f2:	2b58      	cmp	r3, #88	; 0x58
 80061f4:	d166      	bne.n	80062c4 <_strtod_l+0x124>
 80061f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80061f8:	4650      	mov	r0, sl
 80061fa:	9301      	str	r3, [sp, #4]
 80061fc:	ab1a      	add	r3, sp, #104	; 0x68
 80061fe:	9300      	str	r3, [sp, #0]
 8006200:	4a8a      	ldr	r2, [pc, #552]	; (800642c <_strtod_l+0x28c>)
 8006202:	f8cd b008 	str.w	fp, [sp, #8]
 8006206:	ab1b      	add	r3, sp, #108	; 0x6c
 8006208:	a919      	add	r1, sp, #100	; 0x64
 800620a:	f001 fc9f 	bl	8007b4c <__gethex>
 800620e:	f010 0607 	ands.w	r6, r0, #7
 8006212:	4604      	mov	r4, r0
 8006214:	d005      	beq.n	8006222 <_strtod_l+0x82>
 8006216:	2e06      	cmp	r6, #6
 8006218:	d129      	bne.n	800626e <_strtod_l+0xce>
 800621a:	2300      	movs	r3, #0
 800621c:	3501      	adds	r5, #1
 800621e:	9519      	str	r5, [sp, #100]	; 0x64
 8006220:	930a      	str	r3, [sp, #40]	; 0x28
 8006222:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8006224:	2b00      	cmp	r3, #0
 8006226:	f040 858a 	bne.w	8006d3e <_strtod_l+0xb9e>
 800622a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800622c:	b1d3      	cbz	r3, 8006264 <_strtod_l+0xc4>
 800622e:	4642      	mov	r2, r8
 8006230:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006234:	4610      	mov	r0, r2
 8006236:	4619      	mov	r1, r3
 8006238:	b01f      	add	sp, #124	; 0x7c
 800623a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800623e:	2a20      	cmp	r2, #32
 8006240:	d1cd      	bne.n	80061de <_strtod_l+0x3e>
 8006242:	3301      	adds	r3, #1
 8006244:	9319      	str	r3, [sp, #100]	; 0x64
 8006246:	e7bf      	b.n	80061c8 <_strtod_l+0x28>
 8006248:	2a2d      	cmp	r2, #45	; 0x2d
 800624a:	d1c8      	bne.n	80061de <_strtod_l+0x3e>
 800624c:	2201      	movs	r2, #1
 800624e:	920a      	str	r2, [sp, #40]	; 0x28
 8006250:	1c5a      	adds	r2, r3, #1
 8006252:	9219      	str	r2, [sp, #100]	; 0x64
 8006254:	785b      	ldrb	r3, [r3, #1]
 8006256:	2b00      	cmp	r3, #0
 8006258:	d1c3      	bne.n	80061e2 <_strtod_l+0x42>
 800625a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800625c:	9619      	str	r6, [sp, #100]	; 0x64
 800625e:	2b00      	cmp	r3, #0
 8006260:	f040 856b 	bne.w	8006d3a <_strtod_l+0xb9a>
 8006264:	4642      	mov	r2, r8
 8006266:	464b      	mov	r3, r9
 8006268:	e7e4      	b.n	8006234 <_strtod_l+0x94>
 800626a:	2200      	movs	r2, #0
 800626c:	e7ef      	b.n	800624e <_strtod_l+0xae>
 800626e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8006270:	b13a      	cbz	r2, 8006282 <_strtod_l+0xe2>
 8006272:	2135      	movs	r1, #53	; 0x35
 8006274:	a81c      	add	r0, sp, #112	; 0x70
 8006276:	f002 fc15 	bl	8008aa4 <__copybits>
 800627a:	4650      	mov	r0, sl
 800627c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800627e:	f001 ffdd 	bl	800823c <_Bfree>
 8006282:	3e01      	subs	r6, #1
 8006284:	2e04      	cmp	r6, #4
 8006286:	d806      	bhi.n	8006296 <_strtod_l+0xf6>
 8006288:	e8df f006 	tbb	[pc, r6]
 800628c:	1714030a 	.word	0x1714030a
 8006290:	0a          	.byte	0x0a
 8006291:	00          	.byte	0x00
 8006292:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8006296:	0721      	lsls	r1, r4, #28
 8006298:	d5c3      	bpl.n	8006222 <_strtod_l+0x82>
 800629a:	f049 4900 	orr.w	r9, r9, #2147483648	; 0x80000000
 800629e:	e7c0      	b.n	8006222 <_strtod_l+0x82>
 80062a0:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 80062a2:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 80062a6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80062aa:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80062ae:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 80062b2:	e7f0      	b.n	8006296 <_strtod_l+0xf6>
 80062b4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8006430 <_strtod_l+0x290>
 80062b8:	e7ed      	b.n	8006296 <_strtod_l+0xf6>
 80062ba:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 80062be:	f04f 38ff 	mov.w	r8, #4294967295
 80062c2:	e7e8      	b.n	8006296 <_strtod_l+0xf6>
 80062c4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062c6:	1c5a      	adds	r2, r3, #1
 80062c8:	9219      	str	r2, [sp, #100]	; 0x64
 80062ca:	785b      	ldrb	r3, [r3, #1]
 80062cc:	2b30      	cmp	r3, #48	; 0x30
 80062ce:	d0f9      	beq.n	80062c4 <_strtod_l+0x124>
 80062d0:	2b00      	cmp	r3, #0
 80062d2:	d0a6      	beq.n	8006222 <_strtod_l+0x82>
 80062d4:	2301      	movs	r3, #1
 80062d6:	9307      	str	r3, [sp, #28]
 80062d8:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80062da:	220a      	movs	r2, #10
 80062dc:	9308      	str	r3, [sp, #32]
 80062de:	2300      	movs	r3, #0
 80062e0:	469b      	mov	fp, r3
 80062e2:	e9cd 3305 	strd	r3, r3, [sp, #20]
 80062e6:	9819      	ldr	r0, [sp, #100]	; 0x64
 80062e8:	7805      	ldrb	r5, [r0, #0]
 80062ea:	f1a5 0330 	sub.w	r3, r5, #48	; 0x30
 80062ee:	b2d9      	uxtb	r1, r3
 80062f0:	2909      	cmp	r1, #9
 80062f2:	d927      	bls.n	8006344 <_strtod_l+0x1a4>
 80062f4:	4622      	mov	r2, r4
 80062f6:	4639      	mov	r1, r7
 80062f8:	f002 fe7a 	bl	8008ff0 <strncmp>
 80062fc:	2800      	cmp	r0, #0
 80062fe:	d033      	beq.n	8006368 <_strtod_l+0x1c8>
 8006300:	2000      	movs	r0, #0
 8006302:	462a      	mov	r2, r5
 8006304:	465c      	mov	r4, fp
 8006306:	4603      	mov	r3, r0
 8006308:	9004      	str	r0, [sp, #16]
 800630a:	2a65      	cmp	r2, #101	; 0x65
 800630c:	d001      	beq.n	8006312 <_strtod_l+0x172>
 800630e:	2a45      	cmp	r2, #69	; 0x45
 8006310:	d114      	bne.n	800633c <_strtod_l+0x19c>
 8006312:	b91c      	cbnz	r4, 800631c <_strtod_l+0x17c>
 8006314:	9a07      	ldr	r2, [sp, #28]
 8006316:	4302      	orrs	r2, r0
 8006318:	d09f      	beq.n	800625a <_strtod_l+0xba>
 800631a:	2400      	movs	r4, #0
 800631c:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800631e:	1c72      	adds	r2, r6, #1
 8006320:	9219      	str	r2, [sp, #100]	; 0x64
 8006322:	7872      	ldrb	r2, [r6, #1]
 8006324:	2a2b      	cmp	r2, #43	; 0x2b
 8006326:	d079      	beq.n	800641c <_strtod_l+0x27c>
 8006328:	2a2d      	cmp	r2, #45	; 0x2d
 800632a:	f000 8083 	beq.w	8006434 <_strtod_l+0x294>
 800632e:	2700      	movs	r7, #0
 8006330:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 8006334:	2909      	cmp	r1, #9
 8006336:	f240 8083 	bls.w	8006440 <_strtod_l+0x2a0>
 800633a:	9619      	str	r6, [sp, #100]	; 0x64
 800633c:	2500      	movs	r5, #0
 800633e:	e09f      	b.n	8006480 <_strtod_l+0x2e0>
 8006340:	2300      	movs	r3, #0
 8006342:	e7c8      	b.n	80062d6 <_strtod_l+0x136>
 8006344:	f1bb 0f08 	cmp.w	fp, #8
 8006348:	bfd5      	itete	le
 800634a:	9906      	ldrle	r1, [sp, #24]
 800634c:	9905      	ldrgt	r1, [sp, #20]
 800634e:	fb02 3301 	mlale	r3, r2, r1, r3
 8006352:	fb02 3301 	mlagt	r3, r2, r1, r3
 8006356:	f100 0001 	add.w	r0, r0, #1
 800635a:	bfd4      	ite	le
 800635c:	9306      	strle	r3, [sp, #24]
 800635e:	9305      	strgt	r3, [sp, #20]
 8006360:	f10b 0b01 	add.w	fp, fp, #1
 8006364:	9019      	str	r0, [sp, #100]	; 0x64
 8006366:	e7be      	b.n	80062e6 <_strtod_l+0x146>
 8006368:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800636a:	191a      	adds	r2, r3, r4
 800636c:	9219      	str	r2, [sp, #100]	; 0x64
 800636e:	5d1a      	ldrb	r2, [r3, r4]
 8006370:	f1bb 0f00 	cmp.w	fp, #0
 8006374:	d036      	beq.n	80063e4 <_strtod_l+0x244>
 8006376:	465c      	mov	r4, fp
 8006378:	9004      	str	r0, [sp, #16]
 800637a:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800637e:	2b09      	cmp	r3, #9
 8006380:	d912      	bls.n	80063a8 <_strtod_l+0x208>
 8006382:	2301      	movs	r3, #1
 8006384:	e7c1      	b.n	800630a <_strtod_l+0x16a>
 8006386:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006388:	3001      	adds	r0, #1
 800638a:	1c5a      	adds	r2, r3, #1
 800638c:	9219      	str	r2, [sp, #100]	; 0x64
 800638e:	785a      	ldrb	r2, [r3, #1]
 8006390:	2a30      	cmp	r2, #48	; 0x30
 8006392:	d0f8      	beq.n	8006386 <_strtod_l+0x1e6>
 8006394:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8006398:	2b08      	cmp	r3, #8
 800639a:	f200 84d5 	bhi.w	8006d48 <_strtod_l+0xba8>
 800639e:	9004      	str	r0, [sp, #16]
 80063a0:	2000      	movs	r0, #0
 80063a2:	4604      	mov	r4, r0
 80063a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80063a6:	9308      	str	r3, [sp, #32]
 80063a8:	3a30      	subs	r2, #48	; 0x30
 80063aa:	f100 0301 	add.w	r3, r0, #1
 80063ae:	d013      	beq.n	80063d8 <_strtod_l+0x238>
 80063b0:	9904      	ldr	r1, [sp, #16]
 80063b2:	1905      	adds	r5, r0, r4
 80063b4:	4419      	add	r1, r3
 80063b6:	9104      	str	r1, [sp, #16]
 80063b8:	4623      	mov	r3, r4
 80063ba:	210a      	movs	r1, #10
 80063bc:	42ab      	cmp	r3, r5
 80063be:	d113      	bne.n	80063e8 <_strtod_l+0x248>
 80063c0:	1823      	adds	r3, r4, r0
 80063c2:	2b08      	cmp	r3, #8
 80063c4:	f104 0401 	add.w	r4, r4, #1
 80063c8:	4404      	add	r4, r0
 80063ca:	dc1b      	bgt.n	8006404 <_strtod_l+0x264>
 80063cc:	230a      	movs	r3, #10
 80063ce:	9906      	ldr	r1, [sp, #24]
 80063d0:	fb03 2301 	mla	r3, r3, r1, r2
 80063d4:	9306      	str	r3, [sp, #24]
 80063d6:	2300      	movs	r3, #0
 80063d8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80063da:	4618      	mov	r0, r3
 80063dc:	1c51      	adds	r1, r2, #1
 80063de:	9119      	str	r1, [sp, #100]	; 0x64
 80063e0:	7852      	ldrb	r2, [r2, #1]
 80063e2:	e7ca      	b.n	800637a <_strtod_l+0x1da>
 80063e4:	4658      	mov	r0, fp
 80063e6:	e7d3      	b.n	8006390 <_strtod_l+0x1f0>
 80063e8:	2b08      	cmp	r3, #8
 80063ea:	dc04      	bgt.n	80063f6 <_strtod_l+0x256>
 80063ec:	9f06      	ldr	r7, [sp, #24]
 80063ee:	434f      	muls	r7, r1
 80063f0:	9706      	str	r7, [sp, #24]
 80063f2:	3301      	adds	r3, #1
 80063f4:	e7e2      	b.n	80063bc <_strtod_l+0x21c>
 80063f6:	1c5f      	adds	r7, r3, #1
 80063f8:	2f10      	cmp	r7, #16
 80063fa:	bfde      	ittt	le
 80063fc:	9f05      	ldrle	r7, [sp, #20]
 80063fe:	434f      	mulle	r7, r1
 8006400:	9705      	strle	r7, [sp, #20]
 8006402:	e7f6      	b.n	80063f2 <_strtod_l+0x252>
 8006404:	2c10      	cmp	r4, #16
 8006406:	bfdf      	itttt	le
 8006408:	230a      	movle	r3, #10
 800640a:	9905      	ldrle	r1, [sp, #20]
 800640c:	fb03 2301 	mlale	r3, r3, r1, r2
 8006410:	9305      	strle	r3, [sp, #20]
 8006412:	e7e0      	b.n	80063d6 <_strtod_l+0x236>
 8006414:	2300      	movs	r3, #0
 8006416:	9304      	str	r3, [sp, #16]
 8006418:	2301      	movs	r3, #1
 800641a:	e77b      	b.n	8006314 <_strtod_l+0x174>
 800641c:	2700      	movs	r7, #0
 800641e:	1cb2      	adds	r2, r6, #2
 8006420:	9219      	str	r2, [sp, #100]	; 0x64
 8006422:	78b2      	ldrb	r2, [r6, #2]
 8006424:	e784      	b.n	8006330 <_strtod_l+0x190>
 8006426:	bf00      	nop
 8006428:	0800a6b8 	.word	0x0800a6b8
 800642c:	0800a56c 	.word	0x0800a56c
 8006430:	7ff00000 	.word	0x7ff00000
 8006434:	2701      	movs	r7, #1
 8006436:	e7f2      	b.n	800641e <_strtod_l+0x27e>
 8006438:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800643a:	1c51      	adds	r1, r2, #1
 800643c:	9119      	str	r1, [sp, #100]	; 0x64
 800643e:	7852      	ldrb	r2, [r2, #1]
 8006440:	2a30      	cmp	r2, #48	; 0x30
 8006442:	d0f9      	beq.n	8006438 <_strtod_l+0x298>
 8006444:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8006448:	2908      	cmp	r1, #8
 800644a:	f63f af77 	bhi.w	800633c <_strtod_l+0x19c>
 800644e:	f04f 0e0a 	mov.w	lr, #10
 8006452:	f1a2 0c30 	sub.w	ip, r2, #48	; 0x30
 8006456:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8006458:	9209      	str	r2, [sp, #36]	; 0x24
 800645a:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800645c:	1c51      	adds	r1, r2, #1
 800645e:	9119      	str	r1, [sp, #100]	; 0x64
 8006460:	7852      	ldrb	r2, [r2, #1]
 8006462:	f1a2 0530 	sub.w	r5, r2, #48	; 0x30
 8006466:	2d09      	cmp	r5, #9
 8006468:	d935      	bls.n	80064d6 <_strtod_l+0x336>
 800646a:	9d09      	ldr	r5, [sp, #36]	; 0x24
 800646c:	1b49      	subs	r1, r1, r5
 800646e:	2908      	cmp	r1, #8
 8006470:	f644 651f 	movw	r5, #19999	; 0x4e1f
 8006474:	dc02      	bgt.n	800647c <_strtod_l+0x2dc>
 8006476:	4565      	cmp	r5, ip
 8006478:	bfa8      	it	ge
 800647a:	4665      	movge	r5, ip
 800647c:	b107      	cbz	r7, 8006480 <_strtod_l+0x2e0>
 800647e:	426d      	negs	r5, r5
 8006480:	2c00      	cmp	r4, #0
 8006482:	d14c      	bne.n	800651e <_strtod_l+0x37e>
 8006484:	9907      	ldr	r1, [sp, #28]
 8006486:	4301      	orrs	r1, r0
 8006488:	f47f aecb 	bne.w	8006222 <_strtod_l+0x82>
 800648c:	2b00      	cmp	r3, #0
 800648e:	f47f aee4 	bne.w	800625a <_strtod_l+0xba>
 8006492:	2a69      	cmp	r2, #105	; 0x69
 8006494:	d026      	beq.n	80064e4 <_strtod_l+0x344>
 8006496:	dc23      	bgt.n	80064e0 <_strtod_l+0x340>
 8006498:	2a49      	cmp	r2, #73	; 0x49
 800649a:	d023      	beq.n	80064e4 <_strtod_l+0x344>
 800649c:	2a4e      	cmp	r2, #78	; 0x4e
 800649e:	f47f aedc 	bne.w	800625a <_strtod_l+0xba>
 80064a2:	499d      	ldr	r1, [pc, #628]	; (8006718 <_strtod_l+0x578>)
 80064a4:	a819      	add	r0, sp, #100	; 0x64
 80064a6:	f001 fd9f 	bl	8007fe8 <__match>
 80064aa:	2800      	cmp	r0, #0
 80064ac:	f43f aed5 	beq.w	800625a <_strtod_l+0xba>
 80064b0:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064b2:	781b      	ldrb	r3, [r3, #0]
 80064b4:	2b28      	cmp	r3, #40	; 0x28
 80064b6:	d12c      	bne.n	8006512 <_strtod_l+0x372>
 80064b8:	4998      	ldr	r1, [pc, #608]	; (800671c <_strtod_l+0x57c>)
 80064ba:	aa1c      	add	r2, sp, #112	; 0x70
 80064bc:	a819      	add	r0, sp, #100	; 0x64
 80064be:	f001 fda7 	bl	8008010 <__hexnan>
 80064c2:	2805      	cmp	r0, #5
 80064c4:	d125      	bne.n	8006512 <_strtod_l+0x372>
 80064c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80064c8:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 80064cc:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 80064d0:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 80064d4:	e6a5      	b.n	8006222 <_strtod_l+0x82>
 80064d6:	fb0e 2c0c 	mla	ip, lr, ip, r2
 80064da:	f1ac 0c30 	sub.w	ip, ip, #48	; 0x30
 80064de:	e7bc      	b.n	800645a <_strtod_l+0x2ba>
 80064e0:	2a6e      	cmp	r2, #110	; 0x6e
 80064e2:	e7dc      	b.n	800649e <_strtod_l+0x2fe>
 80064e4:	498e      	ldr	r1, [pc, #568]	; (8006720 <_strtod_l+0x580>)
 80064e6:	a819      	add	r0, sp, #100	; 0x64
 80064e8:	f001 fd7e 	bl	8007fe8 <__match>
 80064ec:	2800      	cmp	r0, #0
 80064ee:	f43f aeb4 	beq.w	800625a <_strtod_l+0xba>
 80064f2:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80064f4:	498b      	ldr	r1, [pc, #556]	; (8006724 <_strtod_l+0x584>)
 80064f6:	3b01      	subs	r3, #1
 80064f8:	a819      	add	r0, sp, #100	; 0x64
 80064fa:	9319      	str	r3, [sp, #100]	; 0x64
 80064fc:	f001 fd74 	bl	8007fe8 <__match>
 8006500:	b910      	cbnz	r0, 8006508 <_strtod_l+0x368>
 8006502:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006504:	3301      	adds	r3, #1
 8006506:	9319      	str	r3, [sp, #100]	; 0x64
 8006508:	f04f 0800 	mov.w	r8, #0
 800650c:	f8df 9218 	ldr.w	r9, [pc, #536]	; 8006728 <_strtod_l+0x588>
 8006510:	e687      	b.n	8006222 <_strtod_l+0x82>
 8006512:	4886      	ldr	r0, [pc, #536]	; (800672c <_strtod_l+0x58c>)
 8006514:	f002 fd56 	bl	8008fc4 <nan>
 8006518:	4680      	mov	r8, r0
 800651a:	4689      	mov	r9, r1
 800651c:	e681      	b.n	8006222 <_strtod_l+0x82>
 800651e:	9b04      	ldr	r3, [sp, #16]
 8006520:	f1bb 0f00 	cmp.w	fp, #0
 8006524:	bf08      	it	eq
 8006526:	46a3      	moveq	fp, r4
 8006528:	1aeb      	subs	r3, r5, r3
 800652a:	2c10      	cmp	r4, #16
 800652c:	9806      	ldr	r0, [sp, #24]
 800652e:	4626      	mov	r6, r4
 8006530:	9307      	str	r3, [sp, #28]
 8006532:	bfa8      	it	ge
 8006534:	2610      	movge	r6, #16
 8006536:	f7f9 ff55 	bl	80003e4 <__aeabi_ui2d>
 800653a:	2c09      	cmp	r4, #9
 800653c:	4680      	mov	r8, r0
 800653e:	4689      	mov	r9, r1
 8006540:	dd13      	ble.n	800656a <_strtod_l+0x3ca>
 8006542:	4b7b      	ldr	r3, [pc, #492]	; (8006730 <_strtod_l+0x590>)
 8006544:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006548:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800654c:	f7f9 ffc4 	bl	80004d8 <__aeabi_dmul>
 8006550:	4680      	mov	r8, r0
 8006552:	9805      	ldr	r0, [sp, #20]
 8006554:	4689      	mov	r9, r1
 8006556:	f7f9 ff45 	bl	80003e4 <__aeabi_ui2d>
 800655a:	4602      	mov	r2, r0
 800655c:	460b      	mov	r3, r1
 800655e:	4640      	mov	r0, r8
 8006560:	4649      	mov	r1, r9
 8006562:	f7f9 fe03 	bl	800016c <__adddf3>
 8006566:	4680      	mov	r8, r0
 8006568:	4689      	mov	r9, r1
 800656a:	2c0f      	cmp	r4, #15
 800656c:	dc36      	bgt.n	80065dc <_strtod_l+0x43c>
 800656e:	9b07      	ldr	r3, [sp, #28]
 8006570:	2b00      	cmp	r3, #0
 8006572:	f43f ae56 	beq.w	8006222 <_strtod_l+0x82>
 8006576:	dd22      	ble.n	80065be <_strtod_l+0x41e>
 8006578:	2b16      	cmp	r3, #22
 800657a:	dc09      	bgt.n	8006590 <_strtod_l+0x3f0>
 800657c:	496c      	ldr	r1, [pc, #432]	; (8006730 <_strtod_l+0x590>)
 800657e:	4642      	mov	r2, r8
 8006580:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8006584:	464b      	mov	r3, r9
 8006586:	e9d1 0100 	ldrd	r0, r1, [r1]
 800658a:	f7f9 ffa5 	bl	80004d8 <__aeabi_dmul>
 800658e:	e7c3      	b.n	8006518 <_strtod_l+0x378>
 8006590:	9a07      	ldr	r2, [sp, #28]
 8006592:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 8006596:	4293      	cmp	r3, r2
 8006598:	db20      	blt.n	80065dc <_strtod_l+0x43c>
 800659a:	4d65      	ldr	r5, [pc, #404]	; (8006730 <_strtod_l+0x590>)
 800659c:	f1c4 040f 	rsb	r4, r4, #15
 80065a0:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 80065a4:	4642      	mov	r2, r8
 80065a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065aa:	464b      	mov	r3, r9
 80065ac:	f7f9 ff94 	bl	80004d8 <__aeabi_dmul>
 80065b0:	9b07      	ldr	r3, [sp, #28]
 80065b2:	1b1c      	subs	r4, r3, r4
 80065b4:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 80065b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065bc:	e7e5      	b.n	800658a <_strtod_l+0x3ea>
 80065be:	9b07      	ldr	r3, [sp, #28]
 80065c0:	3316      	adds	r3, #22
 80065c2:	db0b      	blt.n	80065dc <_strtod_l+0x43c>
 80065c4:	9b04      	ldr	r3, [sp, #16]
 80065c6:	4640      	mov	r0, r8
 80065c8:	1b5d      	subs	r5, r3, r5
 80065ca:	4b59      	ldr	r3, [pc, #356]	; (8006730 <_strtod_l+0x590>)
 80065cc:	4649      	mov	r1, r9
 80065ce:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 80065d2:	e9d5 2300 	ldrd	r2, r3, [r5]
 80065d6:	f7fa f8a9 	bl	800072c <__aeabi_ddiv>
 80065da:	e79d      	b.n	8006518 <_strtod_l+0x378>
 80065dc:	9b07      	ldr	r3, [sp, #28]
 80065de:	1ba6      	subs	r6, r4, r6
 80065e0:	441e      	add	r6, r3
 80065e2:	2e00      	cmp	r6, #0
 80065e4:	dd74      	ble.n	80066d0 <_strtod_l+0x530>
 80065e6:	f016 030f 	ands.w	r3, r6, #15
 80065ea:	d00a      	beq.n	8006602 <_strtod_l+0x462>
 80065ec:	4950      	ldr	r1, [pc, #320]	; (8006730 <_strtod_l+0x590>)
 80065ee:	4642      	mov	r2, r8
 80065f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80065f4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80065f8:	464b      	mov	r3, r9
 80065fa:	f7f9 ff6d 	bl	80004d8 <__aeabi_dmul>
 80065fe:	4680      	mov	r8, r0
 8006600:	4689      	mov	r9, r1
 8006602:	f036 060f 	bics.w	r6, r6, #15
 8006606:	d052      	beq.n	80066ae <_strtod_l+0x50e>
 8006608:	f5b6 7f9a 	cmp.w	r6, #308	; 0x134
 800660c:	dd27      	ble.n	800665e <_strtod_l+0x4be>
 800660e:	f04f 0b00 	mov.w	fp, #0
 8006612:	f8cd b010 	str.w	fp, [sp, #16]
 8006616:	f8cd b020 	str.w	fp, [sp, #32]
 800661a:	f8cd b018 	str.w	fp, [sp, #24]
 800661e:	2322      	movs	r3, #34	; 0x22
 8006620:	f04f 0800 	mov.w	r8, #0
 8006624:	f8df 9100 	ldr.w	r9, [pc, #256]	; 8006728 <_strtod_l+0x588>
 8006628:	f8ca 3000 	str.w	r3, [sl]
 800662c:	9b08      	ldr	r3, [sp, #32]
 800662e:	2b00      	cmp	r3, #0
 8006630:	f43f adf7 	beq.w	8006222 <_strtod_l+0x82>
 8006634:	4650      	mov	r0, sl
 8006636:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006638:	f001 fe00 	bl	800823c <_Bfree>
 800663c:	4650      	mov	r0, sl
 800663e:	9906      	ldr	r1, [sp, #24]
 8006640:	f001 fdfc 	bl	800823c <_Bfree>
 8006644:	4650      	mov	r0, sl
 8006646:	9904      	ldr	r1, [sp, #16]
 8006648:	f001 fdf8 	bl	800823c <_Bfree>
 800664c:	4650      	mov	r0, sl
 800664e:	9908      	ldr	r1, [sp, #32]
 8006650:	f001 fdf4 	bl	800823c <_Bfree>
 8006654:	4659      	mov	r1, fp
 8006656:	4650      	mov	r0, sl
 8006658:	f001 fdf0 	bl	800823c <_Bfree>
 800665c:	e5e1      	b.n	8006222 <_strtod_l+0x82>
 800665e:	4b35      	ldr	r3, [pc, #212]	; (8006734 <_strtod_l+0x594>)
 8006660:	4640      	mov	r0, r8
 8006662:	9305      	str	r3, [sp, #20]
 8006664:	2300      	movs	r3, #0
 8006666:	4649      	mov	r1, r9
 8006668:	461f      	mov	r7, r3
 800666a:	1136      	asrs	r6, r6, #4
 800666c:	2e01      	cmp	r6, #1
 800666e:	dc21      	bgt.n	80066b4 <_strtod_l+0x514>
 8006670:	b10b      	cbz	r3, 8006676 <_strtod_l+0x4d6>
 8006672:	4680      	mov	r8, r0
 8006674:	4689      	mov	r9, r1
 8006676:	4b2f      	ldr	r3, [pc, #188]	; (8006734 <_strtod_l+0x594>)
 8006678:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 800667c:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8006680:	4642      	mov	r2, r8
 8006682:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006686:	464b      	mov	r3, r9
 8006688:	f7f9 ff26 	bl	80004d8 <__aeabi_dmul>
 800668c:	4b26      	ldr	r3, [pc, #152]	; (8006728 <_strtod_l+0x588>)
 800668e:	460a      	mov	r2, r1
 8006690:	400b      	ands	r3, r1
 8006692:	4929      	ldr	r1, [pc, #164]	; (8006738 <_strtod_l+0x598>)
 8006694:	4680      	mov	r8, r0
 8006696:	428b      	cmp	r3, r1
 8006698:	d8b9      	bhi.n	800660e <_strtod_l+0x46e>
 800669a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800669e:	428b      	cmp	r3, r1
 80066a0:	bf86      	itte	hi
 80066a2:	f04f 38ff 	movhi.w	r8, #4294967295
 80066a6:	f8df 9094 	ldrhi.w	r9, [pc, #148]	; 800673c <_strtod_l+0x59c>
 80066aa:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 80066ae:	2300      	movs	r3, #0
 80066b0:	9305      	str	r3, [sp, #20]
 80066b2:	e07f      	b.n	80067b4 <_strtod_l+0x614>
 80066b4:	07f2      	lsls	r2, r6, #31
 80066b6:	d505      	bpl.n	80066c4 <_strtod_l+0x524>
 80066b8:	9b05      	ldr	r3, [sp, #20]
 80066ba:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066be:	f7f9 ff0b 	bl	80004d8 <__aeabi_dmul>
 80066c2:	2301      	movs	r3, #1
 80066c4:	9a05      	ldr	r2, [sp, #20]
 80066c6:	3701      	adds	r7, #1
 80066c8:	3208      	adds	r2, #8
 80066ca:	1076      	asrs	r6, r6, #1
 80066cc:	9205      	str	r2, [sp, #20]
 80066ce:	e7cd      	b.n	800666c <_strtod_l+0x4cc>
 80066d0:	d0ed      	beq.n	80066ae <_strtod_l+0x50e>
 80066d2:	4276      	negs	r6, r6
 80066d4:	f016 020f 	ands.w	r2, r6, #15
 80066d8:	d00a      	beq.n	80066f0 <_strtod_l+0x550>
 80066da:	4b15      	ldr	r3, [pc, #84]	; (8006730 <_strtod_l+0x590>)
 80066dc:	4640      	mov	r0, r8
 80066de:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80066e2:	4649      	mov	r1, r9
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f7fa f820 	bl	800072c <__aeabi_ddiv>
 80066ec:	4680      	mov	r8, r0
 80066ee:	4689      	mov	r9, r1
 80066f0:	1136      	asrs	r6, r6, #4
 80066f2:	d0dc      	beq.n	80066ae <_strtod_l+0x50e>
 80066f4:	2e1f      	cmp	r6, #31
 80066f6:	dd23      	ble.n	8006740 <_strtod_l+0x5a0>
 80066f8:	f04f 0b00 	mov.w	fp, #0
 80066fc:	f8cd b010 	str.w	fp, [sp, #16]
 8006700:	f8cd b020 	str.w	fp, [sp, #32]
 8006704:	f8cd b018 	str.w	fp, [sp, #24]
 8006708:	2322      	movs	r3, #34	; 0x22
 800670a:	f04f 0800 	mov.w	r8, #0
 800670e:	f04f 0900 	mov.w	r9, #0
 8006712:	f8ca 3000 	str.w	r3, [sl]
 8006716:	e789      	b.n	800662c <_strtod_l+0x48c>
 8006718:	0800a545 	.word	0x0800a545
 800671c:	0800a580 	.word	0x0800a580
 8006720:	0800a53d 	.word	0x0800a53d
 8006724:	0800a5c3 	.word	0x0800a5c3
 8006728:	7ff00000 	.word	0x7ff00000
 800672c:	0800a870 	.word	0x0800a870
 8006730:	0800a750 	.word	0x0800a750
 8006734:	0800a728 	.word	0x0800a728
 8006738:	7ca00000 	.word	0x7ca00000
 800673c:	7fefffff 	.word	0x7fefffff
 8006740:	f016 0310 	ands.w	r3, r6, #16
 8006744:	bf18      	it	ne
 8006746:	236a      	movne	r3, #106	; 0x6a
 8006748:	4640      	mov	r0, r8
 800674a:	9305      	str	r3, [sp, #20]
 800674c:	4649      	mov	r1, r9
 800674e:	2300      	movs	r3, #0
 8006750:	4fb0      	ldr	r7, [pc, #704]	; (8006a14 <_strtod_l+0x874>)
 8006752:	07f2      	lsls	r2, r6, #31
 8006754:	d504      	bpl.n	8006760 <_strtod_l+0x5c0>
 8006756:	e9d7 2300 	ldrd	r2, r3, [r7]
 800675a:	f7f9 febd 	bl	80004d8 <__aeabi_dmul>
 800675e:	2301      	movs	r3, #1
 8006760:	1076      	asrs	r6, r6, #1
 8006762:	f107 0708 	add.w	r7, r7, #8
 8006766:	d1f4      	bne.n	8006752 <_strtod_l+0x5b2>
 8006768:	b10b      	cbz	r3, 800676e <_strtod_l+0x5ce>
 800676a:	4680      	mov	r8, r0
 800676c:	4689      	mov	r9, r1
 800676e:	9b05      	ldr	r3, [sp, #20]
 8006770:	b1c3      	cbz	r3, 80067a4 <_strtod_l+0x604>
 8006772:	f3c9 520a 	ubfx	r2, r9, #20, #11
 8006776:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800677a:	2b00      	cmp	r3, #0
 800677c:	4649      	mov	r1, r9
 800677e:	dd11      	ble.n	80067a4 <_strtod_l+0x604>
 8006780:	2b1f      	cmp	r3, #31
 8006782:	f340 8127 	ble.w	80069d4 <_strtod_l+0x834>
 8006786:	2b34      	cmp	r3, #52	; 0x34
 8006788:	bfd8      	it	le
 800678a:	f04f 33ff 	movle.w	r3, #4294967295
 800678e:	f04f 0800 	mov.w	r8, #0
 8006792:	bfcf      	iteee	gt
 8006794:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 8006798:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 800679c:	fa03 f202 	lslle.w	r2, r3, r2
 80067a0:	ea02 0901 	andle.w	r9, r2, r1
 80067a4:	2200      	movs	r2, #0
 80067a6:	2300      	movs	r3, #0
 80067a8:	4640      	mov	r0, r8
 80067aa:	4649      	mov	r1, r9
 80067ac:	f7fa f8fc 	bl	80009a8 <__aeabi_dcmpeq>
 80067b0:	2800      	cmp	r0, #0
 80067b2:	d1a1      	bne.n	80066f8 <_strtod_l+0x558>
 80067b4:	9b06      	ldr	r3, [sp, #24]
 80067b6:	465a      	mov	r2, fp
 80067b8:	9300      	str	r3, [sp, #0]
 80067ba:	4650      	mov	r0, sl
 80067bc:	4623      	mov	r3, r4
 80067be:	9908      	ldr	r1, [sp, #32]
 80067c0:	f001 fda4 	bl	800830c <__s2b>
 80067c4:	9008      	str	r0, [sp, #32]
 80067c6:	2800      	cmp	r0, #0
 80067c8:	f43f af21 	beq.w	800660e <_strtod_l+0x46e>
 80067cc:	9b04      	ldr	r3, [sp, #16]
 80067ce:	f04f 0b00 	mov.w	fp, #0
 80067d2:	1b5d      	subs	r5, r3, r5
 80067d4:	9b07      	ldr	r3, [sp, #28]
 80067d6:	f8cd b010 	str.w	fp, [sp, #16]
 80067da:	2b00      	cmp	r3, #0
 80067dc:	bfb4      	ite	lt
 80067de:	462b      	movlt	r3, r5
 80067e0:	2300      	movge	r3, #0
 80067e2:	930e      	str	r3, [sp, #56]	; 0x38
 80067e4:	9b07      	ldr	r3, [sp, #28]
 80067e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80067ea:	9314      	str	r3, [sp, #80]	; 0x50
 80067ec:	9b08      	ldr	r3, [sp, #32]
 80067ee:	4650      	mov	r0, sl
 80067f0:	6859      	ldr	r1, [r3, #4]
 80067f2:	f001 fce3 	bl	80081bc <_Balloc>
 80067f6:	9006      	str	r0, [sp, #24]
 80067f8:	2800      	cmp	r0, #0
 80067fa:	f43f af10 	beq.w	800661e <_strtod_l+0x47e>
 80067fe:	9b08      	ldr	r3, [sp, #32]
 8006800:	300c      	adds	r0, #12
 8006802:	691a      	ldr	r2, [r3, #16]
 8006804:	f103 010c 	add.w	r1, r3, #12
 8006808:	3202      	adds	r2, #2
 800680a:	0092      	lsls	r2, r2, #2
 800680c:	f001 fcc8 	bl	80081a0 <memcpy>
 8006810:	ab1c      	add	r3, sp, #112	; 0x70
 8006812:	9301      	str	r3, [sp, #4]
 8006814:	ab1b      	add	r3, sp, #108	; 0x6c
 8006816:	9300      	str	r3, [sp, #0]
 8006818:	4642      	mov	r2, r8
 800681a:	464b      	mov	r3, r9
 800681c:	4650      	mov	r0, sl
 800681e:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 8006822:	f002 f8b5 	bl	8008990 <__d2b>
 8006826:	901a      	str	r0, [sp, #104]	; 0x68
 8006828:	2800      	cmp	r0, #0
 800682a:	f43f aef8 	beq.w	800661e <_strtod_l+0x47e>
 800682e:	2101      	movs	r1, #1
 8006830:	4650      	mov	r0, sl
 8006832:	f001 fe03 	bl	800843c <__i2b>
 8006836:	4603      	mov	r3, r0
 8006838:	9004      	str	r0, [sp, #16]
 800683a:	2800      	cmp	r0, #0
 800683c:	f43f aeef 	beq.w	800661e <_strtod_l+0x47e>
 8006840:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 8006842:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 8006844:	2d00      	cmp	r5, #0
 8006846:	bfab      	itete	ge
 8006848:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800684a:	9b14      	ldrlt	r3, [sp, #80]	; 0x50
 800684c:	18ee      	addge	r6, r5, r3
 800684e:	1b5c      	sublt	r4, r3, r5
 8006850:	9b05      	ldr	r3, [sp, #20]
 8006852:	bfa8      	it	ge
 8006854:	9c14      	ldrge	r4, [sp, #80]	; 0x50
 8006856:	eba5 0503 	sub.w	r5, r5, r3
 800685a:	4415      	add	r5, r2
 800685c:	4b6e      	ldr	r3, [pc, #440]	; (8006a18 <_strtod_l+0x878>)
 800685e:	f105 35ff 	add.w	r5, r5, #4294967295
 8006862:	bfb8      	it	lt
 8006864:	9e0e      	ldrlt	r6, [sp, #56]	; 0x38
 8006866:	429d      	cmp	r5, r3
 8006868:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800686c:	f280 80c4 	bge.w	80069f8 <_strtod_l+0x858>
 8006870:	1b5b      	subs	r3, r3, r5
 8006872:	2b1f      	cmp	r3, #31
 8006874:	f04f 0701 	mov.w	r7, #1
 8006878:	eba2 0203 	sub.w	r2, r2, r3
 800687c:	f300 80b1 	bgt.w	80069e2 <_strtod_l+0x842>
 8006880:	2500      	movs	r5, #0
 8006882:	fa07 f303 	lsl.w	r3, r7, r3
 8006886:	930f      	str	r3, [sp, #60]	; 0x3c
 8006888:	18b7      	adds	r7, r6, r2
 800688a:	9b05      	ldr	r3, [sp, #20]
 800688c:	42be      	cmp	r6, r7
 800688e:	4414      	add	r4, r2
 8006890:	441c      	add	r4, r3
 8006892:	4633      	mov	r3, r6
 8006894:	bfa8      	it	ge
 8006896:	463b      	movge	r3, r7
 8006898:	42a3      	cmp	r3, r4
 800689a:	bfa8      	it	ge
 800689c:	4623      	movge	r3, r4
 800689e:	2b00      	cmp	r3, #0
 80068a0:	bfc2      	ittt	gt
 80068a2:	1aff      	subgt	r7, r7, r3
 80068a4:	1ae4      	subgt	r4, r4, r3
 80068a6:	1af6      	subgt	r6, r6, r3
 80068a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	dd17      	ble.n	80068de <_strtod_l+0x73e>
 80068ae:	461a      	mov	r2, r3
 80068b0:	4650      	mov	r0, sl
 80068b2:	9904      	ldr	r1, [sp, #16]
 80068b4:	f001 fe80 	bl	80085b8 <__pow5mult>
 80068b8:	9004      	str	r0, [sp, #16]
 80068ba:	2800      	cmp	r0, #0
 80068bc:	f43f aeaf 	beq.w	800661e <_strtod_l+0x47e>
 80068c0:	4601      	mov	r1, r0
 80068c2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80068c4:	4650      	mov	r0, sl
 80068c6:	f001 fdcf 	bl	8008468 <__multiply>
 80068ca:	9009      	str	r0, [sp, #36]	; 0x24
 80068cc:	2800      	cmp	r0, #0
 80068ce:	f43f aea6 	beq.w	800661e <_strtod_l+0x47e>
 80068d2:	4650      	mov	r0, sl
 80068d4:	991a      	ldr	r1, [sp, #104]	; 0x68
 80068d6:	f001 fcb1 	bl	800823c <_Bfree>
 80068da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068dc:	931a      	str	r3, [sp, #104]	; 0x68
 80068de:	2f00      	cmp	r7, #0
 80068e0:	f300 808e 	bgt.w	8006a00 <_strtod_l+0x860>
 80068e4:	9b07      	ldr	r3, [sp, #28]
 80068e6:	2b00      	cmp	r3, #0
 80068e8:	dd08      	ble.n	80068fc <_strtod_l+0x75c>
 80068ea:	4650      	mov	r0, sl
 80068ec:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80068ee:	9906      	ldr	r1, [sp, #24]
 80068f0:	f001 fe62 	bl	80085b8 <__pow5mult>
 80068f4:	9006      	str	r0, [sp, #24]
 80068f6:	2800      	cmp	r0, #0
 80068f8:	f43f ae91 	beq.w	800661e <_strtod_l+0x47e>
 80068fc:	2c00      	cmp	r4, #0
 80068fe:	dd08      	ble.n	8006912 <_strtod_l+0x772>
 8006900:	4622      	mov	r2, r4
 8006902:	4650      	mov	r0, sl
 8006904:	9906      	ldr	r1, [sp, #24]
 8006906:	f001 feb1 	bl	800866c <__lshift>
 800690a:	9006      	str	r0, [sp, #24]
 800690c:	2800      	cmp	r0, #0
 800690e:	f43f ae86 	beq.w	800661e <_strtod_l+0x47e>
 8006912:	2e00      	cmp	r6, #0
 8006914:	dd08      	ble.n	8006928 <_strtod_l+0x788>
 8006916:	4632      	mov	r2, r6
 8006918:	4650      	mov	r0, sl
 800691a:	9904      	ldr	r1, [sp, #16]
 800691c:	f001 fea6 	bl	800866c <__lshift>
 8006920:	9004      	str	r0, [sp, #16]
 8006922:	2800      	cmp	r0, #0
 8006924:	f43f ae7b 	beq.w	800661e <_strtod_l+0x47e>
 8006928:	4650      	mov	r0, sl
 800692a:	9a06      	ldr	r2, [sp, #24]
 800692c:	991a      	ldr	r1, [sp, #104]	; 0x68
 800692e:	f001 ff29 	bl	8008784 <__mdiff>
 8006932:	4683      	mov	fp, r0
 8006934:	2800      	cmp	r0, #0
 8006936:	f43f ae72 	beq.w	800661e <_strtod_l+0x47e>
 800693a:	2400      	movs	r4, #0
 800693c:	68c3      	ldr	r3, [r0, #12]
 800693e:	9904      	ldr	r1, [sp, #16]
 8006940:	60c4      	str	r4, [r0, #12]
 8006942:	930b      	str	r3, [sp, #44]	; 0x2c
 8006944:	f001 ff02 	bl	800874c <__mcmp>
 8006948:	42a0      	cmp	r0, r4
 800694a:	da6b      	bge.n	8006a24 <_strtod_l+0x884>
 800694c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800694e:	ea53 0308 	orrs.w	r3, r3, r8
 8006952:	f040 8091 	bne.w	8006a78 <_strtod_l+0x8d8>
 8006956:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800695a:	2b00      	cmp	r3, #0
 800695c:	f040 808c 	bne.w	8006a78 <_strtod_l+0x8d8>
 8006960:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006964:	0d1b      	lsrs	r3, r3, #20
 8006966:	051b      	lsls	r3, r3, #20
 8006968:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800696c:	f240 8084 	bls.w	8006a78 <_strtod_l+0x8d8>
 8006970:	f8db 3014 	ldr.w	r3, [fp, #20]
 8006974:	b91b      	cbnz	r3, 800697e <_strtod_l+0x7de>
 8006976:	f8db 3010 	ldr.w	r3, [fp, #16]
 800697a:	2b01      	cmp	r3, #1
 800697c:	dd7c      	ble.n	8006a78 <_strtod_l+0x8d8>
 800697e:	4659      	mov	r1, fp
 8006980:	2201      	movs	r2, #1
 8006982:	4650      	mov	r0, sl
 8006984:	f001 fe72 	bl	800866c <__lshift>
 8006988:	9904      	ldr	r1, [sp, #16]
 800698a:	4683      	mov	fp, r0
 800698c:	f001 fede 	bl	800874c <__mcmp>
 8006990:	2800      	cmp	r0, #0
 8006992:	dd71      	ble.n	8006a78 <_strtod_l+0x8d8>
 8006994:	9905      	ldr	r1, [sp, #20]
 8006996:	464b      	mov	r3, r9
 8006998:	4a20      	ldr	r2, [pc, #128]	; (8006a1c <_strtod_l+0x87c>)
 800699a:	2900      	cmp	r1, #0
 800699c:	f000 808c 	beq.w	8006ab8 <_strtod_l+0x918>
 80069a0:	ea02 0109 	and.w	r1, r2, r9
 80069a4:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80069a8:	f300 8086 	bgt.w	8006ab8 <_strtod_l+0x918>
 80069ac:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80069b0:	f77f aeaa 	ble.w	8006708 <_strtod_l+0x568>
 80069b4:	4640      	mov	r0, r8
 80069b6:	4649      	mov	r1, r9
 80069b8:	4b19      	ldr	r3, [pc, #100]	; (8006a20 <_strtod_l+0x880>)
 80069ba:	2200      	movs	r2, #0
 80069bc:	f7f9 fd8c 	bl	80004d8 <__aeabi_dmul>
 80069c0:	460b      	mov	r3, r1
 80069c2:	4303      	orrs	r3, r0
 80069c4:	bf08      	it	eq
 80069c6:	2322      	moveq	r3, #34	; 0x22
 80069c8:	4680      	mov	r8, r0
 80069ca:	4689      	mov	r9, r1
 80069cc:	bf08      	it	eq
 80069ce:	f8ca 3000 	streq.w	r3, [sl]
 80069d2:	e62f      	b.n	8006634 <_strtod_l+0x494>
 80069d4:	f04f 32ff 	mov.w	r2, #4294967295
 80069d8:	fa02 f303 	lsl.w	r3, r2, r3
 80069dc:	ea03 0808 	and.w	r8, r3, r8
 80069e0:	e6e0      	b.n	80067a4 <_strtod_l+0x604>
 80069e2:	f1c5 457f 	rsb	r5, r5, #4278190080	; 0xff000000
 80069e6:	f505 057f 	add.w	r5, r5, #16711680	; 0xff0000
 80069ea:	f505 457b 	add.w	r5, r5, #64256	; 0xfb00
 80069ee:	35e2      	adds	r5, #226	; 0xe2
 80069f0:	fa07 f505 	lsl.w	r5, r7, r5
 80069f4:	970f      	str	r7, [sp, #60]	; 0x3c
 80069f6:	e747      	b.n	8006888 <_strtod_l+0x6e8>
 80069f8:	2301      	movs	r3, #1
 80069fa:	2500      	movs	r5, #0
 80069fc:	930f      	str	r3, [sp, #60]	; 0x3c
 80069fe:	e743      	b.n	8006888 <_strtod_l+0x6e8>
 8006a00:	463a      	mov	r2, r7
 8006a02:	4650      	mov	r0, sl
 8006a04:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006a06:	f001 fe31 	bl	800866c <__lshift>
 8006a0a:	901a      	str	r0, [sp, #104]	; 0x68
 8006a0c:	2800      	cmp	r0, #0
 8006a0e:	f47f af69 	bne.w	80068e4 <_strtod_l+0x744>
 8006a12:	e604      	b.n	800661e <_strtod_l+0x47e>
 8006a14:	0800a598 	.word	0x0800a598
 8006a18:	fffffc02 	.word	0xfffffc02
 8006a1c:	7ff00000 	.word	0x7ff00000
 8006a20:	39500000 	.word	0x39500000
 8006a24:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8006a28:	d165      	bne.n	8006af6 <_strtod_l+0x956>
 8006a2a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006a2c:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006a30:	b35a      	cbz	r2, 8006a8a <_strtod_l+0x8ea>
 8006a32:	4a99      	ldr	r2, [pc, #612]	; (8006c98 <_strtod_l+0xaf8>)
 8006a34:	4293      	cmp	r3, r2
 8006a36:	d12b      	bne.n	8006a90 <_strtod_l+0x8f0>
 8006a38:	9b05      	ldr	r3, [sp, #20]
 8006a3a:	4641      	mov	r1, r8
 8006a3c:	b303      	cbz	r3, 8006a80 <_strtod_l+0x8e0>
 8006a3e:	464a      	mov	r2, r9
 8006a40:	4b96      	ldr	r3, [pc, #600]	; (8006c9c <_strtod_l+0xafc>)
 8006a42:	4013      	ands	r3, r2
 8006a44:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006a48:	f04f 32ff 	mov.w	r2, #4294967295
 8006a4c:	d81b      	bhi.n	8006a86 <_strtod_l+0x8e6>
 8006a4e:	0d1b      	lsrs	r3, r3, #20
 8006a50:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8006a54:	fa02 f303 	lsl.w	r3, r2, r3
 8006a58:	4299      	cmp	r1, r3
 8006a5a:	d119      	bne.n	8006a90 <_strtod_l+0x8f0>
 8006a5c:	4b90      	ldr	r3, [pc, #576]	; (8006ca0 <_strtod_l+0xb00>)
 8006a5e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d102      	bne.n	8006a6a <_strtod_l+0x8ca>
 8006a64:	3101      	adds	r1, #1
 8006a66:	f43f adda 	beq.w	800661e <_strtod_l+0x47e>
 8006a6a:	f04f 0800 	mov.w	r8, #0
 8006a6e:	4b8b      	ldr	r3, [pc, #556]	; (8006c9c <_strtod_l+0xafc>)
 8006a70:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006a72:	401a      	ands	r2, r3
 8006a74:	f502 1980 	add.w	r9, r2, #1048576	; 0x100000
 8006a78:	9b05      	ldr	r3, [sp, #20]
 8006a7a:	2b00      	cmp	r3, #0
 8006a7c:	d19a      	bne.n	80069b4 <_strtod_l+0x814>
 8006a7e:	e5d9      	b.n	8006634 <_strtod_l+0x494>
 8006a80:	f04f 33ff 	mov.w	r3, #4294967295
 8006a84:	e7e8      	b.n	8006a58 <_strtod_l+0x8b8>
 8006a86:	4613      	mov	r3, r2
 8006a88:	e7e6      	b.n	8006a58 <_strtod_l+0x8b8>
 8006a8a:	ea53 0308 	orrs.w	r3, r3, r8
 8006a8e:	d081      	beq.n	8006994 <_strtod_l+0x7f4>
 8006a90:	b1e5      	cbz	r5, 8006acc <_strtod_l+0x92c>
 8006a92:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a94:	421d      	tst	r5, r3
 8006a96:	d0ef      	beq.n	8006a78 <_strtod_l+0x8d8>
 8006a98:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006a9a:	4640      	mov	r0, r8
 8006a9c:	4649      	mov	r1, r9
 8006a9e:	9a05      	ldr	r2, [sp, #20]
 8006aa0:	b1c3      	cbz	r3, 8006ad4 <_strtod_l+0x934>
 8006aa2:	f7ff fb5b 	bl	800615c <sulp>
 8006aa6:	4602      	mov	r2, r0
 8006aa8:	460b      	mov	r3, r1
 8006aaa:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006aae:	f7f9 fb5d 	bl	800016c <__adddf3>
 8006ab2:	4680      	mov	r8, r0
 8006ab4:	4689      	mov	r9, r1
 8006ab6:	e7df      	b.n	8006a78 <_strtod_l+0x8d8>
 8006ab8:	4013      	ands	r3, r2
 8006aba:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006abe:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8006ac2:	f04f 38ff 	mov.w	r8, #4294967295
 8006ac6:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8006aca:	e7d5      	b.n	8006a78 <_strtod_l+0x8d8>
 8006acc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006ace:	ea13 0f08 	tst.w	r3, r8
 8006ad2:	e7e0      	b.n	8006a96 <_strtod_l+0x8f6>
 8006ad4:	f7ff fb42 	bl	800615c <sulp>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	460b      	mov	r3, r1
 8006adc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006ae0:	f7f9 fb42 	bl	8000168 <__aeabi_dsub>
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	2300      	movs	r3, #0
 8006ae8:	4680      	mov	r8, r0
 8006aea:	4689      	mov	r9, r1
 8006aec:	f7f9 ff5c 	bl	80009a8 <__aeabi_dcmpeq>
 8006af0:	2800      	cmp	r0, #0
 8006af2:	d0c1      	beq.n	8006a78 <_strtod_l+0x8d8>
 8006af4:	e608      	b.n	8006708 <_strtod_l+0x568>
 8006af6:	4658      	mov	r0, fp
 8006af8:	9904      	ldr	r1, [sp, #16]
 8006afa:	f001 ffa5 	bl	8008a48 <__ratio>
 8006afe:	2200      	movs	r2, #0
 8006b00:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8006b04:	4606      	mov	r6, r0
 8006b06:	460f      	mov	r7, r1
 8006b08:	f7f9 ff62 	bl	80009d0 <__aeabi_dcmple>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	d070      	beq.n	8006bf2 <_strtod_l+0xa52>
 8006b10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006b12:	2b00      	cmp	r3, #0
 8006b14:	d042      	beq.n	8006b9c <_strtod_l+0x9fc>
 8006b16:	2600      	movs	r6, #0
 8006b18:	4f62      	ldr	r7, [pc, #392]	; (8006ca4 <_strtod_l+0xb04>)
 8006b1a:	4d62      	ldr	r5, [pc, #392]	; (8006ca4 <_strtod_l+0xb04>)
 8006b1c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b1e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8006b22:	0d1b      	lsrs	r3, r3, #20
 8006b24:	051b      	lsls	r3, r3, #20
 8006b26:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b28:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006b2a:	4b5f      	ldr	r3, [pc, #380]	; (8006ca8 <_strtod_l+0xb08>)
 8006b2c:	429a      	cmp	r2, r3
 8006b2e:	f040 80c3 	bne.w	8006cb8 <_strtod_l+0xb18>
 8006b32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006b34:	4640      	mov	r0, r8
 8006b36:	f1a3 7954 	sub.w	r9, r3, #55574528	; 0x3500000
 8006b3a:	4649      	mov	r1, r9
 8006b3c:	f001 feae 	bl	800889c <__ulp>
 8006b40:	4602      	mov	r2, r0
 8006b42:	460b      	mov	r3, r1
 8006b44:	4630      	mov	r0, r6
 8006b46:	4639      	mov	r1, r7
 8006b48:	f7f9 fcc6 	bl	80004d8 <__aeabi_dmul>
 8006b4c:	4642      	mov	r2, r8
 8006b4e:	464b      	mov	r3, r9
 8006b50:	f7f9 fb0c 	bl	800016c <__adddf3>
 8006b54:	460b      	mov	r3, r1
 8006b56:	4951      	ldr	r1, [pc, #324]	; (8006c9c <_strtod_l+0xafc>)
 8006b58:	4a54      	ldr	r2, [pc, #336]	; (8006cac <_strtod_l+0xb0c>)
 8006b5a:	4019      	ands	r1, r3
 8006b5c:	4291      	cmp	r1, r2
 8006b5e:	4680      	mov	r8, r0
 8006b60:	d95d      	bls.n	8006c1e <_strtod_l+0xa7e>
 8006b62:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006b64:	4b4e      	ldr	r3, [pc, #312]	; (8006ca0 <_strtod_l+0xb00>)
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d103      	bne.n	8006b72 <_strtod_l+0x9d2>
 8006b6a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006b6c:	3301      	adds	r3, #1
 8006b6e:	f43f ad56 	beq.w	800661e <_strtod_l+0x47e>
 8006b72:	f04f 38ff 	mov.w	r8, #4294967295
 8006b76:	f8df 9128 	ldr.w	r9, [pc, #296]	; 8006ca0 <_strtod_l+0xb00>
 8006b7a:	4650      	mov	r0, sl
 8006b7c:	991a      	ldr	r1, [sp, #104]	; 0x68
 8006b7e:	f001 fb5d 	bl	800823c <_Bfree>
 8006b82:	4650      	mov	r0, sl
 8006b84:	9906      	ldr	r1, [sp, #24]
 8006b86:	f001 fb59 	bl	800823c <_Bfree>
 8006b8a:	4650      	mov	r0, sl
 8006b8c:	9904      	ldr	r1, [sp, #16]
 8006b8e:	f001 fb55 	bl	800823c <_Bfree>
 8006b92:	4659      	mov	r1, fp
 8006b94:	4650      	mov	r0, sl
 8006b96:	f001 fb51 	bl	800823c <_Bfree>
 8006b9a:	e627      	b.n	80067ec <_strtod_l+0x64c>
 8006b9c:	f1b8 0f00 	cmp.w	r8, #0
 8006ba0:	d119      	bne.n	8006bd6 <_strtod_l+0xa36>
 8006ba2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ba4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006ba8:	b9e3      	cbnz	r3, 8006be4 <_strtod_l+0xa44>
 8006baa:	2200      	movs	r2, #0
 8006bac:	4630      	mov	r0, r6
 8006bae:	4639      	mov	r1, r7
 8006bb0:	4b3c      	ldr	r3, [pc, #240]	; (8006ca4 <_strtod_l+0xb04>)
 8006bb2:	f7f9 ff03 	bl	80009bc <__aeabi_dcmplt>
 8006bb6:	b9c8      	cbnz	r0, 8006bec <_strtod_l+0xa4c>
 8006bb8:	2200      	movs	r2, #0
 8006bba:	4630      	mov	r0, r6
 8006bbc:	4639      	mov	r1, r7
 8006bbe:	4b3c      	ldr	r3, [pc, #240]	; (8006cb0 <_strtod_l+0xb10>)
 8006bc0:	f7f9 fc8a 	bl	80004d8 <__aeabi_dmul>
 8006bc4:	4604      	mov	r4, r0
 8006bc6:	460d      	mov	r5, r1
 8006bc8:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 8006bcc:	9416      	str	r4, [sp, #88]	; 0x58
 8006bce:	9317      	str	r3, [sp, #92]	; 0x5c
 8006bd0:	e9dd 6716 	ldrd	r6, r7, [sp, #88]	; 0x58
 8006bd4:	e7a2      	b.n	8006b1c <_strtod_l+0x97c>
 8006bd6:	f1b8 0f01 	cmp.w	r8, #1
 8006bda:	d103      	bne.n	8006be4 <_strtod_l+0xa44>
 8006bdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	f43f ad92 	beq.w	8006708 <_strtod_l+0x568>
 8006be4:	2600      	movs	r6, #0
 8006be6:	2400      	movs	r4, #0
 8006be8:	4f32      	ldr	r7, [pc, #200]	; (8006cb4 <_strtod_l+0xb14>)
 8006bea:	e796      	b.n	8006b1a <_strtod_l+0x97a>
 8006bec:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
 8006bee:	4d30      	ldr	r5, [pc, #192]	; (8006cb0 <_strtod_l+0xb10>)
 8006bf0:	e7ea      	b.n	8006bc8 <_strtod_l+0xa28>
 8006bf2:	4b2f      	ldr	r3, [pc, #188]	; (8006cb0 <_strtod_l+0xb10>)
 8006bf4:	2200      	movs	r2, #0
 8006bf6:	4630      	mov	r0, r6
 8006bf8:	4639      	mov	r1, r7
 8006bfa:	f7f9 fc6d 	bl	80004d8 <__aeabi_dmul>
 8006bfe:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006c00:	4604      	mov	r4, r0
 8006c02:	460d      	mov	r5, r1
 8006c04:	b933      	cbnz	r3, 8006c14 <_strtod_l+0xa74>
 8006c06:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006c0a:	9010      	str	r0, [sp, #64]	; 0x40
 8006c0c:	9311      	str	r3, [sp, #68]	; 0x44
 8006c0e:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8006c12:	e783      	b.n	8006b1c <_strtod_l+0x97c>
 8006c14:	4602      	mov	r2, r0
 8006c16:	460b      	mov	r3, r1
 8006c18:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8006c1c:	e7f7      	b.n	8006c0e <_strtod_l+0xa6e>
 8006c1e:	f103 7954 	add.w	r9, r3, #55574528	; 0x3500000
 8006c22:	9b05      	ldr	r3, [sp, #20]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1a8      	bne.n	8006b7a <_strtod_l+0x9da>
 8006c28:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006c2c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006c2e:	0d1b      	lsrs	r3, r3, #20
 8006c30:	051b      	lsls	r3, r3, #20
 8006c32:	429a      	cmp	r2, r3
 8006c34:	d1a1      	bne.n	8006b7a <_strtod_l+0x9da>
 8006c36:	4620      	mov	r0, r4
 8006c38:	4629      	mov	r1, r5
 8006c3a:	f7fa fa9f 	bl	800117c <__aeabi_d2lz>
 8006c3e:	f7f9 fc1d 	bl	800047c <__aeabi_l2d>
 8006c42:	4602      	mov	r2, r0
 8006c44:	460b      	mov	r3, r1
 8006c46:	4620      	mov	r0, r4
 8006c48:	4629      	mov	r1, r5
 8006c4a:	f7f9 fa8d 	bl	8000168 <__aeabi_dsub>
 8006c4e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006c50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006c54:	ea43 0308 	orr.w	r3, r3, r8
 8006c58:	4313      	orrs	r3, r2
 8006c5a:	4604      	mov	r4, r0
 8006c5c:	460d      	mov	r5, r1
 8006c5e:	d066      	beq.n	8006d2e <_strtod_l+0xb8e>
 8006c60:	a309      	add	r3, pc, #36	; (adr r3, 8006c88 <_strtod_l+0xae8>)
 8006c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c66:	f7f9 fea9 	bl	80009bc <__aeabi_dcmplt>
 8006c6a:	2800      	cmp	r0, #0
 8006c6c:	f47f ace2 	bne.w	8006634 <_strtod_l+0x494>
 8006c70:	a307      	add	r3, pc, #28	; (adr r3, 8006c90 <_strtod_l+0xaf0>)
 8006c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c76:	4620      	mov	r0, r4
 8006c78:	4629      	mov	r1, r5
 8006c7a:	f7f9 febd 	bl	80009f8 <__aeabi_dcmpgt>
 8006c7e:	2800      	cmp	r0, #0
 8006c80:	f43f af7b 	beq.w	8006b7a <_strtod_l+0x9da>
 8006c84:	e4d6      	b.n	8006634 <_strtod_l+0x494>
 8006c86:	bf00      	nop
 8006c88:	94a03595 	.word	0x94a03595
 8006c8c:	3fdfffff 	.word	0x3fdfffff
 8006c90:	35afe535 	.word	0x35afe535
 8006c94:	3fe00000 	.word	0x3fe00000
 8006c98:	000fffff 	.word	0x000fffff
 8006c9c:	7ff00000 	.word	0x7ff00000
 8006ca0:	7fefffff 	.word	0x7fefffff
 8006ca4:	3ff00000 	.word	0x3ff00000
 8006ca8:	7fe00000 	.word	0x7fe00000
 8006cac:	7c9fffff 	.word	0x7c9fffff
 8006cb0:	3fe00000 	.word	0x3fe00000
 8006cb4:	bff00000 	.word	0xbff00000
 8006cb8:	9b05      	ldr	r3, [sp, #20]
 8006cba:	b313      	cbz	r3, 8006d02 <_strtod_l+0xb62>
 8006cbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8006cbe:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006cc2:	d81e      	bhi.n	8006d02 <_strtod_l+0xb62>
 8006cc4:	a326      	add	r3, pc, #152	; (adr r3, 8006d60 <_strtod_l+0xbc0>)
 8006cc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cca:	4620      	mov	r0, r4
 8006ccc:	4629      	mov	r1, r5
 8006cce:	f7f9 fe7f 	bl	80009d0 <__aeabi_dcmple>
 8006cd2:	b190      	cbz	r0, 8006cfa <_strtod_l+0xb5a>
 8006cd4:	4629      	mov	r1, r5
 8006cd6:	4620      	mov	r0, r4
 8006cd8:	f7f9 fed6 	bl	8000a88 <__aeabi_d2uiz>
 8006cdc:	2801      	cmp	r0, #1
 8006cde:	bf38      	it	cc
 8006ce0:	2001      	movcc	r0, #1
 8006ce2:	f7f9 fb7f 	bl	80003e4 <__aeabi_ui2d>
 8006ce6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006ce8:	4604      	mov	r4, r0
 8006cea:	460d      	mov	r5, r1
 8006cec:	b9d3      	cbnz	r3, 8006d24 <_strtod_l+0xb84>
 8006cee:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006cf2:	9012      	str	r0, [sp, #72]	; 0x48
 8006cf4:	9313      	str	r3, [sp, #76]	; 0x4c
 8006cf6:	e9dd 6712 	ldrd	r6, r7, [sp, #72]	; 0x48
 8006cfa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8006cfc:	f107 63d6 	add.w	r3, r7, #112197632	; 0x6b00000
 8006d00:	1a9f      	subs	r7, r3, r2
 8006d02:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006d06:	f001 fdc9 	bl	800889c <__ulp>
 8006d0a:	4602      	mov	r2, r0
 8006d0c:	460b      	mov	r3, r1
 8006d0e:	4630      	mov	r0, r6
 8006d10:	4639      	mov	r1, r7
 8006d12:	f7f9 fbe1 	bl	80004d8 <__aeabi_dmul>
 8006d16:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006d1a:	f7f9 fa27 	bl	800016c <__adddf3>
 8006d1e:	4680      	mov	r8, r0
 8006d20:	4689      	mov	r9, r1
 8006d22:	e77e      	b.n	8006c22 <_strtod_l+0xa82>
 8006d24:	4602      	mov	r2, r0
 8006d26:	460b      	mov	r3, r1
 8006d28:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
 8006d2c:	e7e3      	b.n	8006cf6 <_strtod_l+0xb56>
 8006d2e:	a30e      	add	r3, pc, #56	; (adr r3, 8006d68 <_strtod_l+0xbc8>)
 8006d30:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d34:	f7f9 fe42 	bl	80009bc <__aeabi_dcmplt>
 8006d38:	e7a1      	b.n	8006c7e <_strtod_l+0xade>
 8006d3a:	2300      	movs	r3, #0
 8006d3c:	930a      	str	r3, [sp, #40]	; 0x28
 8006d3e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8006d40:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006d42:	6013      	str	r3, [r2, #0]
 8006d44:	f7ff ba71 	b.w	800622a <_strtod_l+0x8a>
 8006d48:	2a65      	cmp	r2, #101	; 0x65
 8006d4a:	f43f ab63 	beq.w	8006414 <_strtod_l+0x274>
 8006d4e:	2a45      	cmp	r2, #69	; 0x45
 8006d50:	f43f ab60 	beq.w	8006414 <_strtod_l+0x274>
 8006d54:	2301      	movs	r3, #1
 8006d56:	f7ff bb95 	b.w	8006484 <_strtod_l+0x2e4>
 8006d5a:	bf00      	nop
 8006d5c:	f3af 8000 	nop.w
 8006d60:	ffc00000 	.word	0xffc00000
 8006d64:	41dfffff 	.word	0x41dfffff
 8006d68:	94a03595 	.word	0x94a03595
 8006d6c:	3fcfffff 	.word	0x3fcfffff

08006d70 <strtod>:
 8006d70:	460a      	mov	r2, r1
 8006d72:	4601      	mov	r1, r0
 8006d74:	4802      	ldr	r0, [pc, #8]	; (8006d80 <strtod+0x10>)
 8006d76:	4b03      	ldr	r3, [pc, #12]	; (8006d84 <strtod+0x14>)
 8006d78:	6800      	ldr	r0, [r0, #0]
 8006d7a:	f7ff ba11 	b.w	80061a0 <_strtod_l>
 8006d7e:	bf00      	nop
 8006d80:	20000014 	.word	0x20000014
 8006d84:	2000007c 	.word	0x2000007c

08006d88 <quorem>:
 8006d88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006d8c:	6903      	ldr	r3, [r0, #16]
 8006d8e:	690c      	ldr	r4, [r1, #16]
 8006d90:	4607      	mov	r7, r0
 8006d92:	42a3      	cmp	r3, r4
 8006d94:	f2c0 8082 	blt.w	8006e9c <quorem+0x114>
 8006d98:	3c01      	subs	r4, #1
 8006d9a:	f100 0514 	add.w	r5, r0, #20
 8006d9e:	f101 0814 	add.w	r8, r1, #20
 8006da2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006da6:	9301      	str	r3, [sp, #4]
 8006da8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8006dac:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006db0:	3301      	adds	r3, #1
 8006db2:	429a      	cmp	r2, r3
 8006db4:	fbb2 f6f3 	udiv	r6, r2, r3
 8006db8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8006dbc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006dc0:	d331      	bcc.n	8006e26 <quorem+0x9e>
 8006dc2:	f04f 0e00 	mov.w	lr, #0
 8006dc6:	4640      	mov	r0, r8
 8006dc8:	46ac      	mov	ip, r5
 8006dca:	46f2      	mov	sl, lr
 8006dcc:	f850 2b04 	ldr.w	r2, [r0], #4
 8006dd0:	b293      	uxth	r3, r2
 8006dd2:	fb06 e303 	mla	r3, r6, r3, lr
 8006dd6:	0c12      	lsrs	r2, r2, #16
 8006dd8:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8006ddc:	b29b      	uxth	r3, r3
 8006dde:	fb06 e202 	mla	r2, r6, r2, lr
 8006de2:	ebaa 0303 	sub.w	r3, sl, r3
 8006de6:	f8dc a000 	ldr.w	sl, [ip]
 8006dea:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8006dee:	fa1f fa8a 	uxth.w	sl, sl
 8006df2:	4453      	add	r3, sl
 8006df4:	f8dc a000 	ldr.w	sl, [ip]
 8006df8:	b292      	uxth	r2, r2
 8006dfa:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006dfe:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e02:	b29b      	uxth	r3, r3
 8006e04:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e08:	4581      	cmp	r9, r0
 8006e0a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006e0e:	f84c 3b04 	str.w	r3, [ip], #4
 8006e12:	d2db      	bcs.n	8006dcc <quorem+0x44>
 8006e14:	f855 300b 	ldr.w	r3, [r5, fp]
 8006e18:	b92b      	cbnz	r3, 8006e26 <quorem+0x9e>
 8006e1a:	9b01      	ldr	r3, [sp, #4]
 8006e1c:	3b04      	subs	r3, #4
 8006e1e:	429d      	cmp	r5, r3
 8006e20:	461a      	mov	r2, r3
 8006e22:	d32f      	bcc.n	8006e84 <quorem+0xfc>
 8006e24:	613c      	str	r4, [r7, #16]
 8006e26:	4638      	mov	r0, r7
 8006e28:	f001 fc90 	bl	800874c <__mcmp>
 8006e2c:	2800      	cmp	r0, #0
 8006e2e:	db25      	blt.n	8006e7c <quorem+0xf4>
 8006e30:	4628      	mov	r0, r5
 8006e32:	f04f 0c00 	mov.w	ip, #0
 8006e36:	3601      	adds	r6, #1
 8006e38:	f858 1b04 	ldr.w	r1, [r8], #4
 8006e3c:	f8d0 e000 	ldr.w	lr, [r0]
 8006e40:	b28b      	uxth	r3, r1
 8006e42:	ebac 0303 	sub.w	r3, ip, r3
 8006e46:	fa1f f28e 	uxth.w	r2, lr
 8006e4a:	4413      	add	r3, r2
 8006e4c:	0c0a      	lsrs	r2, r1, #16
 8006e4e:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006e52:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006e56:	b29b      	uxth	r3, r3
 8006e58:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006e5c:	45c1      	cmp	r9, r8
 8006e5e:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006e62:	f840 3b04 	str.w	r3, [r0], #4
 8006e66:	d2e7      	bcs.n	8006e38 <quorem+0xb0>
 8006e68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8006e6c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006e70:	b922      	cbnz	r2, 8006e7c <quorem+0xf4>
 8006e72:	3b04      	subs	r3, #4
 8006e74:	429d      	cmp	r5, r3
 8006e76:	461a      	mov	r2, r3
 8006e78:	d30a      	bcc.n	8006e90 <quorem+0x108>
 8006e7a:	613c      	str	r4, [r7, #16]
 8006e7c:	4630      	mov	r0, r6
 8006e7e:	b003      	add	sp, #12
 8006e80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e84:	6812      	ldr	r2, [r2, #0]
 8006e86:	3b04      	subs	r3, #4
 8006e88:	2a00      	cmp	r2, #0
 8006e8a:	d1cb      	bne.n	8006e24 <quorem+0x9c>
 8006e8c:	3c01      	subs	r4, #1
 8006e8e:	e7c6      	b.n	8006e1e <quorem+0x96>
 8006e90:	6812      	ldr	r2, [r2, #0]
 8006e92:	3b04      	subs	r3, #4
 8006e94:	2a00      	cmp	r2, #0
 8006e96:	d1f0      	bne.n	8006e7a <quorem+0xf2>
 8006e98:	3c01      	subs	r4, #1
 8006e9a:	e7eb      	b.n	8006e74 <quorem+0xec>
 8006e9c:	2000      	movs	r0, #0
 8006e9e:	e7ee      	b.n	8006e7e <quorem+0xf6>

08006ea0 <_dtoa_r>:
 8006ea0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ea4:	4616      	mov	r6, r2
 8006ea6:	461f      	mov	r7, r3
 8006ea8:	6a44      	ldr	r4, [r0, #36]	; 0x24
 8006eaa:	b099      	sub	sp, #100	; 0x64
 8006eac:	4605      	mov	r5, r0
 8006eae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8006eb2:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8006eb6:	b974      	cbnz	r4, 8006ed6 <_dtoa_r+0x36>
 8006eb8:	2010      	movs	r0, #16
 8006eba:	f001 f949 	bl	8008150 <malloc>
 8006ebe:	4602      	mov	r2, r0
 8006ec0:	6268      	str	r0, [r5, #36]	; 0x24
 8006ec2:	b920      	cbnz	r0, 8006ece <_dtoa_r+0x2e>
 8006ec4:	21ea      	movs	r1, #234	; 0xea
 8006ec6:	4ba8      	ldr	r3, [pc, #672]	; (8007168 <_dtoa_r+0x2c8>)
 8006ec8:	48a8      	ldr	r0, [pc, #672]	; (800716c <_dtoa_r+0x2cc>)
 8006eca:	f002 f8b3 	bl	8009034 <__assert_func>
 8006ece:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006ed2:	6004      	str	r4, [r0, #0]
 8006ed4:	60c4      	str	r4, [r0, #12]
 8006ed6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ed8:	6819      	ldr	r1, [r3, #0]
 8006eda:	b151      	cbz	r1, 8006ef2 <_dtoa_r+0x52>
 8006edc:	685a      	ldr	r2, [r3, #4]
 8006ede:	2301      	movs	r3, #1
 8006ee0:	4093      	lsls	r3, r2
 8006ee2:	604a      	str	r2, [r1, #4]
 8006ee4:	608b      	str	r3, [r1, #8]
 8006ee6:	4628      	mov	r0, r5
 8006ee8:	f001 f9a8 	bl	800823c <_Bfree>
 8006eec:	2200      	movs	r2, #0
 8006eee:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ef0:	601a      	str	r2, [r3, #0]
 8006ef2:	1e3b      	subs	r3, r7, #0
 8006ef4:	bfaf      	iteee	ge
 8006ef6:	2300      	movge	r3, #0
 8006ef8:	2201      	movlt	r2, #1
 8006efa:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8006efe:	9305      	strlt	r3, [sp, #20]
 8006f00:	bfa8      	it	ge
 8006f02:	f8c8 3000 	strge.w	r3, [r8]
 8006f06:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006f0a:	4b99      	ldr	r3, [pc, #612]	; (8007170 <_dtoa_r+0x2d0>)
 8006f0c:	bfb8      	it	lt
 8006f0e:	f8c8 2000 	strlt.w	r2, [r8]
 8006f12:	ea33 0309 	bics.w	r3, r3, r9
 8006f16:	d119      	bne.n	8006f4c <_dtoa_r+0xac>
 8006f18:	f242 730f 	movw	r3, #9999	; 0x270f
 8006f1c:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f1e:	6013      	str	r3, [r2, #0]
 8006f20:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006f24:	4333      	orrs	r3, r6
 8006f26:	f000 857f 	beq.w	8007a28 <_dtoa_r+0xb88>
 8006f2a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f2c:	b953      	cbnz	r3, 8006f44 <_dtoa_r+0xa4>
 8006f2e:	4b91      	ldr	r3, [pc, #580]	; (8007174 <_dtoa_r+0x2d4>)
 8006f30:	e022      	b.n	8006f78 <_dtoa_r+0xd8>
 8006f32:	4b91      	ldr	r3, [pc, #580]	; (8007178 <_dtoa_r+0x2d8>)
 8006f34:	9303      	str	r3, [sp, #12]
 8006f36:	3308      	adds	r3, #8
 8006f38:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8006f3a:	6013      	str	r3, [r2, #0]
 8006f3c:	9803      	ldr	r0, [sp, #12]
 8006f3e:	b019      	add	sp, #100	; 0x64
 8006f40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f44:	4b8b      	ldr	r3, [pc, #556]	; (8007174 <_dtoa_r+0x2d4>)
 8006f46:	9303      	str	r3, [sp, #12]
 8006f48:	3303      	adds	r3, #3
 8006f4a:	e7f5      	b.n	8006f38 <_dtoa_r+0x98>
 8006f4c:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8006f50:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8006f54:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f58:	2200      	movs	r2, #0
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	f7f9 fd24 	bl	80009a8 <__aeabi_dcmpeq>
 8006f60:	4680      	mov	r8, r0
 8006f62:	b158      	cbz	r0, 8006f7c <_dtoa_r+0xdc>
 8006f64:	2301      	movs	r3, #1
 8006f66:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8006f68:	6013      	str	r3, [r2, #0]
 8006f6a:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	f000 8558 	beq.w	8007a22 <_dtoa_r+0xb82>
 8006f72:	4882      	ldr	r0, [pc, #520]	; (800717c <_dtoa_r+0x2dc>)
 8006f74:	6018      	str	r0, [r3, #0]
 8006f76:	1e43      	subs	r3, r0, #1
 8006f78:	9303      	str	r3, [sp, #12]
 8006f7a:	e7df      	b.n	8006f3c <_dtoa_r+0x9c>
 8006f7c:	ab16      	add	r3, sp, #88	; 0x58
 8006f7e:	9301      	str	r3, [sp, #4]
 8006f80:	ab17      	add	r3, sp, #92	; 0x5c
 8006f82:	9300      	str	r3, [sp, #0]
 8006f84:	4628      	mov	r0, r5
 8006f86:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8006f8a:	f001 fd01 	bl	8008990 <__d2b>
 8006f8e:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8006f92:	4683      	mov	fp, r0
 8006f94:	2c00      	cmp	r4, #0
 8006f96:	d07f      	beq.n	8007098 <_dtoa_r+0x1f8>
 8006f98:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8006f9c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006f9e:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8006fa2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006fa6:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8006faa:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8006fae:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8006fb2:	2200      	movs	r2, #0
 8006fb4:	4b72      	ldr	r3, [pc, #456]	; (8007180 <_dtoa_r+0x2e0>)
 8006fb6:	f7f9 f8d7 	bl	8000168 <__aeabi_dsub>
 8006fba:	a365      	add	r3, pc, #404	; (adr r3, 8007150 <_dtoa_r+0x2b0>)
 8006fbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc0:	f7f9 fa8a 	bl	80004d8 <__aeabi_dmul>
 8006fc4:	a364      	add	r3, pc, #400	; (adr r3, 8007158 <_dtoa_r+0x2b8>)
 8006fc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fca:	f7f9 f8cf 	bl	800016c <__adddf3>
 8006fce:	4606      	mov	r6, r0
 8006fd0:	4620      	mov	r0, r4
 8006fd2:	460f      	mov	r7, r1
 8006fd4:	f7f9 fa16 	bl	8000404 <__aeabi_i2d>
 8006fd8:	a361      	add	r3, pc, #388	; (adr r3, 8007160 <_dtoa_r+0x2c0>)
 8006fda:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fde:	f7f9 fa7b 	bl	80004d8 <__aeabi_dmul>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	460b      	mov	r3, r1
 8006fe6:	4630      	mov	r0, r6
 8006fe8:	4639      	mov	r1, r7
 8006fea:	f7f9 f8bf 	bl	800016c <__adddf3>
 8006fee:	4606      	mov	r6, r0
 8006ff0:	460f      	mov	r7, r1
 8006ff2:	f7f9 fd21 	bl	8000a38 <__aeabi_d2iz>
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	4682      	mov	sl, r0
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	4630      	mov	r0, r6
 8006ffe:	4639      	mov	r1, r7
 8007000:	f7f9 fcdc 	bl	80009bc <__aeabi_dcmplt>
 8007004:	b148      	cbz	r0, 800701a <_dtoa_r+0x17a>
 8007006:	4650      	mov	r0, sl
 8007008:	f7f9 f9fc 	bl	8000404 <__aeabi_i2d>
 800700c:	4632      	mov	r2, r6
 800700e:	463b      	mov	r3, r7
 8007010:	f7f9 fcca 	bl	80009a8 <__aeabi_dcmpeq>
 8007014:	b908      	cbnz	r0, 800701a <_dtoa_r+0x17a>
 8007016:	f10a 3aff 	add.w	sl, sl, #4294967295
 800701a:	f1ba 0f16 	cmp.w	sl, #22
 800701e:	d858      	bhi.n	80070d2 <_dtoa_r+0x232>
 8007020:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007024:	4b57      	ldr	r3, [pc, #348]	; (8007184 <_dtoa_r+0x2e4>)
 8007026:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800702a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800702e:	f7f9 fcc5 	bl	80009bc <__aeabi_dcmplt>
 8007032:	2800      	cmp	r0, #0
 8007034:	d04f      	beq.n	80070d6 <_dtoa_r+0x236>
 8007036:	2300      	movs	r3, #0
 8007038:	f10a 3aff 	add.w	sl, sl, #4294967295
 800703c:	930f      	str	r3, [sp, #60]	; 0x3c
 800703e:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007040:	1b1c      	subs	r4, r3, r4
 8007042:	1e63      	subs	r3, r4, #1
 8007044:	9309      	str	r3, [sp, #36]	; 0x24
 8007046:	bf49      	itett	mi
 8007048:	f1c4 0301 	rsbmi	r3, r4, #1
 800704c:	2300      	movpl	r3, #0
 800704e:	9306      	strmi	r3, [sp, #24]
 8007050:	2300      	movmi	r3, #0
 8007052:	bf54      	ite	pl
 8007054:	9306      	strpl	r3, [sp, #24]
 8007056:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007058:	f1ba 0f00 	cmp.w	sl, #0
 800705c:	db3d      	blt.n	80070da <_dtoa_r+0x23a>
 800705e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007060:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8007064:	4453      	add	r3, sl
 8007066:	9309      	str	r3, [sp, #36]	; 0x24
 8007068:	2300      	movs	r3, #0
 800706a:	930a      	str	r3, [sp, #40]	; 0x28
 800706c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800706e:	2b09      	cmp	r3, #9
 8007070:	f200 808c 	bhi.w	800718c <_dtoa_r+0x2ec>
 8007074:	2b05      	cmp	r3, #5
 8007076:	bfc4      	itt	gt
 8007078:	3b04      	subgt	r3, #4
 800707a:	9322      	strgt	r3, [sp, #136]	; 0x88
 800707c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800707e:	bfc8      	it	gt
 8007080:	2400      	movgt	r4, #0
 8007082:	f1a3 0302 	sub.w	r3, r3, #2
 8007086:	bfd8      	it	le
 8007088:	2401      	movle	r4, #1
 800708a:	2b03      	cmp	r3, #3
 800708c:	f200 808a 	bhi.w	80071a4 <_dtoa_r+0x304>
 8007090:	e8df f003 	tbb	[pc, r3]
 8007094:	5b4d4f2d 	.word	0x5b4d4f2d
 8007098:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 800709c:	441c      	add	r4, r3
 800709e:	f204 4332 	addw	r3, r4, #1074	; 0x432
 80070a2:	2b20      	cmp	r3, #32
 80070a4:	bfc3      	ittte	gt
 80070a6:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80070aa:	f204 4012 	addwgt	r0, r4, #1042	; 0x412
 80070ae:	fa09 f303 	lslgt.w	r3, r9, r3
 80070b2:	f1c3 0320 	rsble	r3, r3, #32
 80070b6:	bfc6      	itte	gt
 80070b8:	fa26 f000 	lsrgt.w	r0, r6, r0
 80070bc:	4318      	orrgt	r0, r3
 80070be:	fa06 f003 	lslle.w	r0, r6, r3
 80070c2:	f7f9 f98f 	bl	80003e4 <__aeabi_ui2d>
 80070c6:	2301      	movs	r3, #1
 80070c8:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80070cc:	3c01      	subs	r4, #1
 80070ce:	9313      	str	r3, [sp, #76]	; 0x4c
 80070d0:	e76f      	b.n	8006fb2 <_dtoa_r+0x112>
 80070d2:	2301      	movs	r3, #1
 80070d4:	e7b2      	b.n	800703c <_dtoa_r+0x19c>
 80070d6:	900f      	str	r0, [sp, #60]	; 0x3c
 80070d8:	e7b1      	b.n	800703e <_dtoa_r+0x19e>
 80070da:	9b06      	ldr	r3, [sp, #24]
 80070dc:	eba3 030a 	sub.w	r3, r3, sl
 80070e0:	9306      	str	r3, [sp, #24]
 80070e2:	f1ca 0300 	rsb	r3, sl, #0
 80070e6:	930a      	str	r3, [sp, #40]	; 0x28
 80070e8:	2300      	movs	r3, #0
 80070ea:	930e      	str	r3, [sp, #56]	; 0x38
 80070ec:	e7be      	b.n	800706c <_dtoa_r+0x1cc>
 80070ee:	2300      	movs	r3, #0
 80070f0:	930b      	str	r3, [sp, #44]	; 0x2c
 80070f2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	dc58      	bgt.n	80071aa <_dtoa_r+0x30a>
 80070f8:	f04f 0901 	mov.w	r9, #1
 80070fc:	464b      	mov	r3, r9
 80070fe:	f8cd 9020 	str.w	r9, [sp, #32]
 8007102:	f8cd 908c 	str.w	r9, [sp, #140]	; 0x8c
 8007106:	2200      	movs	r2, #0
 8007108:	6a68      	ldr	r0, [r5, #36]	; 0x24
 800710a:	6042      	str	r2, [r0, #4]
 800710c:	2204      	movs	r2, #4
 800710e:	f102 0614 	add.w	r6, r2, #20
 8007112:	429e      	cmp	r6, r3
 8007114:	6841      	ldr	r1, [r0, #4]
 8007116:	d94e      	bls.n	80071b6 <_dtoa_r+0x316>
 8007118:	4628      	mov	r0, r5
 800711a:	f001 f84f 	bl	80081bc <_Balloc>
 800711e:	9003      	str	r0, [sp, #12]
 8007120:	2800      	cmp	r0, #0
 8007122:	d14c      	bne.n	80071be <_dtoa_r+0x31e>
 8007124:	4602      	mov	r2, r0
 8007126:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800712a:	4b17      	ldr	r3, [pc, #92]	; (8007188 <_dtoa_r+0x2e8>)
 800712c:	e6cc      	b.n	8006ec8 <_dtoa_r+0x28>
 800712e:	2301      	movs	r3, #1
 8007130:	e7de      	b.n	80070f0 <_dtoa_r+0x250>
 8007132:	2300      	movs	r3, #0
 8007134:	930b      	str	r3, [sp, #44]	; 0x2c
 8007136:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007138:	eb0a 0903 	add.w	r9, sl, r3
 800713c:	f109 0301 	add.w	r3, r9, #1
 8007140:	2b01      	cmp	r3, #1
 8007142:	9308      	str	r3, [sp, #32]
 8007144:	bfb8      	it	lt
 8007146:	2301      	movlt	r3, #1
 8007148:	e7dd      	b.n	8007106 <_dtoa_r+0x266>
 800714a:	2301      	movs	r3, #1
 800714c:	e7f2      	b.n	8007134 <_dtoa_r+0x294>
 800714e:	bf00      	nop
 8007150:	636f4361 	.word	0x636f4361
 8007154:	3fd287a7 	.word	0x3fd287a7
 8007158:	8b60c8b3 	.word	0x8b60c8b3
 800715c:	3fc68a28 	.word	0x3fc68a28
 8007160:	509f79fb 	.word	0x509f79fb
 8007164:	3fd34413 	.word	0x3fd34413
 8007168:	0800a5cd 	.word	0x0800a5cd
 800716c:	0800a5e4 	.word	0x0800a5e4
 8007170:	7ff00000 	.word	0x7ff00000
 8007174:	0800a5c9 	.word	0x0800a5c9
 8007178:	0800a5c0 	.word	0x0800a5c0
 800717c:	0800a549 	.word	0x0800a549
 8007180:	3ff80000 	.word	0x3ff80000
 8007184:	0800a750 	.word	0x0800a750
 8007188:	0800a63f 	.word	0x0800a63f
 800718c:	2401      	movs	r4, #1
 800718e:	2300      	movs	r3, #0
 8007190:	940b      	str	r4, [sp, #44]	; 0x2c
 8007192:	9322      	str	r3, [sp, #136]	; 0x88
 8007194:	f04f 39ff 	mov.w	r9, #4294967295
 8007198:	2200      	movs	r2, #0
 800719a:	2312      	movs	r3, #18
 800719c:	f8cd 9020 	str.w	r9, [sp, #32]
 80071a0:	9223      	str	r2, [sp, #140]	; 0x8c
 80071a2:	e7b0      	b.n	8007106 <_dtoa_r+0x266>
 80071a4:	2301      	movs	r3, #1
 80071a6:	930b      	str	r3, [sp, #44]	; 0x2c
 80071a8:	e7f4      	b.n	8007194 <_dtoa_r+0x2f4>
 80071aa:	f8dd 908c 	ldr.w	r9, [sp, #140]	; 0x8c
 80071ae:	464b      	mov	r3, r9
 80071b0:	f8cd 9020 	str.w	r9, [sp, #32]
 80071b4:	e7a7      	b.n	8007106 <_dtoa_r+0x266>
 80071b6:	3101      	adds	r1, #1
 80071b8:	6041      	str	r1, [r0, #4]
 80071ba:	0052      	lsls	r2, r2, #1
 80071bc:	e7a7      	b.n	800710e <_dtoa_r+0x26e>
 80071be:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 80071c0:	9a03      	ldr	r2, [sp, #12]
 80071c2:	601a      	str	r2, [r3, #0]
 80071c4:	9b08      	ldr	r3, [sp, #32]
 80071c6:	2b0e      	cmp	r3, #14
 80071c8:	f200 80a8 	bhi.w	800731c <_dtoa_r+0x47c>
 80071cc:	2c00      	cmp	r4, #0
 80071ce:	f000 80a5 	beq.w	800731c <_dtoa_r+0x47c>
 80071d2:	f1ba 0f00 	cmp.w	sl, #0
 80071d6:	dd34      	ble.n	8007242 <_dtoa_r+0x3a2>
 80071d8:	4a9a      	ldr	r2, [pc, #616]	; (8007444 <_dtoa_r+0x5a4>)
 80071da:	f00a 030f 	and.w	r3, sl, #15
 80071de:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80071e2:	f41a 7f80 	tst.w	sl, #256	; 0x100
 80071e6:	e9d3 3400 	ldrd	r3, r4, [r3]
 80071ea:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80071ee:	ea4f 142a 	mov.w	r4, sl, asr #4
 80071f2:	d016      	beq.n	8007222 <_dtoa_r+0x382>
 80071f4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80071f8:	4b93      	ldr	r3, [pc, #588]	; (8007448 <_dtoa_r+0x5a8>)
 80071fa:	2703      	movs	r7, #3
 80071fc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007200:	f7f9 fa94 	bl	800072c <__aeabi_ddiv>
 8007204:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007208:	f004 040f 	and.w	r4, r4, #15
 800720c:	4e8e      	ldr	r6, [pc, #568]	; (8007448 <_dtoa_r+0x5a8>)
 800720e:	b954      	cbnz	r4, 8007226 <_dtoa_r+0x386>
 8007210:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007214:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007218:	f7f9 fa88 	bl	800072c <__aeabi_ddiv>
 800721c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007220:	e029      	b.n	8007276 <_dtoa_r+0x3d6>
 8007222:	2702      	movs	r7, #2
 8007224:	e7f2      	b.n	800720c <_dtoa_r+0x36c>
 8007226:	07e1      	lsls	r1, r4, #31
 8007228:	d508      	bpl.n	800723c <_dtoa_r+0x39c>
 800722a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800722e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007232:	f7f9 f951 	bl	80004d8 <__aeabi_dmul>
 8007236:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800723a:	3701      	adds	r7, #1
 800723c:	1064      	asrs	r4, r4, #1
 800723e:	3608      	adds	r6, #8
 8007240:	e7e5      	b.n	800720e <_dtoa_r+0x36e>
 8007242:	f000 80a5 	beq.w	8007390 <_dtoa_r+0x4f0>
 8007246:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800724a:	f1ca 0400 	rsb	r4, sl, #0
 800724e:	4b7d      	ldr	r3, [pc, #500]	; (8007444 <_dtoa_r+0x5a4>)
 8007250:	f004 020f 	and.w	r2, r4, #15
 8007254:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007258:	e9d3 2300 	ldrd	r2, r3, [r3]
 800725c:	f7f9 f93c 	bl	80004d8 <__aeabi_dmul>
 8007260:	2702      	movs	r7, #2
 8007262:	2300      	movs	r3, #0
 8007264:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007268:	4e77      	ldr	r6, [pc, #476]	; (8007448 <_dtoa_r+0x5a8>)
 800726a:	1124      	asrs	r4, r4, #4
 800726c:	2c00      	cmp	r4, #0
 800726e:	f040 8084 	bne.w	800737a <_dtoa_r+0x4da>
 8007272:	2b00      	cmp	r3, #0
 8007274:	d1d2      	bne.n	800721c <_dtoa_r+0x37c>
 8007276:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007278:	2b00      	cmp	r3, #0
 800727a:	f000 808b 	beq.w	8007394 <_dtoa_r+0x4f4>
 800727e:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007282:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007286:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800728a:	2200      	movs	r2, #0
 800728c:	4b6f      	ldr	r3, [pc, #444]	; (800744c <_dtoa_r+0x5ac>)
 800728e:	f7f9 fb95 	bl	80009bc <__aeabi_dcmplt>
 8007292:	2800      	cmp	r0, #0
 8007294:	d07e      	beq.n	8007394 <_dtoa_r+0x4f4>
 8007296:	9b08      	ldr	r3, [sp, #32]
 8007298:	2b00      	cmp	r3, #0
 800729a:	d07b      	beq.n	8007394 <_dtoa_r+0x4f4>
 800729c:	f1b9 0f00 	cmp.w	r9, #0
 80072a0:	dd38      	ble.n	8007314 <_dtoa_r+0x474>
 80072a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80072a6:	2200      	movs	r2, #0
 80072a8:	4b69      	ldr	r3, [pc, #420]	; (8007450 <_dtoa_r+0x5b0>)
 80072aa:	f7f9 f915 	bl	80004d8 <__aeabi_dmul>
 80072ae:	464c      	mov	r4, r9
 80072b0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80072b4:	f10a 38ff 	add.w	r8, sl, #4294967295
 80072b8:	3701      	adds	r7, #1
 80072ba:	4638      	mov	r0, r7
 80072bc:	f7f9 f8a2 	bl	8000404 <__aeabi_i2d>
 80072c0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80072c4:	f7f9 f908 	bl	80004d8 <__aeabi_dmul>
 80072c8:	2200      	movs	r2, #0
 80072ca:	4b62      	ldr	r3, [pc, #392]	; (8007454 <_dtoa_r+0x5b4>)
 80072cc:	f7f8 ff4e 	bl	800016c <__adddf3>
 80072d0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 80072d4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80072d8:	9611      	str	r6, [sp, #68]	; 0x44
 80072da:	2c00      	cmp	r4, #0
 80072dc:	d15d      	bne.n	800739a <_dtoa_r+0x4fa>
 80072de:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80072e2:	2200      	movs	r2, #0
 80072e4:	4b5c      	ldr	r3, [pc, #368]	; (8007458 <_dtoa_r+0x5b8>)
 80072e6:	f7f8 ff3f 	bl	8000168 <__aeabi_dsub>
 80072ea:	4602      	mov	r2, r0
 80072ec:	460b      	mov	r3, r1
 80072ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80072f2:	4633      	mov	r3, r6
 80072f4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80072f6:	f7f9 fb7f 	bl	80009f8 <__aeabi_dcmpgt>
 80072fa:	2800      	cmp	r0, #0
 80072fc:	f040 829c 	bne.w	8007838 <_dtoa_r+0x998>
 8007300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007304:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8007306:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800730a:	f7f9 fb57 	bl	80009bc <__aeabi_dcmplt>
 800730e:	2800      	cmp	r0, #0
 8007310:	f040 8290 	bne.w	8007834 <_dtoa_r+0x994>
 8007314:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8007318:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800731c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800731e:	2b00      	cmp	r3, #0
 8007320:	f2c0 8152 	blt.w	80075c8 <_dtoa_r+0x728>
 8007324:	f1ba 0f0e 	cmp.w	sl, #14
 8007328:	f300 814e 	bgt.w	80075c8 <_dtoa_r+0x728>
 800732c:	4b45      	ldr	r3, [pc, #276]	; (8007444 <_dtoa_r+0x5a4>)
 800732e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007332:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007336:	e9cd 3406 	strd	r3, r4, [sp, #24]
 800733a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800733c:	2b00      	cmp	r3, #0
 800733e:	f280 80db 	bge.w	80074f8 <_dtoa_r+0x658>
 8007342:	9b08      	ldr	r3, [sp, #32]
 8007344:	2b00      	cmp	r3, #0
 8007346:	f300 80d7 	bgt.w	80074f8 <_dtoa_r+0x658>
 800734a:	f040 8272 	bne.w	8007832 <_dtoa_r+0x992>
 800734e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8007352:	2200      	movs	r2, #0
 8007354:	4b40      	ldr	r3, [pc, #256]	; (8007458 <_dtoa_r+0x5b8>)
 8007356:	f7f9 f8bf 	bl	80004d8 <__aeabi_dmul>
 800735a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800735e:	f7f9 fb41 	bl	80009e4 <__aeabi_dcmpge>
 8007362:	9c08      	ldr	r4, [sp, #32]
 8007364:	4626      	mov	r6, r4
 8007366:	2800      	cmp	r0, #0
 8007368:	f040 8248 	bne.w	80077fc <_dtoa_r+0x95c>
 800736c:	2331      	movs	r3, #49	; 0x31
 800736e:	9f03      	ldr	r7, [sp, #12]
 8007370:	f10a 0a01 	add.w	sl, sl, #1
 8007374:	f807 3b01 	strb.w	r3, [r7], #1
 8007378:	e244      	b.n	8007804 <_dtoa_r+0x964>
 800737a:	07e2      	lsls	r2, r4, #31
 800737c:	d505      	bpl.n	800738a <_dtoa_r+0x4ea>
 800737e:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007382:	f7f9 f8a9 	bl	80004d8 <__aeabi_dmul>
 8007386:	2301      	movs	r3, #1
 8007388:	3701      	adds	r7, #1
 800738a:	1064      	asrs	r4, r4, #1
 800738c:	3608      	adds	r6, #8
 800738e:	e76d      	b.n	800726c <_dtoa_r+0x3cc>
 8007390:	2702      	movs	r7, #2
 8007392:	e770      	b.n	8007276 <_dtoa_r+0x3d6>
 8007394:	46d0      	mov	r8, sl
 8007396:	9c08      	ldr	r4, [sp, #32]
 8007398:	e78f      	b.n	80072ba <_dtoa_r+0x41a>
 800739a:	9903      	ldr	r1, [sp, #12]
 800739c:	4b29      	ldr	r3, [pc, #164]	; (8007444 <_dtoa_r+0x5a4>)
 800739e:	4421      	add	r1, r4
 80073a0:	9112      	str	r1, [sp, #72]	; 0x48
 80073a2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80073a4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80073a8:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80073ac:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80073b0:	2900      	cmp	r1, #0
 80073b2:	d055      	beq.n	8007460 <_dtoa_r+0x5c0>
 80073b4:	2000      	movs	r0, #0
 80073b6:	4929      	ldr	r1, [pc, #164]	; (800745c <_dtoa_r+0x5bc>)
 80073b8:	f7f9 f9b8 	bl	800072c <__aeabi_ddiv>
 80073bc:	463b      	mov	r3, r7
 80073be:	4632      	mov	r2, r6
 80073c0:	f7f8 fed2 	bl	8000168 <__aeabi_dsub>
 80073c4:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80073c8:	9f03      	ldr	r7, [sp, #12]
 80073ca:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073ce:	f7f9 fb33 	bl	8000a38 <__aeabi_d2iz>
 80073d2:	4604      	mov	r4, r0
 80073d4:	f7f9 f816 	bl	8000404 <__aeabi_i2d>
 80073d8:	4602      	mov	r2, r0
 80073da:	460b      	mov	r3, r1
 80073dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80073e0:	f7f8 fec2 	bl	8000168 <__aeabi_dsub>
 80073e4:	4602      	mov	r2, r0
 80073e6:	460b      	mov	r3, r1
 80073e8:	3430      	adds	r4, #48	; 0x30
 80073ea:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80073ee:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80073f2:	f807 4b01 	strb.w	r4, [r7], #1
 80073f6:	f7f9 fae1 	bl	80009bc <__aeabi_dcmplt>
 80073fa:	2800      	cmp	r0, #0
 80073fc:	d174      	bne.n	80074e8 <_dtoa_r+0x648>
 80073fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007402:	2000      	movs	r0, #0
 8007404:	4911      	ldr	r1, [pc, #68]	; (800744c <_dtoa_r+0x5ac>)
 8007406:	f7f8 feaf 	bl	8000168 <__aeabi_dsub>
 800740a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800740e:	f7f9 fad5 	bl	80009bc <__aeabi_dcmplt>
 8007412:	2800      	cmp	r0, #0
 8007414:	f040 80b7 	bne.w	8007586 <_dtoa_r+0x6e6>
 8007418:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800741a:	429f      	cmp	r7, r3
 800741c:	f43f af7a 	beq.w	8007314 <_dtoa_r+0x474>
 8007420:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007424:	2200      	movs	r2, #0
 8007426:	4b0a      	ldr	r3, [pc, #40]	; (8007450 <_dtoa_r+0x5b0>)
 8007428:	f7f9 f856 	bl	80004d8 <__aeabi_dmul>
 800742c:	2200      	movs	r2, #0
 800742e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007432:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007436:	4b06      	ldr	r3, [pc, #24]	; (8007450 <_dtoa_r+0x5b0>)
 8007438:	f7f9 f84e 	bl	80004d8 <__aeabi_dmul>
 800743c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007440:	e7c3      	b.n	80073ca <_dtoa_r+0x52a>
 8007442:	bf00      	nop
 8007444:	0800a750 	.word	0x0800a750
 8007448:	0800a728 	.word	0x0800a728
 800744c:	3ff00000 	.word	0x3ff00000
 8007450:	40240000 	.word	0x40240000
 8007454:	401c0000 	.word	0x401c0000
 8007458:	40140000 	.word	0x40140000
 800745c:	3fe00000 	.word	0x3fe00000
 8007460:	4630      	mov	r0, r6
 8007462:	4639      	mov	r1, r7
 8007464:	f7f9 f838 	bl	80004d8 <__aeabi_dmul>
 8007468:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800746a:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800746e:	9c03      	ldr	r4, [sp, #12]
 8007470:	9314      	str	r3, [sp, #80]	; 0x50
 8007472:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007476:	f7f9 fadf 	bl	8000a38 <__aeabi_d2iz>
 800747a:	9015      	str	r0, [sp, #84]	; 0x54
 800747c:	f7f8 ffc2 	bl	8000404 <__aeabi_i2d>
 8007480:	4602      	mov	r2, r0
 8007482:	460b      	mov	r3, r1
 8007484:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007488:	f7f8 fe6e 	bl	8000168 <__aeabi_dsub>
 800748c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800748e:	4606      	mov	r6, r0
 8007490:	3330      	adds	r3, #48	; 0x30
 8007492:	f804 3b01 	strb.w	r3, [r4], #1
 8007496:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007498:	460f      	mov	r7, r1
 800749a:	429c      	cmp	r4, r3
 800749c:	f04f 0200 	mov.w	r2, #0
 80074a0:	d124      	bne.n	80074ec <_dtoa_r+0x64c>
 80074a2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80074a6:	4bb0      	ldr	r3, [pc, #704]	; (8007768 <_dtoa_r+0x8c8>)
 80074a8:	f7f8 fe60 	bl	800016c <__adddf3>
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	4630      	mov	r0, r6
 80074b2:	4639      	mov	r1, r7
 80074b4:	f7f9 faa0 	bl	80009f8 <__aeabi_dcmpgt>
 80074b8:	2800      	cmp	r0, #0
 80074ba:	d163      	bne.n	8007584 <_dtoa_r+0x6e4>
 80074bc:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80074c0:	2000      	movs	r0, #0
 80074c2:	49a9      	ldr	r1, [pc, #676]	; (8007768 <_dtoa_r+0x8c8>)
 80074c4:	f7f8 fe50 	bl	8000168 <__aeabi_dsub>
 80074c8:	4602      	mov	r2, r0
 80074ca:	460b      	mov	r3, r1
 80074cc:	4630      	mov	r0, r6
 80074ce:	4639      	mov	r1, r7
 80074d0:	f7f9 fa74 	bl	80009bc <__aeabi_dcmplt>
 80074d4:	2800      	cmp	r0, #0
 80074d6:	f43f af1d 	beq.w	8007314 <_dtoa_r+0x474>
 80074da:	9f14      	ldr	r7, [sp, #80]	; 0x50
 80074dc:	1e7b      	subs	r3, r7, #1
 80074de:	9314      	str	r3, [sp, #80]	; 0x50
 80074e0:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 80074e4:	2b30      	cmp	r3, #48	; 0x30
 80074e6:	d0f8      	beq.n	80074da <_dtoa_r+0x63a>
 80074e8:	46c2      	mov	sl, r8
 80074ea:	e03b      	b.n	8007564 <_dtoa_r+0x6c4>
 80074ec:	4b9f      	ldr	r3, [pc, #636]	; (800776c <_dtoa_r+0x8cc>)
 80074ee:	f7f8 fff3 	bl	80004d8 <__aeabi_dmul>
 80074f2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80074f6:	e7bc      	b.n	8007472 <_dtoa_r+0x5d2>
 80074f8:	9f03      	ldr	r7, [sp, #12]
 80074fa:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80074fe:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007502:	4640      	mov	r0, r8
 8007504:	4649      	mov	r1, r9
 8007506:	f7f9 f911 	bl	800072c <__aeabi_ddiv>
 800750a:	f7f9 fa95 	bl	8000a38 <__aeabi_d2iz>
 800750e:	4604      	mov	r4, r0
 8007510:	f7f8 ff78 	bl	8000404 <__aeabi_i2d>
 8007514:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007518:	f7f8 ffde 	bl	80004d8 <__aeabi_dmul>
 800751c:	4602      	mov	r2, r0
 800751e:	460b      	mov	r3, r1
 8007520:	4640      	mov	r0, r8
 8007522:	4649      	mov	r1, r9
 8007524:	f7f8 fe20 	bl	8000168 <__aeabi_dsub>
 8007528:	f104 0630 	add.w	r6, r4, #48	; 0x30
 800752c:	f807 6b01 	strb.w	r6, [r7], #1
 8007530:	9e03      	ldr	r6, [sp, #12]
 8007532:	f8dd c020 	ldr.w	ip, [sp, #32]
 8007536:	1bbe      	subs	r6, r7, r6
 8007538:	45b4      	cmp	ip, r6
 800753a:	4602      	mov	r2, r0
 800753c:	460b      	mov	r3, r1
 800753e:	d136      	bne.n	80075ae <_dtoa_r+0x70e>
 8007540:	f7f8 fe14 	bl	800016c <__adddf3>
 8007544:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007548:	4680      	mov	r8, r0
 800754a:	4689      	mov	r9, r1
 800754c:	f7f9 fa54 	bl	80009f8 <__aeabi_dcmpgt>
 8007550:	bb58      	cbnz	r0, 80075aa <_dtoa_r+0x70a>
 8007552:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007556:	4640      	mov	r0, r8
 8007558:	4649      	mov	r1, r9
 800755a:	f7f9 fa25 	bl	80009a8 <__aeabi_dcmpeq>
 800755e:	b108      	cbz	r0, 8007564 <_dtoa_r+0x6c4>
 8007560:	07e1      	lsls	r1, r4, #31
 8007562:	d422      	bmi.n	80075aa <_dtoa_r+0x70a>
 8007564:	4628      	mov	r0, r5
 8007566:	4659      	mov	r1, fp
 8007568:	f000 fe68 	bl	800823c <_Bfree>
 800756c:	2300      	movs	r3, #0
 800756e:	703b      	strb	r3, [r7, #0]
 8007570:	9b24      	ldr	r3, [sp, #144]	; 0x90
 8007572:	f10a 0001 	add.w	r0, sl, #1
 8007576:	6018      	str	r0, [r3, #0]
 8007578:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800757a:	2b00      	cmp	r3, #0
 800757c:	f43f acde 	beq.w	8006f3c <_dtoa_r+0x9c>
 8007580:	601f      	str	r7, [r3, #0]
 8007582:	e4db      	b.n	8006f3c <_dtoa_r+0x9c>
 8007584:	4627      	mov	r7, r4
 8007586:	463b      	mov	r3, r7
 8007588:	461f      	mov	r7, r3
 800758a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800758e:	2a39      	cmp	r2, #57	; 0x39
 8007590:	d107      	bne.n	80075a2 <_dtoa_r+0x702>
 8007592:	9a03      	ldr	r2, [sp, #12]
 8007594:	429a      	cmp	r2, r3
 8007596:	d1f7      	bne.n	8007588 <_dtoa_r+0x6e8>
 8007598:	2230      	movs	r2, #48	; 0x30
 800759a:	9903      	ldr	r1, [sp, #12]
 800759c:	f108 0801 	add.w	r8, r8, #1
 80075a0:	700a      	strb	r2, [r1, #0]
 80075a2:	781a      	ldrb	r2, [r3, #0]
 80075a4:	3201      	adds	r2, #1
 80075a6:	701a      	strb	r2, [r3, #0]
 80075a8:	e79e      	b.n	80074e8 <_dtoa_r+0x648>
 80075aa:	46d0      	mov	r8, sl
 80075ac:	e7eb      	b.n	8007586 <_dtoa_r+0x6e6>
 80075ae:	2200      	movs	r2, #0
 80075b0:	4b6e      	ldr	r3, [pc, #440]	; (800776c <_dtoa_r+0x8cc>)
 80075b2:	f7f8 ff91 	bl	80004d8 <__aeabi_dmul>
 80075b6:	2200      	movs	r2, #0
 80075b8:	2300      	movs	r3, #0
 80075ba:	4680      	mov	r8, r0
 80075bc:	4689      	mov	r9, r1
 80075be:	f7f9 f9f3 	bl	80009a8 <__aeabi_dcmpeq>
 80075c2:	2800      	cmp	r0, #0
 80075c4:	d09b      	beq.n	80074fe <_dtoa_r+0x65e>
 80075c6:	e7cd      	b.n	8007564 <_dtoa_r+0x6c4>
 80075c8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075ca:	2a00      	cmp	r2, #0
 80075cc:	f000 80d0 	beq.w	8007770 <_dtoa_r+0x8d0>
 80075d0:	9a22      	ldr	r2, [sp, #136]	; 0x88
 80075d2:	2a01      	cmp	r2, #1
 80075d4:	f300 80ae 	bgt.w	8007734 <_dtoa_r+0x894>
 80075d8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80075da:	2a00      	cmp	r2, #0
 80075dc:	f000 80a6 	beq.w	800772c <_dtoa_r+0x88c>
 80075e0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80075e4:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80075e6:	9f06      	ldr	r7, [sp, #24]
 80075e8:	9a06      	ldr	r2, [sp, #24]
 80075ea:	2101      	movs	r1, #1
 80075ec:	441a      	add	r2, r3
 80075ee:	9206      	str	r2, [sp, #24]
 80075f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80075f2:	4628      	mov	r0, r5
 80075f4:	441a      	add	r2, r3
 80075f6:	9209      	str	r2, [sp, #36]	; 0x24
 80075f8:	f000 ff20 	bl	800843c <__i2b>
 80075fc:	4606      	mov	r6, r0
 80075fe:	2f00      	cmp	r7, #0
 8007600:	dd0c      	ble.n	800761c <_dtoa_r+0x77c>
 8007602:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007604:	2b00      	cmp	r3, #0
 8007606:	dd09      	ble.n	800761c <_dtoa_r+0x77c>
 8007608:	42bb      	cmp	r3, r7
 800760a:	bfa8      	it	ge
 800760c:	463b      	movge	r3, r7
 800760e:	9a06      	ldr	r2, [sp, #24]
 8007610:	1aff      	subs	r7, r7, r3
 8007612:	1ad2      	subs	r2, r2, r3
 8007614:	9206      	str	r2, [sp, #24]
 8007616:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007618:	1ad3      	subs	r3, r2, r3
 800761a:	9309      	str	r3, [sp, #36]	; 0x24
 800761c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800761e:	b1f3      	cbz	r3, 800765e <_dtoa_r+0x7be>
 8007620:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007622:	2b00      	cmp	r3, #0
 8007624:	f000 80a8 	beq.w	8007778 <_dtoa_r+0x8d8>
 8007628:	2c00      	cmp	r4, #0
 800762a:	dd10      	ble.n	800764e <_dtoa_r+0x7ae>
 800762c:	4631      	mov	r1, r6
 800762e:	4622      	mov	r2, r4
 8007630:	4628      	mov	r0, r5
 8007632:	f000 ffc1 	bl	80085b8 <__pow5mult>
 8007636:	465a      	mov	r2, fp
 8007638:	4601      	mov	r1, r0
 800763a:	4606      	mov	r6, r0
 800763c:	4628      	mov	r0, r5
 800763e:	f000 ff13 	bl	8008468 <__multiply>
 8007642:	4680      	mov	r8, r0
 8007644:	4659      	mov	r1, fp
 8007646:	4628      	mov	r0, r5
 8007648:	f000 fdf8 	bl	800823c <_Bfree>
 800764c:	46c3      	mov	fp, r8
 800764e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007650:	1b1a      	subs	r2, r3, r4
 8007652:	d004      	beq.n	800765e <_dtoa_r+0x7be>
 8007654:	4659      	mov	r1, fp
 8007656:	4628      	mov	r0, r5
 8007658:	f000 ffae 	bl	80085b8 <__pow5mult>
 800765c:	4683      	mov	fp, r0
 800765e:	2101      	movs	r1, #1
 8007660:	4628      	mov	r0, r5
 8007662:	f000 feeb 	bl	800843c <__i2b>
 8007666:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007668:	4604      	mov	r4, r0
 800766a:	2b00      	cmp	r3, #0
 800766c:	f340 8086 	ble.w	800777c <_dtoa_r+0x8dc>
 8007670:	461a      	mov	r2, r3
 8007672:	4601      	mov	r1, r0
 8007674:	4628      	mov	r0, r5
 8007676:	f000 ff9f 	bl	80085b8 <__pow5mult>
 800767a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800767c:	4604      	mov	r4, r0
 800767e:	2b01      	cmp	r3, #1
 8007680:	dd7f      	ble.n	8007782 <_dtoa_r+0x8e2>
 8007682:	f04f 0800 	mov.w	r8, #0
 8007686:	6923      	ldr	r3, [r4, #16]
 8007688:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800768c:	6918      	ldr	r0, [r3, #16]
 800768e:	f000 fe87 	bl	80083a0 <__hi0bits>
 8007692:	f1c0 0020 	rsb	r0, r0, #32
 8007696:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007698:	4418      	add	r0, r3
 800769a:	f010 001f 	ands.w	r0, r0, #31
 800769e:	f000 8092 	beq.w	80077c6 <_dtoa_r+0x926>
 80076a2:	f1c0 0320 	rsb	r3, r0, #32
 80076a6:	2b04      	cmp	r3, #4
 80076a8:	f340 808a 	ble.w	80077c0 <_dtoa_r+0x920>
 80076ac:	f1c0 001c 	rsb	r0, r0, #28
 80076b0:	9b06      	ldr	r3, [sp, #24]
 80076b2:	4407      	add	r7, r0
 80076b4:	4403      	add	r3, r0
 80076b6:	9306      	str	r3, [sp, #24]
 80076b8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076ba:	4403      	add	r3, r0
 80076bc:	9309      	str	r3, [sp, #36]	; 0x24
 80076be:	9b06      	ldr	r3, [sp, #24]
 80076c0:	2b00      	cmp	r3, #0
 80076c2:	dd05      	ble.n	80076d0 <_dtoa_r+0x830>
 80076c4:	4659      	mov	r1, fp
 80076c6:	461a      	mov	r2, r3
 80076c8:	4628      	mov	r0, r5
 80076ca:	f000 ffcf 	bl	800866c <__lshift>
 80076ce:	4683      	mov	fp, r0
 80076d0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80076d2:	2b00      	cmp	r3, #0
 80076d4:	dd05      	ble.n	80076e2 <_dtoa_r+0x842>
 80076d6:	4621      	mov	r1, r4
 80076d8:	461a      	mov	r2, r3
 80076da:	4628      	mov	r0, r5
 80076dc:	f000 ffc6 	bl	800866c <__lshift>
 80076e0:	4604      	mov	r4, r0
 80076e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d070      	beq.n	80077ca <_dtoa_r+0x92a>
 80076e8:	4621      	mov	r1, r4
 80076ea:	4658      	mov	r0, fp
 80076ec:	f001 f82e 	bl	800874c <__mcmp>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	da6a      	bge.n	80077ca <_dtoa_r+0x92a>
 80076f4:	2300      	movs	r3, #0
 80076f6:	4659      	mov	r1, fp
 80076f8:	220a      	movs	r2, #10
 80076fa:	4628      	mov	r0, r5
 80076fc:	f000 fdc0 	bl	8008280 <__multadd>
 8007700:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007702:	4683      	mov	fp, r0
 8007704:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007708:	2b00      	cmp	r3, #0
 800770a:	f000 8194 	beq.w	8007a36 <_dtoa_r+0xb96>
 800770e:	4631      	mov	r1, r6
 8007710:	2300      	movs	r3, #0
 8007712:	220a      	movs	r2, #10
 8007714:	4628      	mov	r0, r5
 8007716:	f000 fdb3 	bl	8008280 <__multadd>
 800771a:	f1b9 0f00 	cmp.w	r9, #0
 800771e:	4606      	mov	r6, r0
 8007720:	f300 8093 	bgt.w	800784a <_dtoa_r+0x9aa>
 8007724:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007726:	2b02      	cmp	r3, #2
 8007728:	dc57      	bgt.n	80077da <_dtoa_r+0x93a>
 800772a:	e08e      	b.n	800784a <_dtoa_r+0x9aa>
 800772c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800772e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8007732:	e757      	b.n	80075e4 <_dtoa_r+0x744>
 8007734:	9b08      	ldr	r3, [sp, #32]
 8007736:	1e5c      	subs	r4, r3, #1
 8007738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800773a:	42a3      	cmp	r3, r4
 800773c:	bfb7      	itett	lt
 800773e:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8007740:	1b1c      	subge	r4, r3, r4
 8007742:	1ae2      	sublt	r2, r4, r3
 8007744:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 8007746:	bfbe      	ittt	lt
 8007748:	940a      	strlt	r4, [sp, #40]	; 0x28
 800774a:	189b      	addlt	r3, r3, r2
 800774c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800774e:	9b08      	ldr	r3, [sp, #32]
 8007750:	bfb8      	it	lt
 8007752:	2400      	movlt	r4, #0
 8007754:	2b00      	cmp	r3, #0
 8007756:	bfbb      	ittet	lt
 8007758:	9b06      	ldrlt	r3, [sp, #24]
 800775a:	9a08      	ldrlt	r2, [sp, #32]
 800775c:	9f06      	ldrge	r7, [sp, #24]
 800775e:	1a9f      	sublt	r7, r3, r2
 8007760:	bfac      	ite	ge
 8007762:	9b08      	ldrge	r3, [sp, #32]
 8007764:	2300      	movlt	r3, #0
 8007766:	e73f      	b.n	80075e8 <_dtoa_r+0x748>
 8007768:	3fe00000 	.word	0x3fe00000
 800776c:	40240000 	.word	0x40240000
 8007770:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8007772:	9f06      	ldr	r7, [sp, #24]
 8007774:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8007776:	e742      	b.n	80075fe <_dtoa_r+0x75e>
 8007778:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800777a:	e76b      	b.n	8007654 <_dtoa_r+0x7b4>
 800777c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800777e:	2b01      	cmp	r3, #1
 8007780:	dc19      	bgt.n	80077b6 <_dtoa_r+0x916>
 8007782:	9b04      	ldr	r3, [sp, #16]
 8007784:	b9bb      	cbnz	r3, 80077b6 <_dtoa_r+0x916>
 8007786:	9b05      	ldr	r3, [sp, #20]
 8007788:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800778c:	b99b      	cbnz	r3, 80077b6 <_dtoa_r+0x916>
 800778e:	9b05      	ldr	r3, [sp, #20]
 8007790:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007794:	0d1b      	lsrs	r3, r3, #20
 8007796:	051b      	lsls	r3, r3, #20
 8007798:	b183      	cbz	r3, 80077bc <_dtoa_r+0x91c>
 800779a:	f04f 0801 	mov.w	r8, #1
 800779e:	9b06      	ldr	r3, [sp, #24]
 80077a0:	3301      	adds	r3, #1
 80077a2:	9306      	str	r3, [sp, #24]
 80077a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a6:	3301      	adds	r3, #1
 80077a8:	9309      	str	r3, [sp, #36]	; 0x24
 80077aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80077ac:	2b00      	cmp	r3, #0
 80077ae:	f47f af6a 	bne.w	8007686 <_dtoa_r+0x7e6>
 80077b2:	2001      	movs	r0, #1
 80077b4:	e76f      	b.n	8007696 <_dtoa_r+0x7f6>
 80077b6:	f04f 0800 	mov.w	r8, #0
 80077ba:	e7f6      	b.n	80077aa <_dtoa_r+0x90a>
 80077bc:	4698      	mov	r8, r3
 80077be:	e7f4      	b.n	80077aa <_dtoa_r+0x90a>
 80077c0:	f43f af7d 	beq.w	80076be <_dtoa_r+0x81e>
 80077c4:	4618      	mov	r0, r3
 80077c6:	301c      	adds	r0, #28
 80077c8:	e772      	b.n	80076b0 <_dtoa_r+0x810>
 80077ca:	9b08      	ldr	r3, [sp, #32]
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	dc36      	bgt.n	800783e <_dtoa_r+0x99e>
 80077d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80077d2:	2b02      	cmp	r3, #2
 80077d4:	dd33      	ble.n	800783e <_dtoa_r+0x99e>
 80077d6:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80077da:	f1b9 0f00 	cmp.w	r9, #0
 80077de:	d10d      	bne.n	80077fc <_dtoa_r+0x95c>
 80077e0:	4621      	mov	r1, r4
 80077e2:	464b      	mov	r3, r9
 80077e4:	2205      	movs	r2, #5
 80077e6:	4628      	mov	r0, r5
 80077e8:	f000 fd4a 	bl	8008280 <__multadd>
 80077ec:	4601      	mov	r1, r0
 80077ee:	4604      	mov	r4, r0
 80077f0:	4658      	mov	r0, fp
 80077f2:	f000 ffab 	bl	800874c <__mcmp>
 80077f6:	2800      	cmp	r0, #0
 80077f8:	f73f adb8 	bgt.w	800736c <_dtoa_r+0x4cc>
 80077fc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80077fe:	9f03      	ldr	r7, [sp, #12]
 8007800:	ea6f 0a03 	mvn.w	sl, r3
 8007804:	f04f 0800 	mov.w	r8, #0
 8007808:	4621      	mov	r1, r4
 800780a:	4628      	mov	r0, r5
 800780c:	f000 fd16 	bl	800823c <_Bfree>
 8007810:	2e00      	cmp	r6, #0
 8007812:	f43f aea7 	beq.w	8007564 <_dtoa_r+0x6c4>
 8007816:	f1b8 0f00 	cmp.w	r8, #0
 800781a:	d005      	beq.n	8007828 <_dtoa_r+0x988>
 800781c:	45b0      	cmp	r8, r6
 800781e:	d003      	beq.n	8007828 <_dtoa_r+0x988>
 8007820:	4641      	mov	r1, r8
 8007822:	4628      	mov	r0, r5
 8007824:	f000 fd0a 	bl	800823c <_Bfree>
 8007828:	4631      	mov	r1, r6
 800782a:	4628      	mov	r0, r5
 800782c:	f000 fd06 	bl	800823c <_Bfree>
 8007830:	e698      	b.n	8007564 <_dtoa_r+0x6c4>
 8007832:	2400      	movs	r4, #0
 8007834:	4626      	mov	r6, r4
 8007836:	e7e1      	b.n	80077fc <_dtoa_r+0x95c>
 8007838:	46c2      	mov	sl, r8
 800783a:	4626      	mov	r6, r4
 800783c:	e596      	b.n	800736c <_dtoa_r+0x4cc>
 800783e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007840:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8007844:	2b00      	cmp	r3, #0
 8007846:	f000 80fd 	beq.w	8007a44 <_dtoa_r+0xba4>
 800784a:	2f00      	cmp	r7, #0
 800784c:	dd05      	ble.n	800785a <_dtoa_r+0x9ba>
 800784e:	4631      	mov	r1, r6
 8007850:	463a      	mov	r2, r7
 8007852:	4628      	mov	r0, r5
 8007854:	f000 ff0a 	bl	800866c <__lshift>
 8007858:	4606      	mov	r6, r0
 800785a:	f1b8 0f00 	cmp.w	r8, #0
 800785e:	d05c      	beq.n	800791a <_dtoa_r+0xa7a>
 8007860:	4628      	mov	r0, r5
 8007862:	6871      	ldr	r1, [r6, #4]
 8007864:	f000 fcaa 	bl	80081bc <_Balloc>
 8007868:	4607      	mov	r7, r0
 800786a:	b928      	cbnz	r0, 8007878 <_dtoa_r+0x9d8>
 800786c:	4602      	mov	r2, r0
 800786e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8007872:	4b7f      	ldr	r3, [pc, #508]	; (8007a70 <_dtoa_r+0xbd0>)
 8007874:	f7ff bb28 	b.w	8006ec8 <_dtoa_r+0x28>
 8007878:	6932      	ldr	r2, [r6, #16]
 800787a:	f106 010c 	add.w	r1, r6, #12
 800787e:	3202      	adds	r2, #2
 8007880:	0092      	lsls	r2, r2, #2
 8007882:	300c      	adds	r0, #12
 8007884:	f000 fc8c 	bl	80081a0 <memcpy>
 8007888:	2201      	movs	r2, #1
 800788a:	4639      	mov	r1, r7
 800788c:	4628      	mov	r0, r5
 800788e:	f000 feed 	bl	800866c <__lshift>
 8007892:	46b0      	mov	r8, r6
 8007894:	4606      	mov	r6, r0
 8007896:	9b03      	ldr	r3, [sp, #12]
 8007898:	3301      	adds	r3, #1
 800789a:	9308      	str	r3, [sp, #32]
 800789c:	9b03      	ldr	r3, [sp, #12]
 800789e:	444b      	add	r3, r9
 80078a0:	930a      	str	r3, [sp, #40]	; 0x28
 80078a2:	9b04      	ldr	r3, [sp, #16]
 80078a4:	f003 0301 	and.w	r3, r3, #1
 80078a8:	9309      	str	r3, [sp, #36]	; 0x24
 80078aa:	9b08      	ldr	r3, [sp, #32]
 80078ac:	4621      	mov	r1, r4
 80078ae:	3b01      	subs	r3, #1
 80078b0:	4658      	mov	r0, fp
 80078b2:	9304      	str	r3, [sp, #16]
 80078b4:	f7ff fa68 	bl	8006d88 <quorem>
 80078b8:	4603      	mov	r3, r0
 80078ba:	4641      	mov	r1, r8
 80078bc:	3330      	adds	r3, #48	; 0x30
 80078be:	9006      	str	r0, [sp, #24]
 80078c0:	4658      	mov	r0, fp
 80078c2:	930b      	str	r3, [sp, #44]	; 0x2c
 80078c4:	f000 ff42 	bl	800874c <__mcmp>
 80078c8:	4632      	mov	r2, r6
 80078ca:	4681      	mov	r9, r0
 80078cc:	4621      	mov	r1, r4
 80078ce:	4628      	mov	r0, r5
 80078d0:	f000 ff58 	bl	8008784 <__mdiff>
 80078d4:	68c2      	ldr	r2, [r0, #12]
 80078d6:	4607      	mov	r7, r0
 80078d8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078da:	bb02      	cbnz	r2, 800791e <_dtoa_r+0xa7e>
 80078dc:	4601      	mov	r1, r0
 80078de:	4658      	mov	r0, fp
 80078e0:	f000 ff34 	bl	800874c <__mcmp>
 80078e4:	4602      	mov	r2, r0
 80078e6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80078e8:	4639      	mov	r1, r7
 80078ea:	4628      	mov	r0, r5
 80078ec:	e9cd 320b 	strd	r3, r2, [sp, #44]	; 0x2c
 80078f0:	f000 fca4 	bl	800823c <_Bfree>
 80078f4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80078f6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80078f8:	9f08      	ldr	r7, [sp, #32]
 80078fa:	ea43 0102 	orr.w	r1, r3, r2
 80078fe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007900:	430b      	orrs	r3, r1
 8007902:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007904:	d10d      	bne.n	8007922 <_dtoa_r+0xa82>
 8007906:	2b39      	cmp	r3, #57	; 0x39
 8007908:	d029      	beq.n	800795e <_dtoa_r+0xabe>
 800790a:	f1b9 0f00 	cmp.w	r9, #0
 800790e:	dd01      	ble.n	8007914 <_dtoa_r+0xa74>
 8007910:	9b06      	ldr	r3, [sp, #24]
 8007912:	3331      	adds	r3, #49	; 0x31
 8007914:	9a04      	ldr	r2, [sp, #16]
 8007916:	7013      	strb	r3, [r2, #0]
 8007918:	e776      	b.n	8007808 <_dtoa_r+0x968>
 800791a:	4630      	mov	r0, r6
 800791c:	e7b9      	b.n	8007892 <_dtoa_r+0x9f2>
 800791e:	2201      	movs	r2, #1
 8007920:	e7e2      	b.n	80078e8 <_dtoa_r+0xa48>
 8007922:	f1b9 0f00 	cmp.w	r9, #0
 8007926:	db06      	blt.n	8007936 <_dtoa_r+0xa96>
 8007928:	9922      	ldr	r1, [sp, #136]	; 0x88
 800792a:	ea41 0909 	orr.w	r9, r1, r9
 800792e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007930:	ea59 0101 	orrs.w	r1, r9, r1
 8007934:	d120      	bne.n	8007978 <_dtoa_r+0xad8>
 8007936:	2a00      	cmp	r2, #0
 8007938:	ddec      	ble.n	8007914 <_dtoa_r+0xa74>
 800793a:	4659      	mov	r1, fp
 800793c:	2201      	movs	r2, #1
 800793e:	4628      	mov	r0, r5
 8007940:	9308      	str	r3, [sp, #32]
 8007942:	f000 fe93 	bl	800866c <__lshift>
 8007946:	4621      	mov	r1, r4
 8007948:	4683      	mov	fp, r0
 800794a:	f000 feff 	bl	800874c <__mcmp>
 800794e:	2800      	cmp	r0, #0
 8007950:	9b08      	ldr	r3, [sp, #32]
 8007952:	dc02      	bgt.n	800795a <_dtoa_r+0xaba>
 8007954:	d1de      	bne.n	8007914 <_dtoa_r+0xa74>
 8007956:	07da      	lsls	r2, r3, #31
 8007958:	d5dc      	bpl.n	8007914 <_dtoa_r+0xa74>
 800795a:	2b39      	cmp	r3, #57	; 0x39
 800795c:	d1d8      	bne.n	8007910 <_dtoa_r+0xa70>
 800795e:	2339      	movs	r3, #57	; 0x39
 8007960:	9a04      	ldr	r2, [sp, #16]
 8007962:	7013      	strb	r3, [r2, #0]
 8007964:	463b      	mov	r3, r7
 8007966:	461f      	mov	r7, r3
 8007968:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 800796c:	3b01      	subs	r3, #1
 800796e:	2a39      	cmp	r2, #57	; 0x39
 8007970:	d050      	beq.n	8007a14 <_dtoa_r+0xb74>
 8007972:	3201      	adds	r2, #1
 8007974:	701a      	strb	r2, [r3, #0]
 8007976:	e747      	b.n	8007808 <_dtoa_r+0x968>
 8007978:	2a00      	cmp	r2, #0
 800797a:	dd03      	ble.n	8007984 <_dtoa_r+0xae4>
 800797c:	2b39      	cmp	r3, #57	; 0x39
 800797e:	d0ee      	beq.n	800795e <_dtoa_r+0xabe>
 8007980:	3301      	adds	r3, #1
 8007982:	e7c7      	b.n	8007914 <_dtoa_r+0xa74>
 8007984:	9a08      	ldr	r2, [sp, #32]
 8007986:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007988:	f802 3c01 	strb.w	r3, [r2, #-1]
 800798c:	428a      	cmp	r2, r1
 800798e:	d02a      	beq.n	80079e6 <_dtoa_r+0xb46>
 8007990:	4659      	mov	r1, fp
 8007992:	2300      	movs	r3, #0
 8007994:	220a      	movs	r2, #10
 8007996:	4628      	mov	r0, r5
 8007998:	f000 fc72 	bl	8008280 <__multadd>
 800799c:	45b0      	cmp	r8, r6
 800799e:	4683      	mov	fp, r0
 80079a0:	f04f 0300 	mov.w	r3, #0
 80079a4:	f04f 020a 	mov.w	r2, #10
 80079a8:	4641      	mov	r1, r8
 80079aa:	4628      	mov	r0, r5
 80079ac:	d107      	bne.n	80079be <_dtoa_r+0xb1e>
 80079ae:	f000 fc67 	bl	8008280 <__multadd>
 80079b2:	4680      	mov	r8, r0
 80079b4:	4606      	mov	r6, r0
 80079b6:	9b08      	ldr	r3, [sp, #32]
 80079b8:	3301      	adds	r3, #1
 80079ba:	9308      	str	r3, [sp, #32]
 80079bc:	e775      	b.n	80078aa <_dtoa_r+0xa0a>
 80079be:	f000 fc5f 	bl	8008280 <__multadd>
 80079c2:	4631      	mov	r1, r6
 80079c4:	4680      	mov	r8, r0
 80079c6:	2300      	movs	r3, #0
 80079c8:	220a      	movs	r2, #10
 80079ca:	4628      	mov	r0, r5
 80079cc:	f000 fc58 	bl	8008280 <__multadd>
 80079d0:	4606      	mov	r6, r0
 80079d2:	e7f0      	b.n	80079b6 <_dtoa_r+0xb16>
 80079d4:	f1b9 0f00 	cmp.w	r9, #0
 80079d8:	bfcc      	ite	gt
 80079da:	464f      	movgt	r7, r9
 80079dc:	2701      	movle	r7, #1
 80079de:	f04f 0800 	mov.w	r8, #0
 80079e2:	9a03      	ldr	r2, [sp, #12]
 80079e4:	4417      	add	r7, r2
 80079e6:	4659      	mov	r1, fp
 80079e8:	2201      	movs	r2, #1
 80079ea:	4628      	mov	r0, r5
 80079ec:	9308      	str	r3, [sp, #32]
 80079ee:	f000 fe3d 	bl	800866c <__lshift>
 80079f2:	4621      	mov	r1, r4
 80079f4:	4683      	mov	fp, r0
 80079f6:	f000 fea9 	bl	800874c <__mcmp>
 80079fa:	2800      	cmp	r0, #0
 80079fc:	dcb2      	bgt.n	8007964 <_dtoa_r+0xac4>
 80079fe:	d102      	bne.n	8007a06 <_dtoa_r+0xb66>
 8007a00:	9b08      	ldr	r3, [sp, #32]
 8007a02:	07db      	lsls	r3, r3, #31
 8007a04:	d4ae      	bmi.n	8007964 <_dtoa_r+0xac4>
 8007a06:	463b      	mov	r3, r7
 8007a08:	461f      	mov	r7, r3
 8007a0a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007a0e:	2a30      	cmp	r2, #48	; 0x30
 8007a10:	d0fa      	beq.n	8007a08 <_dtoa_r+0xb68>
 8007a12:	e6f9      	b.n	8007808 <_dtoa_r+0x968>
 8007a14:	9a03      	ldr	r2, [sp, #12]
 8007a16:	429a      	cmp	r2, r3
 8007a18:	d1a5      	bne.n	8007966 <_dtoa_r+0xac6>
 8007a1a:	2331      	movs	r3, #49	; 0x31
 8007a1c:	f10a 0a01 	add.w	sl, sl, #1
 8007a20:	e779      	b.n	8007916 <_dtoa_r+0xa76>
 8007a22:	4b14      	ldr	r3, [pc, #80]	; (8007a74 <_dtoa_r+0xbd4>)
 8007a24:	f7ff baa8 	b.w	8006f78 <_dtoa_r+0xd8>
 8007a28:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007a2a:	2b00      	cmp	r3, #0
 8007a2c:	f47f aa81 	bne.w	8006f32 <_dtoa_r+0x92>
 8007a30:	4b11      	ldr	r3, [pc, #68]	; (8007a78 <_dtoa_r+0xbd8>)
 8007a32:	f7ff baa1 	b.w	8006f78 <_dtoa_r+0xd8>
 8007a36:	f1b9 0f00 	cmp.w	r9, #0
 8007a3a:	dc03      	bgt.n	8007a44 <_dtoa_r+0xba4>
 8007a3c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007a3e:	2b02      	cmp	r3, #2
 8007a40:	f73f aecb 	bgt.w	80077da <_dtoa_r+0x93a>
 8007a44:	9f03      	ldr	r7, [sp, #12]
 8007a46:	4621      	mov	r1, r4
 8007a48:	4658      	mov	r0, fp
 8007a4a:	f7ff f99d 	bl	8006d88 <quorem>
 8007a4e:	9a03      	ldr	r2, [sp, #12]
 8007a50:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8007a54:	f807 3b01 	strb.w	r3, [r7], #1
 8007a58:	1aba      	subs	r2, r7, r2
 8007a5a:	4591      	cmp	r9, r2
 8007a5c:	ddba      	ble.n	80079d4 <_dtoa_r+0xb34>
 8007a5e:	4659      	mov	r1, fp
 8007a60:	2300      	movs	r3, #0
 8007a62:	220a      	movs	r2, #10
 8007a64:	4628      	mov	r0, r5
 8007a66:	f000 fc0b 	bl	8008280 <__multadd>
 8007a6a:	4683      	mov	fp, r0
 8007a6c:	e7eb      	b.n	8007a46 <_dtoa_r+0xba6>
 8007a6e:	bf00      	nop
 8007a70:	0800a63f 	.word	0x0800a63f
 8007a74:	0800a548 	.word	0x0800a548
 8007a78:	0800a5c0 	.word	0x0800a5c0

08007a7c <rshift>:
 8007a7c:	6903      	ldr	r3, [r0, #16]
 8007a7e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8007a82:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8007a86:	f100 0414 	add.w	r4, r0, #20
 8007a8a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8007a8e:	dd46      	ble.n	8007b1e <rshift+0xa2>
 8007a90:	f011 011f 	ands.w	r1, r1, #31
 8007a94:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8007a98:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8007a9c:	d10c      	bne.n	8007ab8 <rshift+0x3c>
 8007a9e:	4629      	mov	r1, r5
 8007aa0:	f100 0710 	add.w	r7, r0, #16
 8007aa4:	42b1      	cmp	r1, r6
 8007aa6:	d335      	bcc.n	8007b14 <rshift+0x98>
 8007aa8:	1a9b      	subs	r3, r3, r2
 8007aaa:	009b      	lsls	r3, r3, #2
 8007aac:	1eea      	subs	r2, r5, #3
 8007aae:	4296      	cmp	r6, r2
 8007ab0:	bf38      	it	cc
 8007ab2:	2300      	movcc	r3, #0
 8007ab4:	4423      	add	r3, r4
 8007ab6:	e015      	b.n	8007ae4 <rshift+0x68>
 8007ab8:	46a1      	mov	r9, r4
 8007aba:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8007abe:	f1c1 0820 	rsb	r8, r1, #32
 8007ac2:	40cf      	lsrs	r7, r1
 8007ac4:	f105 0e04 	add.w	lr, r5, #4
 8007ac8:	4576      	cmp	r6, lr
 8007aca:	46f4      	mov	ip, lr
 8007acc:	d816      	bhi.n	8007afc <rshift+0x80>
 8007ace:	1a9a      	subs	r2, r3, r2
 8007ad0:	0092      	lsls	r2, r2, #2
 8007ad2:	3a04      	subs	r2, #4
 8007ad4:	3501      	adds	r5, #1
 8007ad6:	42ae      	cmp	r6, r5
 8007ad8:	bf38      	it	cc
 8007ada:	2200      	movcc	r2, #0
 8007adc:	18a3      	adds	r3, r4, r2
 8007ade:	50a7      	str	r7, [r4, r2]
 8007ae0:	b107      	cbz	r7, 8007ae4 <rshift+0x68>
 8007ae2:	3304      	adds	r3, #4
 8007ae4:	42a3      	cmp	r3, r4
 8007ae6:	eba3 0204 	sub.w	r2, r3, r4
 8007aea:	bf08      	it	eq
 8007aec:	2300      	moveq	r3, #0
 8007aee:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007af2:	6102      	str	r2, [r0, #16]
 8007af4:	bf08      	it	eq
 8007af6:	6143      	streq	r3, [r0, #20]
 8007af8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007afc:	f8dc c000 	ldr.w	ip, [ip]
 8007b00:	fa0c fc08 	lsl.w	ip, ip, r8
 8007b04:	ea4c 0707 	orr.w	r7, ip, r7
 8007b08:	f849 7b04 	str.w	r7, [r9], #4
 8007b0c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8007b10:	40cf      	lsrs	r7, r1
 8007b12:	e7d9      	b.n	8007ac8 <rshift+0x4c>
 8007b14:	f851 cb04 	ldr.w	ip, [r1], #4
 8007b18:	f847 cf04 	str.w	ip, [r7, #4]!
 8007b1c:	e7c2      	b.n	8007aa4 <rshift+0x28>
 8007b1e:	4623      	mov	r3, r4
 8007b20:	e7e0      	b.n	8007ae4 <rshift+0x68>

08007b22 <__hexdig_fun>:
 8007b22:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007b26:	2b09      	cmp	r3, #9
 8007b28:	d802      	bhi.n	8007b30 <__hexdig_fun+0xe>
 8007b2a:	3820      	subs	r0, #32
 8007b2c:	b2c0      	uxtb	r0, r0
 8007b2e:	4770      	bx	lr
 8007b30:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8007b34:	2b05      	cmp	r3, #5
 8007b36:	d801      	bhi.n	8007b3c <__hexdig_fun+0x1a>
 8007b38:	3847      	subs	r0, #71	; 0x47
 8007b3a:	e7f7      	b.n	8007b2c <__hexdig_fun+0xa>
 8007b3c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8007b40:	2b05      	cmp	r3, #5
 8007b42:	d801      	bhi.n	8007b48 <__hexdig_fun+0x26>
 8007b44:	3827      	subs	r0, #39	; 0x27
 8007b46:	e7f1      	b.n	8007b2c <__hexdig_fun+0xa>
 8007b48:	2000      	movs	r0, #0
 8007b4a:	4770      	bx	lr

08007b4c <__gethex>:
 8007b4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b50:	b08b      	sub	sp, #44	; 0x2c
 8007b52:	9305      	str	r3, [sp, #20]
 8007b54:	4bb2      	ldr	r3, [pc, #712]	; (8007e20 <__gethex+0x2d4>)
 8007b56:	9002      	str	r0, [sp, #8]
 8007b58:	681b      	ldr	r3, [r3, #0]
 8007b5a:	468b      	mov	fp, r1
 8007b5c:	4618      	mov	r0, r3
 8007b5e:	4690      	mov	r8, r2
 8007b60:	9303      	str	r3, [sp, #12]
 8007b62:	f7f8 faf5 	bl	8000150 <strlen>
 8007b66:	4682      	mov	sl, r0
 8007b68:	9b03      	ldr	r3, [sp, #12]
 8007b6a:	f8db 2000 	ldr.w	r2, [fp]
 8007b6e:	4403      	add	r3, r0
 8007b70:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8007b74:	9306      	str	r3, [sp, #24]
 8007b76:	1c93      	adds	r3, r2, #2
 8007b78:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8007b7c:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8007b80:	32fe      	adds	r2, #254	; 0xfe
 8007b82:	18d1      	adds	r1, r2, r3
 8007b84:	461f      	mov	r7, r3
 8007b86:	f813 0b01 	ldrb.w	r0, [r3], #1
 8007b8a:	9101      	str	r1, [sp, #4]
 8007b8c:	2830      	cmp	r0, #48	; 0x30
 8007b8e:	d0f8      	beq.n	8007b82 <__gethex+0x36>
 8007b90:	f7ff ffc7 	bl	8007b22 <__hexdig_fun>
 8007b94:	4604      	mov	r4, r0
 8007b96:	2800      	cmp	r0, #0
 8007b98:	d13a      	bne.n	8007c10 <__gethex+0xc4>
 8007b9a:	4652      	mov	r2, sl
 8007b9c:	4638      	mov	r0, r7
 8007b9e:	9903      	ldr	r1, [sp, #12]
 8007ba0:	f001 fa26 	bl	8008ff0 <strncmp>
 8007ba4:	4605      	mov	r5, r0
 8007ba6:	2800      	cmp	r0, #0
 8007ba8:	d166      	bne.n	8007c78 <__gethex+0x12c>
 8007baa:	f817 000a 	ldrb.w	r0, [r7, sl]
 8007bae:	eb07 060a 	add.w	r6, r7, sl
 8007bb2:	f7ff ffb6 	bl	8007b22 <__hexdig_fun>
 8007bb6:	2800      	cmp	r0, #0
 8007bb8:	d060      	beq.n	8007c7c <__gethex+0x130>
 8007bba:	4633      	mov	r3, r6
 8007bbc:	7818      	ldrb	r0, [r3, #0]
 8007bbe:	461f      	mov	r7, r3
 8007bc0:	2830      	cmp	r0, #48	; 0x30
 8007bc2:	f103 0301 	add.w	r3, r3, #1
 8007bc6:	d0f9      	beq.n	8007bbc <__gethex+0x70>
 8007bc8:	f7ff ffab 	bl	8007b22 <__hexdig_fun>
 8007bcc:	2301      	movs	r3, #1
 8007bce:	fab0 f480 	clz	r4, r0
 8007bd2:	4635      	mov	r5, r6
 8007bd4:	0964      	lsrs	r4, r4, #5
 8007bd6:	9301      	str	r3, [sp, #4]
 8007bd8:	463a      	mov	r2, r7
 8007bda:	4616      	mov	r6, r2
 8007bdc:	7830      	ldrb	r0, [r6, #0]
 8007bde:	3201      	adds	r2, #1
 8007be0:	f7ff ff9f 	bl	8007b22 <__hexdig_fun>
 8007be4:	2800      	cmp	r0, #0
 8007be6:	d1f8      	bne.n	8007bda <__gethex+0x8e>
 8007be8:	4652      	mov	r2, sl
 8007bea:	4630      	mov	r0, r6
 8007bec:	9903      	ldr	r1, [sp, #12]
 8007bee:	f001 f9ff 	bl	8008ff0 <strncmp>
 8007bf2:	b980      	cbnz	r0, 8007c16 <__gethex+0xca>
 8007bf4:	b94d      	cbnz	r5, 8007c0a <__gethex+0xbe>
 8007bf6:	eb06 050a 	add.w	r5, r6, sl
 8007bfa:	462a      	mov	r2, r5
 8007bfc:	4616      	mov	r6, r2
 8007bfe:	7830      	ldrb	r0, [r6, #0]
 8007c00:	3201      	adds	r2, #1
 8007c02:	f7ff ff8e 	bl	8007b22 <__hexdig_fun>
 8007c06:	2800      	cmp	r0, #0
 8007c08:	d1f8      	bne.n	8007bfc <__gethex+0xb0>
 8007c0a:	1bad      	subs	r5, r5, r6
 8007c0c:	00ad      	lsls	r5, r5, #2
 8007c0e:	e004      	b.n	8007c1a <__gethex+0xce>
 8007c10:	2400      	movs	r4, #0
 8007c12:	4625      	mov	r5, r4
 8007c14:	e7e0      	b.n	8007bd8 <__gethex+0x8c>
 8007c16:	2d00      	cmp	r5, #0
 8007c18:	d1f7      	bne.n	8007c0a <__gethex+0xbe>
 8007c1a:	7833      	ldrb	r3, [r6, #0]
 8007c1c:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007c20:	2b50      	cmp	r3, #80	; 0x50
 8007c22:	d139      	bne.n	8007c98 <__gethex+0x14c>
 8007c24:	7873      	ldrb	r3, [r6, #1]
 8007c26:	2b2b      	cmp	r3, #43	; 0x2b
 8007c28:	d02a      	beq.n	8007c80 <__gethex+0x134>
 8007c2a:	2b2d      	cmp	r3, #45	; 0x2d
 8007c2c:	d02c      	beq.n	8007c88 <__gethex+0x13c>
 8007c2e:	f04f 0900 	mov.w	r9, #0
 8007c32:	1c71      	adds	r1, r6, #1
 8007c34:	7808      	ldrb	r0, [r1, #0]
 8007c36:	f7ff ff74 	bl	8007b22 <__hexdig_fun>
 8007c3a:	1e43      	subs	r3, r0, #1
 8007c3c:	b2db      	uxtb	r3, r3
 8007c3e:	2b18      	cmp	r3, #24
 8007c40:	d82a      	bhi.n	8007c98 <__gethex+0x14c>
 8007c42:	f1a0 0210 	sub.w	r2, r0, #16
 8007c46:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8007c4a:	f7ff ff6a 	bl	8007b22 <__hexdig_fun>
 8007c4e:	1e43      	subs	r3, r0, #1
 8007c50:	b2db      	uxtb	r3, r3
 8007c52:	2b18      	cmp	r3, #24
 8007c54:	d91b      	bls.n	8007c8e <__gethex+0x142>
 8007c56:	f1b9 0f00 	cmp.w	r9, #0
 8007c5a:	d000      	beq.n	8007c5e <__gethex+0x112>
 8007c5c:	4252      	negs	r2, r2
 8007c5e:	4415      	add	r5, r2
 8007c60:	f8cb 1000 	str.w	r1, [fp]
 8007c64:	b1d4      	cbz	r4, 8007c9c <__gethex+0x150>
 8007c66:	9b01      	ldr	r3, [sp, #4]
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	bf14      	ite	ne
 8007c6c:	2700      	movne	r7, #0
 8007c6e:	2706      	moveq	r7, #6
 8007c70:	4638      	mov	r0, r7
 8007c72:	b00b      	add	sp, #44	; 0x2c
 8007c74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c78:	463e      	mov	r6, r7
 8007c7a:	4625      	mov	r5, r4
 8007c7c:	2401      	movs	r4, #1
 8007c7e:	e7cc      	b.n	8007c1a <__gethex+0xce>
 8007c80:	f04f 0900 	mov.w	r9, #0
 8007c84:	1cb1      	adds	r1, r6, #2
 8007c86:	e7d5      	b.n	8007c34 <__gethex+0xe8>
 8007c88:	f04f 0901 	mov.w	r9, #1
 8007c8c:	e7fa      	b.n	8007c84 <__gethex+0x138>
 8007c8e:	230a      	movs	r3, #10
 8007c90:	fb03 0202 	mla	r2, r3, r2, r0
 8007c94:	3a10      	subs	r2, #16
 8007c96:	e7d6      	b.n	8007c46 <__gethex+0xfa>
 8007c98:	4631      	mov	r1, r6
 8007c9a:	e7e1      	b.n	8007c60 <__gethex+0x114>
 8007c9c:	4621      	mov	r1, r4
 8007c9e:	1bf3      	subs	r3, r6, r7
 8007ca0:	3b01      	subs	r3, #1
 8007ca2:	2b07      	cmp	r3, #7
 8007ca4:	dc0a      	bgt.n	8007cbc <__gethex+0x170>
 8007ca6:	9802      	ldr	r0, [sp, #8]
 8007ca8:	f000 fa88 	bl	80081bc <_Balloc>
 8007cac:	4604      	mov	r4, r0
 8007cae:	b940      	cbnz	r0, 8007cc2 <__gethex+0x176>
 8007cb0:	4602      	mov	r2, r0
 8007cb2:	21de      	movs	r1, #222	; 0xde
 8007cb4:	4b5b      	ldr	r3, [pc, #364]	; (8007e24 <__gethex+0x2d8>)
 8007cb6:	485c      	ldr	r0, [pc, #368]	; (8007e28 <__gethex+0x2dc>)
 8007cb8:	f001 f9bc 	bl	8009034 <__assert_func>
 8007cbc:	3101      	adds	r1, #1
 8007cbe:	105b      	asrs	r3, r3, #1
 8007cc0:	e7ef      	b.n	8007ca2 <__gethex+0x156>
 8007cc2:	f04f 0b00 	mov.w	fp, #0
 8007cc6:	f100 0914 	add.w	r9, r0, #20
 8007cca:	f1ca 0301 	rsb	r3, sl, #1
 8007cce:	f8cd 9010 	str.w	r9, [sp, #16]
 8007cd2:	f8cd b004 	str.w	fp, [sp, #4]
 8007cd6:	9308      	str	r3, [sp, #32]
 8007cd8:	42b7      	cmp	r7, r6
 8007cda:	d33f      	bcc.n	8007d5c <__gethex+0x210>
 8007cdc:	9f04      	ldr	r7, [sp, #16]
 8007cde:	9b01      	ldr	r3, [sp, #4]
 8007ce0:	f847 3b04 	str.w	r3, [r7], #4
 8007ce4:	eba7 0709 	sub.w	r7, r7, r9
 8007ce8:	10bf      	asrs	r7, r7, #2
 8007cea:	6127      	str	r7, [r4, #16]
 8007cec:	4618      	mov	r0, r3
 8007cee:	f000 fb57 	bl	80083a0 <__hi0bits>
 8007cf2:	017f      	lsls	r7, r7, #5
 8007cf4:	f8d8 6000 	ldr.w	r6, [r8]
 8007cf8:	1a3f      	subs	r7, r7, r0
 8007cfa:	42b7      	cmp	r7, r6
 8007cfc:	dd62      	ble.n	8007dc4 <__gethex+0x278>
 8007cfe:	1bbf      	subs	r7, r7, r6
 8007d00:	4639      	mov	r1, r7
 8007d02:	4620      	mov	r0, r4
 8007d04:	f000 fef1 	bl	8008aea <__any_on>
 8007d08:	4682      	mov	sl, r0
 8007d0a:	b1a8      	cbz	r0, 8007d38 <__gethex+0x1ec>
 8007d0c:	f04f 0a01 	mov.w	sl, #1
 8007d10:	1e7b      	subs	r3, r7, #1
 8007d12:	1159      	asrs	r1, r3, #5
 8007d14:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007d18:	f003 021f 	and.w	r2, r3, #31
 8007d1c:	fa0a f202 	lsl.w	r2, sl, r2
 8007d20:	420a      	tst	r2, r1
 8007d22:	d009      	beq.n	8007d38 <__gethex+0x1ec>
 8007d24:	4553      	cmp	r3, sl
 8007d26:	dd05      	ble.n	8007d34 <__gethex+0x1e8>
 8007d28:	4620      	mov	r0, r4
 8007d2a:	1eb9      	subs	r1, r7, #2
 8007d2c:	f000 fedd 	bl	8008aea <__any_on>
 8007d30:	2800      	cmp	r0, #0
 8007d32:	d144      	bne.n	8007dbe <__gethex+0x272>
 8007d34:	f04f 0a02 	mov.w	sl, #2
 8007d38:	4639      	mov	r1, r7
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f7ff fe9e 	bl	8007a7c <rshift>
 8007d40:	443d      	add	r5, r7
 8007d42:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007d46:	42ab      	cmp	r3, r5
 8007d48:	da4a      	bge.n	8007de0 <__gethex+0x294>
 8007d4a:	4621      	mov	r1, r4
 8007d4c:	9802      	ldr	r0, [sp, #8]
 8007d4e:	f000 fa75 	bl	800823c <_Bfree>
 8007d52:	2300      	movs	r3, #0
 8007d54:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007d56:	27a3      	movs	r7, #163	; 0xa3
 8007d58:	6013      	str	r3, [r2, #0]
 8007d5a:	e789      	b.n	8007c70 <__gethex+0x124>
 8007d5c:	1e73      	subs	r3, r6, #1
 8007d5e:	9a06      	ldr	r2, [sp, #24]
 8007d60:	9307      	str	r3, [sp, #28]
 8007d62:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007d66:	4293      	cmp	r3, r2
 8007d68:	d019      	beq.n	8007d9e <__gethex+0x252>
 8007d6a:	f1bb 0f20 	cmp.w	fp, #32
 8007d6e:	d107      	bne.n	8007d80 <__gethex+0x234>
 8007d70:	9b04      	ldr	r3, [sp, #16]
 8007d72:	9a01      	ldr	r2, [sp, #4]
 8007d74:	f843 2b04 	str.w	r2, [r3], #4
 8007d78:	9304      	str	r3, [sp, #16]
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	469b      	mov	fp, r3
 8007d7e:	9301      	str	r3, [sp, #4]
 8007d80:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8007d84:	f7ff fecd 	bl	8007b22 <__hexdig_fun>
 8007d88:	9b01      	ldr	r3, [sp, #4]
 8007d8a:	f000 000f 	and.w	r0, r0, #15
 8007d8e:	fa00 f00b 	lsl.w	r0, r0, fp
 8007d92:	4303      	orrs	r3, r0
 8007d94:	9301      	str	r3, [sp, #4]
 8007d96:	f10b 0b04 	add.w	fp, fp, #4
 8007d9a:	9b07      	ldr	r3, [sp, #28]
 8007d9c:	e00d      	b.n	8007dba <__gethex+0x26e>
 8007d9e:	9a08      	ldr	r2, [sp, #32]
 8007da0:	1e73      	subs	r3, r6, #1
 8007da2:	4413      	add	r3, r2
 8007da4:	42bb      	cmp	r3, r7
 8007da6:	d3e0      	bcc.n	8007d6a <__gethex+0x21e>
 8007da8:	4618      	mov	r0, r3
 8007daa:	4652      	mov	r2, sl
 8007dac:	9903      	ldr	r1, [sp, #12]
 8007dae:	9309      	str	r3, [sp, #36]	; 0x24
 8007db0:	f001 f91e 	bl	8008ff0 <strncmp>
 8007db4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007db6:	2800      	cmp	r0, #0
 8007db8:	d1d7      	bne.n	8007d6a <__gethex+0x21e>
 8007dba:	461e      	mov	r6, r3
 8007dbc:	e78c      	b.n	8007cd8 <__gethex+0x18c>
 8007dbe:	f04f 0a03 	mov.w	sl, #3
 8007dc2:	e7b9      	b.n	8007d38 <__gethex+0x1ec>
 8007dc4:	da09      	bge.n	8007dda <__gethex+0x28e>
 8007dc6:	1bf7      	subs	r7, r6, r7
 8007dc8:	4621      	mov	r1, r4
 8007dca:	463a      	mov	r2, r7
 8007dcc:	9802      	ldr	r0, [sp, #8]
 8007dce:	f000 fc4d 	bl	800866c <__lshift>
 8007dd2:	4604      	mov	r4, r0
 8007dd4:	1bed      	subs	r5, r5, r7
 8007dd6:	f100 0914 	add.w	r9, r0, #20
 8007dda:	f04f 0a00 	mov.w	sl, #0
 8007dde:	e7b0      	b.n	8007d42 <__gethex+0x1f6>
 8007de0:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007de4:	42a8      	cmp	r0, r5
 8007de6:	dd72      	ble.n	8007ece <__gethex+0x382>
 8007de8:	1b45      	subs	r5, r0, r5
 8007dea:	42ae      	cmp	r6, r5
 8007dec:	dc35      	bgt.n	8007e5a <__gethex+0x30e>
 8007dee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007df2:	2b02      	cmp	r3, #2
 8007df4:	d029      	beq.n	8007e4a <__gethex+0x2fe>
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d02b      	beq.n	8007e52 <__gethex+0x306>
 8007dfa:	2b01      	cmp	r3, #1
 8007dfc:	d11c      	bne.n	8007e38 <__gethex+0x2ec>
 8007dfe:	42ae      	cmp	r6, r5
 8007e00:	d11a      	bne.n	8007e38 <__gethex+0x2ec>
 8007e02:	2e01      	cmp	r6, #1
 8007e04:	d112      	bne.n	8007e2c <__gethex+0x2e0>
 8007e06:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007e0a:	9a05      	ldr	r2, [sp, #20]
 8007e0c:	2762      	movs	r7, #98	; 0x62
 8007e0e:	6013      	str	r3, [r2, #0]
 8007e10:	2301      	movs	r3, #1
 8007e12:	6123      	str	r3, [r4, #16]
 8007e14:	f8c9 3000 	str.w	r3, [r9]
 8007e18:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007e1a:	601c      	str	r4, [r3, #0]
 8007e1c:	e728      	b.n	8007c70 <__gethex+0x124>
 8007e1e:	bf00      	nop
 8007e20:	0800a6b8 	.word	0x0800a6b8
 8007e24:	0800a63f 	.word	0x0800a63f
 8007e28:	0800a650 	.word	0x0800a650
 8007e2c:	4620      	mov	r0, r4
 8007e2e:	1e71      	subs	r1, r6, #1
 8007e30:	f000 fe5b 	bl	8008aea <__any_on>
 8007e34:	2800      	cmp	r0, #0
 8007e36:	d1e6      	bne.n	8007e06 <__gethex+0x2ba>
 8007e38:	4621      	mov	r1, r4
 8007e3a:	9802      	ldr	r0, [sp, #8]
 8007e3c:	f000 f9fe 	bl	800823c <_Bfree>
 8007e40:	2300      	movs	r3, #0
 8007e42:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007e44:	2750      	movs	r7, #80	; 0x50
 8007e46:	6013      	str	r3, [r2, #0]
 8007e48:	e712      	b.n	8007c70 <__gethex+0x124>
 8007e4a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d1f3      	bne.n	8007e38 <__gethex+0x2ec>
 8007e50:	e7d9      	b.n	8007e06 <__gethex+0x2ba>
 8007e52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	d1d6      	bne.n	8007e06 <__gethex+0x2ba>
 8007e58:	e7ee      	b.n	8007e38 <__gethex+0x2ec>
 8007e5a:	1e6f      	subs	r7, r5, #1
 8007e5c:	f1ba 0f00 	cmp.w	sl, #0
 8007e60:	d132      	bne.n	8007ec8 <__gethex+0x37c>
 8007e62:	b127      	cbz	r7, 8007e6e <__gethex+0x322>
 8007e64:	4639      	mov	r1, r7
 8007e66:	4620      	mov	r0, r4
 8007e68:	f000 fe3f 	bl	8008aea <__any_on>
 8007e6c:	4682      	mov	sl, r0
 8007e6e:	2101      	movs	r1, #1
 8007e70:	117b      	asrs	r3, r7, #5
 8007e72:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8007e76:	f007 071f 	and.w	r7, r7, #31
 8007e7a:	fa01 f707 	lsl.w	r7, r1, r7
 8007e7e:	421f      	tst	r7, r3
 8007e80:	f04f 0702 	mov.w	r7, #2
 8007e84:	4629      	mov	r1, r5
 8007e86:	4620      	mov	r0, r4
 8007e88:	bf18      	it	ne
 8007e8a:	f04a 0a02 	orrne.w	sl, sl, #2
 8007e8e:	1b76      	subs	r6, r6, r5
 8007e90:	f7ff fdf4 	bl	8007a7c <rshift>
 8007e94:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8007e98:	f1ba 0f00 	cmp.w	sl, #0
 8007e9c:	d048      	beq.n	8007f30 <__gethex+0x3e4>
 8007e9e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8007ea2:	2b02      	cmp	r3, #2
 8007ea4:	d015      	beq.n	8007ed2 <__gethex+0x386>
 8007ea6:	2b03      	cmp	r3, #3
 8007ea8:	d017      	beq.n	8007eda <__gethex+0x38e>
 8007eaa:	2b01      	cmp	r3, #1
 8007eac:	d109      	bne.n	8007ec2 <__gethex+0x376>
 8007eae:	f01a 0f02 	tst.w	sl, #2
 8007eb2:	d006      	beq.n	8007ec2 <__gethex+0x376>
 8007eb4:	f8d9 0000 	ldr.w	r0, [r9]
 8007eb8:	ea4a 0a00 	orr.w	sl, sl, r0
 8007ebc:	f01a 0f01 	tst.w	sl, #1
 8007ec0:	d10e      	bne.n	8007ee0 <__gethex+0x394>
 8007ec2:	f047 0710 	orr.w	r7, r7, #16
 8007ec6:	e033      	b.n	8007f30 <__gethex+0x3e4>
 8007ec8:	f04f 0a01 	mov.w	sl, #1
 8007ecc:	e7cf      	b.n	8007e6e <__gethex+0x322>
 8007ece:	2701      	movs	r7, #1
 8007ed0:	e7e2      	b.n	8007e98 <__gethex+0x34c>
 8007ed2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007ed4:	f1c3 0301 	rsb	r3, r3, #1
 8007ed8:	9315      	str	r3, [sp, #84]	; 0x54
 8007eda:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d0f0      	beq.n	8007ec2 <__gethex+0x376>
 8007ee0:	f04f 0c00 	mov.w	ip, #0
 8007ee4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007ee8:	f104 0314 	add.w	r3, r4, #20
 8007eec:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007ef0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8007ef4:	4618      	mov	r0, r3
 8007ef6:	f853 2b04 	ldr.w	r2, [r3], #4
 8007efa:	f1b2 3fff 	cmp.w	r2, #4294967295
 8007efe:	d01c      	beq.n	8007f3a <__gethex+0x3ee>
 8007f00:	3201      	adds	r2, #1
 8007f02:	6002      	str	r2, [r0, #0]
 8007f04:	2f02      	cmp	r7, #2
 8007f06:	f104 0314 	add.w	r3, r4, #20
 8007f0a:	d13d      	bne.n	8007f88 <__gethex+0x43c>
 8007f0c:	f8d8 2000 	ldr.w	r2, [r8]
 8007f10:	3a01      	subs	r2, #1
 8007f12:	42b2      	cmp	r2, r6
 8007f14:	d10a      	bne.n	8007f2c <__gethex+0x3e0>
 8007f16:	2201      	movs	r2, #1
 8007f18:	1171      	asrs	r1, r6, #5
 8007f1a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007f1e:	f006 061f 	and.w	r6, r6, #31
 8007f22:	fa02 f606 	lsl.w	r6, r2, r6
 8007f26:	421e      	tst	r6, r3
 8007f28:	bf18      	it	ne
 8007f2a:	4617      	movne	r7, r2
 8007f2c:	f047 0720 	orr.w	r7, r7, #32
 8007f30:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007f32:	601c      	str	r4, [r3, #0]
 8007f34:	9b05      	ldr	r3, [sp, #20]
 8007f36:	601d      	str	r5, [r3, #0]
 8007f38:	e69a      	b.n	8007c70 <__gethex+0x124>
 8007f3a:	4299      	cmp	r1, r3
 8007f3c:	f843 cc04 	str.w	ip, [r3, #-4]
 8007f40:	d8d8      	bhi.n	8007ef4 <__gethex+0x3a8>
 8007f42:	68a3      	ldr	r3, [r4, #8]
 8007f44:	459b      	cmp	fp, r3
 8007f46:	db17      	blt.n	8007f78 <__gethex+0x42c>
 8007f48:	6861      	ldr	r1, [r4, #4]
 8007f4a:	9802      	ldr	r0, [sp, #8]
 8007f4c:	3101      	adds	r1, #1
 8007f4e:	f000 f935 	bl	80081bc <_Balloc>
 8007f52:	4681      	mov	r9, r0
 8007f54:	b918      	cbnz	r0, 8007f5e <__gethex+0x412>
 8007f56:	4602      	mov	r2, r0
 8007f58:	2184      	movs	r1, #132	; 0x84
 8007f5a:	4b19      	ldr	r3, [pc, #100]	; (8007fc0 <__gethex+0x474>)
 8007f5c:	e6ab      	b.n	8007cb6 <__gethex+0x16a>
 8007f5e:	6922      	ldr	r2, [r4, #16]
 8007f60:	f104 010c 	add.w	r1, r4, #12
 8007f64:	3202      	adds	r2, #2
 8007f66:	0092      	lsls	r2, r2, #2
 8007f68:	300c      	adds	r0, #12
 8007f6a:	f000 f919 	bl	80081a0 <memcpy>
 8007f6e:	4621      	mov	r1, r4
 8007f70:	9802      	ldr	r0, [sp, #8]
 8007f72:	f000 f963 	bl	800823c <_Bfree>
 8007f76:	464c      	mov	r4, r9
 8007f78:	6923      	ldr	r3, [r4, #16]
 8007f7a:	1c5a      	adds	r2, r3, #1
 8007f7c:	6122      	str	r2, [r4, #16]
 8007f7e:	2201      	movs	r2, #1
 8007f80:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007f84:	615a      	str	r2, [r3, #20]
 8007f86:	e7bd      	b.n	8007f04 <__gethex+0x3b8>
 8007f88:	6922      	ldr	r2, [r4, #16]
 8007f8a:	455a      	cmp	r2, fp
 8007f8c:	dd0b      	ble.n	8007fa6 <__gethex+0x45a>
 8007f8e:	2101      	movs	r1, #1
 8007f90:	4620      	mov	r0, r4
 8007f92:	f7ff fd73 	bl	8007a7c <rshift>
 8007f96:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8007f9a:	3501      	adds	r5, #1
 8007f9c:	42ab      	cmp	r3, r5
 8007f9e:	f6ff aed4 	blt.w	8007d4a <__gethex+0x1fe>
 8007fa2:	2701      	movs	r7, #1
 8007fa4:	e7c2      	b.n	8007f2c <__gethex+0x3e0>
 8007fa6:	f016 061f 	ands.w	r6, r6, #31
 8007faa:	d0fa      	beq.n	8007fa2 <__gethex+0x456>
 8007fac:	4453      	add	r3, sl
 8007fae:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007fb2:	f000 f9f5 	bl	80083a0 <__hi0bits>
 8007fb6:	f1c6 0620 	rsb	r6, r6, #32
 8007fba:	42b0      	cmp	r0, r6
 8007fbc:	dbe7      	blt.n	8007f8e <__gethex+0x442>
 8007fbe:	e7f0      	b.n	8007fa2 <__gethex+0x456>
 8007fc0:	0800a63f 	.word	0x0800a63f

08007fc4 <L_shift>:
 8007fc4:	f1c2 0208 	rsb	r2, r2, #8
 8007fc8:	0092      	lsls	r2, r2, #2
 8007fca:	b570      	push	{r4, r5, r6, lr}
 8007fcc:	f1c2 0620 	rsb	r6, r2, #32
 8007fd0:	6843      	ldr	r3, [r0, #4]
 8007fd2:	6804      	ldr	r4, [r0, #0]
 8007fd4:	fa03 f506 	lsl.w	r5, r3, r6
 8007fd8:	432c      	orrs	r4, r5
 8007fda:	40d3      	lsrs	r3, r2
 8007fdc:	6004      	str	r4, [r0, #0]
 8007fde:	f840 3f04 	str.w	r3, [r0, #4]!
 8007fe2:	4288      	cmp	r0, r1
 8007fe4:	d3f4      	bcc.n	8007fd0 <L_shift+0xc>
 8007fe6:	bd70      	pop	{r4, r5, r6, pc}

08007fe8 <__match>:
 8007fe8:	b530      	push	{r4, r5, lr}
 8007fea:	6803      	ldr	r3, [r0, #0]
 8007fec:	3301      	adds	r3, #1
 8007fee:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007ff2:	b914      	cbnz	r4, 8007ffa <__match+0x12>
 8007ff4:	6003      	str	r3, [r0, #0]
 8007ff6:	2001      	movs	r0, #1
 8007ff8:	bd30      	pop	{r4, r5, pc}
 8007ffa:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ffe:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8008002:	2d19      	cmp	r5, #25
 8008004:	bf98      	it	ls
 8008006:	3220      	addls	r2, #32
 8008008:	42a2      	cmp	r2, r4
 800800a:	d0f0      	beq.n	8007fee <__match+0x6>
 800800c:	2000      	movs	r0, #0
 800800e:	e7f3      	b.n	8007ff8 <__match+0x10>

08008010 <__hexnan>:
 8008010:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008014:	2500      	movs	r5, #0
 8008016:	680b      	ldr	r3, [r1, #0]
 8008018:	4682      	mov	sl, r0
 800801a:	115e      	asrs	r6, r3, #5
 800801c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8008020:	f013 031f 	ands.w	r3, r3, #31
 8008024:	bf18      	it	ne
 8008026:	3604      	addne	r6, #4
 8008028:	1f37      	subs	r7, r6, #4
 800802a:	46b9      	mov	r9, r7
 800802c:	463c      	mov	r4, r7
 800802e:	46ab      	mov	fp, r5
 8008030:	b087      	sub	sp, #28
 8008032:	4690      	mov	r8, r2
 8008034:	6802      	ldr	r2, [r0, #0]
 8008036:	9301      	str	r3, [sp, #4]
 8008038:	f846 5c04 	str.w	r5, [r6, #-4]
 800803c:	9502      	str	r5, [sp, #8]
 800803e:	7851      	ldrb	r1, [r2, #1]
 8008040:	1c53      	adds	r3, r2, #1
 8008042:	9303      	str	r3, [sp, #12]
 8008044:	b341      	cbz	r1, 8008098 <__hexnan+0x88>
 8008046:	4608      	mov	r0, r1
 8008048:	9205      	str	r2, [sp, #20]
 800804a:	9104      	str	r1, [sp, #16]
 800804c:	f7ff fd69 	bl	8007b22 <__hexdig_fun>
 8008050:	2800      	cmp	r0, #0
 8008052:	d14f      	bne.n	80080f4 <__hexnan+0xe4>
 8008054:	9904      	ldr	r1, [sp, #16]
 8008056:	9a05      	ldr	r2, [sp, #20]
 8008058:	2920      	cmp	r1, #32
 800805a:	d818      	bhi.n	800808e <__hexnan+0x7e>
 800805c:	9b02      	ldr	r3, [sp, #8]
 800805e:	459b      	cmp	fp, r3
 8008060:	dd13      	ble.n	800808a <__hexnan+0x7a>
 8008062:	454c      	cmp	r4, r9
 8008064:	d206      	bcs.n	8008074 <__hexnan+0x64>
 8008066:	2d07      	cmp	r5, #7
 8008068:	dc04      	bgt.n	8008074 <__hexnan+0x64>
 800806a:	462a      	mov	r2, r5
 800806c:	4649      	mov	r1, r9
 800806e:	4620      	mov	r0, r4
 8008070:	f7ff ffa8 	bl	8007fc4 <L_shift>
 8008074:	4544      	cmp	r4, r8
 8008076:	d950      	bls.n	800811a <__hexnan+0x10a>
 8008078:	2300      	movs	r3, #0
 800807a:	f1a4 0904 	sub.w	r9, r4, #4
 800807e:	f844 3c04 	str.w	r3, [r4, #-4]
 8008082:	461d      	mov	r5, r3
 8008084:	464c      	mov	r4, r9
 8008086:	f8cd b008 	str.w	fp, [sp, #8]
 800808a:	9a03      	ldr	r2, [sp, #12]
 800808c:	e7d7      	b.n	800803e <__hexnan+0x2e>
 800808e:	2929      	cmp	r1, #41	; 0x29
 8008090:	d156      	bne.n	8008140 <__hexnan+0x130>
 8008092:	3202      	adds	r2, #2
 8008094:	f8ca 2000 	str.w	r2, [sl]
 8008098:	f1bb 0f00 	cmp.w	fp, #0
 800809c:	d050      	beq.n	8008140 <__hexnan+0x130>
 800809e:	454c      	cmp	r4, r9
 80080a0:	d206      	bcs.n	80080b0 <__hexnan+0xa0>
 80080a2:	2d07      	cmp	r5, #7
 80080a4:	dc04      	bgt.n	80080b0 <__hexnan+0xa0>
 80080a6:	462a      	mov	r2, r5
 80080a8:	4649      	mov	r1, r9
 80080aa:	4620      	mov	r0, r4
 80080ac:	f7ff ff8a 	bl	8007fc4 <L_shift>
 80080b0:	4544      	cmp	r4, r8
 80080b2:	d934      	bls.n	800811e <__hexnan+0x10e>
 80080b4:	4623      	mov	r3, r4
 80080b6:	f1a8 0204 	sub.w	r2, r8, #4
 80080ba:	f853 1b04 	ldr.w	r1, [r3], #4
 80080be:	429f      	cmp	r7, r3
 80080c0:	f842 1f04 	str.w	r1, [r2, #4]!
 80080c4:	d2f9      	bcs.n	80080ba <__hexnan+0xaa>
 80080c6:	1b3b      	subs	r3, r7, r4
 80080c8:	f023 0303 	bic.w	r3, r3, #3
 80080cc:	3304      	adds	r3, #4
 80080ce:	3401      	adds	r4, #1
 80080d0:	3e03      	subs	r6, #3
 80080d2:	42b4      	cmp	r4, r6
 80080d4:	bf88      	it	hi
 80080d6:	2304      	movhi	r3, #4
 80080d8:	2200      	movs	r2, #0
 80080da:	4443      	add	r3, r8
 80080dc:	f843 2b04 	str.w	r2, [r3], #4
 80080e0:	429f      	cmp	r7, r3
 80080e2:	d2fb      	bcs.n	80080dc <__hexnan+0xcc>
 80080e4:	683b      	ldr	r3, [r7, #0]
 80080e6:	b91b      	cbnz	r3, 80080f0 <__hexnan+0xe0>
 80080e8:	4547      	cmp	r7, r8
 80080ea:	d127      	bne.n	800813c <__hexnan+0x12c>
 80080ec:	2301      	movs	r3, #1
 80080ee:	603b      	str	r3, [r7, #0]
 80080f0:	2005      	movs	r0, #5
 80080f2:	e026      	b.n	8008142 <__hexnan+0x132>
 80080f4:	3501      	adds	r5, #1
 80080f6:	2d08      	cmp	r5, #8
 80080f8:	f10b 0b01 	add.w	fp, fp, #1
 80080fc:	dd06      	ble.n	800810c <__hexnan+0xfc>
 80080fe:	4544      	cmp	r4, r8
 8008100:	d9c3      	bls.n	800808a <__hexnan+0x7a>
 8008102:	2300      	movs	r3, #0
 8008104:	2501      	movs	r5, #1
 8008106:	f844 3c04 	str.w	r3, [r4, #-4]
 800810a:	3c04      	subs	r4, #4
 800810c:	6822      	ldr	r2, [r4, #0]
 800810e:	f000 000f 	and.w	r0, r0, #15
 8008112:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8008116:	6022      	str	r2, [r4, #0]
 8008118:	e7b7      	b.n	800808a <__hexnan+0x7a>
 800811a:	2508      	movs	r5, #8
 800811c:	e7b5      	b.n	800808a <__hexnan+0x7a>
 800811e:	9b01      	ldr	r3, [sp, #4]
 8008120:	2b00      	cmp	r3, #0
 8008122:	d0df      	beq.n	80080e4 <__hexnan+0xd4>
 8008124:	f04f 32ff 	mov.w	r2, #4294967295
 8008128:	f1c3 0320 	rsb	r3, r3, #32
 800812c:	fa22 f303 	lsr.w	r3, r2, r3
 8008130:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8008134:	401a      	ands	r2, r3
 8008136:	f846 2c04 	str.w	r2, [r6, #-4]
 800813a:	e7d3      	b.n	80080e4 <__hexnan+0xd4>
 800813c:	3f04      	subs	r7, #4
 800813e:	e7d1      	b.n	80080e4 <__hexnan+0xd4>
 8008140:	2004      	movs	r0, #4
 8008142:	b007      	add	sp, #28
 8008144:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008148 <_localeconv_r>:
 8008148:	4800      	ldr	r0, [pc, #0]	; (800814c <_localeconv_r+0x4>)
 800814a:	4770      	bx	lr
 800814c:	2000016c 	.word	0x2000016c

08008150 <malloc>:
 8008150:	4b02      	ldr	r3, [pc, #8]	; (800815c <malloc+0xc>)
 8008152:	4601      	mov	r1, r0
 8008154:	6818      	ldr	r0, [r3, #0]
 8008156:	f000 bd65 	b.w	8008c24 <_malloc_r>
 800815a:	bf00      	nop
 800815c:	20000014 	.word	0x20000014

08008160 <__ascii_mbtowc>:
 8008160:	b082      	sub	sp, #8
 8008162:	b901      	cbnz	r1, 8008166 <__ascii_mbtowc+0x6>
 8008164:	a901      	add	r1, sp, #4
 8008166:	b142      	cbz	r2, 800817a <__ascii_mbtowc+0x1a>
 8008168:	b14b      	cbz	r3, 800817e <__ascii_mbtowc+0x1e>
 800816a:	7813      	ldrb	r3, [r2, #0]
 800816c:	600b      	str	r3, [r1, #0]
 800816e:	7812      	ldrb	r2, [r2, #0]
 8008170:	1e10      	subs	r0, r2, #0
 8008172:	bf18      	it	ne
 8008174:	2001      	movne	r0, #1
 8008176:	b002      	add	sp, #8
 8008178:	4770      	bx	lr
 800817a:	4610      	mov	r0, r2
 800817c:	e7fb      	b.n	8008176 <__ascii_mbtowc+0x16>
 800817e:	f06f 0001 	mvn.w	r0, #1
 8008182:	e7f8      	b.n	8008176 <__ascii_mbtowc+0x16>

08008184 <memchr>:
 8008184:	4603      	mov	r3, r0
 8008186:	b510      	push	{r4, lr}
 8008188:	b2c9      	uxtb	r1, r1
 800818a:	4402      	add	r2, r0
 800818c:	4293      	cmp	r3, r2
 800818e:	4618      	mov	r0, r3
 8008190:	d101      	bne.n	8008196 <memchr+0x12>
 8008192:	2000      	movs	r0, #0
 8008194:	e003      	b.n	800819e <memchr+0x1a>
 8008196:	7804      	ldrb	r4, [r0, #0]
 8008198:	3301      	adds	r3, #1
 800819a:	428c      	cmp	r4, r1
 800819c:	d1f6      	bne.n	800818c <memchr+0x8>
 800819e:	bd10      	pop	{r4, pc}

080081a0 <memcpy>:
 80081a0:	440a      	add	r2, r1
 80081a2:	4291      	cmp	r1, r2
 80081a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80081a8:	d100      	bne.n	80081ac <memcpy+0xc>
 80081aa:	4770      	bx	lr
 80081ac:	b510      	push	{r4, lr}
 80081ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80081b2:	4291      	cmp	r1, r2
 80081b4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80081b8:	d1f9      	bne.n	80081ae <memcpy+0xe>
 80081ba:	bd10      	pop	{r4, pc}

080081bc <_Balloc>:
 80081bc:	b570      	push	{r4, r5, r6, lr}
 80081be:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80081c0:	4604      	mov	r4, r0
 80081c2:	460d      	mov	r5, r1
 80081c4:	b976      	cbnz	r6, 80081e4 <_Balloc+0x28>
 80081c6:	2010      	movs	r0, #16
 80081c8:	f7ff ffc2 	bl	8008150 <malloc>
 80081cc:	4602      	mov	r2, r0
 80081ce:	6260      	str	r0, [r4, #36]	; 0x24
 80081d0:	b920      	cbnz	r0, 80081dc <_Balloc+0x20>
 80081d2:	2166      	movs	r1, #102	; 0x66
 80081d4:	4b17      	ldr	r3, [pc, #92]	; (8008234 <_Balloc+0x78>)
 80081d6:	4818      	ldr	r0, [pc, #96]	; (8008238 <_Balloc+0x7c>)
 80081d8:	f000 ff2c 	bl	8009034 <__assert_func>
 80081dc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80081e0:	6006      	str	r6, [r0, #0]
 80081e2:	60c6      	str	r6, [r0, #12]
 80081e4:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80081e6:	68f3      	ldr	r3, [r6, #12]
 80081e8:	b183      	cbz	r3, 800820c <_Balloc+0x50>
 80081ea:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80081ec:	68db      	ldr	r3, [r3, #12]
 80081ee:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80081f2:	b9b8      	cbnz	r0, 8008224 <_Balloc+0x68>
 80081f4:	2101      	movs	r1, #1
 80081f6:	fa01 f605 	lsl.w	r6, r1, r5
 80081fa:	1d72      	adds	r2, r6, #5
 80081fc:	4620      	mov	r0, r4
 80081fe:	0092      	lsls	r2, r2, #2
 8008200:	f000 fc94 	bl	8008b2c <_calloc_r>
 8008204:	b160      	cbz	r0, 8008220 <_Balloc+0x64>
 8008206:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800820a:	e00e      	b.n	800822a <_Balloc+0x6e>
 800820c:	2221      	movs	r2, #33	; 0x21
 800820e:	2104      	movs	r1, #4
 8008210:	4620      	mov	r0, r4
 8008212:	f000 fc8b 	bl	8008b2c <_calloc_r>
 8008216:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008218:	60f0      	str	r0, [r6, #12]
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	2b00      	cmp	r3, #0
 800821e:	d1e4      	bne.n	80081ea <_Balloc+0x2e>
 8008220:	2000      	movs	r0, #0
 8008222:	bd70      	pop	{r4, r5, r6, pc}
 8008224:	6802      	ldr	r2, [r0, #0]
 8008226:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800822a:	2300      	movs	r3, #0
 800822c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008230:	e7f7      	b.n	8008222 <_Balloc+0x66>
 8008232:	bf00      	nop
 8008234:	0800a5cd 	.word	0x0800a5cd
 8008238:	0800a6cc 	.word	0x0800a6cc

0800823c <_Bfree>:
 800823c:	b570      	push	{r4, r5, r6, lr}
 800823e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008240:	4605      	mov	r5, r0
 8008242:	460c      	mov	r4, r1
 8008244:	b976      	cbnz	r6, 8008264 <_Bfree+0x28>
 8008246:	2010      	movs	r0, #16
 8008248:	f7ff ff82 	bl	8008150 <malloc>
 800824c:	4602      	mov	r2, r0
 800824e:	6268      	str	r0, [r5, #36]	; 0x24
 8008250:	b920      	cbnz	r0, 800825c <_Bfree+0x20>
 8008252:	218a      	movs	r1, #138	; 0x8a
 8008254:	4b08      	ldr	r3, [pc, #32]	; (8008278 <_Bfree+0x3c>)
 8008256:	4809      	ldr	r0, [pc, #36]	; (800827c <_Bfree+0x40>)
 8008258:	f000 feec 	bl	8009034 <__assert_func>
 800825c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008260:	6006      	str	r6, [r0, #0]
 8008262:	60c6      	str	r6, [r0, #12]
 8008264:	b13c      	cbz	r4, 8008276 <_Bfree+0x3a>
 8008266:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008268:	6862      	ldr	r2, [r4, #4]
 800826a:	68db      	ldr	r3, [r3, #12]
 800826c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008270:	6021      	str	r1, [r4, #0]
 8008272:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008276:	bd70      	pop	{r4, r5, r6, pc}
 8008278:	0800a5cd 	.word	0x0800a5cd
 800827c:	0800a6cc 	.word	0x0800a6cc

08008280 <__multadd>:
 8008280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008284:	4607      	mov	r7, r0
 8008286:	460c      	mov	r4, r1
 8008288:	461e      	mov	r6, r3
 800828a:	2000      	movs	r0, #0
 800828c:	690d      	ldr	r5, [r1, #16]
 800828e:	f101 0c14 	add.w	ip, r1, #20
 8008292:	f8dc 3000 	ldr.w	r3, [ip]
 8008296:	3001      	adds	r0, #1
 8008298:	b299      	uxth	r1, r3
 800829a:	fb02 6101 	mla	r1, r2, r1, r6
 800829e:	0c1e      	lsrs	r6, r3, #16
 80082a0:	0c0b      	lsrs	r3, r1, #16
 80082a2:	fb02 3306 	mla	r3, r2, r6, r3
 80082a6:	b289      	uxth	r1, r1
 80082a8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80082ac:	4285      	cmp	r5, r0
 80082ae:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80082b2:	f84c 1b04 	str.w	r1, [ip], #4
 80082b6:	dcec      	bgt.n	8008292 <__multadd+0x12>
 80082b8:	b30e      	cbz	r6, 80082fe <__multadd+0x7e>
 80082ba:	68a3      	ldr	r3, [r4, #8]
 80082bc:	42ab      	cmp	r3, r5
 80082be:	dc19      	bgt.n	80082f4 <__multadd+0x74>
 80082c0:	6861      	ldr	r1, [r4, #4]
 80082c2:	4638      	mov	r0, r7
 80082c4:	3101      	adds	r1, #1
 80082c6:	f7ff ff79 	bl	80081bc <_Balloc>
 80082ca:	4680      	mov	r8, r0
 80082cc:	b928      	cbnz	r0, 80082da <__multadd+0x5a>
 80082ce:	4602      	mov	r2, r0
 80082d0:	21b5      	movs	r1, #181	; 0xb5
 80082d2:	4b0c      	ldr	r3, [pc, #48]	; (8008304 <__multadd+0x84>)
 80082d4:	480c      	ldr	r0, [pc, #48]	; (8008308 <__multadd+0x88>)
 80082d6:	f000 fead 	bl	8009034 <__assert_func>
 80082da:	6922      	ldr	r2, [r4, #16]
 80082dc:	f104 010c 	add.w	r1, r4, #12
 80082e0:	3202      	adds	r2, #2
 80082e2:	0092      	lsls	r2, r2, #2
 80082e4:	300c      	adds	r0, #12
 80082e6:	f7ff ff5b 	bl	80081a0 <memcpy>
 80082ea:	4621      	mov	r1, r4
 80082ec:	4638      	mov	r0, r7
 80082ee:	f7ff ffa5 	bl	800823c <_Bfree>
 80082f2:	4644      	mov	r4, r8
 80082f4:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80082f8:	3501      	adds	r5, #1
 80082fa:	615e      	str	r6, [r3, #20]
 80082fc:	6125      	str	r5, [r4, #16]
 80082fe:	4620      	mov	r0, r4
 8008300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008304:	0800a63f 	.word	0x0800a63f
 8008308:	0800a6cc 	.word	0x0800a6cc

0800830c <__s2b>:
 800830c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008310:	4615      	mov	r5, r2
 8008312:	2209      	movs	r2, #9
 8008314:	461f      	mov	r7, r3
 8008316:	3308      	adds	r3, #8
 8008318:	460c      	mov	r4, r1
 800831a:	fb93 f3f2 	sdiv	r3, r3, r2
 800831e:	4606      	mov	r6, r0
 8008320:	2201      	movs	r2, #1
 8008322:	2100      	movs	r1, #0
 8008324:	429a      	cmp	r2, r3
 8008326:	db09      	blt.n	800833c <__s2b+0x30>
 8008328:	4630      	mov	r0, r6
 800832a:	f7ff ff47 	bl	80081bc <_Balloc>
 800832e:	b940      	cbnz	r0, 8008342 <__s2b+0x36>
 8008330:	4602      	mov	r2, r0
 8008332:	21ce      	movs	r1, #206	; 0xce
 8008334:	4b18      	ldr	r3, [pc, #96]	; (8008398 <__s2b+0x8c>)
 8008336:	4819      	ldr	r0, [pc, #100]	; (800839c <__s2b+0x90>)
 8008338:	f000 fe7c 	bl	8009034 <__assert_func>
 800833c:	0052      	lsls	r2, r2, #1
 800833e:	3101      	adds	r1, #1
 8008340:	e7f0      	b.n	8008324 <__s2b+0x18>
 8008342:	9b08      	ldr	r3, [sp, #32]
 8008344:	2d09      	cmp	r5, #9
 8008346:	6143      	str	r3, [r0, #20]
 8008348:	f04f 0301 	mov.w	r3, #1
 800834c:	6103      	str	r3, [r0, #16]
 800834e:	dd16      	ble.n	800837e <__s2b+0x72>
 8008350:	f104 0909 	add.w	r9, r4, #9
 8008354:	46c8      	mov	r8, r9
 8008356:	442c      	add	r4, r5
 8008358:	f818 3b01 	ldrb.w	r3, [r8], #1
 800835c:	4601      	mov	r1, r0
 800835e:	220a      	movs	r2, #10
 8008360:	4630      	mov	r0, r6
 8008362:	3b30      	subs	r3, #48	; 0x30
 8008364:	f7ff ff8c 	bl	8008280 <__multadd>
 8008368:	45a0      	cmp	r8, r4
 800836a:	d1f5      	bne.n	8008358 <__s2b+0x4c>
 800836c:	f1a5 0408 	sub.w	r4, r5, #8
 8008370:	444c      	add	r4, r9
 8008372:	1b2d      	subs	r5, r5, r4
 8008374:	1963      	adds	r3, r4, r5
 8008376:	42bb      	cmp	r3, r7
 8008378:	db04      	blt.n	8008384 <__s2b+0x78>
 800837a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800837e:	2509      	movs	r5, #9
 8008380:	340a      	adds	r4, #10
 8008382:	e7f6      	b.n	8008372 <__s2b+0x66>
 8008384:	f814 3b01 	ldrb.w	r3, [r4], #1
 8008388:	4601      	mov	r1, r0
 800838a:	220a      	movs	r2, #10
 800838c:	4630      	mov	r0, r6
 800838e:	3b30      	subs	r3, #48	; 0x30
 8008390:	f7ff ff76 	bl	8008280 <__multadd>
 8008394:	e7ee      	b.n	8008374 <__s2b+0x68>
 8008396:	bf00      	nop
 8008398:	0800a63f 	.word	0x0800a63f
 800839c:	0800a6cc 	.word	0x0800a6cc

080083a0 <__hi0bits>:
 80083a0:	0c02      	lsrs	r2, r0, #16
 80083a2:	0412      	lsls	r2, r2, #16
 80083a4:	4603      	mov	r3, r0
 80083a6:	b9ca      	cbnz	r2, 80083dc <__hi0bits+0x3c>
 80083a8:	0403      	lsls	r3, r0, #16
 80083aa:	2010      	movs	r0, #16
 80083ac:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 80083b0:	bf04      	itt	eq
 80083b2:	021b      	lsleq	r3, r3, #8
 80083b4:	3008      	addeq	r0, #8
 80083b6:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 80083ba:	bf04      	itt	eq
 80083bc:	011b      	lsleq	r3, r3, #4
 80083be:	3004      	addeq	r0, #4
 80083c0:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 80083c4:	bf04      	itt	eq
 80083c6:	009b      	lsleq	r3, r3, #2
 80083c8:	3002      	addeq	r0, #2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	db05      	blt.n	80083da <__hi0bits+0x3a>
 80083ce:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 80083d2:	f100 0001 	add.w	r0, r0, #1
 80083d6:	bf08      	it	eq
 80083d8:	2020      	moveq	r0, #32
 80083da:	4770      	bx	lr
 80083dc:	2000      	movs	r0, #0
 80083de:	e7e5      	b.n	80083ac <__hi0bits+0xc>

080083e0 <__lo0bits>:
 80083e0:	6803      	ldr	r3, [r0, #0]
 80083e2:	4602      	mov	r2, r0
 80083e4:	f013 0007 	ands.w	r0, r3, #7
 80083e8:	d00b      	beq.n	8008402 <__lo0bits+0x22>
 80083ea:	07d9      	lsls	r1, r3, #31
 80083ec:	d421      	bmi.n	8008432 <__lo0bits+0x52>
 80083ee:	0798      	lsls	r0, r3, #30
 80083f0:	bf49      	itett	mi
 80083f2:	085b      	lsrmi	r3, r3, #1
 80083f4:	089b      	lsrpl	r3, r3, #2
 80083f6:	2001      	movmi	r0, #1
 80083f8:	6013      	strmi	r3, [r2, #0]
 80083fa:	bf5c      	itt	pl
 80083fc:	2002      	movpl	r0, #2
 80083fe:	6013      	strpl	r3, [r2, #0]
 8008400:	4770      	bx	lr
 8008402:	b299      	uxth	r1, r3
 8008404:	b909      	cbnz	r1, 800840a <__lo0bits+0x2a>
 8008406:	2010      	movs	r0, #16
 8008408:	0c1b      	lsrs	r3, r3, #16
 800840a:	b2d9      	uxtb	r1, r3
 800840c:	b909      	cbnz	r1, 8008412 <__lo0bits+0x32>
 800840e:	3008      	adds	r0, #8
 8008410:	0a1b      	lsrs	r3, r3, #8
 8008412:	0719      	lsls	r1, r3, #28
 8008414:	bf04      	itt	eq
 8008416:	091b      	lsreq	r3, r3, #4
 8008418:	3004      	addeq	r0, #4
 800841a:	0799      	lsls	r1, r3, #30
 800841c:	bf04      	itt	eq
 800841e:	089b      	lsreq	r3, r3, #2
 8008420:	3002      	addeq	r0, #2
 8008422:	07d9      	lsls	r1, r3, #31
 8008424:	d403      	bmi.n	800842e <__lo0bits+0x4e>
 8008426:	085b      	lsrs	r3, r3, #1
 8008428:	f100 0001 	add.w	r0, r0, #1
 800842c:	d003      	beq.n	8008436 <__lo0bits+0x56>
 800842e:	6013      	str	r3, [r2, #0]
 8008430:	4770      	bx	lr
 8008432:	2000      	movs	r0, #0
 8008434:	4770      	bx	lr
 8008436:	2020      	movs	r0, #32
 8008438:	4770      	bx	lr
	...

0800843c <__i2b>:
 800843c:	b510      	push	{r4, lr}
 800843e:	460c      	mov	r4, r1
 8008440:	2101      	movs	r1, #1
 8008442:	f7ff febb 	bl	80081bc <_Balloc>
 8008446:	4602      	mov	r2, r0
 8008448:	b928      	cbnz	r0, 8008456 <__i2b+0x1a>
 800844a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800844e:	4b04      	ldr	r3, [pc, #16]	; (8008460 <__i2b+0x24>)
 8008450:	4804      	ldr	r0, [pc, #16]	; (8008464 <__i2b+0x28>)
 8008452:	f000 fdef 	bl	8009034 <__assert_func>
 8008456:	2301      	movs	r3, #1
 8008458:	6144      	str	r4, [r0, #20]
 800845a:	6103      	str	r3, [r0, #16]
 800845c:	bd10      	pop	{r4, pc}
 800845e:	bf00      	nop
 8008460:	0800a63f 	.word	0x0800a63f
 8008464:	0800a6cc 	.word	0x0800a6cc

08008468 <__multiply>:
 8008468:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800846c:	4691      	mov	r9, r2
 800846e:	690a      	ldr	r2, [r1, #16]
 8008470:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008474:	460c      	mov	r4, r1
 8008476:	429a      	cmp	r2, r3
 8008478:	bfbe      	ittt	lt
 800847a:	460b      	movlt	r3, r1
 800847c:	464c      	movlt	r4, r9
 800847e:	4699      	movlt	r9, r3
 8008480:	6927      	ldr	r7, [r4, #16]
 8008482:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008486:	68a3      	ldr	r3, [r4, #8]
 8008488:	6861      	ldr	r1, [r4, #4]
 800848a:	eb07 060a 	add.w	r6, r7, sl
 800848e:	42b3      	cmp	r3, r6
 8008490:	b085      	sub	sp, #20
 8008492:	bfb8      	it	lt
 8008494:	3101      	addlt	r1, #1
 8008496:	f7ff fe91 	bl	80081bc <_Balloc>
 800849a:	b930      	cbnz	r0, 80084aa <__multiply+0x42>
 800849c:	4602      	mov	r2, r0
 800849e:	f240 115d 	movw	r1, #349	; 0x15d
 80084a2:	4b43      	ldr	r3, [pc, #268]	; (80085b0 <__multiply+0x148>)
 80084a4:	4843      	ldr	r0, [pc, #268]	; (80085b4 <__multiply+0x14c>)
 80084a6:	f000 fdc5 	bl	8009034 <__assert_func>
 80084aa:	f100 0514 	add.w	r5, r0, #20
 80084ae:	462b      	mov	r3, r5
 80084b0:	2200      	movs	r2, #0
 80084b2:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 80084b6:	4543      	cmp	r3, r8
 80084b8:	d321      	bcc.n	80084fe <__multiply+0x96>
 80084ba:	f104 0314 	add.w	r3, r4, #20
 80084be:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 80084c2:	f109 0314 	add.w	r3, r9, #20
 80084c6:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 80084ca:	9202      	str	r2, [sp, #8]
 80084cc:	1b3a      	subs	r2, r7, r4
 80084ce:	3a15      	subs	r2, #21
 80084d0:	f022 0203 	bic.w	r2, r2, #3
 80084d4:	3204      	adds	r2, #4
 80084d6:	f104 0115 	add.w	r1, r4, #21
 80084da:	428f      	cmp	r7, r1
 80084dc:	bf38      	it	cc
 80084de:	2204      	movcc	r2, #4
 80084e0:	9201      	str	r2, [sp, #4]
 80084e2:	9a02      	ldr	r2, [sp, #8]
 80084e4:	9303      	str	r3, [sp, #12]
 80084e6:	429a      	cmp	r2, r3
 80084e8:	d80c      	bhi.n	8008504 <__multiply+0x9c>
 80084ea:	2e00      	cmp	r6, #0
 80084ec:	dd03      	ble.n	80084f6 <__multiply+0x8e>
 80084ee:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d059      	beq.n	80085aa <__multiply+0x142>
 80084f6:	6106      	str	r6, [r0, #16]
 80084f8:	b005      	add	sp, #20
 80084fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80084fe:	f843 2b04 	str.w	r2, [r3], #4
 8008502:	e7d8      	b.n	80084b6 <__multiply+0x4e>
 8008504:	f8b3 a000 	ldrh.w	sl, [r3]
 8008508:	f1ba 0f00 	cmp.w	sl, #0
 800850c:	d023      	beq.n	8008556 <__multiply+0xee>
 800850e:	46a9      	mov	r9, r5
 8008510:	f04f 0c00 	mov.w	ip, #0
 8008514:	f104 0e14 	add.w	lr, r4, #20
 8008518:	f85e 2b04 	ldr.w	r2, [lr], #4
 800851c:	f8d9 1000 	ldr.w	r1, [r9]
 8008520:	fa1f fb82 	uxth.w	fp, r2
 8008524:	b289      	uxth	r1, r1
 8008526:	fb0a 110b 	mla	r1, sl, fp, r1
 800852a:	4461      	add	r1, ip
 800852c:	f8d9 c000 	ldr.w	ip, [r9]
 8008530:	0c12      	lsrs	r2, r2, #16
 8008532:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008536:	fb0a c202 	mla	r2, sl, r2, ip
 800853a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800853e:	b289      	uxth	r1, r1
 8008540:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008544:	4577      	cmp	r7, lr
 8008546:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800854a:	f849 1b04 	str.w	r1, [r9], #4
 800854e:	d8e3      	bhi.n	8008518 <__multiply+0xb0>
 8008550:	9a01      	ldr	r2, [sp, #4]
 8008552:	f845 c002 	str.w	ip, [r5, r2]
 8008556:	9a03      	ldr	r2, [sp, #12]
 8008558:	3304      	adds	r3, #4
 800855a:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800855e:	f1b9 0f00 	cmp.w	r9, #0
 8008562:	d020      	beq.n	80085a6 <__multiply+0x13e>
 8008564:	46ae      	mov	lr, r5
 8008566:	f04f 0a00 	mov.w	sl, #0
 800856a:	6829      	ldr	r1, [r5, #0]
 800856c:	f104 0c14 	add.w	ip, r4, #20
 8008570:	f8bc b000 	ldrh.w	fp, [ip]
 8008574:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008578:	b289      	uxth	r1, r1
 800857a:	fb09 220b 	mla	r2, r9, fp, r2
 800857e:	4492      	add	sl, r2
 8008580:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8008584:	f84e 1b04 	str.w	r1, [lr], #4
 8008588:	f85c 2b04 	ldr.w	r2, [ip], #4
 800858c:	f8be 1000 	ldrh.w	r1, [lr]
 8008590:	0c12      	lsrs	r2, r2, #16
 8008592:	fb09 1102 	mla	r1, r9, r2, r1
 8008596:	4567      	cmp	r7, ip
 8008598:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800859c:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 80085a0:	d8e6      	bhi.n	8008570 <__multiply+0x108>
 80085a2:	9a01      	ldr	r2, [sp, #4]
 80085a4:	50a9      	str	r1, [r5, r2]
 80085a6:	3504      	adds	r5, #4
 80085a8:	e79b      	b.n	80084e2 <__multiply+0x7a>
 80085aa:	3e01      	subs	r6, #1
 80085ac:	e79d      	b.n	80084ea <__multiply+0x82>
 80085ae:	bf00      	nop
 80085b0:	0800a63f 	.word	0x0800a63f
 80085b4:	0800a6cc 	.word	0x0800a6cc

080085b8 <__pow5mult>:
 80085b8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085bc:	4615      	mov	r5, r2
 80085be:	f012 0203 	ands.w	r2, r2, #3
 80085c2:	4606      	mov	r6, r0
 80085c4:	460f      	mov	r7, r1
 80085c6:	d007      	beq.n	80085d8 <__pow5mult+0x20>
 80085c8:	4c25      	ldr	r4, [pc, #148]	; (8008660 <__pow5mult+0xa8>)
 80085ca:	3a01      	subs	r2, #1
 80085cc:	2300      	movs	r3, #0
 80085ce:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085d2:	f7ff fe55 	bl	8008280 <__multadd>
 80085d6:	4607      	mov	r7, r0
 80085d8:	10ad      	asrs	r5, r5, #2
 80085da:	d03d      	beq.n	8008658 <__pow5mult+0xa0>
 80085dc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80085de:	b97c      	cbnz	r4, 8008600 <__pow5mult+0x48>
 80085e0:	2010      	movs	r0, #16
 80085e2:	f7ff fdb5 	bl	8008150 <malloc>
 80085e6:	4602      	mov	r2, r0
 80085e8:	6270      	str	r0, [r6, #36]	; 0x24
 80085ea:	b928      	cbnz	r0, 80085f8 <__pow5mult+0x40>
 80085ec:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80085f0:	4b1c      	ldr	r3, [pc, #112]	; (8008664 <__pow5mult+0xac>)
 80085f2:	481d      	ldr	r0, [pc, #116]	; (8008668 <__pow5mult+0xb0>)
 80085f4:	f000 fd1e 	bl	8009034 <__assert_func>
 80085f8:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80085fc:	6004      	str	r4, [r0, #0]
 80085fe:	60c4      	str	r4, [r0, #12]
 8008600:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008604:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008608:	b94c      	cbnz	r4, 800861e <__pow5mult+0x66>
 800860a:	f240 2171 	movw	r1, #625	; 0x271
 800860e:	4630      	mov	r0, r6
 8008610:	f7ff ff14 	bl	800843c <__i2b>
 8008614:	2300      	movs	r3, #0
 8008616:	4604      	mov	r4, r0
 8008618:	f8c8 0008 	str.w	r0, [r8, #8]
 800861c:	6003      	str	r3, [r0, #0]
 800861e:	f04f 0900 	mov.w	r9, #0
 8008622:	07eb      	lsls	r3, r5, #31
 8008624:	d50a      	bpl.n	800863c <__pow5mult+0x84>
 8008626:	4639      	mov	r1, r7
 8008628:	4622      	mov	r2, r4
 800862a:	4630      	mov	r0, r6
 800862c:	f7ff ff1c 	bl	8008468 <__multiply>
 8008630:	4680      	mov	r8, r0
 8008632:	4639      	mov	r1, r7
 8008634:	4630      	mov	r0, r6
 8008636:	f7ff fe01 	bl	800823c <_Bfree>
 800863a:	4647      	mov	r7, r8
 800863c:	106d      	asrs	r5, r5, #1
 800863e:	d00b      	beq.n	8008658 <__pow5mult+0xa0>
 8008640:	6820      	ldr	r0, [r4, #0]
 8008642:	b938      	cbnz	r0, 8008654 <__pow5mult+0x9c>
 8008644:	4622      	mov	r2, r4
 8008646:	4621      	mov	r1, r4
 8008648:	4630      	mov	r0, r6
 800864a:	f7ff ff0d 	bl	8008468 <__multiply>
 800864e:	6020      	str	r0, [r4, #0]
 8008650:	f8c0 9000 	str.w	r9, [r0]
 8008654:	4604      	mov	r4, r0
 8008656:	e7e4      	b.n	8008622 <__pow5mult+0x6a>
 8008658:	4638      	mov	r0, r7
 800865a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800865e:	bf00      	nop
 8008660:	0800a818 	.word	0x0800a818
 8008664:	0800a5cd 	.word	0x0800a5cd
 8008668:	0800a6cc 	.word	0x0800a6cc

0800866c <__lshift>:
 800866c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008670:	460c      	mov	r4, r1
 8008672:	4607      	mov	r7, r0
 8008674:	4691      	mov	r9, r2
 8008676:	6923      	ldr	r3, [r4, #16]
 8008678:	6849      	ldr	r1, [r1, #4]
 800867a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800867e:	68a3      	ldr	r3, [r4, #8]
 8008680:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008684:	f108 0601 	add.w	r6, r8, #1
 8008688:	42b3      	cmp	r3, r6
 800868a:	db0b      	blt.n	80086a4 <__lshift+0x38>
 800868c:	4638      	mov	r0, r7
 800868e:	f7ff fd95 	bl	80081bc <_Balloc>
 8008692:	4605      	mov	r5, r0
 8008694:	b948      	cbnz	r0, 80086aa <__lshift+0x3e>
 8008696:	4602      	mov	r2, r0
 8008698:	f240 11d9 	movw	r1, #473	; 0x1d9
 800869c:	4b29      	ldr	r3, [pc, #164]	; (8008744 <__lshift+0xd8>)
 800869e:	482a      	ldr	r0, [pc, #168]	; (8008748 <__lshift+0xdc>)
 80086a0:	f000 fcc8 	bl	8009034 <__assert_func>
 80086a4:	3101      	adds	r1, #1
 80086a6:	005b      	lsls	r3, r3, #1
 80086a8:	e7ee      	b.n	8008688 <__lshift+0x1c>
 80086aa:	2300      	movs	r3, #0
 80086ac:	f100 0114 	add.w	r1, r0, #20
 80086b0:	f100 0210 	add.w	r2, r0, #16
 80086b4:	4618      	mov	r0, r3
 80086b6:	4553      	cmp	r3, sl
 80086b8:	db37      	blt.n	800872a <__lshift+0xbe>
 80086ba:	6920      	ldr	r0, [r4, #16]
 80086bc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086c0:	f104 0314 	add.w	r3, r4, #20
 80086c4:	f019 091f 	ands.w	r9, r9, #31
 80086c8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086cc:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 80086d0:	d02f      	beq.n	8008732 <__lshift+0xc6>
 80086d2:	468a      	mov	sl, r1
 80086d4:	f04f 0c00 	mov.w	ip, #0
 80086d8:	f1c9 0e20 	rsb	lr, r9, #32
 80086dc:	681a      	ldr	r2, [r3, #0]
 80086de:	fa02 f209 	lsl.w	r2, r2, r9
 80086e2:	ea42 020c 	orr.w	r2, r2, ip
 80086e6:	f84a 2b04 	str.w	r2, [sl], #4
 80086ea:	f853 2b04 	ldr.w	r2, [r3], #4
 80086ee:	4298      	cmp	r0, r3
 80086f0:	fa22 fc0e 	lsr.w	ip, r2, lr
 80086f4:	d8f2      	bhi.n	80086dc <__lshift+0x70>
 80086f6:	1b03      	subs	r3, r0, r4
 80086f8:	3b15      	subs	r3, #21
 80086fa:	f023 0303 	bic.w	r3, r3, #3
 80086fe:	3304      	adds	r3, #4
 8008700:	f104 0215 	add.w	r2, r4, #21
 8008704:	4290      	cmp	r0, r2
 8008706:	bf38      	it	cc
 8008708:	2304      	movcc	r3, #4
 800870a:	f841 c003 	str.w	ip, [r1, r3]
 800870e:	f1bc 0f00 	cmp.w	ip, #0
 8008712:	d001      	beq.n	8008718 <__lshift+0xac>
 8008714:	f108 0602 	add.w	r6, r8, #2
 8008718:	3e01      	subs	r6, #1
 800871a:	4638      	mov	r0, r7
 800871c:	4621      	mov	r1, r4
 800871e:	612e      	str	r6, [r5, #16]
 8008720:	f7ff fd8c 	bl	800823c <_Bfree>
 8008724:	4628      	mov	r0, r5
 8008726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800872a:	f842 0f04 	str.w	r0, [r2, #4]!
 800872e:	3301      	adds	r3, #1
 8008730:	e7c1      	b.n	80086b6 <__lshift+0x4a>
 8008732:	3904      	subs	r1, #4
 8008734:	f853 2b04 	ldr.w	r2, [r3], #4
 8008738:	4298      	cmp	r0, r3
 800873a:	f841 2f04 	str.w	r2, [r1, #4]!
 800873e:	d8f9      	bhi.n	8008734 <__lshift+0xc8>
 8008740:	e7ea      	b.n	8008718 <__lshift+0xac>
 8008742:	bf00      	nop
 8008744:	0800a63f 	.word	0x0800a63f
 8008748:	0800a6cc 	.word	0x0800a6cc

0800874c <__mcmp>:
 800874c:	4603      	mov	r3, r0
 800874e:	690a      	ldr	r2, [r1, #16]
 8008750:	6900      	ldr	r0, [r0, #16]
 8008752:	b530      	push	{r4, r5, lr}
 8008754:	1a80      	subs	r0, r0, r2
 8008756:	d10d      	bne.n	8008774 <__mcmp+0x28>
 8008758:	3314      	adds	r3, #20
 800875a:	3114      	adds	r1, #20
 800875c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008760:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008764:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008768:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800876c:	4295      	cmp	r5, r2
 800876e:	d002      	beq.n	8008776 <__mcmp+0x2a>
 8008770:	d304      	bcc.n	800877c <__mcmp+0x30>
 8008772:	2001      	movs	r0, #1
 8008774:	bd30      	pop	{r4, r5, pc}
 8008776:	42a3      	cmp	r3, r4
 8008778:	d3f4      	bcc.n	8008764 <__mcmp+0x18>
 800877a:	e7fb      	b.n	8008774 <__mcmp+0x28>
 800877c:	f04f 30ff 	mov.w	r0, #4294967295
 8008780:	e7f8      	b.n	8008774 <__mcmp+0x28>
	...

08008784 <__mdiff>:
 8008784:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	460d      	mov	r5, r1
 800878a:	4607      	mov	r7, r0
 800878c:	4611      	mov	r1, r2
 800878e:	4628      	mov	r0, r5
 8008790:	4614      	mov	r4, r2
 8008792:	f7ff ffdb 	bl	800874c <__mcmp>
 8008796:	1e06      	subs	r6, r0, #0
 8008798:	d111      	bne.n	80087be <__mdiff+0x3a>
 800879a:	4631      	mov	r1, r6
 800879c:	4638      	mov	r0, r7
 800879e:	f7ff fd0d 	bl	80081bc <_Balloc>
 80087a2:	4602      	mov	r2, r0
 80087a4:	b928      	cbnz	r0, 80087b2 <__mdiff+0x2e>
 80087a6:	f240 2132 	movw	r1, #562	; 0x232
 80087aa:	4b3a      	ldr	r3, [pc, #232]	; (8008894 <__mdiff+0x110>)
 80087ac:	483a      	ldr	r0, [pc, #232]	; (8008898 <__mdiff+0x114>)
 80087ae:	f000 fc41 	bl	8009034 <__assert_func>
 80087b2:	2301      	movs	r3, #1
 80087b4:	e9c0 3604 	strd	r3, r6, [r0, #16]
 80087b8:	4610      	mov	r0, r2
 80087ba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087be:	bfa4      	itt	ge
 80087c0:	4623      	movge	r3, r4
 80087c2:	462c      	movge	r4, r5
 80087c4:	4638      	mov	r0, r7
 80087c6:	6861      	ldr	r1, [r4, #4]
 80087c8:	bfa6      	itte	ge
 80087ca:	461d      	movge	r5, r3
 80087cc:	2600      	movge	r6, #0
 80087ce:	2601      	movlt	r6, #1
 80087d0:	f7ff fcf4 	bl	80081bc <_Balloc>
 80087d4:	4602      	mov	r2, r0
 80087d6:	b918      	cbnz	r0, 80087e0 <__mdiff+0x5c>
 80087d8:	f44f 7110 	mov.w	r1, #576	; 0x240
 80087dc:	4b2d      	ldr	r3, [pc, #180]	; (8008894 <__mdiff+0x110>)
 80087de:	e7e5      	b.n	80087ac <__mdiff+0x28>
 80087e0:	f102 0814 	add.w	r8, r2, #20
 80087e4:	46c2      	mov	sl, r8
 80087e6:	f04f 0c00 	mov.w	ip, #0
 80087ea:	6927      	ldr	r7, [r4, #16]
 80087ec:	60c6      	str	r6, [r0, #12]
 80087ee:	692e      	ldr	r6, [r5, #16]
 80087f0:	f104 0014 	add.w	r0, r4, #20
 80087f4:	f105 0914 	add.w	r9, r5, #20
 80087f8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 80087fc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008800:	3410      	adds	r4, #16
 8008802:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008806:	f859 3b04 	ldr.w	r3, [r9], #4
 800880a:	fa1f f18b 	uxth.w	r1, fp
 800880e:	448c      	add	ip, r1
 8008810:	b299      	uxth	r1, r3
 8008812:	0c1b      	lsrs	r3, r3, #16
 8008814:	ebac 0101 	sub.w	r1, ip, r1
 8008818:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800881c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008820:	b289      	uxth	r1, r1
 8008822:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008826:	454e      	cmp	r6, r9
 8008828:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800882c:	f84a 3b04 	str.w	r3, [sl], #4
 8008830:	d8e7      	bhi.n	8008802 <__mdiff+0x7e>
 8008832:	1b73      	subs	r3, r6, r5
 8008834:	3b15      	subs	r3, #21
 8008836:	f023 0303 	bic.w	r3, r3, #3
 800883a:	3515      	adds	r5, #21
 800883c:	3304      	adds	r3, #4
 800883e:	42ae      	cmp	r6, r5
 8008840:	bf38      	it	cc
 8008842:	2304      	movcc	r3, #4
 8008844:	4418      	add	r0, r3
 8008846:	4443      	add	r3, r8
 8008848:	461e      	mov	r6, r3
 800884a:	4605      	mov	r5, r0
 800884c:	4575      	cmp	r5, lr
 800884e:	d30e      	bcc.n	800886e <__mdiff+0xea>
 8008850:	f10e 0103 	add.w	r1, lr, #3
 8008854:	1a09      	subs	r1, r1, r0
 8008856:	f021 0103 	bic.w	r1, r1, #3
 800885a:	3803      	subs	r0, #3
 800885c:	4586      	cmp	lr, r0
 800885e:	bf38      	it	cc
 8008860:	2100      	movcc	r1, #0
 8008862:	4419      	add	r1, r3
 8008864:	f851 3d04 	ldr.w	r3, [r1, #-4]!
 8008868:	b18b      	cbz	r3, 800888e <__mdiff+0x10a>
 800886a:	6117      	str	r7, [r2, #16]
 800886c:	e7a4      	b.n	80087b8 <__mdiff+0x34>
 800886e:	f855 8b04 	ldr.w	r8, [r5], #4
 8008872:	fa1f f188 	uxth.w	r1, r8
 8008876:	4461      	add	r1, ip
 8008878:	140c      	asrs	r4, r1, #16
 800887a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800887e:	b289      	uxth	r1, r1
 8008880:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008884:	ea4f 4c24 	mov.w	ip, r4, asr #16
 8008888:	f846 1b04 	str.w	r1, [r6], #4
 800888c:	e7de      	b.n	800884c <__mdiff+0xc8>
 800888e:	3f01      	subs	r7, #1
 8008890:	e7e8      	b.n	8008864 <__mdiff+0xe0>
 8008892:	bf00      	nop
 8008894:	0800a63f 	.word	0x0800a63f
 8008898:	0800a6cc 	.word	0x0800a6cc

0800889c <__ulp>:
 800889c:	4b11      	ldr	r3, [pc, #68]	; (80088e4 <__ulp+0x48>)
 800889e:	400b      	ands	r3, r1
 80088a0:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	dd02      	ble.n	80088ae <__ulp+0x12>
 80088a8:	2000      	movs	r0, #0
 80088aa:	4619      	mov	r1, r3
 80088ac:	4770      	bx	lr
 80088ae:	425b      	negs	r3, r3
 80088b0:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 80088b4:	f04f 0000 	mov.w	r0, #0
 80088b8:	f04f 0100 	mov.w	r1, #0
 80088bc:	ea4f 5223 	mov.w	r2, r3, asr #20
 80088c0:	da04      	bge.n	80088cc <__ulp+0x30>
 80088c2:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80088c6:	fa43 f102 	asr.w	r1, r3, r2
 80088ca:	4770      	bx	lr
 80088cc:	f1a2 0314 	sub.w	r3, r2, #20
 80088d0:	2b1e      	cmp	r3, #30
 80088d2:	bfd6      	itet	le
 80088d4:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 80088d8:	2301      	movgt	r3, #1
 80088da:	fa22 f303 	lsrle.w	r3, r2, r3
 80088de:	4618      	mov	r0, r3
 80088e0:	4770      	bx	lr
 80088e2:	bf00      	nop
 80088e4:	7ff00000 	.word	0x7ff00000

080088e8 <__b2d>:
 80088e8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80088ec:	6907      	ldr	r7, [r0, #16]
 80088ee:	f100 0914 	add.w	r9, r0, #20
 80088f2:	eb09 0787 	add.w	r7, r9, r7, lsl #2
 80088f6:	f857 6c04 	ldr.w	r6, [r7, #-4]
 80088fa:	f1a7 0804 	sub.w	r8, r7, #4
 80088fe:	4630      	mov	r0, r6
 8008900:	f7ff fd4e 	bl	80083a0 <__hi0bits>
 8008904:	f1c0 0320 	rsb	r3, r0, #32
 8008908:	280a      	cmp	r0, #10
 800890a:	600b      	str	r3, [r1, #0]
 800890c:	491f      	ldr	r1, [pc, #124]	; (800898c <__b2d+0xa4>)
 800890e:	dc17      	bgt.n	8008940 <__b2d+0x58>
 8008910:	45c1      	cmp	r9, r8
 8008912:	bf28      	it	cs
 8008914:	2200      	movcs	r2, #0
 8008916:	f1c0 0c0b 	rsb	ip, r0, #11
 800891a:	fa26 f30c 	lsr.w	r3, r6, ip
 800891e:	bf38      	it	cc
 8008920:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 8008924:	ea43 0501 	orr.w	r5, r3, r1
 8008928:	f100 0315 	add.w	r3, r0, #21
 800892c:	fa06 f303 	lsl.w	r3, r6, r3
 8008930:	fa22 f20c 	lsr.w	r2, r2, ip
 8008934:	ea43 0402 	orr.w	r4, r3, r2
 8008938:	4620      	mov	r0, r4
 800893a:	4629      	mov	r1, r5
 800893c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008940:	45c1      	cmp	r9, r8
 8008942:	bf2e      	itee	cs
 8008944:	2200      	movcs	r2, #0
 8008946:	f857 2c08 	ldrcc.w	r2, [r7, #-8]
 800894a:	f1a7 0808 	subcc.w	r8, r7, #8
 800894e:	f1b0 030b 	subs.w	r3, r0, #11
 8008952:	d016      	beq.n	8008982 <__b2d+0x9a>
 8008954:	f1c3 0720 	rsb	r7, r3, #32
 8008958:	fa22 f107 	lsr.w	r1, r2, r7
 800895c:	45c8      	cmp	r8, r9
 800895e:	fa06 f603 	lsl.w	r6, r6, r3
 8008962:	ea46 0601 	orr.w	r6, r6, r1
 8008966:	bf94      	ite	ls
 8008968:	2100      	movls	r1, #0
 800896a:	f858 1c04 	ldrhi.w	r1, [r8, #-4]
 800896e:	f046 557f 	orr.w	r5, r6, #1069547520	; 0x3fc00000
 8008972:	fa02 f003 	lsl.w	r0, r2, r3
 8008976:	40f9      	lsrs	r1, r7
 8008978:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 800897c:	ea40 0401 	orr.w	r4, r0, r1
 8008980:	e7da      	b.n	8008938 <__b2d+0x50>
 8008982:	4614      	mov	r4, r2
 8008984:	ea46 0501 	orr.w	r5, r6, r1
 8008988:	e7d6      	b.n	8008938 <__b2d+0x50>
 800898a:	bf00      	nop
 800898c:	3ff00000 	.word	0x3ff00000

08008990 <__d2b>:
 8008990:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8008994:	2101      	movs	r1, #1
 8008996:	e9dd 7608 	ldrd	r7, r6, [sp, #32]
 800899a:	4690      	mov	r8, r2
 800899c:	461d      	mov	r5, r3
 800899e:	f7ff fc0d 	bl	80081bc <_Balloc>
 80089a2:	4604      	mov	r4, r0
 80089a4:	b930      	cbnz	r0, 80089b4 <__d2b+0x24>
 80089a6:	4602      	mov	r2, r0
 80089a8:	f240 310a 	movw	r1, #778	; 0x30a
 80089ac:	4b24      	ldr	r3, [pc, #144]	; (8008a40 <__d2b+0xb0>)
 80089ae:	4825      	ldr	r0, [pc, #148]	; (8008a44 <__d2b+0xb4>)
 80089b0:	f000 fb40 	bl	8009034 <__assert_func>
 80089b4:	f3c5 0313 	ubfx	r3, r5, #0, #20
 80089b8:	f3c5 550a 	ubfx	r5, r5, #20, #11
 80089bc:	bb2d      	cbnz	r5, 8008a0a <__d2b+0x7a>
 80089be:	9301      	str	r3, [sp, #4]
 80089c0:	f1b8 0300 	subs.w	r3, r8, #0
 80089c4:	d026      	beq.n	8008a14 <__d2b+0x84>
 80089c6:	4668      	mov	r0, sp
 80089c8:	9300      	str	r3, [sp, #0]
 80089ca:	f7ff fd09 	bl	80083e0 <__lo0bits>
 80089ce:	9900      	ldr	r1, [sp, #0]
 80089d0:	b1f0      	cbz	r0, 8008a10 <__d2b+0x80>
 80089d2:	9a01      	ldr	r2, [sp, #4]
 80089d4:	f1c0 0320 	rsb	r3, r0, #32
 80089d8:	fa02 f303 	lsl.w	r3, r2, r3
 80089dc:	430b      	orrs	r3, r1
 80089de:	40c2      	lsrs	r2, r0
 80089e0:	6163      	str	r3, [r4, #20]
 80089e2:	9201      	str	r2, [sp, #4]
 80089e4:	9b01      	ldr	r3, [sp, #4]
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	bf14      	ite	ne
 80089ea:	2102      	movne	r1, #2
 80089ec:	2101      	moveq	r1, #1
 80089ee:	61a3      	str	r3, [r4, #24]
 80089f0:	6121      	str	r1, [r4, #16]
 80089f2:	b1c5      	cbz	r5, 8008a26 <__d2b+0x96>
 80089f4:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80089f8:	4405      	add	r5, r0
 80089fa:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80089fe:	603d      	str	r5, [r7, #0]
 8008a00:	6030      	str	r0, [r6, #0]
 8008a02:	4620      	mov	r0, r4
 8008a04:	b002      	add	sp, #8
 8008a06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008a0a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008a0e:	e7d6      	b.n	80089be <__d2b+0x2e>
 8008a10:	6161      	str	r1, [r4, #20]
 8008a12:	e7e7      	b.n	80089e4 <__d2b+0x54>
 8008a14:	a801      	add	r0, sp, #4
 8008a16:	f7ff fce3 	bl	80083e0 <__lo0bits>
 8008a1a:	2101      	movs	r1, #1
 8008a1c:	9b01      	ldr	r3, [sp, #4]
 8008a1e:	6121      	str	r1, [r4, #16]
 8008a20:	6163      	str	r3, [r4, #20]
 8008a22:	3020      	adds	r0, #32
 8008a24:	e7e5      	b.n	80089f2 <__d2b+0x62>
 8008a26:	eb04 0381 	add.w	r3, r4, r1, lsl #2
 8008a2a:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008a2e:	6038      	str	r0, [r7, #0]
 8008a30:	6918      	ldr	r0, [r3, #16]
 8008a32:	f7ff fcb5 	bl	80083a0 <__hi0bits>
 8008a36:	ebc0 1141 	rsb	r1, r0, r1, lsl #5
 8008a3a:	6031      	str	r1, [r6, #0]
 8008a3c:	e7e1      	b.n	8008a02 <__d2b+0x72>
 8008a3e:	bf00      	nop
 8008a40:	0800a63f 	.word	0x0800a63f
 8008a44:	0800a6cc 	.word	0x0800a6cc

08008a48 <__ratio>:
 8008a48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a4c:	4688      	mov	r8, r1
 8008a4e:	4669      	mov	r1, sp
 8008a50:	4681      	mov	r9, r0
 8008a52:	f7ff ff49 	bl	80088e8 <__b2d>
 8008a56:	460f      	mov	r7, r1
 8008a58:	4604      	mov	r4, r0
 8008a5a:	460d      	mov	r5, r1
 8008a5c:	4640      	mov	r0, r8
 8008a5e:	a901      	add	r1, sp, #4
 8008a60:	f7ff ff42 	bl	80088e8 <__b2d>
 8008a64:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008a68:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8008a6c:	468b      	mov	fp, r1
 8008a6e:	eba3 0c02 	sub.w	ip, r3, r2
 8008a72:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008a76:	1a9b      	subs	r3, r3, r2
 8008a78:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	bfd5      	itete	le
 8008a80:	460a      	movle	r2, r1
 8008a82:	462a      	movgt	r2, r5
 8008a84:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8008a88:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8008a8c:	bfd8      	it	le
 8008a8e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8008a92:	465b      	mov	r3, fp
 8008a94:	4602      	mov	r2, r0
 8008a96:	4639      	mov	r1, r7
 8008a98:	4620      	mov	r0, r4
 8008a9a:	f7f7 fe47 	bl	800072c <__aeabi_ddiv>
 8008a9e:	b003      	add	sp, #12
 8008aa0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08008aa4 <__copybits>:
 8008aa4:	3901      	subs	r1, #1
 8008aa6:	b570      	push	{r4, r5, r6, lr}
 8008aa8:	1149      	asrs	r1, r1, #5
 8008aaa:	6914      	ldr	r4, [r2, #16]
 8008aac:	3101      	adds	r1, #1
 8008aae:	f102 0314 	add.w	r3, r2, #20
 8008ab2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8008ab6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8008aba:	1f05      	subs	r5, r0, #4
 8008abc:	42a3      	cmp	r3, r4
 8008abe:	d30c      	bcc.n	8008ada <__copybits+0x36>
 8008ac0:	1aa3      	subs	r3, r4, r2
 8008ac2:	3b11      	subs	r3, #17
 8008ac4:	f023 0303 	bic.w	r3, r3, #3
 8008ac8:	3211      	adds	r2, #17
 8008aca:	42a2      	cmp	r2, r4
 8008acc:	bf88      	it	hi
 8008ace:	2300      	movhi	r3, #0
 8008ad0:	4418      	add	r0, r3
 8008ad2:	2300      	movs	r3, #0
 8008ad4:	4288      	cmp	r0, r1
 8008ad6:	d305      	bcc.n	8008ae4 <__copybits+0x40>
 8008ad8:	bd70      	pop	{r4, r5, r6, pc}
 8008ada:	f853 6b04 	ldr.w	r6, [r3], #4
 8008ade:	f845 6f04 	str.w	r6, [r5, #4]!
 8008ae2:	e7eb      	b.n	8008abc <__copybits+0x18>
 8008ae4:	f840 3b04 	str.w	r3, [r0], #4
 8008ae8:	e7f4      	b.n	8008ad4 <__copybits+0x30>

08008aea <__any_on>:
 8008aea:	f100 0214 	add.w	r2, r0, #20
 8008aee:	6900      	ldr	r0, [r0, #16]
 8008af0:	114b      	asrs	r3, r1, #5
 8008af2:	4298      	cmp	r0, r3
 8008af4:	b510      	push	{r4, lr}
 8008af6:	db11      	blt.n	8008b1c <__any_on+0x32>
 8008af8:	dd0a      	ble.n	8008b10 <__any_on+0x26>
 8008afa:	f011 011f 	ands.w	r1, r1, #31
 8008afe:	d007      	beq.n	8008b10 <__any_on+0x26>
 8008b00:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8008b04:	fa24 f001 	lsr.w	r0, r4, r1
 8008b08:	fa00 f101 	lsl.w	r1, r0, r1
 8008b0c:	428c      	cmp	r4, r1
 8008b0e:	d10b      	bne.n	8008b28 <__any_on+0x3e>
 8008b10:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8008b14:	4293      	cmp	r3, r2
 8008b16:	d803      	bhi.n	8008b20 <__any_on+0x36>
 8008b18:	2000      	movs	r0, #0
 8008b1a:	bd10      	pop	{r4, pc}
 8008b1c:	4603      	mov	r3, r0
 8008b1e:	e7f7      	b.n	8008b10 <__any_on+0x26>
 8008b20:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008b24:	2900      	cmp	r1, #0
 8008b26:	d0f5      	beq.n	8008b14 <__any_on+0x2a>
 8008b28:	2001      	movs	r0, #1
 8008b2a:	e7f6      	b.n	8008b1a <__any_on+0x30>

08008b2c <_calloc_r>:
 8008b2c:	b570      	push	{r4, r5, r6, lr}
 8008b2e:	fba1 5402 	umull	r5, r4, r1, r2
 8008b32:	b934      	cbnz	r4, 8008b42 <_calloc_r+0x16>
 8008b34:	4629      	mov	r1, r5
 8008b36:	f000 f875 	bl	8008c24 <_malloc_r>
 8008b3a:	4606      	mov	r6, r0
 8008b3c:	b928      	cbnz	r0, 8008b4a <_calloc_r+0x1e>
 8008b3e:	4630      	mov	r0, r6
 8008b40:	bd70      	pop	{r4, r5, r6, pc}
 8008b42:	220c      	movs	r2, #12
 8008b44:	2600      	movs	r6, #0
 8008b46:	6002      	str	r2, [r0, #0]
 8008b48:	e7f9      	b.n	8008b3e <_calloc_r+0x12>
 8008b4a:	462a      	mov	r2, r5
 8008b4c:	4621      	mov	r1, r4
 8008b4e:	f7fc fe69 	bl	8005824 <memset>
 8008b52:	e7f4      	b.n	8008b3e <_calloc_r+0x12>

08008b54 <_free_r>:
 8008b54:	b538      	push	{r3, r4, r5, lr}
 8008b56:	4605      	mov	r5, r0
 8008b58:	2900      	cmp	r1, #0
 8008b5a:	d040      	beq.n	8008bde <_free_r+0x8a>
 8008b5c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008b60:	1f0c      	subs	r4, r1, #4
 8008b62:	2b00      	cmp	r3, #0
 8008b64:	bfb8      	it	lt
 8008b66:	18e4      	addlt	r4, r4, r3
 8008b68:	f000 faae 	bl	80090c8 <__malloc_lock>
 8008b6c:	4a1c      	ldr	r2, [pc, #112]	; (8008be0 <_free_r+0x8c>)
 8008b6e:	6813      	ldr	r3, [r2, #0]
 8008b70:	b933      	cbnz	r3, 8008b80 <_free_r+0x2c>
 8008b72:	6063      	str	r3, [r4, #4]
 8008b74:	6014      	str	r4, [r2, #0]
 8008b76:	4628      	mov	r0, r5
 8008b78:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008b7c:	f000 baaa 	b.w	80090d4 <__malloc_unlock>
 8008b80:	42a3      	cmp	r3, r4
 8008b82:	d908      	bls.n	8008b96 <_free_r+0x42>
 8008b84:	6820      	ldr	r0, [r4, #0]
 8008b86:	1821      	adds	r1, r4, r0
 8008b88:	428b      	cmp	r3, r1
 8008b8a:	bf01      	itttt	eq
 8008b8c:	6819      	ldreq	r1, [r3, #0]
 8008b8e:	685b      	ldreq	r3, [r3, #4]
 8008b90:	1809      	addeq	r1, r1, r0
 8008b92:	6021      	streq	r1, [r4, #0]
 8008b94:	e7ed      	b.n	8008b72 <_free_r+0x1e>
 8008b96:	461a      	mov	r2, r3
 8008b98:	685b      	ldr	r3, [r3, #4]
 8008b9a:	b10b      	cbz	r3, 8008ba0 <_free_r+0x4c>
 8008b9c:	42a3      	cmp	r3, r4
 8008b9e:	d9fa      	bls.n	8008b96 <_free_r+0x42>
 8008ba0:	6811      	ldr	r1, [r2, #0]
 8008ba2:	1850      	adds	r0, r2, r1
 8008ba4:	42a0      	cmp	r0, r4
 8008ba6:	d10b      	bne.n	8008bc0 <_free_r+0x6c>
 8008ba8:	6820      	ldr	r0, [r4, #0]
 8008baa:	4401      	add	r1, r0
 8008bac:	1850      	adds	r0, r2, r1
 8008bae:	4283      	cmp	r3, r0
 8008bb0:	6011      	str	r1, [r2, #0]
 8008bb2:	d1e0      	bne.n	8008b76 <_free_r+0x22>
 8008bb4:	6818      	ldr	r0, [r3, #0]
 8008bb6:	685b      	ldr	r3, [r3, #4]
 8008bb8:	4401      	add	r1, r0
 8008bba:	6011      	str	r1, [r2, #0]
 8008bbc:	6053      	str	r3, [r2, #4]
 8008bbe:	e7da      	b.n	8008b76 <_free_r+0x22>
 8008bc0:	d902      	bls.n	8008bc8 <_free_r+0x74>
 8008bc2:	230c      	movs	r3, #12
 8008bc4:	602b      	str	r3, [r5, #0]
 8008bc6:	e7d6      	b.n	8008b76 <_free_r+0x22>
 8008bc8:	6820      	ldr	r0, [r4, #0]
 8008bca:	1821      	adds	r1, r4, r0
 8008bcc:	428b      	cmp	r3, r1
 8008bce:	bf01      	itttt	eq
 8008bd0:	6819      	ldreq	r1, [r3, #0]
 8008bd2:	685b      	ldreq	r3, [r3, #4]
 8008bd4:	1809      	addeq	r1, r1, r0
 8008bd6:	6021      	streq	r1, [r4, #0]
 8008bd8:	6063      	str	r3, [r4, #4]
 8008bda:	6054      	str	r4, [r2, #4]
 8008bdc:	e7cb      	b.n	8008b76 <_free_r+0x22>
 8008bde:	bd38      	pop	{r3, r4, r5, pc}
 8008be0:	20000400 	.word	0x20000400

08008be4 <sbrk_aligned>:
 8008be4:	b570      	push	{r4, r5, r6, lr}
 8008be6:	4e0e      	ldr	r6, [pc, #56]	; (8008c20 <sbrk_aligned+0x3c>)
 8008be8:	460c      	mov	r4, r1
 8008bea:	6831      	ldr	r1, [r6, #0]
 8008bec:	4605      	mov	r5, r0
 8008bee:	b911      	cbnz	r1, 8008bf6 <sbrk_aligned+0x12>
 8008bf0:	f000 f9ee 	bl	8008fd0 <_sbrk_r>
 8008bf4:	6030      	str	r0, [r6, #0]
 8008bf6:	4621      	mov	r1, r4
 8008bf8:	4628      	mov	r0, r5
 8008bfa:	f000 f9e9 	bl	8008fd0 <_sbrk_r>
 8008bfe:	1c43      	adds	r3, r0, #1
 8008c00:	d00a      	beq.n	8008c18 <sbrk_aligned+0x34>
 8008c02:	1cc4      	adds	r4, r0, #3
 8008c04:	f024 0403 	bic.w	r4, r4, #3
 8008c08:	42a0      	cmp	r0, r4
 8008c0a:	d007      	beq.n	8008c1c <sbrk_aligned+0x38>
 8008c0c:	1a21      	subs	r1, r4, r0
 8008c0e:	4628      	mov	r0, r5
 8008c10:	f000 f9de 	bl	8008fd0 <_sbrk_r>
 8008c14:	3001      	adds	r0, #1
 8008c16:	d101      	bne.n	8008c1c <sbrk_aligned+0x38>
 8008c18:	f04f 34ff 	mov.w	r4, #4294967295
 8008c1c:	4620      	mov	r0, r4
 8008c1e:	bd70      	pop	{r4, r5, r6, pc}
 8008c20:	20000404 	.word	0x20000404

08008c24 <_malloc_r>:
 8008c24:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c28:	1ccd      	adds	r5, r1, #3
 8008c2a:	f025 0503 	bic.w	r5, r5, #3
 8008c2e:	3508      	adds	r5, #8
 8008c30:	2d0c      	cmp	r5, #12
 8008c32:	bf38      	it	cc
 8008c34:	250c      	movcc	r5, #12
 8008c36:	2d00      	cmp	r5, #0
 8008c38:	4607      	mov	r7, r0
 8008c3a:	db01      	blt.n	8008c40 <_malloc_r+0x1c>
 8008c3c:	42a9      	cmp	r1, r5
 8008c3e:	d905      	bls.n	8008c4c <_malloc_r+0x28>
 8008c40:	230c      	movs	r3, #12
 8008c42:	2600      	movs	r6, #0
 8008c44:	603b      	str	r3, [r7, #0]
 8008c46:	4630      	mov	r0, r6
 8008c48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008c4c:	4e2e      	ldr	r6, [pc, #184]	; (8008d08 <_malloc_r+0xe4>)
 8008c4e:	f000 fa3b 	bl	80090c8 <__malloc_lock>
 8008c52:	6833      	ldr	r3, [r6, #0]
 8008c54:	461c      	mov	r4, r3
 8008c56:	bb34      	cbnz	r4, 8008ca6 <_malloc_r+0x82>
 8008c58:	4629      	mov	r1, r5
 8008c5a:	4638      	mov	r0, r7
 8008c5c:	f7ff ffc2 	bl	8008be4 <sbrk_aligned>
 8008c60:	1c43      	adds	r3, r0, #1
 8008c62:	4604      	mov	r4, r0
 8008c64:	d14d      	bne.n	8008d02 <_malloc_r+0xde>
 8008c66:	6834      	ldr	r4, [r6, #0]
 8008c68:	4626      	mov	r6, r4
 8008c6a:	2e00      	cmp	r6, #0
 8008c6c:	d140      	bne.n	8008cf0 <_malloc_r+0xcc>
 8008c6e:	6823      	ldr	r3, [r4, #0]
 8008c70:	4631      	mov	r1, r6
 8008c72:	4638      	mov	r0, r7
 8008c74:	eb04 0803 	add.w	r8, r4, r3
 8008c78:	f000 f9aa 	bl	8008fd0 <_sbrk_r>
 8008c7c:	4580      	cmp	r8, r0
 8008c7e:	d13a      	bne.n	8008cf6 <_malloc_r+0xd2>
 8008c80:	6821      	ldr	r1, [r4, #0]
 8008c82:	3503      	adds	r5, #3
 8008c84:	1a6d      	subs	r5, r5, r1
 8008c86:	f025 0503 	bic.w	r5, r5, #3
 8008c8a:	3508      	adds	r5, #8
 8008c8c:	2d0c      	cmp	r5, #12
 8008c8e:	bf38      	it	cc
 8008c90:	250c      	movcc	r5, #12
 8008c92:	4638      	mov	r0, r7
 8008c94:	4629      	mov	r1, r5
 8008c96:	f7ff ffa5 	bl	8008be4 <sbrk_aligned>
 8008c9a:	3001      	adds	r0, #1
 8008c9c:	d02b      	beq.n	8008cf6 <_malloc_r+0xd2>
 8008c9e:	6823      	ldr	r3, [r4, #0]
 8008ca0:	442b      	add	r3, r5
 8008ca2:	6023      	str	r3, [r4, #0]
 8008ca4:	e00e      	b.n	8008cc4 <_malloc_r+0xa0>
 8008ca6:	6822      	ldr	r2, [r4, #0]
 8008ca8:	1b52      	subs	r2, r2, r5
 8008caa:	d41e      	bmi.n	8008cea <_malloc_r+0xc6>
 8008cac:	2a0b      	cmp	r2, #11
 8008cae:	d916      	bls.n	8008cde <_malloc_r+0xba>
 8008cb0:	1961      	adds	r1, r4, r5
 8008cb2:	42a3      	cmp	r3, r4
 8008cb4:	6025      	str	r5, [r4, #0]
 8008cb6:	bf18      	it	ne
 8008cb8:	6059      	strne	r1, [r3, #4]
 8008cba:	6863      	ldr	r3, [r4, #4]
 8008cbc:	bf08      	it	eq
 8008cbe:	6031      	streq	r1, [r6, #0]
 8008cc0:	5162      	str	r2, [r4, r5]
 8008cc2:	604b      	str	r3, [r1, #4]
 8008cc4:	4638      	mov	r0, r7
 8008cc6:	f104 060b 	add.w	r6, r4, #11
 8008cca:	f000 fa03 	bl	80090d4 <__malloc_unlock>
 8008cce:	f026 0607 	bic.w	r6, r6, #7
 8008cd2:	1d23      	adds	r3, r4, #4
 8008cd4:	1af2      	subs	r2, r6, r3
 8008cd6:	d0b6      	beq.n	8008c46 <_malloc_r+0x22>
 8008cd8:	1b9b      	subs	r3, r3, r6
 8008cda:	50a3      	str	r3, [r4, r2]
 8008cdc:	e7b3      	b.n	8008c46 <_malloc_r+0x22>
 8008cde:	6862      	ldr	r2, [r4, #4]
 8008ce0:	42a3      	cmp	r3, r4
 8008ce2:	bf0c      	ite	eq
 8008ce4:	6032      	streq	r2, [r6, #0]
 8008ce6:	605a      	strne	r2, [r3, #4]
 8008ce8:	e7ec      	b.n	8008cc4 <_malloc_r+0xa0>
 8008cea:	4623      	mov	r3, r4
 8008cec:	6864      	ldr	r4, [r4, #4]
 8008cee:	e7b2      	b.n	8008c56 <_malloc_r+0x32>
 8008cf0:	4634      	mov	r4, r6
 8008cf2:	6876      	ldr	r6, [r6, #4]
 8008cf4:	e7b9      	b.n	8008c6a <_malloc_r+0x46>
 8008cf6:	230c      	movs	r3, #12
 8008cf8:	4638      	mov	r0, r7
 8008cfa:	603b      	str	r3, [r7, #0]
 8008cfc:	f000 f9ea 	bl	80090d4 <__malloc_unlock>
 8008d00:	e7a1      	b.n	8008c46 <_malloc_r+0x22>
 8008d02:	6025      	str	r5, [r4, #0]
 8008d04:	e7de      	b.n	8008cc4 <_malloc_r+0xa0>
 8008d06:	bf00      	nop
 8008d08:	20000400 	.word	0x20000400

08008d0c <__ssputs_r>:
 8008d0c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008d10:	688e      	ldr	r6, [r1, #8]
 8008d12:	4682      	mov	sl, r0
 8008d14:	429e      	cmp	r6, r3
 8008d16:	460c      	mov	r4, r1
 8008d18:	4690      	mov	r8, r2
 8008d1a:	461f      	mov	r7, r3
 8008d1c:	d838      	bhi.n	8008d90 <__ssputs_r+0x84>
 8008d1e:	898a      	ldrh	r2, [r1, #12]
 8008d20:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8008d24:	d032      	beq.n	8008d8c <__ssputs_r+0x80>
 8008d26:	6825      	ldr	r5, [r4, #0]
 8008d28:	6909      	ldr	r1, [r1, #16]
 8008d2a:	3301      	adds	r3, #1
 8008d2c:	eba5 0901 	sub.w	r9, r5, r1
 8008d30:	6965      	ldr	r5, [r4, #20]
 8008d32:	444b      	add	r3, r9
 8008d34:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008d38:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008d3c:	106d      	asrs	r5, r5, #1
 8008d3e:	429d      	cmp	r5, r3
 8008d40:	bf38      	it	cc
 8008d42:	461d      	movcc	r5, r3
 8008d44:	0553      	lsls	r3, r2, #21
 8008d46:	d531      	bpl.n	8008dac <__ssputs_r+0xa0>
 8008d48:	4629      	mov	r1, r5
 8008d4a:	f7ff ff6b 	bl	8008c24 <_malloc_r>
 8008d4e:	4606      	mov	r6, r0
 8008d50:	b950      	cbnz	r0, 8008d68 <__ssputs_r+0x5c>
 8008d52:	230c      	movs	r3, #12
 8008d54:	f04f 30ff 	mov.w	r0, #4294967295
 8008d58:	f8ca 3000 	str.w	r3, [sl]
 8008d5c:	89a3      	ldrh	r3, [r4, #12]
 8008d5e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008d62:	81a3      	strh	r3, [r4, #12]
 8008d64:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008d68:	464a      	mov	r2, r9
 8008d6a:	6921      	ldr	r1, [r4, #16]
 8008d6c:	f7ff fa18 	bl	80081a0 <memcpy>
 8008d70:	89a3      	ldrh	r3, [r4, #12]
 8008d72:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8008d76:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008d7a:	81a3      	strh	r3, [r4, #12]
 8008d7c:	6126      	str	r6, [r4, #16]
 8008d7e:	444e      	add	r6, r9
 8008d80:	6026      	str	r6, [r4, #0]
 8008d82:	463e      	mov	r6, r7
 8008d84:	6165      	str	r5, [r4, #20]
 8008d86:	eba5 0509 	sub.w	r5, r5, r9
 8008d8a:	60a5      	str	r5, [r4, #8]
 8008d8c:	42be      	cmp	r6, r7
 8008d8e:	d900      	bls.n	8008d92 <__ssputs_r+0x86>
 8008d90:	463e      	mov	r6, r7
 8008d92:	4632      	mov	r2, r6
 8008d94:	4641      	mov	r1, r8
 8008d96:	6820      	ldr	r0, [r4, #0]
 8008d98:	f000 f97c 	bl	8009094 <memmove>
 8008d9c:	68a3      	ldr	r3, [r4, #8]
 8008d9e:	2000      	movs	r0, #0
 8008da0:	1b9b      	subs	r3, r3, r6
 8008da2:	60a3      	str	r3, [r4, #8]
 8008da4:	6823      	ldr	r3, [r4, #0]
 8008da6:	4433      	add	r3, r6
 8008da8:	6023      	str	r3, [r4, #0]
 8008daa:	e7db      	b.n	8008d64 <__ssputs_r+0x58>
 8008dac:	462a      	mov	r2, r5
 8008dae:	f000 f997 	bl	80090e0 <_realloc_r>
 8008db2:	4606      	mov	r6, r0
 8008db4:	2800      	cmp	r0, #0
 8008db6:	d1e1      	bne.n	8008d7c <__ssputs_r+0x70>
 8008db8:	4650      	mov	r0, sl
 8008dba:	6921      	ldr	r1, [r4, #16]
 8008dbc:	f7ff feca 	bl	8008b54 <_free_r>
 8008dc0:	e7c7      	b.n	8008d52 <__ssputs_r+0x46>
	...

08008dc4 <_svfiprintf_r>:
 8008dc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dc8:	4698      	mov	r8, r3
 8008dca:	898b      	ldrh	r3, [r1, #12]
 8008dcc:	4607      	mov	r7, r0
 8008dce:	061b      	lsls	r3, r3, #24
 8008dd0:	460d      	mov	r5, r1
 8008dd2:	4614      	mov	r4, r2
 8008dd4:	b09d      	sub	sp, #116	; 0x74
 8008dd6:	d50e      	bpl.n	8008df6 <_svfiprintf_r+0x32>
 8008dd8:	690b      	ldr	r3, [r1, #16]
 8008dda:	b963      	cbnz	r3, 8008df6 <_svfiprintf_r+0x32>
 8008ddc:	2140      	movs	r1, #64	; 0x40
 8008dde:	f7ff ff21 	bl	8008c24 <_malloc_r>
 8008de2:	6028      	str	r0, [r5, #0]
 8008de4:	6128      	str	r0, [r5, #16]
 8008de6:	b920      	cbnz	r0, 8008df2 <_svfiprintf_r+0x2e>
 8008de8:	230c      	movs	r3, #12
 8008dea:	603b      	str	r3, [r7, #0]
 8008dec:	f04f 30ff 	mov.w	r0, #4294967295
 8008df0:	e0d1      	b.n	8008f96 <_svfiprintf_r+0x1d2>
 8008df2:	2340      	movs	r3, #64	; 0x40
 8008df4:	616b      	str	r3, [r5, #20]
 8008df6:	2300      	movs	r3, #0
 8008df8:	9309      	str	r3, [sp, #36]	; 0x24
 8008dfa:	2320      	movs	r3, #32
 8008dfc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008e00:	2330      	movs	r3, #48	; 0x30
 8008e02:	f04f 0901 	mov.w	r9, #1
 8008e06:	f8cd 800c 	str.w	r8, [sp, #12]
 8008e0a:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 8008fb0 <_svfiprintf_r+0x1ec>
 8008e0e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008e12:	4623      	mov	r3, r4
 8008e14:	469a      	mov	sl, r3
 8008e16:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008e1a:	b10a      	cbz	r2, 8008e20 <_svfiprintf_r+0x5c>
 8008e1c:	2a25      	cmp	r2, #37	; 0x25
 8008e1e:	d1f9      	bne.n	8008e14 <_svfiprintf_r+0x50>
 8008e20:	ebba 0b04 	subs.w	fp, sl, r4
 8008e24:	d00b      	beq.n	8008e3e <_svfiprintf_r+0x7a>
 8008e26:	465b      	mov	r3, fp
 8008e28:	4622      	mov	r2, r4
 8008e2a:	4629      	mov	r1, r5
 8008e2c:	4638      	mov	r0, r7
 8008e2e:	f7ff ff6d 	bl	8008d0c <__ssputs_r>
 8008e32:	3001      	adds	r0, #1
 8008e34:	f000 80aa 	beq.w	8008f8c <_svfiprintf_r+0x1c8>
 8008e38:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008e3a:	445a      	add	r2, fp
 8008e3c:	9209      	str	r2, [sp, #36]	; 0x24
 8008e3e:	f89a 3000 	ldrb.w	r3, [sl]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	f000 80a2 	beq.w	8008f8c <_svfiprintf_r+0x1c8>
 8008e48:	2300      	movs	r3, #0
 8008e4a:	f04f 32ff 	mov.w	r2, #4294967295
 8008e4e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008e52:	f10a 0a01 	add.w	sl, sl, #1
 8008e56:	9304      	str	r3, [sp, #16]
 8008e58:	9307      	str	r3, [sp, #28]
 8008e5a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008e5e:	931a      	str	r3, [sp, #104]	; 0x68
 8008e60:	4654      	mov	r4, sl
 8008e62:	2205      	movs	r2, #5
 8008e64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008e68:	4851      	ldr	r0, [pc, #324]	; (8008fb0 <_svfiprintf_r+0x1ec>)
 8008e6a:	f7ff f98b 	bl	8008184 <memchr>
 8008e6e:	9a04      	ldr	r2, [sp, #16]
 8008e70:	b9d8      	cbnz	r0, 8008eaa <_svfiprintf_r+0xe6>
 8008e72:	06d0      	lsls	r0, r2, #27
 8008e74:	bf44      	itt	mi
 8008e76:	2320      	movmi	r3, #32
 8008e78:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e7c:	0711      	lsls	r1, r2, #28
 8008e7e:	bf44      	itt	mi
 8008e80:	232b      	movmi	r3, #43	; 0x2b
 8008e82:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008e86:	f89a 3000 	ldrb.w	r3, [sl]
 8008e8a:	2b2a      	cmp	r3, #42	; 0x2a
 8008e8c:	d015      	beq.n	8008eba <_svfiprintf_r+0xf6>
 8008e8e:	4654      	mov	r4, sl
 8008e90:	2000      	movs	r0, #0
 8008e92:	f04f 0c0a 	mov.w	ip, #10
 8008e96:	9a07      	ldr	r2, [sp, #28]
 8008e98:	4621      	mov	r1, r4
 8008e9a:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008e9e:	3b30      	subs	r3, #48	; 0x30
 8008ea0:	2b09      	cmp	r3, #9
 8008ea2:	d94e      	bls.n	8008f42 <_svfiprintf_r+0x17e>
 8008ea4:	b1b0      	cbz	r0, 8008ed4 <_svfiprintf_r+0x110>
 8008ea6:	9207      	str	r2, [sp, #28]
 8008ea8:	e014      	b.n	8008ed4 <_svfiprintf_r+0x110>
 8008eaa:	eba0 0308 	sub.w	r3, r0, r8
 8008eae:	fa09 f303 	lsl.w	r3, r9, r3
 8008eb2:	4313      	orrs	r3, r2
 8008eb4:	46a2      	mov	sl, r4
 8008eb6:	9304      	str	r3, [sp, #16]
 8008eb8:	e7d2      	b.n	8008e60 <_svfiprintf_r+0x9c>
 8008eba:	9b03      	ldr	r3, [sp, #12]
 8008ebc:	1d19      	adds	r1, r3, #4
 8008ebe:	681b      	ldr	r3, [r3, #0]
 8008ec0:	9103      	str	r1, [sp, #12]
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	bfbb      	ittet	lt
 8008ec6:	425b      	neglt	r3, r3
 8008ec8:	f042 0202 	orrlt.w	r2, r2, #2
 8008ecc:	9307      	strge	r3, [sp, #28]
 8008ece:	9307      	strlt	r3, [sp, #28]
 8008ed0:	bfb8      	it	lt
 8008ed2:	9204      	strlt	r2, [sp, #16]
 8008ed4:	7823      	ldrb	r3, [r4, #0]
 8008ed6:	2b2e      	cmp	r3, #46	; 0x2e
 8008ed8:	d10c      	bne.n	8008ef4 <_svfiprintf_r+0x130>
 8008eda:	7863      	ldrb	r3, [r4, #1]
 8008edc:	2b2a      	cmp	r3, #42	; 0x2a
 8008ede:	d135      	bne.n	8008f4c <_svfiprintf_r+0x188>
 8008ee0:	9b03      	ldr	r3, [sp, #12]
 8008ee2:	3402      	adds	r4, #2
 8008ee4:	1d1a      	adds	r2, r3, #4
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	9203      	str	r2, [sp, #12]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	bfb8      	it	lt
 8008eee:	f04f 33ff 	movlt.w	r3, #4294967295
 8008ef2:	9305      	str	r3, [sp, #20]
 8008ef4:	f8df a0bc 	ldr.w	sl, [pc, #188]	; 8008fb4 <_svfiprintf_r+0x1f0>
 8008ef8:	2203      	movs	r2, #3
 8008efa:	4650      	mov	r0, sl
 8008efc:	7821      	ldrb	r1, [r4, #0]
 8008efe:	f7ff f941 	bl	8008184 <memchr>
 8008f02:	b140      	cbz	r0, 8008f16 <_svfiprintf_r+0x152>
 8008f04:	2340      	movs	r3, #64	; 0x40
 8008f06:	eba0 000a 	sub.w	r0, r0, sl
 8008f0a:	fa03 f000 	lsl.w	r0, r3, r0
 8008f0e:	9b04      	ldr	r3, [sp, #16]
 8008f10:	3401      	adds	r4, #1
 8008f12:	4303      	orrs	r3, r0
 8008f14:	9304      	str	r3, [sp, #16]
 8008f16:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008f1a:	2206      	movs	r2, #6
 8008f1c:	4826      	ldr	r0, [pc, #152]	; (8008fb8 <_svfiprintf_r+0x1f4>)
 8008f1e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008f22:	f7ff f92f 	bl	8008184 <memchr>
 8008f26:	2800      	cmp	r0, #0
 8008f28:	d038      	beq.n	8008f9c <_svfiprintf_r+0x1d8>
 8008f2a:	4b24      	ldr	r3, [pc, #144]	; (8008fbc <_svfiprintf_r+0x1f8>)
 8008f2c:	bb1b      	cbnz	r3, 8008f76 <_svfiprintf_r+0x1b2>
 8008f2e:	9b03      	ldr	r3, [sp, #12]
 8008f30:	3307      	adds	r3, #7
 8008f32:	f023 0307 	bic.w	r3, r3, #7
 8008f36:	3308      	adds	r3, #8
 8008f38:	9303      	str	r3, [sp, #12]
 8008f3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008f3c:	4433      	add	r3, r6
 8008f3e:	9309      	str	r3, [sp, #36]	; 0x24
 8008f40:	e767      	b.n	8008e12 <_svfiprintf_r+0x4e>
 8008f42:	460c      	mov	r4, r1
 8008f44:	2001      	movs	r0, #1
 8008f46:	fb0c 3202 	mla	r2, ip, r2, r3
 8008f4a:	e7a5      	b.n	8008e98 <_svfiprintf_r+0xd4>
 8008f4c:	2300      	movs	r3, #0
 8008f4e:	f04f 0c0a 	mov.w	ip, #10
 8008f52:	4619      	mov	r1, r3
 8008f54:	3401      	adds	r4, #1
 8008f56:	9305      	str	r3, [sp, #20]
 8008f58:	4620      	mov	r0, r4
 8008f5a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008f5e:	3a30      	subs	r2, #48	; 0x30
 8008f60:	2a09      	cmp	r2, #9
 8008f62:	d903      	bls.n	8008f6c <_svfiprintf_r+0x1a8>
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d0c5      	beq.n	8008ef4 <_svfiprintf_r+0x130>
 8008f68:	9105      	str	r1, [sp, #20]
 8008f6a:	e7c3      	b.n	8008ef4 <_svfiprintf_r+0x130>
 8008f6c:	4604      	mov	r4, r0
 8008f6e:	2301      	movs	r3, #1
 8008f70:	fb0c 2101 	mla	r1, ip, r1, r2
 8008f74:	e7f0      	b.n	8008f58 <_svfiprintf_r+0x194>
 8008f76:	ab03      	add	r3, sp, #12
 8008f78:	9300      	str	r3, [sp, #0]
 8008f7a:	462a      	mov	r2, r5
 8008f7c:	4638      	mov	r0, r7
 8008f7e:	4b10      	ldr	r3, [pc, #64]	; (8008fc0 <_svfiprintf_r+0x1fc>)
 8008f80:	a904      	add	r1, sp, #16
 8008f82:	f7fc fcf5 	bl	8005970 <_printf_float>
 8008f86:	1c42      	adds	r2, r0, #1
 8008f88:	4606      	mov	r6, r0
 8008f8a:	d1d6      	bne.n	8008f3a <_svfiprintf_r+0x176>
 8008f8c:	89ab      	ldrh	r3, [r5, #12]
 8008f8e:	065b      	lsls	r3, r3, #25
 8008f90:	f53f af2c 	bmi.w	8008dec <_svfiprintf_r+0x28>
 8008f94:	9809      	ldr	r0, [sp, #36]	; 0x24
 8008f96:	b01d      	add	sp, #116	; 0x74
 8008f98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f9c:	ab03      	add	r3, sp, #12
 8008f9e:	9300      	str	r3, [sp, #0]
 8008fa0:	462a      	mov	r2, r5
 8008fa2:	4638      	mov	r0, r7
 8008fa4:	4b06      	ldr	r3, [pc, #24]	; (8008fc0 <_svfiprintf_r+0x1fc>)
 8008fa6:	a904      	add	r1, sp, #16
 8008fa8:	f7fc ff7e 	bl	8005ea8 <_printf_i>
 8008fac:	e7eb      	b.n	8008f86 <_svfiprintf_r+0x1c2>
 8008fae:	bf00      	nop
 8008fb0:	0800a824 	.word	0x0800a824
 8008fb4:	0800a82a 	.word	0x0800a82a
 8008fb8:	0800a82e 	.word	0x0800a82e
 8008fbc:	08005971 	.word	0x08005971
 8008fc0:	08008d0d 	.word	0x08008d0d

08008fc4 <nan>:
 8008fc4:	2000      	movs	r0, #0
 8008fc6:	4901      	ldr	r1, [pc, #4]	; (8008fcc <nan+0x8>)
 8008fc8:	4770      	bx	lr
 8008fca:	bf00      	nop
 8008fcc:	7ff80000 	.word	0x7ff80000

08008fd0 <_sbrk_r>:
 8008fd0:	b538      	push	{r3, r4, r5, lr}
 8008fd2:	2300      	movs	r3, #0
 8008fd4:	4d05      	ldr	r5, [pc, #20]	; (8008fec <_sbrk_r+0x1c>)
 8008fd6:	4604      	mov	r4, r0
 8008fd8:	4608      	mov	r0, r1
 8008fda:	602b      	str	r3, [r5, #0]
 8008fdc:	f7f8 ff22 	bl	8001e24 <_sbrk>
 8008fe0:	1c43      	adds	r3, r0, #1
 8008fe2:	d102      	bne.n	8008fea <_sbrk_r+0x1a>
 8008fe4:	682b      	ldr	r3, [r5, #0]
 8008fe6:	b103      	cbz	r3, 8008fea <_sbrk_r+0x1a>
 8008fe8:	6023      	str	r3, [r4, #0]
 8008fea:	bd38      	pop	{r3, r4, r5, pc}
 8008fec:	20000408 	.word	0x20000408

08008ff0 <strncmp>:
 8008ff0:	4603      	mov	r3, r0
 8008ff2:	b510      	push	{r4, lr}
 8008ff4:	b172      	cbz	r2, 8009014 <strncmp+0x24>
 8008ff6:	3901      	subs	r1, #1
 8008ff8:	1884      	adds	r4, r0, r2
 8008ffa:	f813 0b01 	ldrb.w	r0, [r3], #1
 8008ffe:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8009002:	4290      	cmp	r0, r2
 8009004:	d101      	bne.n	800900a <strncmp+0x1a>
 8009006:	42a3      	cmp	r3, r4
 8009008:	d101      	bne.n	800900e <strncmp+0x1e>
 800900a:	1a80      	subs	r0, r0, r2
 800900c:	bd10      	pop	{r4, pc}
 800900e:	2800      	cmp	r0, #0
 8009010:	d1f3      	bne.n	8008ffa <strncmp+0xa>
 8009012:	e7fa      	b.n	800900a <strncmp+0x1a>
 8009014:	4610      	mov	r0, r2
 8009016:	e7f9      	b.n	800900c <strncmp+0x1c>

08009018 <__ascii_wctomb>:
 8009018:	4603      	mov	r3, r0
 800901a:	4608      	mov	r0, r1
 800901c:	b141      	cbz	r1, 8009030 <__ascii_wctomb+0x18>
 800901e:	2aff      	cmp	r2, #255	; 0xff
 8009020:	d904      	bls.n	800902c <__ascii_wctomb+0x14>
 8009022:	228a      	movs	r2, #138	; 0x8a
 8009024:	f04f 30ff 	mov.w	r0, #4294967295
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	4770      	bx	lr
 800902c:	2001      	movs	r0, #1
 800902e:	700a      	strb	r2, [r1, #0]
 8009030:	4770      	bx	lr
	...

08009034 <__assert_func>:
 8009034:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009036:	4614      	mov	r4, r2
 8009038:	461a      	mov	r2, r3
 800903a:	4b09      	ldr	r3, [pc, #36]	; (8009060 <__assert_func+0x2c>)
 800903c:	4605      	mov	r5, r0
 800903e:	681b      	ldr	r3, [r3, #0]
 8009040:	68d8      	ldr	r0, [r3, #12]
 8009042:	b14c      	cbz	r4, 8009058 <__assert_func+0x24>
 8009044:	4b07      	ldr	r3, [pc, #28]	; (8009064 <__assert_func+0x30>)
 8009046:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800904a:	9100      	str	r1, [sp, #0]
 800904c:	462b      	mov	r3, r5
 800904e:	4906      	ldr	r1, [pc, #24]	; (8009068 <__assert_func+0x34>)
 8009050:	f000 f80e 	bl	8009070 <fiprintf>
 8009054:	f000 fa8a 	bl	800956c <abort>
 8009058:	4b04      	ldr	r3, [pc, #16]	; (800906c <__assert_func+0x38>)
 800905a:	461c      	mov	r4, r3
 800905c:	e7f3      	b.n	8009046 <__assert_func+0x12>
 800905e:	bf00      	nop
 8009060:	20000014 	.word	0x20000014
 8009064:	0800a835 	.word	0x0800a835
 8009068:	0800a842 	.word	0x0800a842
 800906c:	0800a870 	.word	0x0800a870

08009070 <fiprintf>:
 8009070:	b40e      	push	{r1, r2, r3}
 8009072:	b503      	push	{r0, r1, lr}
 8009074:	4601      	mov	r1, r0
 8009076:	ab03      	add	r3, sp, #12
 8009078:	4805      	ldr	r0, [pc, #20]	; (8009090 <fiprintf+0x20>)
 800907a:	f853 2b04 	ldr.w	r2, [r3], #4
 800907e:	6800      	ldr	r0, [r0, #0]
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	f000 f883 	bl	800918c <_vfiprintf_r>
 8009086:	b002      	add	sp, #8
 8009088:	f85d eb04 	ldr.w	lr, [sp], #4
 800908c:	b003      	add	sp, #12
 800908e:	4770      	bx	lr
 8009090:	20000014 	.word	0x20000014

08009094 <memmove>:
 8009094:	4288      	cmp	r0, r1
 8009096:	b510      	push	{r4, lr}
 8009098:	eb01 0402 	add.w	r4, r1, r2
 800909c:	d902      	bls.n	80090a4 <memmove+0x10>
 800909e:	4284      	cmp	r4, r0
 80090a0:	4623      	mov	r3, r4
 80090a2:	d807      	bhi.n	80090b4 <memmove+0x20>
 80090a4:	1e43      	subs	r3, r0, #1
 80090a6:	42a1      	cmp	r1, r4
 80090a8:	d008      	beq.n	80090bc <memmove+0x28>
 80090aa:	f811 2b01 	ldrb.w	r2, [r1], #1
 80090ae:	f803 2f01 	strb.w	r2, [r3, #1]!
 80090b2:	e7f8      	b.n	80090a6 <memmove+0x12>
 80090b4:	4601      	mov	r1, r0
 80090b6:	4402      	add	r2, r0
 80090b8:	428a      	cmp	r2, r1
 80090ba:	d100      	bne.n	80090be <memmove+0x2a>
 80090bc:	bd10      	pop	{r4, pc}
 80090be:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80090c2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80090c6:	e7f7      	b.n	80090b8 <memmove+0x24>

080090c8 <__malloc_lock>:
 80090c8:	4801      	ldr	r0, [pc, #4]	; (80090d0 <__malloc_lock+0x8>)
 80090ca:	f000 bc0b 	b.w	80098e4 <__retarget_lock_acquire_recursive>
 80090ce:	bf00      	nop
 80090d0:	2000040c 	.word	0x2000040c

080090d4 <__malloc_unlock>:
 80090d4:	4801      	ldr	r0, [pc, #4]	; (80090dc <__malloc_unlock+0x8>)
 80090d6:	f000 bc06 	b.w	80098e6 <__retarget_lock_release_recursive>
 80090da:	bf00      	nop
 80090dc:	2000040c 	.word	0x2000040c

080090e0 <_realloc_r>:
 80090e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80090e4:	4680      	mov	r8, r0
 80090e6:	4614      	mov	r4, r2
 80090e8:	460e      	mov	r6, r1
 80090ea:	b921      	cbnz	r1, 80090f6 <_realloc_r+0x16>
 80090ec:	4611      	mov	r1, r2
 80090ee:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80090f2:	f7ff bd97 	b.w	8008c24 <_malloc_r>
 80090f6:	b92a      	cbnz	r2, 8009104 <_realloc_r+0x24>
 80090f8:	f7ff fd2c 	bl	8008b54 <_free_r>
 80090fc:	4625      	mov	r5, r4
 80090fe:	4628      	mov	r0, r5
 8009100:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009104:	f000 fc56 	bl	80099b4 <_malloc_usable_size_r>
 8009108:	4284      	cmp	r4, r0
 800910a:	4607      	mov	r7, r0
 800910c:	d802      	bhi.n	8009114 <_realloc_r+0x34>
 800910e:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8009112:	d812      	bhi.n	800913a <_realloc_r+0x5a>
 8009114:	4621      	mov	r1, r4
 8009116:	4640      	mov	r0, r8
 8009118:	f7ff fd84 	bl	8008c24 <_malloc_r>
 800911c:	4605      	mov	r5, r0
 800911e:	2800      	cmp	r0, #0
 8009120:	d0ed      	beq.n	80090fe <_realloc_r+0x1e>
 8009122:	42bc      	cmp	r4, r7
 8009124:	4622      	mov	r2, r4
 8009126:	4631      	mov	r1, r6
 8009128:	bf28      	it	cs
 800912a:	463a      	movcs	r2, r7
 800912c:	f7ff f838 	bl	80081a0 <memcpy>
 8009130:	4631      	mov	r1, r6
 8009132:	4640      	mov	r0, r8
 8009134:	f7ff fd0e 	bl	8008b54 <_free_r>
 8009138:	e7e1      	b.n	80090fe <_realloc_r+0x1e>
 800913a:	4635      	mov	r5, r6
 800913c:	e7df      	b.n	80090fe <_realloc_r+0x1e>

0800913e <__sfputc_r>:
 800913e:	6893      	ldr	r3, [r2, #8]
 8009140:	b410      	push	{r4}
 8009142:	3b01      	subs	r3, #1
 8009144:	2b00      	cmp	r3, #0
 8009146:	6093      	str	r3, [r2, #8]
 8009148:	da07      	bge.n	800915a <__sfputc_r+0x1c>
 800914a:	6994      	ldr	r4, [r2, #24]
 800914c:	42a3      	cmp	r3, r4
 800914e:	db01      	blt.n	8009154 <__sfputc_r+0x16>
 8009150:	290a      	cmp	r1, #10
 8009152:	d102      	bne.n	800915a <__sfputc_r+0x1c>
 8009154:	bc10      	pop	{r4}
 8009156:	f000 b949 	b.w	80093ec <__swbuf_r>
 800915a:	6813      	ldr	r3, [r2, #0]
 800915c:	1c58      	adds	r0, r3, #1
 800915e:	6010      	str	r0, [r2, #0]
 8009160:	7019      	strb	r1, [r3, #0]
 8009162:	4608      	mov	r0, r1
 8009164:	bc10      	pop	{r4}
 8009166:	4770      	bx	lr

08009168 <__sfputs_r>:
 8009168:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800916a:	4606      	mov	r6, r0
 800916c:	460f      	mov	r7, r1
 800916e:	4614      	mov	r4, r2
 8009170:	18d5      	adds	r5, r2, r3
 8009172:	42ac      	cmp	r4, r5
 8009174:	d101      	bne.n	800917a <__sfputs_r+0x12>
 8009176:	2000      	movs	r0, #0
 8009178:	e007      	b.n	800918a <__sfputs_r+0x22>
 800917a:	463a      	mov	r2, r7
 800917c:	4630      	mov	r0, r6
 800917e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009182:	f7ff ffdc 	bl	800913e <__sfputc_r>
 8009186:	1c43      	adds	r3, r0, #1
 8009188:	d1f3      	bne.n	8009172 <__sfputs_r+0xa>
 800918a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800918c <_vfiprintf_r>:
 800918c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009190:	460d      	mov	r5, r1
 8009192:	4614      	mov	r4, r2
 8009194:	4698      	mov	r8, r3
 8009196:	4606      	mov	r6, r0
 8009198:	b09d      	sub	sp, #116	; 0x74
 800919a:	b118      	cbz	r0, 80091a4 <_vfiprintf_r+0x18>
 800919c:	6983      	ldr	r3, [r0, #24]
 800919e:	b90b      	cbnz	r3, 80091a4 <_vfiprintf_r+0x18>
 80091a0:	f000 fb02 	bl	80097a8 <__sinit>
 80091a4:	4b89      	ldr	r3, [pc, #548]	; (80093cc <_vfiprintf_r+0x240>)
 80091a6:	429d      	cmp	r5, r3
 80091a8:	d11b      	bne.n	80091e2 <_vfiprintf_r+0x56>
 80091aa:	6875      	ldr	r5, [r6, #4]
 80091ac:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091ae:	07d9      	lsls	r1, r3, #31
 80091b0:	d405      	bmi.n	80091be <_vfiprintf_r+0x32>
 80091b2:	89ab      	ldrh	r3, [r5, #12]
 80091b4:	059a      	lsls	r2, r3, #22
 80091b6:	d402      	bmi.n	80091be <_vfiprintf_r+0x32>
 80091b8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091ba:	f000 fb93 	bl	80098e4 <__retarget_lock_acquire_recursive>
 80091be:	89ab      	ldrh	r3, [r5, #12]
 80091c0:	071b      	lsls	r3, r3, #28
 80091c2:	d501      	bpl.n	80091c8 <_vfiprintf_r+0x3c>
 80091c4:	692b      	ldr	r3, [r5, #16]
 80091c6:	b9eb      	cbnz	r3, 8009204 <_vfiprintf_r+0x78>
 80091c8:	4629      	mov	r1, r5
 80091ca:	4630      	mov	r0, r6
 80091cc:	f000 f960 	bl	8009490 <__swsetup_r>
 80091d0:	b1c0      	cbz	r0, 8009204 <_vfiprintf_r+0x78>
 80091d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80091d4:	07dc      	lsls	r4, r3, #31
 80091d6:	d50e      	bpl.n	80091f6 <_vfiprintf_r+0x6a>
 80091d8:	f04f 30ff 	mov.w	r0, #4294967295
 80091dc:	b01d      	add	sp, #116	; 0x74
 80091de:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80091e2:	4b7b      	ldr	r3, [pc, #492]	; (80093d0 <_vfiprintf_r+0x244>)
 80091e4:	429d      	cmp	r5, r3
 80091e6:	d101      	bne.n	80091ec <_vfiprintf_r+0x60>
 80091e8:	68b5      	ldr	r5, [r6, #8]
 80091ea:	e7df      	b.n	80091ac <_vfiprintf_r+0x20>
 80091ec:	4b79      	ldr	r3, [pc, #484]	; (80093d4 <_vfiprintf_r+0x248>)
 80091ee:	429d      	cmp	r5, r3
 80091f0:	bf08      	it	eq
 80091f2:	68f5      	ldreq	r5, [r6, #12]
 80091f4:	e7da      	b.n	80091ac <_vfiprintf_r+0x20>
 80091f6:	89ab      	ldrh	r3, [r5, #12]
 80091f8:	0598      	lsls	r0, r3, #22
 80091fa:	d4ed      	bmi.n	80091d8 <_vfiprintf_r+0x4c>
 80091fc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80091fe:	f000 fb72 	bl	80098e6 <__retarget_lock_release_recursive>
 8009202:	e7e9      	b.n	80091d8 <_vfiprintf_r+0x4c>
 8009204:	2300      	movs	r3, #0
 8009206:	9309      	str	r3, [sp, #36]	; 0x24
 8009208:	2320      	movs	r3, #32
 800920a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800920e:	2330      	movs	r3, #48	; 0x30
 8009210:	f04f 0901 	mov.w	r9, #1
 8009214:	f8cd 800c 	str.w	r8, [sp, #12]
 8009218:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 80093d8 <_vfiprintf_r+0x24c>
 800921c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009220:	4623      	mov	r3, r4
 8009222:	469a      	mov	sl, r3
 8009224:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009228:	b10a      	cbz	r2, 800922e <_vfiprintf_r+0xa2>
 800922a:	2a25      	cmp	r2, #37	; 0x25
 800922c:	d1f9      	bne.n	8009222 <_vfiprintf_r+0x96>
 800922e:	ebba 0b04 	subs.w	fp, sl, r4
 8009232:	d00b      	beq.n	800924c <_vfiprintf_r+0xc0>
 8009234:	465b      	mov	r3, fp
 8009236:	4622      	mov	r2, r4
 8009238:	4629      	mov	r1, r5
 800923a:	4630      	mov	r0, r6
 800923c:	f7ff ff94 	bl	8009168 <__sfputs_r>
 8009240:	3001      	adds	r0, #1
 8009242:	f000 80aa 	beq.w	800939a <_vfiprintf_r+0x20e>
 8009246:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009248:	445a      	add	r2, fp
 800924a:	9209      	str	r2, [sp, #36]	; 0x24
 800924c:	f89a 3000 	ldrb.w	r3, [sl]
 8009250:	2b00      	cmp	r3, #0
 8009252:	f000 80a2 	beq.w	800939a <_vfiprintf_r+0x20e>
 8009256:	2300      	movs	r3, #0
 8009258:	f04f 32ff 	mov.w	r2, #4294967295
 800925c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009260:	f10a 0a01 	add.w	sl, sl, #1
 8009264:	9304      	str	r3, [sp, #16]
 8009266:	9307      	str	r3, [sp, #28]
 8009268:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800926c:	931a      	str	r3, [sp, #104]	; 0x68
 800926e:	4654      	mov	r4, sl
 8009270:	2205      	movs	r2, #5
 8009272:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009276:	4858      	ldr	r0, [pc, #352]	; (80093d8 <_vfiprintf_r+0x24c>)
 8009278:	f7fe ff84 	bl	8008184 <memchr>
 800927c:	9a04      	ldr	r2, [sp, #16]
 800927e:	b9d8      	cbnz	r0, 80092b8 <_vfiprintf_r+0x12c>
 8009280:	06d1      	lsls	r1, r2, #27
 8009282:	bf44      	itt	mi
 8009284:	2320      	movmi	r3, #32
 8009286:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800928a:	0713      	lsls	r3, r2, #28
 800928c:	bf44      	itt	mi
 800928e:	232b      	movmi	r3, #43	; 0x2b
 8009290:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009294:	f89a 3000 	ldrb.w	r3, [sl]
 8009298:	2b2a      	cmp	r3, #42	; 0x2a
 800929a:	d015      	beq.n	80092c8 <_vfiprintf_r+0x13c>
 800929c:	4654      	mov	r4, sl
 800929e:	2000      	movs	r0, #0
 80092a0:	f04f 0c0a 	mov.w	ip, #10
 80092a4:	9a07      	ldr	r2, [sp, #28]
 80092a6:	4621      	mov	r1, r4
 80092a8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80092ac:	3b30      	subs	r3, #48	; 0x30
 80092ae:	2b09      	cmp	r3, #9
 80092b0:	d94e      	bls.n	8009350 <_vfiprintf_r+0x1c4>
 80092b2:	b1b0      	cbz	r0, 80092e2 <_vfiprintf_r+0x156>
 80092b4:	9207      	str	r2, [sp, #28]
 80092b6:	e014      	b.n	80092e2 <_vfiprintf_r+0x156>
 80092b8:	eba0 0308 	sub.w	r3, r0, r8
 80092bc:	fa09 f303 	lsl.w	r3, r9, r3
 80092c0:	4313      	orrs	r3, r2
 80092c2:	46a2      	mov	sl, r4
 80092c4:	9304      	str	r3, [sp, #16]
 80092c6:	e7d2      	b.n	800926e <_vfiprintf_r+0xe2>
 80092c8:	9b03      	ldr	r3, [sp, #12]
 80092ca:	1d19      	adds	r1, r3, #4
 80092cc:	681b      	ldr	r3, [r3, #0]
 80092ce:	9103      	str	r1, [sp, #12]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	bfbb      	ittet	lt
 80092d4:	425b      	neglt	r3, r3
 80092d6:	f042 0202 	orrlt.w	r2, r2, #2
 80092da:	9307      	strge	r3, [sp, #28]
 80092dc:	9307      	strlt	r3, [sp, #28]
 80092de:	bfb8      	it	lt
 80092e0:	9204      	strlt	r2, [sp, #16]
 80092e2:	7823      	ldrb	r3, [r4, #0]
 80092e4:	2b2e      	cmp	r3, #46	; 0x2e
 80092e6:	d10c      	bne.n	8009302 <_vfiprintf_r+0x176>
 80092e8:	7863      	ldrb	r3, [r4, #1]
 80092ea:	2b2a      	cmp	r3, #42	; 0x2a
 80092ec:	d135      	bne.n	800935a <_vfiprintf_r+0x1ce>
 80092ee:	9b03      	ldr	r3, [sp, #12]
 80092f0:	3402      	adds	r4, #2
 80092f2:	1d1a      	adds	r2, r3, #4
 80092f4:	681b      	ldr	r3, [r3, #0]
 80092f6:	9203      	str	r2, [sp, #12]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	bfb8      	it	lt
 80092fc:	f04f 33ff 	movlt.w	r3, #4294967295
 8009300:	9305      	str	r3, [sp, #20]
 8009302:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 80093dc <_vfiprintf_r+0x250>
 8009306:	2203      	movs	r2, #3
 8009308:	4650      	mov	r0, sl
 800930a:	7821      	ldrb	r1, [r4, #0]
 800930c:	f7fe ff3a 	bl	8008184 <memchr>
 8009310:	b140      	cbz	r0, 8009324 <_vfiprintf_r+0x198>
 8009312:	2340      	movs	r3, #64	; 0x40
 8009314:	eba0 000a 	sub.w	r0, r0, sl
 8009318:	fa03 f000 	lsl.w	r0, r3, r0
 800931c:	9b04      	ldr	r3, [sp, #16]
 800931e:	3401      	adds	r4, #1
 8009320:	4303      	orrs	r3, r0
 8009322:	9304      	str	r3, [sp, #16]
 8009324:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009328:	2206      	movs	r2, #6
 800932a:	482d      	ldr	r0, [pc, #180]	; (80093e0 <_vfiprintf_r+0x254>)
 800932c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009330:	f7fe ff28 	bl	8008184 <memchr>
 8009334:	2800      	cmp	r0, #0
 8009336:	d03f      	beq.n	80093b8 <_vfiprintf_r+0x22c>
 8009338:	4b2a      	ldr	r3, [pc, #168]	; (80093e4 <_vfiprintf_r+0x258>)
 800933a:	bb1b      	cbnz	r3, 8009384 <_vfiprintf_r+0x1f8>
 800933c:	9b03      	ldr	r3, [sp, #12]
 800933e:	3307      	adds	r3, #7
 8009340:	f023 0307 	bic.w	r3, r3, #7
 8009344:	3308      	adds	r3, #8
 8009346:	9303      	str	r3, [sp, #12]
 8009348:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800934a:	443b      	add	r3, r7
 800934c:	9309      	str	r3, [sp, #36]	; 0x24
 800934e:	e767      	b.n	8009220 <_vfiprintf_r+0x94>
 8009350:	460c      	mov	r4, r1
 8009352:	2001      	movs	r0, #1
 8009354:	fb0c 3202 	mla	r2, ip, r2, r3
 8009358:	e7a5      	b.n	80092a6 <_vfiprintf_r+0x11a>
 800935a:	2300      	movs	r3, #0
 800935c:	f04f 0c0a 	mov.w	ip, #10
 8009360:	4619      	mov	r1, r3
 8009362:	3401      	adds	r4, #1
 8009364:	9305      	str	r3, [sp, #20]
 8009366:	4620      	mov	r0, r4
 8009368:	f810 2b01 	ldrb.w	r2, [r0], #1
 800936c:	3a30      	subs	r2, #48	; 0x30
 800936e:	2a09      	cmp	r2, #9
 8009370:	d903      	bls.n	800937a <_vfiprintf_r+0x1ee>
 8009372:	2b00      	cmp	r3, #0
 8009374:	d0c5      	beq.n	8009302 <_vfiprintf_r+0x176>
 8009376:	9105      	str	r1, [sp, #20]
 8009378:	e7c3      	b.n	8009302 <_vfiprintf_r+0x176>
 800937a:	4604      	mov	r4, r0
 800937c:	2301      	movs	r3, #1
 800937e:	fb0c 2101 	mla	r1, ip, r1, r2
 8009382:	e7f0      	b.n	8009366 <_vfiprintf_r+0x1da>
 8009384:	ab03      	add	r3, sp, #12
 8009386:	9300      	str	r3, [sp, #0]
 8009388:	462a      	mov	r2, r5
 800938a:	4630      	mov	r0, r6
 800938c:	4b16      	ldr	r3, [pc, #88]	; (80093e8 <_vfiprintf_r+0x25c>)
 800938e:	a904      	add	r1, sp, #16
 8009390:	f7fc faee 	bl	8005970 <_printf_float>
 8009394:	4607      	mov	r7, r0
 8009396:	1c78      	adds	r0, r7, #1
 8009398:	d1d6      	bne.n	8009348 <_vfiprintf_r+0x1bc>
 800939a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800939c:	07d9      	lsls	r1, r3, #31
 800939e:	d405      	bmi.n	80093ac <_vfiprintf_r+0x220>
 80093a0:	89ab      	ldrh	r3, [r5, #12]
 80093a2:	059a      	lsls	r2, r3, #22
 80093a4:	d402      	bmi.n	80093ac <_vfiprintf_r+0x220>
 80093a6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80093a8:	f000 fa9d 	bl	80098e6 <__retarget_lock_release_recursive>
 80093ac:	89ab      	ldrh	r3, [r5, #12]
 80093ae:	065b      	lsls	r3, r3, #25
 80093b0:	f53f af12 	bmi.w	80091d8 <_vfiprintf_r+0x4c>
 80093b4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80093b6:	e711      	b.n	80091dc <_vfiprintf_r+0x50>
 80093b8:	ab03      	add	r3, sp, #12
 80093ba:	9300      	str	r3, [sp, #0]
 80093bc:	462a      	mov	r2, r5
 80093be:	4630      	mov	r0, r6
 80093c0:	4b09      	ldr	r3, [pc, #36]	; (80093e8 <_vfiprintf_r+0x25c>)
 80093c2:	a904      	add	r1, sp, #16
 80093c4:	f7fc fd70 	bl	8005ea8 <_printf_i>
 80093c8:	e7e4      	b.n	8009394 <_vfiprintf_r+0x208>
 80093ca:	bf00      	nop
 80093cc:	0800a994 	.word	0x0800a994
 80093d0:	0800a9b4 	.word	0x0800a9b4
 80093d4:	0800a974 	.word	0x0800a974
 80093d8:	0800a824 	.word	0x0800a824
 80093dc:	0800a82a 	.word	0x0800a82a
 80093e0:	0800a82e 	.word	0x0800a82e
 80093e4:	08005971 	.word	0x08005971
 80093e8:	08009169 	.word	0x08009169

080093ec <__swbuf_r>:
 80093ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093ee:	460e      	mov	r6, r1
 80093f0:	4614      	mov	r4, r2
 80093f2:	4605      	mov	r5, r0
 80093f4:	b118      	cbz	r0, 80093fe <__swbuf_r+0x12>
 80093f6:	6983      	ldr	r3, [r0, #24]
 80093f8:	b90b      	cbnz	r3, 80093fe <__swbuf_r+0x12>
 80093fa:	f000 f9d5 	bl	80097a8 <__sinit>
 80093fe:	4b21      	ldr	r3, [pc, #132]	; (8009484 <__swbuf_r+0x98>)
 8009400:	429c      	cmp	r4, r3
 8009402:	d12b      	bne.n	800945c <__swbuf_r+0x70>
 8009404:	686c      	ldr	r4, [r5, #4]
 8009406:	69a3      	ldr	r3, [r4, #24]
 8009408:	60a3      	str	r3, [r4, #8]
 800940a:	89a3      	ldrh	r3, [r4, #12]
 800940c:	071a      	lsls	r2, r3, #28
 800940e:	d52f      	bpl.n	8009470 <__swbuf_r+0x84>
 8009410:	6923      	ldr	r3, [r4, #16]
 8009412:	b36b      	cbz	r3, 8009470 <__swbuf_r+0x84>
 8009414:	6923      	ldr	r3, [r4, #16]
 8009416:	6820      	ldr	r0, [r4, #0]
 8009418:	b2f6      	uxtb	r6, r6
 800941a:	1ac0      	subs	r0, r0, r3
 800941c:	6963      	ldr	r3, [r4, #20]
 800941e:	4637      	mov	r7, r6
 8009420:	4283      	cmp	r3, r0
 8009422:	dc04      	bgt.n	800942e <__swbuf_r+0x42>
 8009424:	4621      	mov	r1, r4
 8009426:	4628      	mov	r0, r5
 8009428:	f000 f92a 	bl	8009680 <_fflush_r>
 800942c:	bb30      	cbnz	r0, 800947c <__swbuf_r+0x90>
 800942e:	68a3      	ldr	r3, [r4, #8]
 8009430:	3001      	adds	r0, #1
 8009432:	3b01      	subs	r3, #1
 8009434:	60a3      	str	r3, [r4, #8]
 8009436:	6823      	ldr	r3, [r4, #0]
 8009438:	1c5a      	adds	r2, r3, #1
 800943a:	6022      	str	r2, [r4, #0]
 800943c:	701e      	strb	r6, [r3, #0]
 800943e:	6963      	ldr	r3, [r4, #20]
 8009440:	4283      	cmp	r3, r0
 8009442:	d004      	beq.n	800944e <__swbuf_r+0x62>
 8009444:	89a3      	ldrh	r3, [r4, #12]
 8009446:	07db      	lsls	r3, r3, #31
 8009448:	d506      	bpl.n	8009458 <__swbuf_r+0x6c>
 800944a:	2e0a      	cmp	r6, #10
 800944c:	d104      	bne.n	8009458 <__swbuf_r+0x6c>
 800944e:	4621      	mov	r1, r4
 8009450:	4628      	mov	r0, r5
 8009452:	f000 f915 	bl	8009680 <_fflush_r>
 8009456:	b988      	cbnz	r0, 800947c <__swbuf_r+0x90>
 8009458:	4638      	mov	r0, r7
 800945a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800945c:	4b0a      	ldr	r3, [pc, #40]	; (8009488 <__swbuf_r+0x9c>)
 800945e:	429c      	cmp	r4, r3
 8009460:	d101      	bne.n	8009466 <__swbuf_r+0x7a>
 8009462:	68ac      	ldr	r4, [r5, #8]
 8009464:	e7cf      	b.n	8009406 <__swbuf_r+0x1a>
 8009466:	4b09      	ldr	r3, [pc, #36]	; (800948c <__swbuf_r+0xa0>)
 8009468:	429c      	cmp	r4, r3
 800946a:	bf08      	it	eq
 800946c:	68ec      	ldreq	r4, [r5, #12]
 800946e:	e7ca      	b.n	8009406 <__swbuf_r+0x1a>
 8009470:	4621      	mov	r1, r4
 8009472:	4628      	mov	r0, r5
 8009474:	f000 f80c 	bl	8009490 <__swsetup_r>
 8009478:	2800      	cmp	r0, #0
 800947a:	d0cb      	beq.n	8009414 <__swbuf_r+0x28>
 800947c:	f04f 37ff 	mov.w	r7, #4294967295
 8009480:	e7ea      	b.n	8009458 <__swbuf_r+0x6c>
 8009482:	bf00      	nop
 8009484:	0800a994 	.word	0x0800a994
 8009488:	0800a9b4 	.word	0x0800a9b4
 800948c:	0800a974 	.word	0x0800a974

08009490 <__swsetup_r>:
 8009490:	4b32      	ldr	r3, [pc, #200]	; (800955c <__swsetup_r+0xcc>)
 8009492:	b570      	push	{r4, r5, r6, lr}
 8009494:	681d      	ldr	r5, [r3, #0]
 8009496:	4606      	mov	r6, r0
 8009498:	460c      	mov	r4, r1
 800949a:	b125      	cbz	r5, 80094a6 <__swsetup_r+0x16>
 800949c:	69ab      	ldr	r3, [r5, #24]
 800949e:	b913      	cbnz	r3, 80094a6 <__swsetup_r+0x16>
 80094a0:	4628      	mov	r0, r5
 80094a2:	f000 f981 	bl	80097a8 <__sinit>
 80094a6:	4b2e      	ldr	r3, [pc, #184]	; (8009560 <__swsetup_r+0xd0>)
 80094a8:	429c      	cmp	r4, r3
 80094aa:	d10f      	bne.n	80094cc <__swsetup_r+0x3c>
 80094ac:	686c      	ldr	r4, [r5, #4]
 80094ae:	89a3      	ldrh	r3, [r4, #12]
 80094b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80094b4:	0719      	lsls	r1, r3, #28
 80094b6:	d42c      	bmi.n	8009512 <__swsetup_r+0x82>
 80094b8:	06dd      	lsls	r5, r3, #27
 80094ba:	d411      	bmi.n	80094e0 <__swsetup_r+0x50>
 80094bc:	2309      	movs	r3, #9
 80094be:	6033      	str	r3, [r6, #0]
 80094c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80094c4:	f04f 30ff 	mov.w	r0, #4294967295
 80094c8:	81a3      	strh	r3, [r4, #12]
 80094ca:	e03e      	b.n	800954a <__swsetup_r+0xba>
 80094cc:	4b25      	ldr	r3, [pc, #148]	; (8009564 <__swsetup_r+0xd4>)
 80094ce:	429c      	cmp	r4, r3
 80094d0:	d101      	bne.n	80094d6 <__swsetup_r+0x46>
 80094d2:	68ac      	ldr	r4, [r5, #8]
 80094d4:	e7eb      	b.n	80094ae <__swsetup_r+0x1e>
 80094d6:	4b24      	ldr	r3, [pc, #144]	; (8009568 <__swsetup_r+0xd8>)
 80094d8:	429c      	cmp	r4, r3
 80094da:	bf08      	it	eq
 80094dc:	68ec      	ldreq	r4, [r5, #12]
 80094de:	e7e6      	b.n	80094ae <__swsetup_r+0x1e>
 80094e0:	0758      	lsls	r0, r3, #29
 80094e2:	d512      	bpl.n	800950a <__swsetup_r+0x7a>
 80094e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80094e6:	b141      	cbz	r1, 80094fa <__swsetup_r+0x6a>
 80094e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80094ec:	4299      	cmp	r1, r3
 80094ee:	d002      	beq.n	80094f6 <__swsetup_r+0x66>
 80094f0:	4630      	mov	r0, r6
 80094f2:	f7ff fb2f 	bl	8008b54 <_free_r>
 80094f6:	2300      	movs	r3, #0
 80094f8:	6363      	str	r3, [r4, #52]	; 0x34
 80094fa:	89a3      	ldrh	r3, [r4, #12]
 80094fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009500:	81a3      	strh	r3, [r4, #12]
 8009502:	2300      	movs	r3, #0
 8009504:	6063      	str	r3, [r4, #4]
 8009506:	6923      	ldr	r3, [r4, #16]
 8009508:	6023      	str	r3, [r4, #0]
 800950a:	89a3      	ldrh	r3, [r4, #12]
 800950c:	f043 0308 	orr.w	r3, r3, #8
 8009510:	81a3      	strh	r3, [r4, #12]
 8009512:	6923      	ldr	r3, [r4, #16]
 8009514:	b94b      	cbnz	r3, 800952a <__swsetup_r+0x9a>
 8009516:	89a3      	ldrh	r3, [r4, #12]
 8009518:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800951c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009520:	d003      	beq.n	800952a <__swsetup_r+0x9a>
 8009522:	4621      	mov	r1, r4
 8009524:	4630      	mov	r0, r6
 8009526:	f000 fa05 	bl	8009934 <__smakebuf_r>
 800952a:	89a0      	ldrh	r0, [r4, #12]
 800952c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009530:	f010 0301 	ands.w	r3, r0, #1
 8009534:	d00a      	beq.n	800954c <__swsetup_r+0xbc>
 8009536:	2300      	movs	r3, #0
 8009538:	60a3      	str	r3, [r4, #8]
 800953a:	6963      	ldr	r3, [r4, #20]
 800953c:	425b      	negs	r3, r3
 800953e:	61a3      	str	r3, [r4, #24]
 8009540:	6923      	ldr	r3, [r4, #16]
 8009542:	b943      	cbnz	r3, 8009556 <__swsetup_r+0xc6>
 8009544:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009548:	d1ba      	bne.n	80094c0 <__swsetup_r+0x30>
 800954a:	bd70      	pop	{r4, r5, r6, pc}
 800954c:	0781      	lsls	r1, r0, #30
 800954e:	bf58      	it	pl
 8009550:	6963      	ldrpl	r3, [r4, #20]
 8009552:	60a3      	str	r3, [r4, #8]
 8009554:	e7f4      	b.n	8009540 <__swsetup_r+0xb0>
 8009556:	2000      	movs	r0, #0
 8009558:	e7f7      	b.n	800954a <__swsetup_r+0xba>
 800955a:	bf00      	nop
 800955c:	20000014 	.word	0x20000014
 8009560:	0800a994 	.word	0x0800a994
 8009564:	0800a9b4 	.word	0x0800a9b4
 8009568:	0800a974 	.word	0x0800a974

0800956c <abort>:
 800956c:	2006      	movs	r0, #6
 800956e:	b508      	push	{r3, lr}
 8009570:	f000 fa50 	bl	8009a14 <raise>
 8009574:	2001      	movs	r0, #1
 8009576:	f7f8 fbe2 	bl	8001d3e <_exit>
	...

0800957c <__sflush_r>:
 800957c:	898a      	ldrh	r2, [r1, #12]
 800957e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009580:	4605      	mov	r5, r0
 8009582:	0710      	lsls	r0, r2, #28
 8009584:	460c      	mov	r4, r1
 8009586:	d457      	bmi.n	8009638 <__sflush_r+0xbc>
 8009588:	684b      	ldr	r3, [r1, #4]
 800958a:	2b00      	cmp	r3, #0
 800958c:	dc04      	bgt.n	8009598 <__sflush_r+0x1c>
 800958e:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009590:	2b00      	cmp	r3, #0
 8009592:	dc01      	bgt.n	8009598 <__sflush_r+0x1c>
 8009594:	2000      	movs	r0, #0
 8009596:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009598:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800959a:	2e00      	cmp	r6, #0
 800959c:	d0fa      	beq.n	8009594 <__sflush_r+0x18>
 800959e:	2300      	movs	r3, #0
 80095a0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80095a4:	682f      	ldr	r7, [r5, #0]
 80095a6:	602b      	str	r3, [r5, #0]
 80095a8:	d032      	beq.n	8009610 <__sflush_r+0x94>
 80095aa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80095ac:	89a3      	ldrh	r3, [r4, #12]
 80095ae:	075a      	lsls	r2, r3, #29
 80095b0:	d505      	bpl.n	80095be <__sflush_r+0x42>
 80095b2:	6863      	ldr	r3, [r4, #4]
 80095b4:	1ac0      	subs	r0, r0, r3
 80095b6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80095b8:	b10b      	cbz	r3, 80095be <__sflush_r+0x42>
 80095ba:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80095bc:	1ac0      	subs	r0, r0, r3
 80095be:	2300      	movs	r3, #0
 80095c0:	4602      	mov	r2, r0
 80095c2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80095c4:	4628      	mov	r0, r5
 80095c6:	6a21      	ldr	r1, [r4, #32]
 80095c8:	47b0      	blx	r6
 80095ca:	1c43      	adds	r3, r0, #1
 80095cc:	89a3      	ldrh	r3, [r4, #12]
 80095ce:	d106      	bne.n	80095de <__sflush_r+0x62>
 80095d0:	6829      	ldr	r1, [r5, #0]
 80095d2:	291d      	cmp	r1, #29
 80095d4:	d82c      	bhi.n	8009630 <__sflush_r+0xb4>
 80095d6:	4a29      	ldr	r2, [pc, #164]	; (800967c <__sflush_r+0x100>)
 80095d8:	40ca      	lsrs	r2, r1
 80095da:	07d6      	lsls	r6, r2, #31
 80095dc:	d528      	bpl.n	8009630 <__sflush_r+0xb4>
 80095de:	2200      	movs	r2, #0
 80095e0:	6062      	str	r2, [r4, #4]
 80095e2:	6922      	ldr	r2, [r4, #16]
 80095e4:	04d9      	lsls	r1, r3, #19
 80095e6:	6022      	str	r2, [r4, #0]
 80095e8:	d504      	bpl.n	80095f4 <__sflush_r+0x78>
 80095ea:	1c42      	adds	r2, r0, #1
 80095ec:	d101      	bne.n	80095f2 <__sflush_r+0x76>
 80095ee:	682b      	ldr	r3, [r5, #0]
 80095f0:	b903      	cbnz	r3, 80095f4 <__sflush_r+0x78>
 80095f2:	6560      	str	r0, [r4, #84]	; 0x54
 80095f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80095f6:	602f      	str	r7, [r5, #0]
 80095f8:	2900      	cmp	r1, #0
 80095fa:	d0cb      	beq.n	8009594 <__sflush_r+0x18>
 80095fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009600:	4299      	cmp	r1, r3
 8009602:	d002      	beq.n	800960a <__sflush_r+0x8e>
 8009604:	4628      	mov	r0, r5
 8009606:	f7ff faa5 	bl	8008b54 <_free_r>
 800960a:	2000      	movs	r0, #0
 800960c:	6360      	str	r0, [r4, #52]	; 0x34
 800960e:	e7c2      	b.n	8009596 <__sflush_r+0x1a>
 8009610:	6a21      	ldr	r1, [r4, #32]
 8009612:	2301      	movs	r3, #1
 8009614:	4628      	mov	r0, r5
 8009616:	47b0      	blx	r6
 8009618:	1c41      	adds	r1, r0, #1
 800961a:	d1c7      	bne.n	80095ac <__sflush_r+0x30>
 800961c:	682b      	ldr	r3, [r5, #0]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d0c4      	beq.n	80095ac <__sflush_r+0x30>
 8009622:	2b1d      	cmp	r3, #29
 8009624:	d001      	beq.n	800962a <__sflush_r+0xae>
 8009626:	2b16      	cmp	r3, #22
 8009628:	d101      	bne.n	800962e <__sflush_r+0xb2>
 800962a:	602f      	str	r7, [r5, #0]
 800962c:	e7b2      	b.n	8009594 <__sflush_r+0x18>
 800962e:	89a3      	ldrh	r3, [r4, #12]
 8009630:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009634:	81a3      	strh	r3, [r4, #12]
 8009636:	e7ae      	b.n	8009596 <__sflush_r+0x1a>
 8009638:	690f      	ldr	r7, [r1, #16]
 800963a:	2f00      	cmp	r7, #0
 800963c:	d0aa      	beq.n	8009594 <__sflush_r+0x18>
 800963e:	0793      	lsls	r3, r2, #30
 8009640:	bf18      	it	ne
 8009642:	2300      	movne	r3, #0
 8009644:	680e      	ldr	r6, [r1, #0]
 8009646:	bf08      	it	eq
 8009648:	694b      	ldreq	r3, [r1, #20]
 800964a:	1bf6      	subs	r6, r6, r7
 800964c:	600f      	str	r7, [r1, #0]
 800964e:	608b      	str	r3, [r1, #8]
 8009650:	2e00      	cmp	r6, #0
 8009652:	dd9f      	ble.n	8009594 <__sflush_r+0x18>
 8009654:	4633      	mov	r3, r6
 8009656:	463a      	mov	r2, r7
 8009658:	4628      	mov	r0, r5
 800965a:	6a21      	ldr	r1, [r4, #32]
 800965c:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8009660:	47e0      	blx	ip
 8009662:	2800      	cmp	r0, #0
 8009664:	dc06      	bgt.n	8009674 <__sflush_r+0xf8>
 8009666:	89a3      	ldrh	r3, [r4, #12]
 8009668:	f04f 30ff 	mov.w	r0, #4294967295
 800966c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009670:	81a3      	strh	r3, [r4, #12]
 8009672:	e790      	b.n	8009596 <__sflush_r+0x1a>
 8009674:	4407      	add	r7, r0
 8009676:	1a36      	subs	r6, r6, r0
 8009678:	e7ea      	b.n	8009650 <__sflush_r+0xd4>
 800967a:	bf00      	nop
 800967c:	20400001 	.word	0x20400001

08009680 <_fflush_r>:
 8009680:	b538      	push	{r3, r4, r5, lr}
 8009682:	690b      	ldr	r3, [r1, #16]
 8009684:	4605      	mov	r5, r0
 8009686:	460c      	mov	r4, r1
 8009688:	b913      	cbnz	r3, 8009690 <_fflush_r+0x10>
 800968a:	2500      	movs	r5, #0
 800968c:	4628      	mov	r0, r5
 800968e:	bd38      	pop	{r3, r4, r5, pc}
 8009690:	b118      	cbz	r0, 800969a <_fflush_r+0x1a>
 8009692:	6983      	ldr	r3, [r0, #24]
 8009694:	b90b      	cbnz	r3, 800969a <_fflush_r+0x1a>
 8009696:	f000 f887 	bl	80097a8 <__sinit>
 800969a:	4b14      	ldr	r3, [pc, #80]	; (80096ec <_fflush_r+0x6c>)
 800969c:	429c      	cmp	r4, r3
 800969e:	d11b      	bne.n	80096d8 <_fflush_r+0x58>
 80096a0:	686c      	ldr	r4, [r5, #4]
 80096a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80096a6:	2b00      	cmp	r3, #0
 80096a8:	d0ef      	beq.n	800968a <_fflush_r+0xa>
 80096aa:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80096ac:	07d0      	lsls	r0, r2, #31
 80096ae:	d404      	bmi.n	80096ba <_fflush_r+0x3a>
 80096b0:	0599      	lsls	r1, r3, #22
 80096b2:	d402      	bmi.n	80096ba <_fflush_r+0x3a>
 80096b4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096b6:	f000 f915 	bl	80098e4 <__retarget_lock_acquire_recursive>
 80096ba:	4628      	mov	r0, r5
 80096bc:	4621      	mov	r1, r4
 80096be:	f7ff ff5d 	bl	800957c <__sflush_r>
 80096c2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80096c4:	4605      	mov	r5, r0
 80096c6:	07da      	lsls	r2, r3, #31
 80096c8:	d4e0      	bmi.n	800968c <_fflush_r+0xc>
 80096ca:	89a3      	ldrh	r3, [r4, #12]
 80096cc:	059b      	lsls	r3, r3, #22
 80096ce:	d4dd      	bmi.n	800968c <_fflush_r+0xc>
 80096d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80096d2:	f000 f908 	bl	80098e6 <__retarget_lock_release_recursive>
 80096d6:	e7d9      	b.n	800968c <_fflush_r+0xc>
 80096d8:	4b05      	ldr	r3, [pc, #20]	; (80096f0 <_fflush_r+0x70>)
 80096da:	429c      	cmp	r4, r3
 80096dc:	d101      	bne.n	80096e2 <_fflush_r+0x62>
 80096de:	68ac      	ldr	r4, [r5, #8]
 80096e0:	e7df      	b.n	80096a2 <_fflush_r+0x22>
 80096e2:	4b04      	ldr	r3, [pc, #16]	; (80096f4 <_fflush_r+0x74>)
 80096e4:	429c      	cmp	r4, r3
 80096e6:	bf08      	it	eq
 80096e8:	68ec      	ldreq	r4, [r5, #12]
 80096ea:	e7da      	b.n	80096a2 <_fflush_r+0x22>
 80096ec:	0800a994 	.word	0x0800a994
 80096f0:	0800a9b4 	.word	0x0800a9b4
 80096f4:	0800a974 	.word	0x0800a974

080096f8 <std>:
 80096f8:	2300      	movs	r3, #0
 80096fa:	b510      	push	{r4, lr}
 80096fc:	4604      	mov	r4, r0
 80096fe:	e9c0 3300 	strd	r3, r3, [r0]
 8009702:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009706:	6083      	str	r3, [r0, #8]
 8009708:	8181      	strh	r1, [r0, #12]
 800970a:	6643      	str	r3, [r0, #100]	; 0x64
 800970c:	81c2      	strh	r2, [r0, #14]
 800970e:	6183      	str	r3, [r0, #24]
 8009710:	4619      	mov	r1, r3
 8009712:	2208      	movs	r2, #8
 8009714:	305c      	adds	r0, #92	; 0x5c
 8009716:	f7fc f885 	bl	8005824 <memset>
 800971a:	4b05      	ldr	r3, [pc, #20]	; (8009730 <std+0x38>)
 800971c:	6224      	str	r4, [r4, #32]
 800971e:	6263      	str	r3, [r4, #36]	; 0x24
 8009720:	4b04      	ldr	r3, [pc, #16]	; (8009734 <std+0x3c>)
 8009722:	62a3      	str	r3, [r4, #40]	; 0x28
 8009724:	4b04      	ldr	r3, [pc, #16]	; (8009738 <std+0x40>)
 8009726:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009728:	4b04      	ldr	r3, [pc, #16]	; (800973c <std+0x44>)
 800972a:	6323      	str	r3, [r4, #48]	; 0x30
 800972c:	bd10      	pop	{r4, pc}
 800972e:	bf00      	nop
 8009730:	08009a4d 	.word	0x08009a4d
 8009734:	08009a6f 	.word	0x08009a6f
 8009738:	08009aa7 	.word	0x08009aa7
 800973c:	08009acb 	.word	0x08009acb

08009740 <_cleanup_r>:
 8009740:	4901      	ldr	r1, [pc, #4]	; (8009748 <_cleanup_r+0x8>)
 8009742:	f000 b8af 	b.w	80098a4 <_fwalk_reent>
 8009746:	bf00      	nop
 8009748:	08009681 	.word	0x08009681

0800974c <__sfmoreglue>:
 800974c:	2268      	movs	r2, #104	; 0x68
 800974e:	b570      	push	{r4, r5, r6, lr}
 8009750:	1e4d      	subs	r5, r1, #1
 8009752:	4355      	muls	r5, r2
 8009754:	460e      	mov	r6, r1
 8009756:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800975a:	f7ff fa63 	bl	8008c24 <_malloc_r>
 800975e:	4604      	mov	r4, r0
 8009760:	b140      	cbz	r0, 8009774 <__sfmoreglue+0x28>
 8009762:	2100      	movs	r1, #0
 8009764:	e9c0 1600 	strd	r1, r6, [r0]
 8009768:	300c      	adds	r0, #12
 800976a:	60a0      	str	r0, [r4, #8]
 800976c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009770:	f7fc f858 	bl	8005824 <memset>
 8009774:	4620      	mov	r0, r4
 8009776:	bd70      	pop	{r4, r5, r6, pc}

08009778 <__sfp_lock_acquire>:
 8009778:	4801      	ldr	r0, [pc, #4]	; (8009780 <__sfp_lock_acquire+0x8>)
 800977a:	f000 b8b3 	b.w	80098e4 <__retarget_lock_acquire_recursive>
 800977e:	bf00      	nop
 8009780:	2000040d 	.word	0x2000040d

08009784 <__sfp_lock_release>:
 8009784:	4801      	ldr	r0, [pc, #4]	; (800978c <__sfp_lock_release+0x8>)
 8009786:	f000 b8ae 	b.w	80098e6 <__retarget_lock_release_recursive>
 800978a:	bf00      	nop
 800978c:	2000040d 	.word	0x2000040d

08009790 <__sinit_lock_acquire>:
 8009790:	4801      	ldr	r0, [pc, #4]	; (8009798 <__sinit_lock_acquire+0x8>)
 8009792:	f000 b8a7 	b.w	80098e4 <__retarget_lock_acquire_recursive>
 8009796:	bf00      	nop
 8009798:	2000040e 	.word	0x2000040e

0800979c <__sinit_lock_release>:
 800979c:	4801      	ldr	r0, [pc, #4]	; (80097a4 <__sinit_lock_release+0x8>)
 800979e:	f000 b8a2 	b.w	80098e6 <__retarget_lock_release_recursive>
 80097a2:	bf00      	nop
 80097a4:	2000040e 	.word	0x2000040e

080097a8 <__sinit>:
 80097a8:	b510      	push	{r4, lr}
 80097aa:	4604      	mov	r4, r0
 80097ac:	f7ff fff0 	bl	8009790 <__sinit_lock_acquire>
 80097b0:	69a3      	ldr	r3, [r4, #24]
 80097b2:	b11b      	cbz	r3, 80097bc <__sinit+0x14>
 80097b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80097b8:	f7ff bff0 	b.w	800979c <__sinit_lock_release>
 80097bc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80097c0:	6523      	str	r3, [r4, #80]	; 0x50
 80097c2:	4b13      	ldr	r3, [pc, #76]	; (8009810 <__sinit+0x68>)
 80097c4:	4a13      	ldr	r2, [pc, #76]	; (8009814 <__sinit+0x6c>)
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	62a2      	str	r2, [r4, #40]	; 0x28
 80097ca:	42a3      	cmp	r3, r4
 80097cc:	bf08      	it	eq
 80097ce:	2301      	moveq	r3, #1
 80097d0:	4620      	mov	r0, r4
 80097d2:	bf08      	it	eq
 80097d4:	61a3      	streq	r3, [r4, #24]
 80097d6:	f000 f81f 	bl	8009818 <__sfp>
 80097da:	6060      	str	r0, [r4, #4]
 80097dc:	4620      	mov	r0, r4
 80097de:	f000 f81b 	bl	8009818 <__sfp>
 80097e2:	60a0      	str	r0, [r4, #8]
 80097e4:	4620      	mov	r0, r4
 80097e6:	f000 f817 	bl	8009818 <__sfp>
 80097ea:	2200      	movs	r2, #0
 80097ec:	2104      	movs	r1, #4
 80097ee:	60e0      	str	r0, [r4, #12]
 80097f0:	6860      	ldr	r0, [r4, #4]
 80097f2:	f7ff ff81 	bl	80096f8 <std>
 80097f6:	2201      	movs	r2, #1
 80097f8:	2109      	movs	r1, #9
 80097fa:	68a0      	ldr	r0, [r4, #8]
 80097fc:	f7ff ff7c 	bl	80096f8 <std>
 8009800:	2202      	movs	r2, #2
 8009802:	2112      	movs	r1, #18
 8009804:	68e0      	ldr	r0, [r4, #12]
 8009806:	f7ff ff77 	bl	80096f8 <std>
 800980a:	2301      	movs	r3, #1
 800980c:	61a3      	str	r3, [r4, #24]
 800980e:	e7d1      	b.n	80097b4 <__sinit+0xc>
 8009810:	0800a534 	.word	0x0800a534
 8009814:	08009741 	.word	0x08009741

08009818 <__sfp>:
 8009818:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800981a:	4607      	mov	r7, r0
 800981c:	f7ff ffac 	bl	8009778 <__sfp_lock_acquire>
 8009820:	4b1e      	ldr	r3, [pc, #120]	; (800989c <__sfp+0x84>)
 8009822:	681e      	ldr	r6, [r3, #0]
 8009824:	69b3      	ldr	r3, [r6, #24]
 8009826:	b913      	cbnz	r3, 800982e <__sfp+0x16>
 8009828:	4630      	mov	r0, r6
 800982a:	f7ff ffbd 	bl	80097a8 <__sinit>
 800982e:	3648      	adds	r6, #72	; 0x48
 8009830:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009834:	3b01      	subs	r3, #1
 8009836:	d503      	bpl.n	8009840 <__sfp+0x28>
 8009838:	6833      	ldr	r3, [r6, #0]
 800983a:	b30b      	cbz	r3, 8009880 <__sfp+0x68>
 800983c:	6836      	ldr	r6, [r6, #0]
 800983e:	e7f7      	b.n	8009830 <__sfp+0x18>
 8009840:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009844:	b9d5      	cbnz	r5, 800987c <__sfp+0x64>
 8009846:	4b16      	ldr	r3, [pc, #88]	; (80098a0 <__sfp+0x88>)
 8009848:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800984c:	60e3      	str	r3, [r4, #12]
 800984e:	6665      	str	r5, [r4, #100]	; 0x64
 8009850:	f000 f847 	bl	80098e2 <__retarget_lock_init_recursive>
 8009854:	f7ff ff96 	bl	8009784 <__sfp_lock_release>
 8009858:	2208      	movs	r2, #8
 800985a:	4629      	mov	r1, r5
 800985c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009860:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009864:	6025      	str	r5, [r4, #0]
 8009866:	61a5      	str	r5, [r4, #24]
 8009868:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800986c:	f7fb ffda 	bl	8005824 <memset>
 8009870:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009874:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009878:	4620      	mov	r0, r4
 800987a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800987c:	3468      	adds	r4, #104	; 0x68
 800987e:	e7d9      	b.n	8009834 <__sfp+0x1c>
 8009880:	2104      	movs	r1, #4
 8009882:	4638      	mov	r0, r7
 8009884:	f7ff ff62 	bl	800974c <__sfmoreglue>
 8009888:	4604      	mov	r4, r0
 800988a:	6030      	str	r0, [r6, #0]
 800988c:	2800      	cmp	r0, #0
 800988e:	d1d5      	bne.n	800983c <__sfp+0x24>
 8009890:	f7ff ff78 	bl	8009784 <__sfp_lock_release>
 8009894:	230c      	movs	r3, #12
 8009896:	603b      	str	r3, [r7, #0]
 8009898:	e7ee      	b.n	8009878 <__sfp+0x60>
 800989a:	bf00      	nop
 800989c:	0800a534 	.word	0x0800a534
 80098a0:	ffff0001 	.word	0xffff0001

080098a4 <_fwalk_reent>:
 80098a4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80098a8:	4606      	mov	r6, r0
 80098aa:	4688      	mov	r8, r1
 80098ac:	2700      	movs	r7, #0
 80098ae:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80098b2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80098b6:	f1b9 0901 	subs.w	r9, r9, #1
 80098ba:	d505      	bpl.n	80098c8 <_fwalk_reent+0x24>
 80098bc:	6824      	ldr	r4, [r4, #0]
 80098be:	2c00      	cmp	r4, #0
 80098c0:	d1f7      	bne.n	80098b2 <_fwalk_reent+0xe>
 80098c2:	4638      	mov	r0, r7
 80098c4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80098c8:	89ab      	ldrh	r3, [r5, #12]
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d907      	bls.n	80098de <_fwalk_reent+0x3a>
 80098ce:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80098d2:	3301      	adds	r3, #1
 80098d4:	d003      	beq.n	80098de <_fwalk_reent+0x3a>
 80098d6:	4629      	mov	r1, r5
 80098d8:	4630      	mov	r0, r6
 80098da:	47c0      	blx	r8
 80098dc:	4307      	orrs	r7, r0
 80098de:	3568      	adds	r5, #104	; 0x68
 80098e0:	e7e9      	b.n	80098b6 <_fwalk_reent+0x12>

080098e2 <__retarget_lock_init_recursive>:
 80098e2:	4770      	bx	lr

080098e4 <__retarget_lock_acquire_recursive>:
 80098e4:	4770      	bx	lr

080098e6 <__retarget_lock_release_recursive>:
 80098e6:	4770      	bx	lr

080098e8 <__swhatbuf_r>:
 80098e8:	b570      	push	{r4, r5, r6, lr}
 80098ea:	460e      	mov	r6, r1
 80098ec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80098f0:	4614      	mov	r4, r2
 80098f2:	2900      	cmp	r1, #0
 80098f4:	461d      	mov	r5, r3
 80098f6:	b096      	sub	sp, #88	; 0x58
 80098f8:	da08      	bge.n	800990c <__swhatbuf_r+0x24>
 80098fa:	2200      	movs	r2, #0
 80098fc:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8009900:	602a      	str	r2, [r5, #0]
 8009902:	061a      	lsls	r2, r3, #24
 8009904:	d410      	bmi.n	8009928 <__swhatbuf_r+0x40>
 8009906:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800990a:	e00e      	b.n	800992a <__swhatbuf_r+0x42>
 800990c:	466a      	mov	r2, sp
 800990e:	f000 f903 	bl	8009b18 <_fstat_r>
 8009912:	2800      	cmp	r0, #0
 8009914:	dbf1      	blt.n	80098fa <__swhatbuf_r+0x12>
 8009916:	9a01      	ldr	r2, [sp, #4]
 8009918:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800991c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009920:	425a      	negs	r2, r3
 8009922:	415a      	adcs	r2, r3
 8009924:	602a      	str	r2, [r5, #0]
 8009926:	e7ee      	b.n	8009906 <__swhatbuf_r+0x1e>
 8009928:	2340      	movs	r3, #64	; 0x40
 800992a:	2000      	movs	r0, #0
 800992c:	6023      	str	r3, [r4, #0]
 800992e:	b016      	add	sp, #88	; 0x58
 8009930:	bd70      	pop	{r4, r5, r6, pc}
	...

08009934 <__smakebuf_r>:
 8009934:	898b      	ldrh	r3, [r1, #12]
 8009936:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009938:	079d      	lsls	r5, r3, #30
 800993a:	4606      	mov	r6, r0
 800993c:	460c      	mov	r4, r1
 800993e:	d507      	bpl.n	8009950 <__smakebuf_r+0x1c>
 8009940:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009944:	6023      	str	r3, [r4, #0]
 8009946:	6123      	str	r3, [r4, #16]
 8009948:	2301      	movs	r3, #1
 800994a:	6163      	str	r3, [r4, #20]
 800994c:	b002      	add	sp, #8
 800994e:	bd70      	pop	{r4, r5, r6, pc}
 8009950:	466a      	mov	r2, sp
 8009952:	ab01      	add	r3, sp, #4
 8009954:	f7ff ffc8 	bl	80098e8 <__swhatbuf_r>
 8009958:	9900      	ldr	r1, [sp, #0]
 800995a:	4605      	mov	r5, r0
 800995c:	4630      	mov	r0, r6
 800995e:	f7ff f961 	bl	8008c24 <_malloc_r>
 8009962:	b948      	cbnz	r0, 8009978 <__smakebuf_r+0x44>
 8009964:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009968:	059a      	lsls	r2, r3, #22
 800996a:	d4ef      	bmi.n	800994c <__smakebuf_r+0x18>
 800996c:	f023 0303 	bic.w	r3, r3, #3
 8009970:	f043 0302 	orr.w	r3, r3, #2
 8009974:	81a3      	strh	r3, [r4, #12]
 8009976:	e7e3      	b.n	8009940 <__smakebuf_r+0xc>
 8009978:	4b0d      	ldr	r3, [pc, #52]	; (80099b0 <__smakebuf_r+0x7c>)
 800997a:	62b3      	str	r3, [r6, #40]	; 0x28
 800997c:	89a3      	ldrh	r3, [r4, #12]
 800997e:	6020      	str	r0, [r4, #0]
 8009980:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009984:	81a3      	strh	r3, [r4, #12]
 8009986:	9b00      	ldr	r3, [sp, #0]
 8009988:	6120      	str	r0, [r4, #16]
 800998a:	6163      	str	r3, [r4, #20]
 800998c:	9b01      	ldr	r3, [sp, #4]
 800998e:	b15b      	cbz	r3, 80099a8 <__smakebuf_r+0x74>
 8009990:	4630      	mov	r0, r6
 8009992:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009996:	f000 f8d1 	bl	8009b3c <_isatty_r>
 800999a:	b128      	cbz	r0, 80099a8 <__smakebuf_r+0x74>
 800999c:	89a3      	ldrh	r3, [r4, #12]
 800999e:	f023 0303 	bic.w	r3, r3, #3
 80099a2:	f043 0301 	orr.w	r3, r3, #1
 80099a6:	81a3      	strh	r3, [r4, #12]
 80099a8:	89a0      	ldrh	r0, [r4, #12]
 80099aa:	4305      	orrs	r5, r0
 80099ac:	81a5      	strh	r5, [r4, #12]
 80099ae:	e7cd      	b.n	800994c <__smakebuf_r+0x18>
 80099b0:	08009741 	.word	0x08009741

080099b4 <_malloc_usable_size_r>:
 80099b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099b8:	1f18      	subs	r0, r3, #4
 80099ba:	2b00      	cmp	r3, #0
 80099bc:	bfbc      	itt	lt
 80099be:	580b      	ldrlt	r3, [r1, r0]
 80099c0:	18c0      	addlt	r0, r0, r3
 80099c2:	4770      	bx	lr

080099c4 <_raise_r>:
 80099c4:	291f      	cmp	r1, #31
 80099c6:	b538      	push	{r3, r4, r5, lr}
 80099c8:	4604      	mov	r4, r0
 80099ca:	460d      	mov	r5, r1
 80099cc:	d904      	bls.n	80099d8 <_raise_r+0x14>
 80099ce:	2316      	movs	r3, #22
 80099d0:	6003      	str	r3, [r0, #0]
 80099d2:	f04f 30ff 	mov.w	r0, #4294967295
 80099d6:	bd38      	pop	{r3, r4, r5, pc}
 80099d8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80099da:	b112      	cbz	r2, 80099e2 <_raise_r+0x1e>
 80099dc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80099e0:	b94b      	cbnz	r3, 80099f6 <_raise_r+0x32>
 80099e2:	4620      	mov	r0, r4
 80099e4:	f000 f830 	bl	8009a48 <_getpid_r>
 80099e8:	462a      	mov	r2, r5
 80099ea:	4601      	mov	r1, r0
 80099ec:	4620      	mov	r0, r4
 80099ee:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099f2:	f000 b817 	b.w	8009a24 <_kill_r>
 80099f6:	2b01      	cmp	r3, #1
 80099f8:	d00a      	beq.n	8009a10 <_raise_r+0x4c>
 80099fa:	1c59      	adds	r1, r3, #1
 80099fc:	d103      	bne.n	8009a06 <_raise_r+0x42>
 80099fe:	2316      	movs	r3, #22
 8009a00:	6003      	str	r3, [r0, #0]
 8009a02:	2001      	movs	r0, #1
 8009a04:	e7e7      	b.n	80099d6 <_raise_r+0x12>
 8009a06:	2400      	movs	r4, #0
 8009a08:	4628      	mov	r0, r5
 8009a0a:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a0e:	4798      	blx	r3
 8009a10:	2000      	movs	r0, #0
 8009a12:	e7e0      	b.n	80099d6 <_raise_r+0x12>

08009a14 <raise>:
 8009a14:	4b02      	ldr	r3, [pc, #8]	; (8009a20 <raise+0xc>)
 8009a16:	4601      	mov	r1, r0
 8009a18:	6818      	ldr	r0, [r3, #0]
 8009a1a:	f7ff bfd3 	b.w	80099c4 <_raise_r>
 8009a1e:	bf00      	nop
 8009a20:	20000014 	.word	0x20000014

08009a24 <_kill_r>:
 8009a24:	b538      	push	{r3, r4, r5, lr}
 8009a26:	2300      	movs	r3, #0
 8009a28:	4d06      	ldr	r5, [pc, #24]	; (8009a44 <_kill_r+0x20>)
 8009a2a:	4604      	mov	r4, r0
 8009a2c:	4608      	mov	r0, r1
 8009a2e:	4611      	mov	r1, r2
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	f7f8 f974 	bl	8001d1e <_kill>
 8009a36:	1c43      	adds	r3, r0, #1
 8009a38:	d102      	bne.n	8009a40 <_kill_r+0x1c>
 8009a3a:	682b      	ldr	r3, [r5, #0]
 8009a3c:	b103      	cbz	r3, 8009a40 <_kill_r+0x1c>
 8009a3e:	6023      	str	r3, [r4, #0]
 8009a40:	bd38      	pop	{r3, r4, r5, pc}
 8009a42:	bf00      	nop
 8009a44:	20000408 	.word	0x20000408

08009a48 <_getpid_r>:
 8009a48:	f7f8 b962 	b.w	8001d10 <_getpid>

08009a4c <__sread>:
 8009a4c:	b510      	push	{r4, lr}
 8009a4e:	460c      	mov	r4, r1
 8009a50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a54:	f000 f894 	bl	8009b80 <_read_r>
 8009a58:	2800      	cmp	r0, #0
 8009a5a:	bfab      	itete	ge
 8009a5c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009a5e:	89a3      	ldrhlt	r3, [r4, #12]
 8009a60:	181b      	addge	r3, r3, r0
 8009a62:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009a66:	bfac      	ite	ge
 8009a68:	6563      	strge	r3, [r4, #84]	; 0x54
 8009a6a:	81a3      	strhlt	r3, [r4, #12]
 8009a6c:	bd10      	pop	{r4, pc}

08009a6e <__swrite>:
 8009a6e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009a72:	461f      	mov	r7, r3
 8009a74:	898b      	ldrh	r3, [r1, #12]
 8009a76:	4605      	mov	r5, r0
 8009a78:	05db      	lsls	r3, r3, #23
 8009a7a:	460c      	mov	r4, r1
 8009a7c:	4616      	mov	r6, r2
 8009a7e:	d505      	bpl.n	8009a8c <__swrite+0x1e>
 8009a80:	2302      	movs	r3, #2
 8009a82:	2200      	movs	r2, #0
 8009a84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009a88:	f000 f868 	bl	8009b5c <_lseek_r>
 8009a8c:	89a3      	ldrh	r3, [r4, #12]
 8009a8e:	4632      	mov	r2, r6
 8009a90:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009a94:	81a3      	strh	r3, [r4, #12]
 8009a96:	4628      	mov	r0, r5
 8009a98:	463b      	mov	r3, r7
 8009a9a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009a9e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009aa2:	f000 b817 	b.w	8009ad4 <_write_r>

08009aa6 <__sseek>:
 8009aa6:	b510      	push	{r4, lr}
 8009aa8:	460c      	mov	r4, r1
 8009aaa:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009aae:	f000 f855 	bl	8009b5c <_lseek_r>
 8009ab2:	1c43      	adds	r3, r0, #1
 8009ab4:	89a3      	ldrh	r3, [r4, #12]
 8009ab6:	bf15      	itete	ne
 8009ab8:	6560      	strne	r0, [r4, #84]	; 0x54
 8009aba:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009abe:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8009ac2:	81a3      	strheq	r3, [r4, #12]
 8009ac4:	bf18      	it	ne
 8009ac6:	81a3      	strhne	r3, [r4, #12]
 8009ac8:	bd10      	pop	{r4, pc}

08009aca <__sclose>:
 8009aca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ace:	f000 b813 	b.w	8009af8 <_close_r>
	...

08009ad4 <_write_r>:
 8009ad4:	b538      	push	{r3, r4, r5, lr}
 8009ad6:	4604      	mov	r4, r0
 8009ad8:	4608      	mov	r0, r1
 8009ada:	4611      	mov	r1, r2
 8009adc:	2200      	movs	r2, #0
 8009ade:	4d05      	ldr	r5, [pc, #20]	; (8009af4 <_write_r+0x20>)
 8009ae0:	602a      	str	r2, [r5, #0]
 8009ae2:	461a      	mov	r2, r3
 8009ae4:	f7f8 f952 	bl	8001d8c <_write>
 8009ae8:	1c43      	adds	r3, r0, #1
 8009aea:	d102      	bne.n	8009af2 <_write_r+0x1e>
 8009aec:	682b      	ldr	r3, [r5, #0]
 8009aee:	b103      	cbz	r3, 8009af2 <_write_r+0x1e>
 8009af0:	6023      	str	r3, [r4, #0]
 8009af2:	bd38      	pop	{r3, r4, r5, pc}
 8009af4:	20000408 	.word	0x20000408

08009af8 <_close_r>:
 8009af8:	b538      	push	{r3, r4, r5, lr}
 8009afa:	2300      	movs	r3, #0
 8009afc:	4d05      	ldr	r5, [pc, #20]	; (8009b14 <_close_r+0x1c>)
 8009afe:	4604      	mov	r4, r0
 8009b00:	4608      	mov	r0, r1
 8009b02:	602b      	str	r3, [r5, #0]
 8009b04:	f7f8 f95e 	bl	8001dc4 <_close>
 8009b08:	1c43      	adds	r3, r0, #1
 8009b0a:	d102      	bne.n	8009b12 <_close_r+0x1a>
 8009b0c:	682b      	ldr	r3, [r5, #0]
 8009b0e:	b103      	cbz	r3, 8009b12 <_close_r+0x1a>
 8009b10:	6023      	str	r3, [r4, #0]
 8009b12:	bd38      	pop	{r3, r4, r5, pc}
 8009b14:	20000408 	.word	0x20000408

08009b18 <_fstat_r>:
 8009b18:	b538      	push	{r3, r4, r5, lr}
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	4d06      	ldr	r5, [pc, #24]	; (8009b38 <_fstat_r+0x20>)
 8009b1e:	4604      	mov	r4, r0
 8009b20:	4608      	mov	r0, r1
 8009b22:	4611      	mov	r1, r2
 8009b24:	602b      	str	r3, [r5, #0]
 8009b26:	f7f8 f958 	bl	8001dda <_fstat>
 8009b2a:	1c43      	adds	r3, r0, #1
 8009b2c:	d102      	bne.n	8009b34 <_fstat_r+0x1c>
 8009b2e:	682b      	ldr	r3, [r5, #0]
 8009b30:	b103      	cbz	r3, 8009b34 <_fstat_r+0x1c>
 8009b32:	6023      	str	r3, [r4, #0]
 8009b34:	bd38      	pop	{r3, r4, r5, pc}
 8009b36:	bf00      	nop
 8009b38:	20000408 	.word	0x20000408

08009b3c <_isatty_r>:
 8009b3c:	b538      	push	{r3, r4, r5, lr}
 8009b3e:	2300      	movs	r3, #0
 8009b40:	4d05      	ldr	r5, [pc, #20]	; (8009b58 <_isatty_r+0x1c>)
 8009b42:	4604      	mov	r4, r0
 8009b44:	4608      	mov	r0, r1
 8009b46:	602b      	str	r3, [r5, #0]
 8009b48:	f7f8 f956 	bl	8001df8 <_isatty>
 8009b4c:	1c43      	adds	r3, r0, #1
 8009b4e:	d102      	bne.n	8009b56 <_isatty_r+0x1a>
 8009b50:	682b      	ldr	r3, [r5, #0]
 8009b52:	b103      	cbz	r3, 8009b56 <_isatty_r+0x1a>
 8009b54:	6023      	str	r3, [r4, #0]
 8009b56:	bd38      	pop	{r3, r4, r5, pc}
 8009b58:	20000408 	.word	0x20000408

08009b5c <_lseek_r>:
 8009b5c:	b538      	push	{r3, r4, r5, lr}
 8009b5e:	4604      	mov	r4, r0
 8009b60:	4608      	mov	r0, r1
 8009b62:	4611      	mov	r1, r2
 8009b64:	2200      	movs	r2, #0
 8009b66:	4d05      	ldr	r5, [pc, #20]	; (8009b7c <_lseek_r+0x20>)
 8009b68:	602a      	str	r2, [r5, #0]
 8009b6a:	461a      	mov	r2, r3
 8009b6c:	f7f8 f94e 	bl	8001e0c <_lseek>
 8009b70:	1c43      	adds	r3, r0, #1
 8009b72:	d102      	bne.n	8009b7a <_lseek_r+0x1e>
 8009b74:	682b      	ldr	r3, [r5, #0]
 8009b76:	b103      	cbz	r3, 8009b7a <_lseek_r+0x1e>
 8009b78:	6023      	str	r3, [r4, #0]
 8009b7a:	bd38      	pop	{r3, r4, r5, pc}
 8009b7c:	20000408 	.word	0x20000408

08009b80 <_read_r>:
 8009b80:	b538      	push	{r3, r4, r5, lr}
 8009b82:	4604      	mov	r4, r0
 8009b84:	4608      	mov	r0, r1
 8009b86:	4611      	mov	r1, r2
 8009b88:	2200      	movs	r2, #0
 8009b8a:	4d05      	ldr	r5, [pc, #20]	; (8009ba0 <_read_r+0x20>)
 8009b8c:	602a      	str	r2, [r5, #0]
 8009b8e:	461a      	mov	r2, r3
 8009b90:	f7f8 f8df 	bl	8001d52 <_read>
 8009b94:	1c43      	adds	r3, r0, #1
 8009b96:	d102      	bne.n	8009b9e <_read_r+0x1e>
 8009b98:	682b      	ldr	r3, [r5, #0]
 8009b9a:	b103      	cbz	r3, 8009b9e <_read_r+0x1e>
 8009b9c:	6023      	str	r3, [r4, #0]
 8009b9e:	bd38      	pop	{r3, r4, r5, pc}
 8009ba0:	20000408 	.word	0x20000408

08009ba4 <powf>:
 8009ba4:	b570      	push	{r4, r5, r6, lr}
 8009ba6:	460c      	mov	r4, r1
 8009ba8:	4606      	mov	r6, r0
 8009baa:	f000 f849 	bl	8009c40 <__ieee754_powf>
 8009bae:	4621      	mov	r1, r4
 8009bb0:	4605      	mov	r5, r0
 8009bb2:	4620      	mov	r0, r4
 8009bb4:	f7f7 faac 	bl	8001110 <__aeabi_fcmpun>
 8009bb8:	bb68      	cbnz	r0, 8009c16 <powf+0x72>
 8009bba:	2100      	movs	r1, #0
 8009bbc:	4630      	mov	r0, r6
 8009bbe:	f7f7 fa75 	bl	80010ac <__aeabi_fcmpeq>
 8009bc2:	b190      	cbz	r0, 8009bea <powf+0x46>
 8009bc4:	2100      	movs	r1, #0
 8009bc6:	4620      	mov	r0, r4
 8009bc8:	f7f7 fa70 	bl	80010ac <__aeabi_fcmpeq>
 8009bcc:	2800      	cmp	r0, #0
 8009bce:	d133      	bne.n	8009c38 <powf+0x94>
 8009bd0:	4620      	mov	r0, r4
 8009bd2:	f000 fc0e 	bl	800a3f2 <finitef>
 8009bd6:	b1f0      	cbz	r0, 8009c16 <powf+0x72>
 8009bd8:	2100      	movs	r1, #0
 8009bda:	4620      	mov	r0, r4
 8009bdc:	f7f7 fa70 	bl	80010c0 <__aeabi_fcmplt>
 8009be0:	b1c8      	cbz	r0, 8009c16 <powf+0x72>
 8009be2:	f7fb fdf5 	bl	80057d0 <__errno>
 8009be6:	2322      	movs	r3, #34	; 0x22
 8009be8:	e014      	b.n	8009c14 <powf+0x70>
 8009bea:	4628      	mov	r0, r5
 8009bec:	f000 fc01 	bl	800a3f2 <finitef>
 8009bf0:	b998      	cbnz	r0, 8009c1a <powf+0x76>
 8009bf2:	4630      	mov	r0, r6
 8009bf4:	f000 fbfd 	bl	800a3f2 <finitef>
 8009bf8:	b178      	cbz	r0, 8009c1a <powf+0x76>
 8009bfa:	4620      	mov	r0, r4
 8009bfc:	f000 fbf9 	bl	800a3f2 <finitef>
 8009c00:	b158      	cbz	r0, 8009c1a <powf+0x76>
 8009c02:	4629      	mov	r1, r5
 8009c04:	4628      	mov	r0, r5
 8009c06:	f7f7 fa83 	bl	8001110 <__aeabi_fcmpun>
 8009c0a:	2800      	cmp	r0, #0
 8009c0c:	d0e9      	beq.n	8009be2 <powf+0x3e>
 8009c0e:	f7fb fddf 	bl	80057d0 <__errno>
 8009c12:	2321      	movs	r3, #33	; 0x21
 8009c14:	6003      	str	r3, [r0, #0]
 8009c16:	4628      	mov	r0, r5
 8009c18:	bd70      	pop	{r4, r5, r6, pc}
 8009c1a:	2100      	movs	r1, #0
 8009c1c:	4628      	mov	r0, r5
 8009c1e:	f7f7 fa45 	bl	80010ac <__aeabi_fcmpeq>
 8009c22:	2800      	cmp	r0, #0
 8009c24:	d0f7      	beq.n	8009c16 <powf+0x72>
 8009c26:	4630      	mov	r0, r6
 8009c28:	f000 fbe3 	bl	800a3f2 <finitef>
 8009c2c:	2800      	cmp	r0, #0
 8009c2e:	d0f2      	beq.n	8009c16 <powf+0x72>
 8009c30:	4620      	mov	r0, r4
 8009c32:	f000 fbde 	bl	800a3f2 <finitef>
 8009c36:	e7d3      	b.n	8009be0 <powf+0x3c>
 8009c38:	f04f 557e 	mov.w	r5, #1065353216	; 0x3f800000
 8009c3c:	e7eb      	b.n	8009c16 <powf+0x72>
	...

08009c40 <__ieee754_powf>:
 8009c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c44:	f031 4a00 	bics.w	sl, r1, #2147483648	; 0x80000000
 8009c48:	4681      	mov	r9, r0
 8009c4a:	460f      	mov	r7, r1
 8009c4c:	4680      	mov	r8, r0
 8009c4e:	460c      	mov	r4, r1
 8009c50:	b087      	sub	sp, #28
 8009c52:	d10d      	bne.n	8009c70 <__ieee754_powf+0x30>
 8009c54:	f480 0880 	eor.w	r8, r0, #4194304	; 0x400000
 8009c58:	ea4f 0848 	mov.w	r8, r8, lsl #1
 8009c5c:	f518 0f00 	cmn.w	r8, #8388608	; 0x800000
 8009c60:	f240 8338 	bls.w	800a2d4 <__ieee754_powf+0x694>
 8009c64:	4639      	mov	r1, r7
 8009c66:	4648      	mov	r0, r9
 8009c68:	f7f6 ff84 	bl	8000b74 <__addsf3>
 8009c6c:	4601      	mov	r1, r0
 8009c6e:	e040      	b.n	8009cf2 <__ieee754_powf+0xb2>
 8009c70:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8009c74:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8009c78:	dcf4      	bgt.n	8009c64 <__ieee754_powf+0x24>
 8009c7a:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 8009c7e:	dd08      	ble.n	8009c92 <__ieee754_powf+0x52>
 8009c80:	f1b0 5f7e 	cmp.w	r0, #1065353216	; 0x3f800000
 8009c84:	d1ee      	bne.n	8009c64 <__ieee754_powf+0x24>
 8009c86:	f481 0480 	eor.w	r4, r1, #4194304	; 0x400000
 8009c8a:	0064      	lsls	r4, r4, #1
 8009c8c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 8009c90:	e7e6      	b.n	8009c60 <__ieee754_powf+0x20>
 8009c92:	2800      	cmp	r0, #0
 8009c94:	da20      	bge.n	8009cd8 <__ieee754_powf+0x98>
 8009c96:	f1ba 4f97 	cmp.w	sl, #1266679808	; 0x4b800000
 8009c9a:	da2e      	bge.n	8009cfa <__ieee754_powf+0xba>
 8009c9c:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 8009ca0:	f2c0 831d 	blt.w	800a2de <__ieee754_powf+0x69e>
 8009ca4:	ea4f 53ea 	mov.w	r3, sl, asr #23
 8009ca8:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 8009cac:	fa4a f503 	asr.w	r5, sl, r3
 8009cb0:	fa05 f303 	lsl.w	r3, r5, r3
 8009cb4:	4553      	cmp	r3, sl
 8009cb6:	f040 8312 	bne.w	800a2de <__ieee754_powf+0x69e>
 8009cba:	f005 0501 	and.w	r5, r5, #1
 8009cbe:	f1c5 0502 	rsb	r5, r5, #2
 8009cc2:	f1ba 5f7e 	cmp.w	sl, #1065353216	; 0x3f800000
 8009cc6:	d120      	bne.n	8009d0a <__ieee754_powf+0xca>
 8009cc8:	2c00      	cmp	r4, #0
 8009cca:	4649      	mov	r1, r9
 8009ccc:	da11      	bge.n	8009cf2 <__ieee754_powf+0xb2>
 8009cce:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009cd2:	f7f7 f90b 	bl	8000eec <__aeabi_fdiv>
 8009cd6:	e7c9      	b.n	8009c6c <__ieee754_powf+0x2c>
 8009cd8:	2500      	movs	r5, #0
 8009cda:	f1ba 4fff 	cmp.w	sl, #2139095040	; 0x7f800000
 8009cde:	d1f0      	bne.n	8009cc2 <__ieee754_powf+0x82>
 8009ce0:	f1b6 5f7e 	cmp.w	r6, #1065353216	; 0x3f800000
 8009ce4:	f000 82f6 	beq.w	800a2d4 <__ieee754_powf+0x694>
 8009ce8:	dd09      	ble.n	8009cfe <__ieee754_powf+0xbe>
 8009cea:	2c00      	cmp	r4, #0
 8009cec:	f2c0 82f5 	blt.w	800a2da <__ieee754_powf+0x69a>
 8009cf0:	4639      	mov	r1, r7
 8009cf2:	4608      	mov	r0, r1
 8009cf4:	b007      	add	sp, #28
 8009cf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009cfa:	2502      	movs	r5, #2
 8009cfc:	e7ed      	b.n	8009cda <__ieee754_powf+0x9a>
 8009cfe:	2c00      	cmp	r4, #0
 8009d00:	f280 82eb 	bge.w	800a2da <__ieee754_powf+0x69a>
 8009d04:	f107 4100 	add.w	r1, r7, #2147483648	; 0x80000000
 8009d08:	e7f3      	b.n	8009cf2 <__ieee754_powf+0xb2>
 8009d0a:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 8009d0e:	d104      	bne.n	8009d1a <__ieee754_powf+0xda>
 8009d10:	4649      	mov	r1, r9
 8009d12:	4648      	mov	r0, r9
 8009d14:	f7f7 f836 	bl	8000d84 <__aeabi_fmul>
 8009d18:	e7a8      	b.n	8009c6c <__ieee754_powf+0x2c>
 8009d1a:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 8009d1e:	4648      	mov	r0, r9
 8009d20:	d107      	bne.n	8009d32 <__ieee754_powf+0xf2>
 8009d22:	f1b8 0f00 	cmp.w	r8, #0
 8009d26:	db04      	blt.n	8009d32 <__ieee754_powf+0xf2>
 8009d28:	b007      	add	sp, #28
 8009d2a:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009d2e:	f000 baef 	b.w	800a310 <__ieee754_sqrtf>
 8009d32:	f000 fb5b 	bl	800a3ec <fabsf>
 8009d36:	4601      	mov	r1, r0
 8009d38:	b126      	cbz	r6, 8009d44 <__ieee754_powf+0x104>
 8009d3a:	f028 4340 	bic.w	r3, r8, #3221225472	; 0xc0000000
 8009d3e:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 8009d42:	d118      	bne.n	8009d76 <__ieee754_powf+0x136>
 8009d44:	2c00      	cmp	r4, #0
 8009d46:	da04      	bge.n	8009d52 <__ieee754_powf+0x112>
 8009d48:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009d4c:	f7f7 f8ce 	bl	8000eec <__aeabi_fdiv>
 8009d50:	4601      	mov	r1, r0
 8009d52:	f1b8 0f00 	cmp.w	r8, #0
 8009d56:	dacc      	bge.n	8009cf2 <__ieee754_powf+0xb2>
 8009d58:	f1a6 567e 	sub.w	r6, r6, #1065353216	; 0x3f800000
 8009d5c:	ea56 0305 	orrs.w	r3, r6, r5
 8009d60:	d104      	bne.n	8009d6c <__ieee754_powf+0x12c>
 8009d62:	4608      	mov	r0, r1
 8009d64:	f7f6 ff04 	bl	8000b70 <__aeabi_fsub>
 8009d68:	4601      	mov	r1, r0
 8009d6a:	e7b2      	b.n	8009cd2 <__ieee754_powf+0x92>
 8009d6c:	2d01      	cmp	r5, #1
 8009d6e:	d1c0      	bne.n	8009cf2 <__ieee754_powf+0xb2>
 8009d70:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 8009d74:	e77a      	b.n	8009c6c <__ieee754_powf+0x2c>
 8009d76:	ea4f 73d8 	mov.w	r3, r8, lsr #31
 8009d7a:	3b01      	subs	r3, #1
 8009d7c:	9302      	str	r3, [sp, #8]
 8009d7e:	432b      	orrs	r3, r5
 8009d80:	d101      	bne.n	8009d86 <__ieee754_powf+0x146>
 8009d82:	4649      	mov	r1, r9
 8009d84:	e7ed      	b.n	8009d62 <__ieee754_powf+0x122>
 8009d86:	f1ba 4f9a 	cmp.w	sl, #1291845632	; 0x4d000000
 8009d8a:	f340 809f 	ble.w	8009ecc <__ieee754_powf+0x28c>
 8009d8e:	4b48      	ldr	r3, [pc, #288]	; (8009eb0 <__ieee754_powf+0x270>)
 8009d90:	429e      	cmp	r6, r3
 8009d92:	dc07      	bgt.n	8009da4 <__ieee754_powf+0x164>
 8009d94:	2c00      	cmp	r4, #0
 8009d96:	da0a      	bge.n	8009dae <__ieee754_powf+0x16e>
 8009d98:	2000      	movs	r0, #0
 8009d9a:	b007      	add	sp, #28
 8009d9c:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da0:	f000 bb20 	b.w	800a3e4 <__math_oflowf>
 8009da4:	4b43      	ldr	r3, [pc, #268]	; (8009eb4 <__ieee754_powf+0x274>)
 8009da6:	429e      	cmp	r6, r3
 8009da8:	dd07      	ble.n	8009dba <__ieee754_powf+0x17a>
 8009daa:	2c00      	cmp	r4, #0
 8009dac:	dcf4      	bgt.n	8009d98 <__ieee754_powf+0x158>
 8009dae:	2000      	movs	r0, #0
 8009db0:	b007      	add	sp, #28
 8009db2:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009db6:	f000 bb11 	b.w	800a3dc <__math_uflowf>
 8009dba:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 8009dbe:	f7f6 fed7 	bl	8000b70 <__aeabi_fsub>
 8009dc2:	493d      	ldr	r1, [pc, #244]	; (8009eb8 <__ieee754_powf+0x278>)
 8009dc4:	4606      	mov	r6, r0
 8009dc6:	f7f6 ffdd 	bl	8000d84 <__aeabi_fmul>
 8009dca:	493c      	ldr	r1, [pc, #240]	; (8009ebc <__ieee754_powf+0x27c>)
 8009dcc:	4680      	mov	r8, r0
 8009dce:	4630      	mov	r0, r6
 8009dd0:	f7f6 ffd8 	bl	8000d84 <__aeabi_fmul>
 8009dd4:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 8009dd8:	4681      	mov	r9, r0
 8009dda:	4630      	mov	r0, r6
 8009ddc:	f7f6 ffd2 	bl	8000d84 <__aeabi_fmul>
 8009de0:	4601      	mov	r1, r0
 8009de2:	4837      	ldr	r0, [pc, #220]	; (8009ec0 <__ieee754_powf+0x280>)
 8009de4:	f7f6 fec4 	bl	8000b70 <__aeabi_fsub>
 8009de8:	4631      	mov	r1, r6
 8009dea:	f7f6 ffcb 	bl	8000d84 <__aeabi_fmul>
 8009dee:	4601      	mov	r1, r0
 8009df0:	f04f 507c 	mov.w	r0, #1056964608	; 0x3f000000
 8009df4:	f7f6 febc 	bl	8000b70 <__aeabi_fsub>
 8009df8:	4631      	mov	r1, r6
 8009dfa:	4682      	mov	sl, r0
 8009dfc:	4630      	mov	r0, r6
 8009dfe:	f7f6 ffc1 	bl	8000d84 <__aeabi_fmul>
 8009e02:	4601      	mov	r1, r0
 8009e04:	4650      	mov	r0, sl
 8009e06:	f7f6 ffbd 	bl	8000d84 <__aeabi_fmul>
 8009e0a:	492e      	ldr	r1, [pc, #184]	; (8009ec4 <__ieee754_powf+0x284>)
 8009e0c:	f7f6 ffba 	bl	8000d84 <__aeabi_fmul>
 8009e10:	4601      	mov	r1, r0
 8009e12:	4648      	mov	r0, r9
 8009e14:	f7f6 feac 	bl	8000b70 <__aeabi_fsub>
 8009e18:	4601      	mov	r1, r0
 8009e1a:	4606      	mov	r6, r0
 8009e1c:	4640      	mov	r0, r8
 8009e1e:	f7f6 fea9 	bl	8000b74 <__addsf3>
 8009e22:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 8009e26:	f029 090f 	bic.w	r9, r9, #15
 8009e2a:	4641      	mov	r1, r8
 8009e2c:	4648      	mov	r0, r9
 8009e2e:	f7f6 fe9f 	bl	8000b70 <__aeabi_fsub>
 8009e32:	4601      	mov	r1, r0
 8009e34:	4630      	mov	r0, r6
 8009e36:	f7f6 fe9b 	bl	8000b70 <__aeabi_fsub>
 8009e3a:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 8009e3e:	9b02      	ldr	r3, [sp, #8]
 8009e40:	3d01      	subs	r5, #1
 8009e42:	f024 040f 	bic.w	r4, r4, #15
 8009e46:	432b      	orrs	r3, r5
 8009e48:	4606      	mov	r6, r0
 8009e4a:	4621      	mov	r1, r4
 8009e4c:	4638      	mov	r0, r7
 8009e4e:	bf14      	ite	ne
 8009e50:	f04f 557e 	movne.w	r5, #1065353216	; 0x3f800000
 8009e54:	4d1c      	ldreq	r5, [pc, #112]	; (8009ec8 <__ieee754_powf+0x288>)
 8009e56:	f7f6 fe8b 	bl	8000b70 <__aeabi_fsub>
 8009e5a:	4649      	mov	r1, r9
 8009e5c:	f7f6 ff92 	bl	8000d84 <__aeabi_fmul>
 8009e60:	4639      	mov	r1, r7
 8009e62:	4680      	mov	r8, r0
 8009e64:	4630      	mov	r0, r6
 8009e66:	f7f6 ff8d 	bl	8000d84 <__aeabi_fmul>
 8009e6a:	4601      	mov	r1, r0
 8009e6c:	4640      	mov	r0, r8
 8009e6e:	f7f6 fe81 	bl	8000b74 <__addsf3>
 8009e72:	4621      	mov	r1, r4
 8009e74:	4606      	mov	r6, r0
 8009e76:	4648      	mov	r0, r9
 8009e78:	f7f6 ff84 	bl	8000d84 <__aeabi_fmul>
 8009e7c:	4601      	mov	r1, r0
 8009e7e:	4607      	mov	r7, r0
 8009e80:	4681      	mov	r9, r0
 8009e82:	4630      	mov	r0, r6
 8009e84:	f7f6 fe76 	bl	8000b74 <__addsf3>
 8009e88:	2800      	cmp	r0, #0
 8009e8a:	4682      	mov	sl, r0
 8009e8c:	4680      	mov	r8, r0
 8009e8e:	f020 4400 	bic.w	r4, r0, #2147483648	; 0x80000000
 8009e92:	f340 8201 	ble.w	800a298 <__ieee754_powf+0x658>
 8009e96:	f1b4 4f86 	cmp.w	r4, #1124073472	; 0x43000000
 8009e9a:	f340 814f 	ble.w	800a13c <__ieee754_powf+0x4fc>
 8009e9e:	2100      	movs	r1, #0
 8009ea0:	4628      	mov	r0, r5
 8009ea2:	f7f7 f90d 	bl	80010c0 <__aeabi_fcmplt>
 8009ea6:	3800      	subs	r0, #0
 8009ea8:	bf18      	it	ne
 8009eaa:	2001      	movne	r0, #1
 8009eac:	e775      	b.n	8009d9a <__ieee754_powf+0x15a>
 8009eae:	bf00      	nop
 8009eb0:	3f7ffff3 	.word	0x3f7ffff3
 8009eb4:	3f800007 	.word	0x3f800007
 8009eb8:	3fb8aa00 	.word	0x3fb8aa00
 8009ebc:	36eca570 	.word	0x36eca570
 8009ec0:	3eaaaaab 	.word	0x3eaaaaab
 8009ec4:	3fb8aa3b 	.word	0x3fb8aa3b
 8009ec8:	bf800000 	.word	0xbf800000
 8009ecc:	f018 4fff 	tst.w	r8, #2139095040	; 0x7f800000
 8009ed0:	f040 8111 	bne.w	800a0f6 <__ieee754_powf+0x4b6>
 8009ed4:	f04f 4197 	mov.w	r1, #1266679808	; 0x4b800000
 8009ed8:	f7f6 ff54 	bl	8000d84 <__aeabi_fmul>
 8009edc:	f06f 0217 	mvn.w	r2, #23
 8009ee0:	4606      	mov	r6, r0
 8009ee2:	15f3      	asrs	r3, r6, #23
 8009ee4:	3b7f      	subs	r3, #127	; 0x7f
 8009ee6:	4413      	add	r3, r2
 8009ee8:	9301      	str	r3, [sp, #4]
 8009eea:	4b85      	ldr	r3, [pc, #532]	; (800a100 <__ieee754_powf+0x4c0>)
 8009eec:	f3c6 0016 	ubfx	r0, r6, #0, #23
 8009ef0:	4298      	cmp	r0, r3
 8009ef2:	f040 567e 	orr.w	r6, r0, #1065353216	; 0x3f800000
 8009ef6:	dd08      	ble.n	8009f0a <__ieee754_powf+0x2ca>
 8009ef8:	4b82      	ldr	r3, [pc, #520]	; (800a104 <__ieee754_powf+0x4c4>)
 8009efa:	4298      	cmp	r0, r3
 8009efc:	f340 80fd 	ble.w	800a0fa <__ieee754_powf+0x4ba>
 8009f00:	9b01      	ldr	r3, [sp, #4]
 8009f02:	f5a6 0600 	sub.w	r6, r6, #8388608	; 0x800000
 8009f06:	3301      	adds	r3, #1
 8009f08:	9301      	str	r3, [sp, #4]
 8009f0a:	2300      	movs	r3, #0
 8009f0c:	9300      	str	r3, [sp, #0]
 8009f0e:	9900      	ldr	r1, [sp, #0]
 8009f10:	4a7d      	ldr	r2, [pc, #500]	; (800a108 <__ieee754_powf+0x4c8>)
 8009f12:	4630      	mov	r0, r6
 8009f14:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8009f18:	9603      	str	r6, [sp, #12]
 8009f1a:	4611      	mov	r1, r2
 8009f1c:	9205      	str	r2, [sp, #20]
 8009f1e:	f7f6 fe27 	bl	8000b70 <__aeabi_fsub>
 8009f22:	9a05      	ldr	r2, [sp, #20]
 8009f24:	9b03      	ldr	r3, [sp, #12]
 8009f26:	4683      	mov	fp, r0
 8009f28:	4619      	mov	r1, r3
 8009f2a:	4610      	mov	r0, r2
 8009f2c:	9203      	str	r2, [sp, #12]
 8009f2e:	9304      	str	r3, [sp, #16]
 8009f30:	f7f6 fe20 	bl	8000b74 <__addsf3>
 8009f34:	4601      	mov	r1, r0
 8009f36:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8009f3a:	f7f6 ffd7 	bl	8000eec <__aeabi_fdiv>
 8009f3e:	4682      	mov	sl, r0
 8009f40:	4601      	mov	r1, r0
 8009f42:	4658      	mov	r0, fp
 8009f44:	f7f6 ff1e 	bl	8000d84 <__aeabi_fmul>
 8009f48:	1076      	asrs	r6, r6, #1
 8009f4a:	9b00      	ldr	r3, [sp, #0]
 8009f4c:	f046 5600 	orr.w	r6, r6, #536870912	; 0x20000000
 8009f50:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 8009f54:	f506 2680 	add.w	r6, r6, #262144	; 0x40000
 8009f58:	f029 090f 	bic.w	r9, r9, #15
 8009f5c:	eb06 5643 	add.w	r6, r6, r3, lsl #21
 8009f60:	4680      	mov	r8, r0
 8009f62:	4631      	mov	r1, r6
 8009f64:	4648      	mov	r0, r9
 8009f66:	f7f6 ff0d 	bl	8000d84 <__aeabi_fmul>
 8009f6a:	4601      	mov	r1, r0
 8009f6c:	4658      	mov	r0, fp
 8009f6e:	f7f6 fdff 	bl	8000b70 <__aeabi_fsub>
 8009f72:	9a03      	ldr	r2, [sp, #12]
 8009f74:	4683      	mov	fp, r0
 8009f76:	4611      	mov	r1, r2
 8009f78:	4630      	mov	r0, r6
 8009f7a:	f7f6 fdf9 	bl	8000b70 <__aeabi_fsub>
 8009f7e:	9b04      	ldr	r3, [sp, #16]
 8009f80:	4601      	mov	r1, r0
 8009f82:	4618      	mov	r0, r3
 8009f84:	f7f6 fdf4 	bl	8000b70 <__aeabi_fsub>
 8009f88:	4649      	mov	r1, r9
 8009f8a:	f7f6 fefb 	bl	8000d84 <__aeabi_fmul>
 8009f8e:	4601      	mov	r1, r0
 8009f90:	4658      	mov	r0, fp
 8009f92:	f7f6 fded 	bl	8000b70 <__aeabi_fsub>
 8009f96:	4651      	mov	r1, sl
 8009f98:	f7f6 fef4 	bl	8000d84 <__aeabi_fmul>
 8009f9c:	4641      	mov	r1, r8
 8009f9e:	4682      	mov	sl, r0
 8009fa0:	4640      	mov	r0, r8
 8009fa2:	f7f6 feef 	bl	8000d84 <__aeabi_fmul>
 8009fa6:	4606      	mov	r6, r0
 8009fa8:	4958      	ldr	r1, [pc, #352]	; (800a10c <__ieee754_powf+0x4cc>)
 8009faa:	f7f6 feeb 	bl	8000d84 <__aeabi_fmul>
 8009fae:	4958      	ldr	r1, [pc, #352]	; (800a110 <__ieee754_powf+0x4d0>)
 8009fb0:	f7f6 fde0 	bl	8000b74 <__addsf3>
 8009fb4:	4631      	mov	r1, r6
 8009fb6:	f7f6 fee5 	bl	8000d84 <__aeabi_fmul>
 8009fba:	4956      	ldr	r1, [pc, #344]	; (800a114 <__ieee754_powf+0x4d4>)
 8009fbc:	f7f6 fdda 	bl	8000b74 <__addsf3>
 8009fc0:	4631      	mov	r1, r6
 8009fc2:	f7f6 fedf 	bl	8000d84 <__aeabi_fmul>
 8009fc6:	4954      	ldr	r1, [pc, #336]	; (800a118 <__ieee754_powf+0x4d8>)
 8009fc8:	f7f6 fdd4 	bl	8000b74 <__addsf3>
 8009fcc:	4631      	mov	r1, r6
 8009fce:	f7f6 fed9 	bl	8000d84 <__aeabi_fmul>
 8009fd2:	4952      	ldr	r1, [pc, #328]	; (800a11c <__ieee754_powf+0x4dc>)
 8009fd4:	f7f6 fdce 	bl	8000b74 <__addsf3>
 8009fd8:	4631      	mov	r1, r6
 8009fda:	f7f6 fed3 	bl	8000d84 <__aeabi_fmul>
 8009fde:	4950      	ldr	r1, [pc, #320]	; (800a120 <__ieee754_powf+0x4e0>)
 8009fe0:	f7f6 fdc8 	bl	8000b74 <__addsf3>
 8009fe4:	4631      	mov	r1, r6
 8009fe6:	4683      	mov	fp, r0
 8009fe8:	4630      	mov	r0, r6
 8009fea:	f7f6 fecb 	bl	8000d84 <__aeabi_fmul>
 8009fee:	4601      	mov	r1, r0
 8009ff0:	4658      	mov	r0, fp
 8009ff2:	f7f6 fec7 	bl	8000d84 <__aeabi_fmul>
 8009ff6:	4606      	mov	r6, r0
 8009ff8:	4649      	mov	r1, r9
 8009ffa:	4640      	mov	r0, r8
 8009ffc:	f7f6 fdba 	bl	8000b74 <__addsf3>
 800a000:	4651      	mov	r1, sl
 800a002:	f7f6 febf 	bl	8000d84 <__aeabi_fmul>
 800a006:	4631      	mov	r1, r6
 800a008:	f7f6 fdb4 	bl	8000b74 <__addsf3>
 800a00c:	4649      	mov	r1, r9
 800a00e:	4683      	mov	fp, r0
 800a010:	4648      	mov	r0, r9
 800a012:	f7f6 feb7 	bl	8000d84 <__aeabi_fmul>
 800a016:	4943      	ldr	r1, [pc, #268]	; (800a124 <__ieee754_powf+0x4e4>)
 800a018:	9003      	str	r0, [sp, #12]
 800a01a:	f7f6 fdab 	bl	8000b74 <__addsf3>
 800a01e:	4659      	mov	r1, fp
 800a020:	f7f6 fda8 	bl	8000b74 <__addsf3>
 800a024:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800a028:	f026 060f 	bic.w	r6, r6, #15
 800a02c:	4631      	mov	r1, r6
 800a02e:	4648      	mov	r0, r9
 800a030:	f7f6 fea8 	bl	8000d84 <__aeabi_fmul>
 800a034:	493b      	ldr	r1, [pc, #236]	; (800a124 <__ieee754_powf+0x4e4>)
 800a036:	4681      	mov	r9, r0
 800a038:	4630      	mov	r0, r6
 800a03a:	f7f6 fd99 	bl	8000b70 <__aeabi_fsub>
 800a03e:	9b03      	ldr	r3, [sp, #12]
 800a040:	4619      	mov	r1, r3
 800a042:	f7f6 fd95 	bl	8000b70 <__aeabi_fsub>
 800a046:	4601      	mov	r1, r0
 800a048:	4658      	mov	r0, fp
 800a04a:	f7f6 fd91 	bl	8000b70 <__aeabi_fsub>
 800a04e:	4641      	mov	r1, r8
 800a050:	f7f6 fe98 	bl	8000d84 <__aeabi_fmul>
 800a054:	4631      	mov	r1, r6
 800a056:	4680      	mov	r8, r0
 800a058:	4650      	mov	r0, sl
 800a05a:	f7f6 fe93 	bl	8000d84 <__aeabi_fmul>
 800a05e:	4601      	mov	r1, r0
 800a060:	4640      	mov	r0, r8
 800a062:	f7f6 fd87 	bl	8000b74 <__addsf3>
 800a066:	4682      	mov	sl, r0
 800a068:	4601      	mov	r1, r0
 800a06a:	4648      	mov	r0, r9
 800a06c:	f7f6 fd82 	bl	8000b74 <__addsf3>
 800a070:	f420 667f 	bic.w	r6, r0, #4080	; 0xff0
 800a074:	f026 060f 	bic.w	r6, r6, #15
 800a078:	4630      	mov	r0, r6
 800a07a:	492b      	ldr	r1, [pc, #172]	; (800a128 <__ieee754_powf+0x4e8>)
 800a07c:	f7f6 fe82 	bl	8000d84 <__aeabi_fmul>
 800a080:	4649      	mov	r1, r9
 800a082:	4680      	mov	r8, r0
 800a084:	4630      	mov	r0, r6
 800a086:	f7f6 fd73 	bl	8000b70 <__aeabi_fsub>
 800a08a:	4601      	mov	r1, r0
 800a08c:	4650      	mov	r0, sl
 800a08e:	f7f6 fd6f 	bl	8000b70 <__aeabi_fsub>
 800a092:	4926      	ldr	r1, [pc, #152]	; (800a12c <__ieee754_powf+0x4ec>)
 800a094:	f7f6 fe76 	bl	8000d84 <__aeabi_fmul>
 800a098:	4925      	ldr	r1, [pc, #148]	; (800a130 <__ieee754_powf+0x4f0>)
 800a09a:	4681      	mov	r9, r0
 800a09c:	4630      	mov	r0, r6
 800a09e:	f7f6 fe71 	bl	8000d84 <__aeabi_fmul>
 800a0a2:	4601      	mov	r1, r0
 800a0a4:	4648      	mov	r0, r9
 800a0a6:	f7f6 fd65 	bl	8000b74 <__addsf3>
 800a0aa:	4b22      	ldr	r3, [pc, #136]	; (800a134 <__ieee754_powf+0x4f4>)
 800a0ac:	9a00      	ldr	r2, [sp, #0]
 800a0ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a0b2:	f7f6 fd5f 	bl	8000b74 <__addsf3>
 800a0b6:	4606      	mov	r6, r0
 800a0b8:	9801      	ldr	r0, [sp, #4]
 800a0ba:	f7f6 fe0f 	bl	8000cdc <__aeabi_i2f>
 800a0be:	4682      	mov	sl, r0
 800a0c0:	4b1d      	ldr	r3, [pc, #116]	; (800a138 <__ieee754_powf+0x4f8>)
 800a0c2:	9a00      	ldr	r2, [sp, #0]
 800a0c4:	4631      	mov	r1, r6
 800a0c6:	f853 b022 	ldr.w	fp, [r3, r2, lsl #2]
 800a0ca:	4640      	mov	r0, r8
 800a0cc:	f7f6 fd52 	bl	8000b74 <__addsf3>
 800a0d0:	4659      	mov	r1, fp
 800a0d2:	f7f6 fd4f 	bl	8000b74 <__addsf3>
 800a0d6:	4651      	mov	r1, sl
 800a0d8:	f7f6 fd4c 	bl	8000b74 <__addsf3>
 800a0dc:	f420 697f 	bic.w	r9, r0, #4080	; 0xff0
 800a0e0:	f029 090f 	bic.w	r9, r9, #15
 800a0e4:	4651      	mov	r1, sl
 800a0e6:	4648      	mov	r0, r9
 800a0e8:	f7f6 fd42 	bl	8000b70 <__aeabi_fsub>
 800a0ec:	4659      	mov	r1, fp
 800a0ee:	f7f6 fd3f 	bl	8000b70 <__aeabi_fsub>
 800a0f2:	4641      	mov	r1, r8
 800a0f4:	e69b      	b.n	8009e2e <__ieee754_powf+0x1ee>
 800a0f6:	2200      	movs	r2, #0
 800a0f8:	e6f3      	b.n	8009ee2 <__ieee754_powf+0x2a2>
 800a0fa:	2301      	movs	r3, #1
 800a0fc:	e706      	b.n	8009f0c <__ieee754_powf+0x2cc>
 800a0fe:	bf00      	nop
 800a100:	001cc471 	.word	0x001cc471
 800a104:	005db3d6 	.word	0x005db3d6
 800a108:	0800a9d4 	.word	0x0800a9d4
 800a10c:	3e53f142 	.word	0x3e53f142
 800a110:	3e6c3255 	.word	0x3e6c3255
 800a114:	3e8ba305 	.word	0x3e8ba305
 800a118:	3eaaaaab 	.word	0x3eaaaaab
 800a11c:	3edb6db7 	.word	0x3edb6db7
 800a120:	3f19999a 	.word	0x3f19999a
 800a124:	40400000 	.word	0x40400000
 800a128:	3f763800 	.word	0x3f763800
 800a12c:	3f76384f 	.word	0x3f76384f
 800a130:	369dc3a0 	.word	0x369dc3a0
 800a134:	0800a9e4 	.word	0x0800a9e4
 800a138:	0800a9dc 	.word	0x0800a9dc
 800a13c:	f040 80c2 	bne.w	800a2c4 <__ieee754_powf+0x684>
 800a140:	4968      	ldr	r1, [pc, #416]	; (800a2e4 <__ieee754_powf+0x6a4>)
 800a142:	4630      	mov	r0, r6
 800a144:	f7f6 fd16 	bl	8000b74 <__addsf3>
 800a148:	4639      	mov	r1, r7
 800a14a:	4681      	mov	r9, r0
 800a14c:	4650      	mov	r0, sl
 800a14e:	f7f6 fd0f 	bl	8000b70 <__aeabi_fsub>
 800a152:	4601      	mov	r1, r0
 800a154:	4648      	mov	r0, r9
 800a156:	f7f6 ffd1 	bl	80010fc <__aeabi_fcmpgt>
 800a15a:	2800      	cmp	r0, #0
 800a15c:	f47f ae9f 	bne.w	8009e9e <__ieee754_powf+0x25e>
 800a160:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800a164:	15e4      	asrs	r4, r4, #23
 800a166:	3c7e      	subs	r4, #126	; 0x7e
 800a168:	4123      	asrs	r3, r4
 800a16a:	4443      	add	r3, r8
 800a16c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800a170:	495d      	ldr	r1, [pc, #372]	; (800a2e8 <__ieee754_powf+0x6a8>)
 800a172:	3a7f      	subs	r2, #127	; 0x7f
 800a174:	f3c3 0416 	ubfx	r4, r3, #0, #23
 800a178:	4111      	asrs	r1, r2
 800a17a:	f444 0400 	orr.w	r4, r4, #8388608	; 0x800000
 800a17e:	f1c2 0217 	rsb	r2, r2, #23
 800a182:	4114      	asrs	r4, r2
 800a184:	f1b8 0f00 	cmp.w	r8, #0
 800a188:	4638      	mov	r0, r7
 800a18a:	ea23 0101 	bic.w	r1, r3, r1
 800a18e:	bfb8      	it	lt
 800a190:	4264      	neglt	r4, r4
 800a192:	f7f6 fced 	bl	8000b70 <__aeabi_fsub>
 800a196:	4681      	mov	r9, r0
 800a198:	4631      	mov	r1, r6
 800a19a:	4648      	mov	r0, r9
 800a19c:	f7f6 fcea 	bl	8000b74 <__addsf3>
 800a1a0:	f420 677f 	bic.w	r7, r0, #4080	; 0xff0
 800a1a4:	f027 070f 	bic.w	r7, r7, #15
 800a1a8:	4638      	mov	r0, r7
 800a1aa:	4950      	ldr	r1, [pc, #320]	; (800a2ec <__ieee754_powf+0x6ac>)
 800a1ac:	f7f6 fdea 	bl	8000d84 <__aeabi_fmul>
 800a1b0:	4649      	mov	r1, r9
 800a1b2:	4680      	mov	r8, r0
 800a1b4:	4638      	mov	r0, r7
 800a1b6:	f7f6 fcdb 	bl	8000b70 <__aeabi_fsub>
 800a1ba:	4601      	mov	r1, r0
 800a1bc:	4630      	mov	r0, r6
 800a1be:	f7f6 fcd7 	bl	8000b70 <__aeabi_fsub>
 800a1c2:	494b      	ldr	r1, [pc, #300]	; (800a2f0 <__ieee754_powf+0x6b0>)
 800a1c4:	f7f6 fdde 	bl	8000d84 <__aeabi_fmul>
 800a1c8:	494a      	ldr	r1, [pc, #296]	; (800a2f4 <__ieee754_powf+0x6b4>)
 800a1ca:	4606      	mov	r6, r0
 800a1cc:	4638      	mov	r0, r7
 800a1ce:	f7f6 fdd9 	bl	8000d84 <__aeabi_fmul>
 800a1d2:	4601      	mov	r1, r0
 800a1d4:	4630      	mov	r0, r6
 800a1d6:	f7f6 fccd 	bl	8000b74 <__addsf3>
 800a1da:	4607      	mov	r7, r0
 800a1dc:	4601      	mov	r1, r0
 800a1de:	4640      	mov	r0, r8
 800a1e0:	f7f6 fcc8 	bl	8000b74 <__addsf3>
 800a1e4:	4641      	mov	r1, r8
 800a1e6:	4606      	mov	r6, r0
 800a1e8:	f7f6 fcc2 	bl	8000b70 <__aeabi_fsub>
 800a1ec:	4601      	mov	r1, r0
 800a1ee:	4638      	mov	r0, r7
 800a1f0:	f7f6 fcbe 	bl	8000b70 <__aeabi_fsub>
 800a1f4:	4631      	mov	r1, r6
 800a1f6:	4680      	mov	r8, r0
 800a1f8:	4630      	mov	r0, r6
 800a1fa:	f7f6 fdc3 	bl	8000d84 <__aeabi_fmul>
 800a1fe:	4607      	mov	r7, r0
 800a200:	493d      	ldr	r1, [pc, #244]	; (800a2f8 <__ieee754_powf+0x6b8>)
 800a202:	f7f6 fdbf 	bl	8000d84 <__aeabi_fmul>
 800a206:	493d      	ldr	r1, [pc, #244]	; (800a2fc <__ieee754_powf+0x6bc>)
 800a208:	f7f6 fcb2 	bl	8000b70 <__aeabi_fsub>
 800a20c:	4639      	mov	r1, r7
 800a20e:	f7f6 fdb9 	bl	8000d84 <__aeabi_fmul>
 800a212:	493b      	ldr	r1, [pc, #236]	; (800a300 <__ieee754_powf+0x6c0>)
 800a214:	f7f6 fcae 	bl	8000b74 <__addsf3>
 800a218:	4639      	mov	r1, r7
 800a21a:	f7f6 fdb3 	bl	8000d84 <__aeabi_fmul>
 800a21e:	4939      	ldr	r1, [pc, #228]	; (800a304 <__ieee754_powf+0x6c4>)
 800a220:	f7f6 fca6 	bl	8000b70 <__aeabi_fsub>
 800a224:	4639      	mov	r1, r7
 800a226:	f7f6 fdad 	bl	8000d84 <__aeabi_fmul>
 800a22a:	4937      	ldr	r1, [pc, #220]	; (800a308 <__ieee754_powf+0x6c8>)
 800a22c:	f7f6 fca2 	bl	8000b74 <__addsf3>
 800a230:	4639      	mov	r1, r7
 800a232:	f7f6 fda7 	bl	8000d84 <__aeabi_fmul>
 800a236:	4601      	mov	r1, r0
 800a238:	4630      	mov	r0, r6
 800a23a:	f7f6 fc99 	bl	8000b70 <__aeabi_fsub>
 800a23e:	4607      	mov	r7, r0
 800a240:	4601      	mov	r1, r0
 800a242:	4630      	mov	r0, r6
 800a244:	f7f6 fd9e 	bl	8000d84 <__aeabi_fmul>
 800a248:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800a24c:	4681      	mov	r9, r0
 800a24e:	4638      	mov	r0, r7
 800a250:	f7f6 fc8e 	bl	8000b70 <__aeabi_fsub>
 800a254:	4601      	mov	r1, r0
 800a256:	4648      	mov	r0, r9
 800a258:	f7f6 fe48 	bl	8000eec <__aeabi_fdiv>
 800a25c:	4641      	mov	r1, r8
 800a25e:	4607      	mov	r7, r0
 800a260:	4630      	mov	r0, r6
 800a262:	f7f6 fd8f 	bl	8000d84 <__aeabi_fmul>
 800a266:	4641      	mov	r1, r8
 800a268:	f7f6 fc84 	bl	8000b74 <__addsf3>
 800a26c:	4601      	mov	r1, r0
 800a26e:	4638      	mov	r0, r7
 800a270:	f7f6 fc7e 	bl	8000b70 <__aeabi_fsub>
 800a274:	4631      	mov	r1, r6
 800a276:	f7f6 fc7b 	bl	8000b70 <__aeabi_fsub>
 800a27a:	4601      	mov	r1, r0
 800a27c:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 800a280:	f7f6 fc76 	bl	8000b70 <__aeabi_fsub>
 800a284:	eb00 53c4 	add.w	r3, r0, r4, lsl #23
 800a288:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800a28c:	da20      	bge.n	800a2d0 <__ieee754_powf+0x690>
 800a28e:	4621      	mov	r1, r4
 800a290:	f000 f8b8 	bl	800a404 <scalbnf>
 800a294:	4629      	mov	r1, r5
 800a296:	e53d      	b.n	8009d14 <__ieee754_powf+0xd4>
 800a298:	4b1c      	ldr	r3, [pc, #112]	; (800a30c <__ieee754_powf+0x6cc>)
 800a29a:	429c      	cmp	r4, r3
 800a29c:	dd07      	ble.n	800a2ae <__ieee754_powf+0x66e>
 800a29e:	2100      	movs	r1, #0
 800a2a0:	4628      	mov	r0, r5
 800a2a2:	f7f6 ff0d 	bl	80010c0 <__aeabi_fcmplt>
 800a2a6:	3800      	subs	r0, #0
 800a2a8:	bf18      	it	ne
 800a2aa:	2001      	movne	r0, #1
 800a2ac:	e580      	b.n	8009db0 <__ieee754_powf+0x170>
 800a2ae:	d109      	bne.n	800a2c4 <__ieee754_powf+0x684>
 800a2b0:	4639      	mov	r1, r7
 800a2b2:	f7f6 fc5d 	bl	8000b70 <__aeabi_fsub>
 800a2b6:	4631      	mov	r1, r6
 800a2b8:	f7f6 ff16 	bl	80010e8 <__aeabi_fcmpge>
 800a2bc:	2800      	cmp	r0, #0
 800a2be:	f43f af4f 	beq.w	800a160 <__ieee754_powf+0x520>
 800a2c2:	e7ec      	b.n	800a29e <__ieee754_powf+0x65e>
 800a2c4:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800a2c8:	f73f af4a 	bgt.w	800a160 <__ieee754_powf+0x520>
 800a2cc:	2400      	movs	r4, #0
 800a2ce:	e763      	b.n	800a198 <__ieee754_powf+0x558>
 800a2d0:	4618      	mov	r0, r3
 800a2d2:	e7df      	b.n	800a294 <__ieee754_powf+0x654>
 800a2d4:	f04f 517e 	mov.w	r1, #1065353216	; 0x3f800000
 800a2d8:	e50b      	b.n	8009cf2 <__ieee754_powf+0xb2>
 800a2da:	2100      	movs	r1, #0
 800a2dc:	e509      	b.n	8009cf2 <__ieee754_powf+0xb2>
 800a2de:	2500      	movs	r5, #0
 800a2e0:	e4ef      	b.n	8009cc2 <__ieee754_powf+0x82>
 800a2e2:	bf00      	nop
 800a2e4:	3338aa3c 	.word	0x3338aa3c
 800a2e8:	007fffff 	.word	0x007fffff
 800a2ec:	3f317200 	.word	0x3f317200
 800a2f0:	3f317218 	.word	0x3f317218
 800a2f4:	35bfbe8c 	.word	0x35bfbe8c
 800a2f8:	3331bb4c 	.word	0x3331bb4c
 800a2fc:	35ddea0e 	.word	0x35ddea0e
 800a300:	388ab355 	.word	0x388ab355
 800a304:	3b360b61 	.word	0x3b360b61
 800a308:	3e2aaaab 	.word	0x3e2aaaab
 800a30c:	43160000 	.word	0x43160000

0800a310 <__ieee754_sqrtf>:
 800a310:	f020 4200 	bic.w	r2, r0, #2147483648	; 0x80000000
 800a314:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a318:	b570      	push	{r4, r5, r6, lr}
 800a31a:	4603      	mov	r3, r0
 800a31c:	4604      	mov	r4, r0
 800a31e:	d309      	bcc.n	800a334 <__ieee754_sqrtf+0x24>
 800a320:	4601      	mov	r1, r0
 800a322:	f7f6 fd2f 	bl	8000d84 <__aeabi_fmul>
 800a326:	4601      	mov	r1, r0
 800a328:	4620      	mov	r0, r4
 800a32a:	f7f6 fc23 	bl	8000b74 <__addsf3>
 800a32e:	4604      	mov	r4, r0
 800a330:	4620      	mov	r0, r4
 800a332:	bd70      	pop	{r4, r5, r6, pc}
 800a334:	2a00      	cmp	r2, #0
 800a336:	d0fb      	beq.n	800a330 <__ieee754_sqrtf+0x20>
 800a338:	2800      	cmp	r0, #0
 800a33a:	da06      	bge.n	800a34a <__ieee754_sqrtf+0x3a>
 800a33c:	4601      	mov	r1, r0
 800a33e:	f7f6 fc17 	bl	8000b70 <__aeabi_fsub>
 800a342:	4601      	mov	r1, r0
 800a344:	f7f6 fdd2 	bl	8000eec <__aeabi_fdiv>
 800a348:	e7f1      	b.n	800a32e <__ieee754_sqrtf+0x1e>
 800a34a:	f010 42ff 	ands.w	r2, r0, #2139095040	; 0x7f800000
 800a34e:	ea4f 51e0 	mov.w	r1, r0, asr #23
 800a352:	d029      	beq.n	800a3a8 <__ieee754_sqrtf+0x98>
 800a354:	f3c3 0216 	ubfx	r2, r3, #0, #23
 800a358:	07cb      	lsls	r3, r1, #31
 800a35a:	f04f 0300 	mov.w	r3, #0
 800a35e:	f1a1 007f 	sub.w	r0, r1, #127	; 0x7f
 800a362:	f04f 0419 	mov.w	r4, #25
 800a366:	461e      	mov	r6, r3
 800a368:	f04f 7180 	mov.w	r1, #16777216	; 0x1000000
 800a36c:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800a370:	bf58      	it	pl
 800a372:	0052      	lslpl	r2, r2, #1
 800a374:	1040      	asrs	r0, r0, #1
 800a376:	0052      	lsls	r2, r2, #1
 800a378:	1875      	adds	r5, r6, r1
 800a37a:	4295      	cmp	r5, r2
 800a37c:	bfde      	ittt	le
 800a37e:	186e      	addle	r6, r5, r1
 800a380:	1b52      	suble	r2, r2, r5
 800a382:	185b      	addle	r3, r3, r1
 800a384:	3c01      	subs	r4, #1
 800a386:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800a38a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 800a38e:	d1f3      	bne.n	800a378 <__ieee754_sqrtf+0x68>
 800a390:	b112      	cbz	r2, 800a398 <__ieee754_sqrtf+0x88>
 800a392:	3301      	adds	r3, #1
 800a394:	f023 0301 	bic.w	r3, r3, #1
 800a398:	105c      	asrs	r4, r3, #1
 800a39a:	f104 547c 	add.w	r4, r4, #1056964608	; 0x3f000000
 800a39e:	eb04 54c0 	add.w	r4, r4, r0, lsl #23
 800a3a2:	e7c5      	b.n	800a330 <__ieee754_sqrtf+0x20>
 800a3a4:	005b      	lsls	r3, r3, #1
 800a3a6:	3201      	adds	r2, #1
 800a3a8:	0218      	lsls	r0, r3, #8
 800a3aa:	d5fb      	bpl.n	800a3a4 <__ieee754_sqrtf+0x94>
 800a3ac:	3a01      	subs	r2, #1
 800a3ae:	1a89      	subs	r1, r1, r2
 800a3b0:	e7d0      	b.n	800a354 <__ieee754_sqrtf+0x44>

0800a3b2 <with_errnof>:
 800a3b2:	b538      	push	{r3, r4, r5, lr}
 800a3b4:	4604      	mov	r4, r0
 800a3b6:	460d      	mov	r5, r1
 800a3b8:	f7fb fa0a 	bl	80057d0 <__errno>
 800a3bc:	6005      	str	r5, [r0, #0]
 800a3be:	4620      	mov	r0, r4
 800a3c0:	bd38      	pop	{r3, r4, r5, pc}

0800a3c2 <xflowf>:
 800a3c2:	b508      	push	{r3, lr}
 800a3c4:	b140      	cbz	r0, 800a3d8 <xflowf+0x16>
 800a3c6:	f101 4000 	add.w	r0, r1, #2147483648	; 0x80000000
 800a3ca:	f7f6 fcdb 	bl	8000d84 <__aeabi_fmul>
 800a3ce:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800a3d2:	2122      	movs	r1, #34	; 0x22
 800a3d4:	f7ff bfed 	b.w	800a3b2 <with_errnof>
 800a3d8:	4608      	mov	r0, r1
 800a3da:	e7f6      	b.n	800a3ca <xflowf+0x8>

0800a3dc <__math_uflowf>:
 800a3dc:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
 800a3e0:	f7ff bfef 	b.w	800a3c2 <xflowf>

0800a3e4 <__math_oflowf>:
 800a3e4:	f04f 41e0 	mov.w	r1, #1879048192	; 0x70000000
 800a3e8:	f7ff bfeb 	b.w	800a3c2 <xflowf>

0800a3ec <fabsf>:
 800a3ec:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a3f0:	4770      	bx	lr

0800a3f2 <finitef>:
 800a3f2:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800a3f6:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800a3fa:	bfac      	ite	ge
 800a3fc:	2000      	movge	r0, #0
 800a3fe:	2001      	movlt	r0, #1
 800a400:	4770      	bx	lr
	...

0800a404 <scalbnf>:
 800a404:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 800a408:	b538      	push	{r3, r4, r5, lr}
 800a40a:	4603      	mov	r3, r0
 800a40c:	460d      	mov	r5, r1
 800a40e:	4604      	mov	r4, r0
 800a410:	d02a      	beq.n	800a468 <scalbnf+0x64>
 800a412:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800a416:	d304      	bcc.n	800a422 <scalbnf+0x1e>
 800a418:	4601      	mov	r1, r0
 800a41a:	f7f6 fbab 	bl	8000b74 <__addsf3>
 800a41e:	4603      	mov	r3, r0
 800a420:	e022      	b.n	800a468 <scalbnf+0x64>
 800a422:	f010 4fff 	tst.w	r0, #2139095040	; 0x7f800000
 800a426:	d117      	bne.n	800a458 <scalbnf+0x54>
 800a428:	f04f 4198 	mov.w	r1, #1275068416	; 0x4c000000
 800a42c:	f7f6 fcaa 	bl	8000d84 <__aeabi_fmul>
 800a430:	4a17      	ldr	r2, [pc, #92]	; (800a490 <scalbnf+0x8c>)
 800a432:	4603      	mov	r3, r0
 800a434:	4295      	cmp	r5, r2
 800a436:	db0b      	blt.n	800a450 <scalbnf+0x4c>
 800a438:	4604      	mov	r4, r0
 800a43a:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800a43e:	3a19      	subs	r2, #25
 800a440:	442a      	add	r2, r5
 800a442:	2afe      	cmp	r2, #254	; 0xfe
 800a444:	dd0a      	ble.n	800a45c <scalbnf+0x58>
 800a446:	4913      	ldr	r1, [pc, #76]	; (800a494 <scalbnf+0x90>)
 800a448:	4618      	mov	r0, r3
 800a44a:	f361 001e 	bfi	r0, r1, #0, #31
 800a44e:	e000      	b.n	800a452 <scalbnf+0x4e>
 800a450:	4911      	ldr	r1, [pc, #68]	; (800a498 <scalbnf+0x94>)
 800a452:	f7f6 fc97 	bl	8000d84 <__aeabi_fmul>
 800a456:	e7e2      	b.n	800a41e <scalbnf+0x1a>
 800a458:	0dd2      	lsrs	r2, r2, #23
 800a45a:	e7f1      	b.n	800a440 <scalbnf+0x3c>
 800a45c:	2a00      	cmp	r2, #0
 800a45e:	dd05      	ble.n	800a46c <scalbnf+0x68>
 800a460:	f024 40ff 	bic.w	r0, r4, #2139095040	; 0x7f800000
 800a464:	ea40 53c2 	orr.w	r3, r0, r2, lsl #23
 800a468:	4618      	mov	r0, r3
 800a46a:	bd38      	pop	{r3, r4, r5, pc}
 800a46c:	f112 0f16 	cmn.w	r2, #22
 800a470:	da05      	bge.n	800a47e <scalbnf+0x7a>
 800a472:	f24c 3250 	movw	r2, #50000	; 0xc350
 800a476:	4295      	cmp	r5, r2
 800a478:	dce5      	bgt.n	800a446 <scalbnf+0x42>
 800a47a:	4907      	ldr	r1, [pc, #28]	; (800a498 <scalbnf+0x94>)
 800a47c:	e7e4      	b.n	800a448 <scalbnf+0x44>
 800a47e:	3219      	adds	r2, #25
 800a480:	f024 44ff 	bic.w	r4, r4, #2139095040	; 0x7f800000
 800a484:	f04f 514c 	mov.w	r1, #855638016	; 0x33000000
 800a488:	ea44 50c2 	orr.w	r0, r4, r2, lsl #23
 800a48c:	e7e1      	b.n	800a452 <scalbnf+0x4e>
 800a48e:	bf00      	nop
 800a490:	ffff3cb0 	.word	0xffff3cb0
 800a494:	7149f2ca 	.word	0x7149f2ca
 800a498:	0da24260 	.word	0x0da24260

0800a49c <_init>:
 800a49c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a49e:	bf00      	nop
 800a4a0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4a2:	bc08      	pop	{r3}
 800a4a4:	469e      	mov	lr, r3
 800a4a6:	4770      	bx	lr

0800a4a8 <_fini>:
 800a4a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a4aa:	bf00      	nop
 800a4ac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a4ae:	bc08      	pop	{r3}
 800a4b0:	469e      	mov	lr, r3
 800a4b2:	4770      	bx	lr
