\hypertarget{union__hw__aips__pacru}{}\section{\+\_\+hw\+\_\+aips\+\_\+pacru Union Reference}
\label{union__hw__aips__pacru}\index{\+\_\+hw\+\_\+aips\+\_\+pacru@{\+\_\+hw\+\_\+aips\+\_\+pacru}}


H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RU -\/ Peripheral Access Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+aips.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacru\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t {\bfseries U}\hypertarget{union__hw__aips__pacru_a53be01ba538d12557f31f87d198a805d}{}\label{union__hw__aips__pacru_a53be01ba538d12557f31f87d198a805d}

\item 
struct \hyperlink{struct__hw__aips__pacru_1_1__hw__aips__pacru__bitfields}{\+\_\+hw\+\_\+aips\+\_\+pacru\+::\+\_\+hw\+\_\+aips\+\_\+pacru\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__aips__pacru_a9028aea171b06879897dab453c1783e9}{}\label{union__hw__aips__pacru_a9028aea171b06879897dab453c1783e9}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+A\+I\+P\+S\+\_\+\+P\+A\+C\+RU -\/ Peripheral Access Control Register (RW) 

Reset value\+: 0x44000000U

P\+A\+C\+RU defines the access levels for the two global spaces. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+aips.\+h\end{DoxyCompactItemize}
