# 5-stage Pipelined RISCV Processor
Verilog code to implement a basic MIPS-style Pipelined processor
