--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -filter
E:/2CS SIQ/SYSE/Projet/Code Source/jeu_final/iseconfig/filter.filter -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml jeu.twx jeu.ncd -o jeu.twr jeu.pcf -ucf
const.ucf

Design file:              jeu.ncd
Physical constraint file: jeu.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkin = PERIOD TIMEGRP "clkin" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.430ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.570ns (280.112MHz) (Tdcmper_CLKIN)
  Physical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Logical resource: inst_dcm1/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: inst_dcm1/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" 
TS_clkin / 0.16 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2670 paths analyzed, 519 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.587ns.
--------------------------------------------------------------------------------

Paths for end point inst_didact/inst_diviseur_clk/cnt4hz_5 (SLICE_X6Y47.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_9 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.807ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_9 to inst_didact/inst_diviseur_clk/cnt4hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_9
    SLICE_X7Y48.D2       net (fanout=2)        0.433   inst_didact/inst_diviseur_clk/cnt4hz<9>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.442   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.807ns (1.610ns logic, 2.197ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_8 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.697ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_8 to inst_didact/inst_diviseur_clk/cnt4hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_8
    SLICE_X7Y48.D3       net (fanout=2)        0.323   inst_didact/inst_diviseur_clk/cnt4hz<8>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.442   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.697ns (1.610ns logic, 2.087ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.081ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_5 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_7 to inst_didact/inst_diviseur_clk/cnt4hz_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    SLICE_X7Y48.D6       net (fanout=2)        0.285   inst_didact/inst_diviseur_clk/cnt4hz<7>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.442   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_5
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.610ns logic, 2.049ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_didact/inst_diviseur_clk/cnt4hz_7 (SLICE_X6Y47.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_9 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.804ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_9 to inst_didact/inst_diviseur_clk/cnt4hz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_9
    SLICE_X7Y48.D2       net (fanout=2)        0.433   inst_didact/inst_diviseur_clk/cnt4hz<9>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.439   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    -------------------------------------------------  ---------------------------
    Total                                      3.804ns (1.607ns logic, 2.197ns route)
                                                       (42.2% logic, 57.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_8 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.694ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_8 to inst_didact/inst_diviseur_clk/cnt4hz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_8
    SLICE_X7Y48.D3       net (fanout=2)        0.323   inst_didact/inst_diviseur_clk/cnt4hz<8>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.439   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.607ns logic, 2.087ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.656ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_7 to inst_didact/inst_diviseur_clk/cnt4hz_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    SLICE_X7Y48.D6       net (fanout=2)        0.285   inst_didact/inst_diviseur_clk/cnt4hz<7>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.439   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    -------------------------------------------------  ---------------------------
    Total                                      3.656ns (1.607ns logic, 2.049ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_didact/inst_diviseur_clk/cnt4hz_6 (SLICE_X6Y47.SR), 14 paths
--------------------------------------------------------------------------------
Slack (setup path):     57.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_9 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.796ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_9 to inst_didact/inst_diviseur_clk/cnt4hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.BQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_9
    SLICE_X7Y48.D2       net (fanout=2)        0.433   inst_didact/inst_diviseur_clk/cnt4hz<9>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.431   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.796ns (1.599ns logic, 2.197ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_8 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.686ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.369 - 0.389)
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_8 to inst_didact/inst_diviseur_clk/cnt4hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.AQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<11>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_8
    SLICE_X7Y48.D3       net (fanout=2)        0.323   inst_didact/inst_diviseur_clk/cnt4hz<8>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.431   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.686ns (1.599ns logic, 2.087ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     58.092ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_didact/inst_diviseur_clk/cnt4hz_7 (FF)
  Destination:          inst_didact/inst_diviseur_clk/cnt4hz_6 (FF)
  Requirement:          62.500ns
  Data Path Delay:      3.648ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 0.000ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.760ns

  Clock Uncertainty:          0.760ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       1.450ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_didact/inst_diviseur_clk/cnt4hz_7 to inst_didact/inst_diviseur_clk/cnt4hz_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y47.DQ       Tcko                  0.447   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_7
    SLICE_X7Y48.D6       net (fanout=2)        0.285   inst_didact/inst_diviseur_clk/cnt4hz<7>
    SLICE_X7Y48.D        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C6       net (fanout=1)        0.118   inst_didact/inst_diviseur_clk/n0018_inv1
    SLICE_X7Y48.C        Tilo                  0.259   inst_didact/inst_diviseur_clk/n0018_inv1
                                                       inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B5      net (fanout=1)        0.639   inst_didact/inst_diviseur_clk/n0018_inv2
    SLICE_X10Y50.B       Tilo                  0.203   inst_didact/inst_diviseur_clk/clk4hz
                                                       inst_didact/inst_diviseur_clk/n0018_inv3
    SLICE_X6Y47.SR       net (fanout=7)        1.007   inst_didact/inst_diviseur_clk/n0018_inv
    SLICE_X6Y47.CLK      Tsrck                 0.431   inst_didact/inst_diviseur_clk/cnt4hz<7>
                                                       inst_didact/inst_diviseur_clk/cnt4hz_6
    -------------------------------------------------  ---------------------------
    Total                                      3.648ns (1.599ns logic, 2.049ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1 (SLICE_X15Y42.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.451ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1 (FF)
  Destination:          inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.451ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 62.500ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1 to inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y42.AQ      Tcko                  0.198   inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd3
                                                       inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1
    SLICE_X15Y42.A6      net (fanout=7)        0.038   inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1
    SLICE_X15Y42.CLK     Tah         (-Th)    -0.215   inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd3
                                                       inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1-In1
                                                       inst_didact/Inst_msa3_hdl/etatpres_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.451ns (0.413ns logic, 0.038ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3 (SLICE_X13Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.471ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3 (FF)
  Destination:          inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 62.500ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3 to inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y46.AQ      Tcko                  0.198   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
    SLICE_X13Y46.A6      net (fanout=11)       0.058   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
    SLICE_X13Y46.CLK     Tah         (-Th)    -0.215   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3-In2
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      0.471ns (0.413ns logic, 0.058ns route)
                                                       (87.7% logic, 12.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2 (SLICE_X10Y46.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.474ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2 (FF)
  Destination:          inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.474ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk16mhz rising at 62.500ns
  Destination Clock:    clk16mhz rising at 62.500ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2 to inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y46.CQ      Tcko                  0.234   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
    SLICE_X10Y46.CX      net (fanout=9)        0.140   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
    SLICE_X10Y46.CLK     Tckdi       (-Th)    -0.100   inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2-In
                                                       inst_didact/Inst_msa6_hdl/etatpres_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.474ns (0.334ns logic, 0.140ns route)
                                                       (70.5% logic, 29.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_dcm1_clkfx = PERIOD TIMEGRP "inst_dcm1_clkfx" TS_clkin / 0.16 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 60.770ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: inst_dcm1/clkout1_buf/I0
  Logical resource: inst_dcm1/clkout1_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: inst_dcm1/clkfx
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_didact/inst_diviseur_clk/cnt1hz<3>/CLK
  Logical resource: inst_didact/inst_diviseur_clk/cnt1hz_0/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk16mhz
--------------------------------------------------------------------------------
Slack: 62.070ns (period - min period limit)
  Period: 62.500ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_didact/inst_diviseur_clk/cnt1hz<3>/CLK
  Logical resource: inst_didact/inst_diviseur_clk/cnt1hz_1/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk16mhz
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_inst_dcm1_clk0 = PERIOD TIMEGRP "inst_dcm1_clk0" TS_clkin 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1054 paths analyzed, 167 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.019ns.
--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/x_count_6 (SLICE_X19Y25.BX), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_1_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 4)
  Clock Path Skew:      -0.009ns (0.144 - 0.153)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_1_1 to inst_main/Inst_vga_int/x_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   inst_main/Inst_vga_int/x_count_1_1
                                                       inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B2      net (fanout=3)        0.944   inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>121
    SLICE_X17Y25.A5      net (fanout=5)        0.195   inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>12
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y23.B5      net (fanout=5)        0.805   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y23.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW0
    SLICE_X19Y23.A1      net (fanout=1)        0.817   N51
    SLICE_X19Y23.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71
    SLICE_X19Y25.BX      net (fanout=1)        0.568   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<6>
    SLICE_X19Y25.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/x_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.546ns logic, 3.329ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.999ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_8 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.859ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.144 - 0.151)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_8 to inst_main/Inst_vga_int/x_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.BQ      Tcko                  0.391   inst_main/Inst_vga_int/x_count<9>
                                                       inst_main/Inst_vga_int/x_count_8
    SLICE_X17Y25.A1      net (fanout=9)        1.438   inst_main/Inst_vga_int/x_count<8>
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y23.B5      net (fanout=5)        0.805   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y23.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW0
    SLICE_X19Y23.A1      net (fanout=1)        0.817   N51
    SLICE_X19Y23.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71
    SLICE_X19Y25.BX      net (fanout=1)        0.568   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<6>
    SLICE_X19Y25.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/x_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.231ns logic, 3.628ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.138ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_4_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.706ns (Levels of Logic = 4)
  Clock Path Skew:      -0.021ns (0.324 - 0.345)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_4_1 to inst_main/Inst_vga_int/x_count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.CQ      Tcko                  0.391   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/x_count_4_1
    SLICE_X17Y25.B3      net (fanout=1)        0.831   inst_main/Inst_vga_int/x_count_4_1
    SLICE_X17Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>121
    SLICE_X17Y25.A5      net (fanout=5)        0.195   inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>12
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y23.B5      net (fanout=5)        0.805   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y23.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71_SW0
    SLICE_X19Y23.A1      net (fanout=1)        0.817   N51
    SLICE_X19Y23.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_6_1
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT71
    SLICE_X19Y25.BX      net (fanout=1)        0.568   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<6>
    SLICE_X19Y25.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/x_count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.706ns (1.490ns logic, 3.216ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/x_count_5_1 (SLICE_X16Y25.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_1_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.781ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.326 - 0.343)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_1_1 to inst_main/Inst_vga_int/x_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   inst_main/Inst_vga_int/x_count_1_1
                                                       inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y26.A3      net (fanout=3)        1.005   inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y26.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_3_1
                                                       inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>1_SW1
    SLICE_X18Y25.A6      net (fanout=1)        0.563   N35
    SLICE_X18Y25.A       Tilo                  0.203   inst_main/Inst_vga_int/x_count_1_1
                                                       inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>21
    SLICE_X19Y25.B1      net (fanout=3)        0.428   inst_main/Inst_vga_int/GND_22_o_x_count[9]_equal_16_o<9>2
    SLICE_X19Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X19Y25.D2      net (fanout=6)        0.443   inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X19Y25.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT6
    SLICE_X16Y25.AX      net (fanout=1)        0.779   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<5>
    SLICE_X16Y25.CLK     Tdick                 0.136   inst_main/Inst_vga_int/x_count_5_1
                                                       inst_main/Inst_vga_int/x_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.781ns (1.563ns logic, 3.218ns route)
                                                       (32.7% logic, 67.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_1_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.573ns (Levels of Logic = 4)
  Clock Path Skew:      -0.017ns (0.326 - 0.343)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_1_1 to inst_main/Inst_vga_int/x_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   inst_main/Inst_vga_int/x_count_1_1
                                                       inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B2      net (fanout=3)        0.944   inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>121
    SLICE_X17Y25.A5      net (fanout=5)        0.195   inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>12
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y25.B5      net (fanout=5)        0.593   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X19Y25.D2      net (fanout=6)        0.443   inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X19Y25.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT6
    SLICE_X16Y25.AX      net (fanout=1)        0.779   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<5>
    SLICE_X16Y25.CLK     Tdick                 0.136   inst_main/Inst_vga_int/x_count_5_1
                                                       inst_main/Inst_vga_int/x_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.573ns (1.619ns logic, 2.954ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_8 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_5_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.557ns (Levels of Logic = 3)
  Clock Path Skew:      -0.015ns (0.326 - 0.341)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_8 to inst_main/Inst_vga_int/x_count_5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.BQ      Tcko                  0.391   inst_main/Inst_vga_int/x_count<9>
                                                       inst_main/Inst_vga_int/x_count_8
    SLICE_X17Y25.A1      net (fanout=9)        1.438   inst_main/Inst_vga_int/x_count<8>
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y25.B5      net (fanout=5)        0.593   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT411
    SLICE_X19Y25.D2      net (fanout=6)        0.443   inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT41
    SLICE_X19Y25.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<5>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT6
    SLICE_X16Y25.AX      net (fanout=1)        0.779   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<5>
    SLICE_X16Y25.CLK     Tdick                 0.136   inst_main/Inst_vga_int/x_count_5_1
                                                       inst_main/Inst_vga_int/x_count_5_1
    -------------------------------------------------  ---------------------------
    Total                                      4.557ns (1.304ns logic, 3.253ns route)
                                                       (28.6% logic, 71.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/x_count_2_1 (SLICE_X17Y26.AX), 38 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.230ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_1_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.621ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.329 - 0.343)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_1_1 to inst_main/Inst_vga_int/x_count_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y25.AQ      Tcko                  0.447   inst_main/Inst_vga_int/x_count_1_1
                                                       inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B2      net (fanout=3)        0.944   inst_main/Inst_vga_int/x_count_1_1
    SLICE_X17Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>121
    SLICE_X17Y25.A5      net (fanout=5)        0.195   inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>12
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y22.D2      net (fanout=5)        1.373   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y22.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<2>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
    SLICE_X17Y26.AX      net (fanout=1)        0.822   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<2>
    SLICE_X17Y26.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count_3_1
                                                       inst_main/Inst_vga_int/x_count_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.621ns (1.287ns logic, 3.334ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.248ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_8 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.605ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.329 - 0.341)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_8 to inst_main/Inst_vga_int/x_count_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y24.BQ      Tcko                  0.391   inst_main/Inst_vga_int/x_count<9>
                                                       inst_main/Inst_vga_int/x_count_8
    SLICE_X17Y25.A1      net (fanout=9)        1.438   inst_main/Inst_vga_int/x_count<8>
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y22.D2      net (fanout=5)        1.373   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y22.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<2>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
    SLICE_X17Y26.AX      net (fanout=1)        0.822   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<2>
    SLICE_X17Y26.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count_3_1
                                                       inst_main/Inst_vga_int/x_count_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.605ns (0.972ns logic, 3.633ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_main/Inst_vga_int/x_count_4_1 (FF)
  Destination:          inst_main/Inst_vga_int/x_count_2_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.452ns (Levels of Logic = 3)
  Clock Path Skew:      -0.006ns (0.147 - 0.153)
  Source Clock:         clk100mhz rising at 0.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: inst_main/Inst_vga_int/x_count_4_1 to inst_main/Inst_vga_int/x_count_2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y25.CQ      Tcko                  0.391   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/x_count_4_1
    SLICE_X17Y25.B3      net (fanout=1)        0.831   inst_main/Inst_vga_int/x_count_4_1
    SLICE_X17Y25.B       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>121
    SLICE_X17Y25.A5      net (fanout=5)        0.195   inst_main/Inst_vga_int/Madd_x_count[9]_GND_22_o_add_16_OUT_xor<6>12
    SLICE_X17Y25.A       Tilo                  0.259   inst_main/Inst_vga_int/x_count_4_1
                                                       inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o<9>1
    SLICE_X19Y22.D2      net (fanout=5)        1.373   inst_main/Inst_vga_int/PWR_17_o_x_count[9]_equal_12_o
    SLICE_X19Y22.D       Tilo                  0.259   inst_main/Inst_vga_int/x_count<2>
                                                       inst_main/Inst_vga_int/Mmux_h_state[1]_x_count[9]_wide_mux_19_OUT31
    SLICE_X17Y26.AX      net (fanout=1)        0.822   inst_main/Inst_vga_int/h_state[1]_x_count[9]_wide_mux_19_OUT<2>
    SLICE_X17Y26.CLK     Tdick                 0.063   inst_main/Inst_vga_int/x_count_3_1
                                                       inst_main/Inst_vga_int/x_count_2_1
    -------------------------------------------------  ---------------------------
    Total                                      4.452ns (1.231ns logic, 3.221ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_inst_dcm1_clk0 = PERIOD TIMEGRP "inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/en_25 (SLICE_X18Y24.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.423ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_main/Inst_vga_int/count_1 (FF)
  Destination:          inst_main/Inst_vga_int/en_25 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_main/Inst_vga_int/count_1 to inst_main/Inst_vga_int/en_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y24.BQ      Tcko                  0.234   inst_main/Inst_vga_int/count<1>
                                                       inst_main/Inst_vga_int/count_1
    SLICE_X18Y24.B5      net (fanout=1)        0.058   inst_main/Inst_vga_int/count<1>
    SLICE_X18Y24.CLK     Tah         (-Th)    -0.131   inst_main/Inst_vga_int/count<1>
                                                       inst_main/Inst_vga_int/en_25_rstpot
                                                       inst_main/Inst_vga_int/en_25
    -------------------------------------------------  ---------------------------
    Total                                      0.423ns (0.365ns logic, 0.058ns route)
                                                       (86.3% logic, 13.7% route)

--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/y_count_0 (SLICE_X14Y24.B6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_main/Inst_vga_int/v_state_FSM_FFd1 (FF)
  Destination:          inst_main/Inst_vga_int/y_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.431ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_main/Inst_vga_int/v_state_FSM_FFd1 to inst_main/Inst_vga_int/y_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y24.AQ      Tcko                  0.198   inst_main/Inst_vga_int/v_state_FSM_FFd2
                                                       inst_main/Inst_vga_int/v_state_FSM_FFd1
    SLICE_X14Y24.B6      net (fanout=7)        0.036   inst_main/Inst_vga_int/v_state_FSM_FFd1
    SLICE_X14Y24.CLK     Tah         (-Th)    -0.197   inst_main/Inst_vga_int/y_count<0>
                                                       inst_main/Inst_vga_int/Mmux_v_state[1]_y_count[9]_wide_mux_42_OUT11
                                                       inst_main/Inst_vga_int/y_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.431ns (0.395ns logic, 0.036ns route)
                                                       (91.6% logic, 8.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_main/Inst_vga_int/y_count_7 (SLICE_X12Y24.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_main/Inst_vga_int/y_count_7 (FF)
  Destination:          inst_main/Inst_vga_int/y_count_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk100mhz rising at 10.000ns
  Destination Clock:    clk100mhz rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: inst_main/Inst_vga_int/y_count_7 to inst_main/Inst_vga_int/y_count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y24.DQ      Tcko                  0.200   inst_main/Inst_vga_int/y_count<7>
                                                       inst_main/Inst_vga_int/y_count_7
    SLICE_X12Y24.D6      net (fanout=12)       0.043   inst_main/Inst_vga_int/y_count<7>
    SLICE_X12Y24.CLK     Tah         (-Th)    -0.190   inst_main/Inst_vga_int/y_count<7>
                                                       inst_main/Inst_vga_int/Mmux_v_state[1]_y_count[9]_wide_mux_42_OUT81
                                                       inst_main/Inst_vga_int/y_count_7
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.390ns logic, 0.043ns route)
                                                       (90.1% logic, 9.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_inst_dcm1_clk0 = PERIOD TIMEGRP "inst_dcm1_clk0" TS_clkin HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: inst_dcm1/clkout2_buf/I0
  Logical resource: inst_dcm1/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: inst_dcm1/clk0
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_main/Inst_vga_int/y_count<7>/CLK
  Logical resource: inst_main/Inst_vga_int/y_count_5/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk100mhz
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: inst_main/Inst_vga_int/y_count<7>/CLK
  Logical resource: inst_main/Inst_vga_int/y_count_6/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk100mhz
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkin                       |     10.000ns|      5.340ns|      5.019ns|            0|            0|            0|         3724|
| TS_inst_dcm1_clkfx            |     62.500ns|      4.587ns|          N/A|            0|            0|         2670|            0|
| TS_inst_dcm1_clk0             |     10.000ns|      5.019ns|          N/A|            0|            0|         1054|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkin
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkin          |    5.019|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3724 paths, 0 nets, and 695 connections

Design statistics:
   Minimum period:   5.340ns{1}   (Maximum frequency: 187.266MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun Jan 13 23:29:41 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4575 MB



