

<!DOCTYPE html>
<html lang="en">

<head>

  <meta charset="utf-8" />
  <meta http-equiv="X-UA-Compatible" content="IE=edge" />
  <meta name="generator" content="HelpNDoc Personal Edition 9.0.0.156">
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <link rel="icon" href="favicon.ico"/>

  <title>External Reg Properties</title>
  <meta name="description" content="Complete documentation of IDesignSpec suite of products" /> 
  <meta name="keywords" content="IDesignSpec">



  
  

  <!-- Twitter Card data -->
  <meta name="twitter:card" content="summary">
  <meta name="twitter:title" content="External Reg Properties">
  <meta name="twitter:description" content="Complete documentation of IDesignSpec suite of products">

  <!-- Open Graph data -->
  <meta property="og:title" content="External Reg Properties" />
  <meta property="og:type" content="article" />
  <meta property="og:description" content="Complete documentation of IDesignSpec suite of products" />
  <meta property="og:site_name" content="IDesignSpec&trade;" /> 

  <!-- Bootstrap core CSS -->
  <link href="vendors/bootstrap-3.4.1/css/bootstrap.min.css" rel="stylesheet"/>

  <!-- IE10 viewport hack for Surface/desktop Windows 8 bug -->
  <link href="vendors/bootstrap-3.4.1/css/ie10-viewport-bug-workaround.css" rel="stylesheet"/>

  <!-- HTML5 shim and Respond.js for IE8 support of HTML5 elements and media queries -->
  <!--[if lt IE 9]>
      <script src="vendors/html5shiv-3.7.3/html5shiv.min.js"></script>
      <script src="vendors/respond-1.4.2/respond.min.js"></script>
    <![endif]-->

  <!-- JsTree styles -->
  <link href="vendors/jstree-3.3.10/themes/default/style.min.css" rel="stylesheet"/>

  <!-- Hnd styles -->
  <link href="css/layout.min.css" rel="stylesheet" />
  <link href="css/effects.min.css" rel="stylesheet" />
  <link href="css/theme-light-blue.min.css" rel="stylesheet" />
  <link href="css/print.min.css" rel="stylesheet" media="print" />
  <style type="text/css">nav { width: 350px} @media screen and (min-width:769px) { body.md-nav-expanded div#main { margin-left: 350px} body.md-nav-expanded header { padding-left: 364px} }</style>
  <style type="text/css">.navigation #inline-toc { width: auto !important}</style>

  <!-- Content style -->
  <link href="css/hnd.content.css" rel="stylesheet" />

  



</head>

<body class="md-nav-expanded">



  

  <div id="skip-link">
    <a href="#main-content" class="element-invisible">Skip to main content</a>
  </div>

  <header class="headroom">
    <button class="hnd-toggle btn btn-default">
      <span class="sr-only">Toggle navigation</span>
      <span class="icon-bar"></span><span class="icon-bar"></span><span class="icon-bar"></span>        
    </button>
    <h1>IDesignSpec&trade;</h1>
    
  </header>

  <nav id="panel-left" class="md-nav-expanded">
    <!-- Nav tabs -->
    <ul class="tab-tabs nav nav-tabs" role="tablist">
      <li id="nav-close" role="presentation"> 
        <button class="hnd-toggle btn btn-default" aria-label="close">
          <span class="glyphicon glyphicon-remove" aria-hidden="true"></span>
        </button>
      </li>
      
	  
        <li role="presentation" class="tab active">
            <a href="#contents" id="tab-contents" aria-controls="contents" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-list"></i>
                Contents
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#index" id="tab-index" aria-controls="index" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-asterisk"></i>
                Index
            </a>
        </li>
      
        <li role="presentation" class="tab">
            <a href="#search" id="tab-search" aria-controls="search" role="tab" data-toggle="tab">
                <i class="glyphicon glyphicon-search"></i>
                Search
            </a>
        </li>
      
    </ul>  <!-- /Nav tabs -->

    <!-- Tab panes -->
    <div class="tab-content">
	  
      <div role="tabpanel" class="tab-pane active" id="contents">
        <div id="toc" class="tree-container unselectable"
            data-url="_toc.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /contents-->
      
      <div role="tabpanel" class="tab-pane" id="index">
        <div id="keywords" class="tree-container unselectable"
            data-url="_keywords.json"
            data-openlvl="1"
        >
            
        </div>
      </div>  <!-- /index-->
      
      <div role="tabpanel" class="tab-pane" id="search">
        <div class="search-content">
          <div class="search-input">
            <form id="search-form">
              <div class="form-group">
                <div class="input-group">
                  <input type="text" class="form-control" id="input-search" name="input-search" placeholder="Search..." aria-label="Search..." />
                  <span class="input-group-btn">
                    <button class="btn btn-default" type="submit" aria-label="Search...">
                      <span class="glyphicon glyphicon-search" aria-hidden="true"></span>
                    </button>
                  </span>
                </div>
              </div>
            </form>
          </div>  <!-- /search-input -->
          <div class="search-result">
            <div id="search-info"></div>
            <div class="tree-container unselectable" id="search-tree"></div>
          </div>  <!-- /search-result -->
        </div>  <!-- /search-content -->
      </div>  <!-- /search-->
      
    </div>  <!-- /Tab panes -->

  </nav>

  <div id="main">

    <article>
        <div id="topic-content" class="container-fluid" 
		  data-hnd-id="ExternalRegProperties"
		  data-hnd-context="247"
		  data-hnd-title="External Reg Properties"
		>
            
                <div class="navigation">
                    <ol class="breadcrumb">
                        <li><a href="Customcodeoutput.html">Custom code output</a></li><li><a href="SpecificationCreation.html">Specification Creation</a></li><li><a href="Registers.html">Registers</a></li><li><a href="ExternalRegisters.html">External Registers</a></li>
                    </ol>
                    <div class="nav-arrows">
                        <div class="btn-group btn-group" role="group"><a class="btn btn-default" href="ExternalRegisters.html" title="External Registers" role="button"><span class="glyphicon glyphicon-menu-up" aria-hidden="true"></span></a><a class="btn btn-default" href="ExternalRegisters.html" title="External Registers" role="button"><span class="glyphicon glyphicon-menu-left" aria-hidden="true"></span></a><a class="btn btn-default" href="TypesofExternal.html" title="Types of External" role="button"><span class="glyphicon glyphicon-menu-right" aria-hidden="true"></span></a></div>
                    </div>
                </div> 
            

            <a id="main-content"></a>

            <h2>External Reg Properties</h2>

            <div class="main-content">
                
<h1 class="rvps106"><a name="ext_ack"></a><span class="rvts0"><span class="rvts438">external_ack&nbsp;</span></span></h1>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">When </span><span class="rvts15">"external_ack"</span><span class="rvts14"> property is used, the "wr_req_in" &nbsp;port behaves as "wr_ack_in". All the "wr_req_in" (which are now "wr_ack_in") will be low until external has acknowledged the write transaction. Module external_ack gets instantiated with every external register.This module extends the external register's wr_valid signals till the "wr_ack_in" is received which is further fed into the "request" signal. Now the "request" will initially be high which will allow the "address" and "wr_stb" signals to pass into the register block. And then request will wait for "wr_ack_in" to complete the transaction and also prevent the next transaction till current transaction has been completed.</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts14">This property is applicable on top(block/chip).</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">NOTE:</span><span class="rvts14"> User needs 'external_ack.v' file since it is instantiated in the top RTL. It can be found in supporting files(IDS docs).</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts15">Affected code:</span></p>
<p class="rvps2"><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts15">Verilog</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps146"><span class="rvts445">module block_name_IDS(</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; // REGISTER(EXTERNAL) : REG1 PORT SIGNAL</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; Reg1_rd_ack_in,</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; Reg1_rd_data_in,</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; Reg1_rd_valid_out,</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; Reg1_wr_ack_in,</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; Reg1_wr_valid_out,</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*&nbsp;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; );</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; // REGISTER(EXTERNAL) : REG1 SIGNALS</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; input &nbsp; Reg1_rd_ack_in;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; input &nbsp;[bus_width-1 : 0] Reg1_rd_data_in;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; output &nbsp;Reg1_rd_valid_out;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; input &nbsp; Reg1_wr_ack_in;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; output &nbsp;Reg1_wr_valid_out;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg1_RD;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; wire &nbsp; &nbsp;Reg1_WR;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; external_ack #(.addr_width(addr_width), .bus_width(bus_width))Reg1_1 (</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .clk(clk),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .reset_l(reset_l),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .wr_valid_out(Reg1_wr_valid),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .rd_valid_out(Reg1_rd_valid),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .wr_ack(Reg1_wr_ack_in),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .rd_ack(Reg1_rd_ack_in),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .wr_en(Reg1_WR),</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; .rd_en(Reg1_RD)</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; );</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*&nbsp;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp; assign request &nbsp; &nbsp; = (Reg1_WR) ? external_wr_req : 1'b1;</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">&nbsp; &nbsp;*</span></p>
   <p class="rvps146"><span class="rvts445">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts260">System Verilog</span></p>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts445">module block_name_IDS_wrapper</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; block_name_IDS &nbsp;block_nameIDS (</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; &nbsp;.Reg1_rd_ack_in(block_name_Reg1_if.Reg1_rd_ack_in),</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; .Reg1_rd_data_in(block_name_Reg1_if.Reg1_rd_data_in),</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; .Reg1_rd_valid_out(block_name_Reg1_if.Reg1_rd_valid_out),</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; .Reg1_wr_ack_in(block_name_Reg1_if.Reg1_wr_ack_in),</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; .Reg1_wr_valid_out(block_name_Reg1_if.Reg1_wr_valid_out), &nbsp; &nbsp;</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; *</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp; &nbsp;);</span></p>
   <p class="rvps2"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts445">endmodule</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts260"><br/></span></p>
<p class="rvps2"><span class="rvts126">Waveform:</span></p>
<p class="rvps2"><span class="rvts126"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 1293px; height : 224px; padding : 1px;" src="lib/NewItem2620.png"></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><a name="external_ack enh"></a><span class="rvts16">Enhancement</span><span class="rvts18">(Supported from v6.38.0.0)</span></p>
<p class="rvps8"><span class="rvts34">In the former implementation(i.e. external_ack=true) explained above, for every external section/register group/reg, external_ack is instantiated which increases the area. Therefore, to decrease the area, external_ack module is instantiated only once for a module.</span></p>
<p class="rvps162"><img alt="" style="padding : 1px;" src="lib/NewItem3344.png"></p>
<p class="rvps162"><span class="rvts34">Figure: external_ack instantiated once</span></p>
<p class="rvps2"><span class="rvts15">Examples:</span><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_ack/external_ack.zip">IDS-NG</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_ack/external_ack.docx">IDS-Word</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_ack/external_ack.xlsx">IDS-Excel</a><span class="rvts15"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_ack/external_ack.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts14">&nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5251.png"></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps3"><img alt="" style="padding : 1px;" src="lib/NewItem5252.png"></p>
<p class="rvps2"><span class="rvts6"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts445">property external_ack {type =string; component = addrmap|regfile; };</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">external_ack = "optimized" ;</span></p>
   <p class="rvps6"><span class="rvts445"><br/></span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg1 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw = rw;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw = r;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">onread=r;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld[31:0] = 32'h01;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">addrmap reg_group_name {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "reg_group_name Address Map";</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg2 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw = rw;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw = r;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">onread=r;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld2[31:0] = 32'h0;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp; &nbsp; Reg2 Reg2 @0x0;</span></p>
   <p class="rvps6"><span class="rvts445"><br/></span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp;&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">external Reg1 Reg1 @0x0;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg_group_name &nbsp;reg_group_name @0x4;</span></p>
   <p class="rvps6"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts16"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated Verilog Code</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">...</span></p>
   <p class="rvps2"><span class="rvts356">external_ack #(.addr_width(addr_width), .bus_width(bus_width)) external_ack_inst_Block1 &nbsp;(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .clk(clk),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .reset_l(reset_l),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .wr_valid_out(external_wr_valid),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .wr_ack(external_wr_req),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .wr_en(external_wr_wait),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .rd_valid_out(external_rd_valid),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .rd_ack(external_rd_ack),</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; .rd_en(external_rd_wait)</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; );</span></p>
   <p class="rvps2"><span class="rvts356">...</span></p>
   <p class="rvps2"><span class="rvts356"><br/></span></p>
   <p class="rvps2"><span class="rvts356">assign external_rd_valid = Reg1_rd_valid; // END external_rd_valid</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">assign external_wr_valid = 1'b0; // END external_wr_valid</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">assign external_rd_ack = Reg1_rd_ack_wire; // END external_rd_ack</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">assign external_access = (Reg1_decode_wire) &amp; (rd_stb | wr_stb); // END external_access</span></p>
   <p class="rvps2"><span class="rvts356">...</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps72"><a name="errext"></a><span class="rvts441"><br/></span></p>
<p class="rvps72"><span class="rvts441">Property errextbus</span><span class="rvts442">(Supported from v6.30.0.0)</span><span class="rvts246">:</span></p>
<p class="rvps72"><span class="rvts246"></span><br/><span class="rvts443">Property </span><span class="rvts444">"errextbus"</span><span class="rvts193"> is an error input associated with addrmap instance. The property can be applied at Block, Reg group(section) or Reg component.</span></p>
<p class="rvps2"><span class="rvts34">&nbsp;&nbsp;</span><span class="rvts329">&nbsp;</span></p>
<p class="rvps72"><span class="rvts209">Examples:</span></p>
<p class="rvps72"><span class="rvts246"><br/></span></p>
<p class="rvps72"><span class="rvts209">SystemRDL:-</span></p>
<p class="rvps72"><span class="rvts209"><br/></span></p>
<p class="rvps2"><span class="rvts15">Property on Block:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">errextbus=true;</span></p>
   <p class="rvps110"><span class="rvts445"><br/></span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regfile Rgrp1{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Rgrp1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg2{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw=rw;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw=rw;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">Reg2 Reg2 @0x00;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">external Rgrp1 Rgrp1;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">On Section:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regfile Rgrp1{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Rgrp1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">errextbus=true;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg2{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field{</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw=rw;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw=rw;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld[31:0] = 32'h0;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">Reg2 Reg2 @0x00;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">external Rgrp1 Rgrp1;</span></p>
   <p class="rvps110"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts15">&nbsp;</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">&nbsp;On Register:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps11"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regfile Rgrp1{</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Rgrp1 Address Map";</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg2{</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">errextbus=true;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field{</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw=rw;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw=rw;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld[31:0] = 32'h0;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">Reg2 Reg2 @0x00;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">external Rgrp1 Rgrp1;</span></p>
   <p class="rvps11"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps11"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15">Generated output</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Verilog output for AXI bus:-</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps163"><span class="rvts445">...</span></p>
   <p class="rvps163"><span class="rvts445">//external error signal</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; ext_wr_error,</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; ext_rd_error,</span></p>
   <p class="rvps163"><span class="rvts445">...</span></p>
   <p class="rvps163"><span class="rvts445">//external error signal</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; input ext_rd_error;</span></p>
   <p class="rvps163"><span class="rvts445">&nbsp; &nbsp; input ext_wr_error;</span></p>
   <p class="rvps163"><span class="rvts445">...</span></p>
   <p class="rvps163"><span class="rvts445"><br/></span></p>
   <p class="rvps163"><span class="rvts445">assign wr_error = ext_wr_error; &nbsp; &nbsp;</span></p>
   <p class="rvps163"><span class="rvts445">assign rd_error = ext_rd_error;</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">Verilog Output for AHB Bus:&nbsp;</span></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem2772.png"></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem2771.png"></p>
<p class="rvps2"><img alt="" style="padding : 1px;" src="lib/NewItem2770.png"></p>
<p class="rvps2"><span class="rvts356">...</span></p>
<p class="rvps2"><span class="rvts356">//external error signal</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; ext_error,</span></p>
<p class="rvps2"><span class="rvts356">...</span></p>
<p class="rvps2"><span class="rvts356">//external error signal</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
<p class="rvps2"><span class="rvts356">&nbsp; &nbsp; input ext_error;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts437"><br/></span></p>
<p class="rvps2"><a name="ext_decode"></a><span class="rvts16">Property ext_decode_lines</span><span class="rvts18">(Supported from v6.30.0.0)</span></p>
<p class="rvps2"><span class="rvts198"><br/></span></p>
<p class="rvps12"><span class="rvts14">Property </span><span class="rvts15">"ext_decode_lines"</span><span class="rvts14"> g</span><span class="rvts180">ets </span><span class="rvts34">the decode address at which read/write operation is performed. </span><span class="rvts14">Possible value of property = '</span><span class="rvts15">true". </span><span class="rvts14">This property is applied with "</span><span class="rvts25">repeat"</span><span class="rvts14"> property on external elements like external reg, memory, section (except block) with external=” true”.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts14">When this property is applied on external elements, it generates an output type port as: &lt;external_elem_name&gt;_out_decode_addr.</span></p>
<p class="rvps12"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts15">Note:</span><span class="rvts14"> It depends on decode, when decode is high then it will also be high. </span><span class="rvts14">In AXI bus, two output ports are generated given as:&nbsp;</span></p>
<p class="rvps22"><span class="rvts14">&lt;external_elem_name&gt;_out_decode_addr.</span></p>
<p class="rvps22"><span class="rvts14">&lt;external_elem_name&gt;_out_decode_raddr.</span></p>
<p class="rvps22"><span class="rvts14"><br/></span></p>
<p class="rvps12"><span class="rvts392">Examples</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ext_decode_lines/ext_decode_lines.zip">IDS-NG</a><span class="rvts21">&nbsp;</span><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ext_decode_lines/ext_decode_lines.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ext_decode_lines/ext_decode_lines.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/ext_decode_lines/ext_decode_lines.rdl">SystemRDL</a></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps12"><span class="rvts15">IDS-NG Register View:</span></p>
<p class="rvps12"><span class="rvts15"><br/></span></p>
<p class="rvps3"><span class="rvts162">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;</span><img alt="" style="width : 663px; height : 219px; padding : 1px;" src="lib/NewItem5156.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">IDS-NG Spreadsheet View:</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 721px; height : 150px; padding : 1px;" src="lib/NewItem5157.png"></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<p class="rvps2"><span class="rvts15">SystemRDL</span></p>
<p class="rvps2"><span class="rvts15"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps6"><span class="rvts445">property ext_decode_lines {type =boolean; component = addrmap|regfile|reg|mem;};</span></p>
   <p class="rvps6"><span class="rvts445">addrmap Block1 {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">reg Reg1 {&nbsp;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts446">ext_decode_lines = true ;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">regwidth = 32;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">field {</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">hw = rw;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">sw = rw;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">onread=r;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">onwrite=w;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">} Fld[31:0] = 32'h01;</span></p>
   <p class="rvps6"><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">};</span></p>
   <p class="rvps6"><span class="rvts445">&nbsp;</span><span class="rvts445"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts445">external Reg1 Reg1[4] @0x10;</span></p>
   <p class="rvps6"><span class="rvts445">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps72"><span class="rvts186"><br/></span></p>
<p class="rvps72"><span class="rvts209">Generated Verilog Output</span></p>
<p class="rvps72"><span class="rvts209"><br/></span></p>
<div class="rvps72">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps2"><span class="rvts356">module Block1_IDS(</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; // REGISTER(EXTERNAL) : REG1 PORT SIGNAL</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_rd_ack_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_rd_data_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_rd_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_wr_req_in,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; Reg1_wr_valid_out,</span></p>
   <p class="rvps2"><span class="rvts356">&nbsp; &nbsp; </span><span class="rvts385">Reg1_out_decode_addr,</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436"><br/></span></p>
   <p class="rvps2"><span class="rvts25">Case1. &nbsp;Aligned:</span></p>
   <p class="rvps2"><span class="rvts439"><br/></span></p>
   <p class="rvps2"><span class="rvts356">wire &nbsp; invalid_address_error;</span></p>
   <p class="rvps2"><span class="rvts356">output [addr_width-1:0] address_out;</span></p>
   <p class="rvps2"><span class="rvts385">output [2-1:0]Reg1_out_decode_addr;</span></p>
   <p class="rvps2"><span class="rvts356">output [bus_width-1:0] wr_data_out;</span></p>
   <p class="rvps2"><span class="rvts356">wire external_rd_valid;</span></p>
   <p class="rvps2"><span class="rvts356">reg &nbsp;rd_wait_state;</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">assign </span><span class="rvts385">Reg1_out_decode_addr &nbsp;= ((address[4 -1 : 0 ] ) &gt;&gt; 2);</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_wr_valid &nbsp; &nbsp; = Reg1_decode &amp;&amp; &nbsp;wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_rd_valid &nbsp; &nbsp; = Reg1_decode &amp;&amp; rd_stb &amp;&amp; rd_wait_state;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_wr_valid_out = Reg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_rd_valid_out = Reg1_rd_valid;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_decode_wor &nbsp; = Reg1_decode;</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts436"><br/></span></p>
   <p class="rvps2"><span class="rvts25">Case2: Unaligned</span><span class="rvts26">:</span></p>
   <p class="rvps2"><span class="rvts436"><br/></span></p>
   <p class="rvps2"><span class="rvts356">wire &nbsp; invalid_address_error;</span></p>
   <p class="rvps2"><span class="rvts356">output [addr_width-1:0] address_out;</span></p>
   <p class="rvps2"><span class="rvts385">output [addr_width-1:0]Reg1_out_decode_addr;</span></p>
   <p class="rvps2"><span class="rvts356">output [bus_width-1:0] wr_data_out;</span></p>
   <p class="rvps2"><span class="rvts356">wire external_rd_valid;</span></p>
   <p class="rvps2"><span class="rvts356">reg &nbsp;rd_wait_state;</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts436">..</span></p>
   <p class="rvps2"><span class="rvts385">assign Reg1_out_decode_addr &nbsp;= Reg1_decode ? (address[4-1 : 0] - Reg1_offset[4-1 : 0])/4'h4 : 4'h0;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_wr_valid &nbsp; &nbsp; = Reg1_decode &amp;&amp; &nbsp;wr_stb;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_rd_valid &nbsp; &nbsp; = Reg1_decode &amp;&amp; rd_stb &amp;&amp; rd_wait_state;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_wr_valid_out = Reg1_wr_valid;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_rd_valid_out = Reg1_rd_valid;</span></p>
   <p class="rvps2"><span class="rvts356">assign Reg1_decode_wor &nbsp; = Reg1_decode;</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
   <p class="rvps2"><span class="rvts356">..</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts356"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
<p class="rvps2"><span class="rvts356"><br/></span></p>
<p class="rvps2"><span class="rvts16">Property exter</span><a name="external_intf_stages"></a><span class="rvts16">nal_intf_stages</span></p>
<p class="rvps2"><span class="rvts440"><br/></span></p>
<p class="rvps2"><span class="rvts14">Property </span><span class="rvts15">"external_intf_stages"</span><span class="rvts375"> </span><span class="rvts14">works only for &nbsp;output VHDL-ALT1 to remove the flops from the external output signals. This property works with external chip or block components (“external=true” is applied).&nbsp;</span></p>
<p class="rvps2"><span class="rvts14"><br/></span></p>
<p class="rvps2"><span class="rvts392">Example</span><span class="rvts15">: </span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_intf_stages/external_intf_stages.zip">IDS-NG</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_intf_stages/external_intf_stages.docx">IDS-Word</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_intf_stages/external_intf_stages.xlsx">IDS-Excel</a><span class="rvts21"> &nbsp; &nbsp; &nbsp; &nbsp;</span><a class="rvts302" href="https://www.portal.agnisys.com/release/idsdocs/examples/properties/external_intf_stages/external_intf_stages.rdl">SystemRDL</a></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Register View:</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 638px; height : 313px; padding : 1px;" src="lib/NewItem5158.png"></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps2"><span class="rvts35">IDS-NG Spreadsheet View:</span></p>
<p class="rvps3"><span class="rvts35"><br/></span></p>
<p class="rvps3"><img alt="" style="width : 680px; height : 248px; padding : 1px;" src="lib/NewItem5159.png"></p>
<p class="rvps2"><span class="rvts419"><br/></span></p>
<p class="rvps2"><span class="rvts35">SystemRDL</span></p>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<div class="rvps2">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps110"><span class="rvts447">property external_intf_stages {type = boolean; component = addrmap; };&nbsp;</span></p>
   <p class="rvps110"><span class="rvts447"><br/></span></p>
   <p class="rvps110"><span class="rvts447">addrmap Block1 {</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">name &nbsp;= "Block1 Address Map";</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">reg Reg1 {&nbsp;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts448">external_intf_stages &nbsp;= false ;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">regwidth = 32;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">field {</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">hw = rw;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">sw = rw;</span></p>
   <p class="rvps110"><span class="rvts447">&nbsp; &nbsp; &nbsp; &nbsp; } Fld1[31:0] = 32'h01;</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">};</span></p>
   <p class="rvps110"><span class="rvts447"> &nbsp; &nbsp; &nbsp; &nbsp;</span><span class="rvts447">external Reg1 Reg1 @0x0;</span></p>
   <p class="rvps110"><span class="rvts447"><br/></span></p>
   <p class="rvps110"><span class="rvts447">};</span></p>
  </td>
 </tr>
</table>
</div>
<p class="rvps2"><span class="rvts35"><br/></span></p>
<p class="rvps8"><span class="rvts35">Generated VHDL Alt1 output</span></p>
<div class="rvps8">
<table width="100%" cellpadding="10" style="border-width: 0px; border-spacing: 2px;">
 <tr style="vertical-align: top;">
  <td style="border-width : 1px; border-color: canvastext; border-style: solid; padding: 10px;">
   <p class="rvps164"><span class="rvts451">signal ext_out_d : Block1_ext_outrec; &nbsp; &nbsp; -- External out signal</span></p>
   <p class="rvps165"><span class="rvts450">ext_out_process : process(clk)</span></p>
   <p class="rvps165"><span class="rvts450">&nbsp; &nbsp; &nbsp; &nbsp; begin</span></p>
   <p class="rvps165"><span class="rvts450">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; if rising_edge(clk) then</span></p>
   <p class="rvps165"><span class="rvts450">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; ext_out &lt;= ext_out_d;</span></p>
   <p class="rvps165"><span class="rvts450">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; end if;</span></p>
   <p class="rvps165"><span class="rvts450">&nbsp; &nbsp; &nbsp; &nbsp; end process ext_out_process;</span></p>
   <p class="rvps165"><span class="rvts449"><br/></span></p>
   <p class="rvps165"><span class="rvts449">-- &nbsp;External out signal</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp; &nbsp;&nbsp;</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; ext_out</span><span class="rvts450">_d</span><span class="rvts449">.wr_data &nbsp;&lt;= &nbsp;wr_data;</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; ext_out</span><span class="rvts450">_d</span><span class="rvts449">.address &nbsp;&lt;= address(2 -1 downto 0);</span></p>
   <p class="rvps164"><span class="rvts451">&nbsp;-- REGISTER:REG1</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_wr_valid_i &lt;= '1' when &nbsp;decode_Reg1 = '1' and wr_stb = '1' else '0';</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; ext_out</span><span class="rvts450">_d</span><span class="rvts449">.Reg1_wr_valid &lt;= &nbsp;Reg1_wr_valid_i;</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; Reg1_rd_valid_i &lt;= '1' when &nbsp;decode_Reg1 = '1' and rd_stb = '1' and rd_wait_state = '1' else '0';</span></p>
   <p class="rvps165"><span class="rvts449">&nbsp; &nbsp; &nbsp; &nbsp; ext_out</span><span class="rvts450">_d</span><span class="rvts449">.Reg1_rd_valid &lt;= &nbsp;Reg1_rd_valid_i;</span></p>
  </td>
 </tr>
</table>
</div>
<p></p>
<p class="rvps5" style="clear: both;"><span class="rvts12">Created with the Personal Edition of HelpNDoc: </span><a class="rvts13" href="https://www.helpndoc.com/news-and-articles/2022-09-27-why-use-a-help-authoring-tool-instead-of-microsoft-word-to-produce-high-quality-documentation/">5 Reasons Why a Help Authoring Tool is Better than Microsoft Word for Documentation</a></p>

            </div>
            
            <div id="topic_footer"><div id="topic_footer_content">&copy; 2007 - 2023 Agnisys&reg; Inc. All Rights Reserved.                                         https://www.agnisys.com/submit-feedback/                 </div></div>
        </div>  <!-- /#topic-content -->
    </article>

    <footer></footer>

  </div>  <!-- /#main -->

  <div class="mask" data-toggle="sm-nav-expanded"></div>
  
  <!-- Modal -->
  <div class="modal fade" id="hndModal" tabindex="-1" role="dialog" aria-labelledby="hndModalLabel">
    <div class="modal-dialog" role="document">
      <div class="modal-content">
        <div class="modal-header">
          <button type="button" class="close" data-dismiss="modal" aria-label="Close"><span aria-hidden="true">&times;</span></button>
          <h4 class="modal-title" id="hndModalLabel"></h4>
        </div>
        <div class="modal-body">
        </div>
        <div class="modal-footer">
          <button type="button" class="btn btn-primary modal-btn-close" data-dismiss="modal">Close</button>
        </div>
      </div>
    </div>
  </div>

  <!-- Splitter -->
  <div id="hnd-splitter" style="left: 350px"></div>  

  <!-- Scripts -->
  <script src="vendors/jquery-3.5.1/jquery.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/bootstrap.min.js"></script>
  <script src="vendors/bootstrap-3.4.1/js/ie10-viewport-bug-workaround.js"></script>
  <script src="vendors/markjs-8.11.1/jquery.mark.min.js"></script>
  <script src="vendors/uri-1.19.11/uri.min.js"></script>
  <script src="vendors/imageMapResizer-1.0.10/imageMapResizer.min.js"></script>
  <script src="vendors/headroom-0.11.0/headroom.min.js"></script>
  <script src="vendors/jstree-3.3.10/jstree.min.js"></script>  
  <script src="vendors/interactjs-1.9.22/interact.min.js"></script>  

  <!-- HelpNDoc scripts -->
  <script src="js/polyfill.object.min.js"></script>
  <script src="_translations.js"></script>
  <script src="js/hndsd.min.js"></script>
  <script src="js/hndse.min.js"></script>
  <script src="js/app.min.js"></script>

  <!-- Init script -->
  <script>
    $(function() {
      // Create the app
      var app = new Hnd.App({
        searchEngineMinChars: 3
      });
      // Update translations
      hnd_ut(app);
	  // Instanciate imageMapResizer
	  imageMapResize();
	  // Custom JS
	  
      // Boot the app
      app.Boot();
    });
  </script>



</body>

</html>

