Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Apr 13 21:26:40 2022
| Host         : LAPTOP-ST9L9JE9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (54)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (54)
--------------------------------
 There are 54 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.408     -265.888                    272                 2435        0.104        0.000                      0                 2435        4.500        0.000                       0                   888  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -1.408     -265.888                    272                 2435        0.104        0.000                      0                 2435        4.500        0.000                       0                   888  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          272  Failing Endpoints,  Worst Slack       -1.408ns,  Total Violation     -265.888ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_most_sigbits_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.263ns  (logic 5.103ns (45.308%)  route 6.160ns (54.692%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.851ns = ( 14.851 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[4]
                         net (fo=2, routed)           0.961    15.546    game_beta/game_cu/P[4]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.670 r  game_beta/game_cu/M_col1_q[4]_i_1_replica/O
                         net (fo=18, routed)          0.747    16.416    game_beta/game_reg/D[4]_repN_alias
    SLICE_X47Y40         FDRE                                         r  game_beta/game_reg/M_most_sigbits_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.446    14.851    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X47Y40         FDRE                                         r  game_beta/game_reg/M_most_sigbits_q_reg[4]/C
                         clock pessimism              0.259    15.110    
                         clock uncertainty           -0.035    15.075    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)       -0.067    15.008    game_beta/game_reg/M_most_sigbits_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.008    
                         arrival time                         -16.416    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.408ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_reg_temp_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.295ns  (logic 5.103ns (45.178%)  route 6.192ns (54.822%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[3]
                         net (fo=1, routed)           1.046    15.631    game_beta/game_cu/P[3]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  game_beta/game_cu/M_col1_q[3]_i_1_comp/O
                         net (fo=19, routed)          0.694    16.449    game_beta/game_reg/D[3]
    SLICE_X42Y37         FDRE                                         r  game_beta/game_reg/M_reg_temp_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.443    14.848    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X42Y37         FDRE                                         r  game_beta/game_reg/M_reg_temp_q_reg[3]/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X42Y37         FDRE (Setup_fdre_C_D)       -0.031    15.041    game_beta/game_reg/M_reg_temp_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.041    
                         arrival time                         -16.449    
  -------------------------------------------------------------------
                         slack                                 -1.408    

Slack (VIOLATED) :        -1.404ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col2_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.259ns  (logic 5.103ns (45.323%)  route 6.156ns (54.677%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[4]
                         net (fo=2, routed)           0.961    15.546    game_beta/game_cu/P[4]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.670 r  game_beta/game_cu/M_col1_q[4]_i_1_replica/O
                         net (fo=18, routed)          0.743    16.413    game_beta/game_reg/D[4]_repN_alias
    SLICE_X44Y41         FDRE                                         r  game_beta/game_reg/M_col2_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.447    14.852    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X44Y41         FDRE                                         r  game_beta/game_reg/M_col2_q_reg[4]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X44Y41         FDRE (Setup_fdre_C_D)       -0.067    15.009    game_beta/game_reg/M_col2_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -16.413    
  -------------------------------------------------------------------
                         slack                                 -1.404    

Slack (VIOLATED) :        -1.398ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col1_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.253ns  (logic 5.103ns (45.347%)  route 6.150ns (54.653%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[4]
                         net (fo=2, routed)           0.961    15.546    game_beta/game_cu/P[4]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.670 r  game_beta/game_cu/M_col1_q[4]_i_1_replica/O
                         net (fo=18, routed)          0.737    16.407    game_beta/game_reg/D[4]_repN_alias
    SLICE_X45Y41         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.447    14.852    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X45Y41         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[4]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X45Y41         FDRE (Setup_fdre_C_D)       -0.067    15.009    game_beta/game_reg/M_col1_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                 -1.398    

Slack (VIOLATED) :        -1.381ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col1_q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.235ns  (logic 5.103ns (45.420%)  route 6.132ns (54.580%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[3]
                         net (fo=1, routed)           1.046    15.631    game_beta/game_cu/P[3]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  game_beta/game_cu/M_col1_q[3]_i_1_comp/O
                         net (fo=19, routed)          0.634    16.388    game_beta/game_reg/D[3]
    SLICE_X44Y38         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.445    14.850    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X44Y38         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[3]/C
                         clock pessimism              0.259    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X44Y38         FDRE (Setup_fdre_C_D)       -0.067    15.007    game_beta/game_reg/M_col1_q_reg[3]
  -------------------------------------------------------------------
                         required time                         15.007    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                 -1.381    

Slack (VIOLATED) :        -1.375ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col_lunatic_q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.231ns  (logic 5.103ns (45.438%)  route 6.128ns (54.562%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[4])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[4]
                         net (fo=2, routed)           0.961    15.546    game_beta/game_cu/P[4]
    SLICE_X40Y42         LUT6 (Prop_lut6_I5_O)        0.124    15.670 r  game_beta/game_cu/M_col1_q[4]_i_1_replica/O
                         net (fo=18, routed)          0.714    16.384    game_beta/game_reg/D[4]_repN_alias
    SLICE_X47Y42         FDRE                                         r  game_beta/game_reg/M_col_lunatic_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.447    14.852    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X47Y42         FDRE                                         r  game_beta/game_reg/M_col_lunatic_q_reg[4]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X47Y42         FDRE (Setup_fdre_C_D)       -0.067    15.009    game_beta/game_reg/M_col_lunatic_q_reg[4]
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -16.384    
  -------------------------------------------------------------------
                         slack                                 -1.375    

Slack (VIOLATED) :        -1.374ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_add_score_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.254ns  (logic 5.103ns (45.343%)  route 6.151ns (54.657%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[2]
                         net (fo=1, routed)           0.895    15.479    game_beta/game_cu/P[2]
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.603 r  game_beta/game_cu/M_col1_q[2]_i_1_comp/O
                         net (fo=19, routed)          0.805    16.408    game_beta/game_reg/D[2]
    SLICE_X49Y38         FDRE                                         r  game_beta/game_reg/M_add_score_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.448    14.853    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X49Y38         FDRE                                         r  game_beta/game_reg/M_add_score_q_reg[2]/C
                         clock pessimism              0.259    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X49Y38         FDRE (Setup_fdre_C_D)       -0.043    15.034    game_beta/game_reg/M_add_score_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                 -1.374    

Slack (VIOLATED) :        -1.371ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col1_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.255ns  (logic 5.103ns (45.340%)  route 6.152ns (54.660%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[0])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[0]
                         net (fo=1, routed)           0.982    15.566    game_beta/game_cu/P[0]
    SLICE_X55Y38         LUT6 (Prop_lut6_I2_O)        0.124    15.690 r  game_beta/game_cu/M_col1_q[0]_i_1_comp/O
                         net (fo=19, routed)          0.718    16.408    game_beta/game_reg/D[0]
    SLICE_X57Y39         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.451    14.856    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X57Y39         FDRE                                         r  game_beta/game_reg/M_col1_q_reg[0]/C
                         clock pessimism              0.259    15.115    
                         clock uncertainty           -0.035    15.080    
    SLICE_X57Y39         FDRE (Setup_fdre_C_D)       -0.043    15.037    game_beta/game_reg/M_col1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                         -16.408    
  -------------------------------------------------------------------
                         slack                                 -1.371    

Slack (VIOLATED) :        -1.351ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_reg_temp_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.234ns  (logic 5.103ns (45.424%)  route 6.131ns (54.576%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[2])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[2]
                         net (fo=1, routed)           0.895    15.479    game_beta/game_cu/P[2]
    SLICE_X57Y37         LUT6 (Prop_lut6_I5_O)        0.124    15.603 r  game_beta/game_cu/M_col1_q[2]_i_1_comp/O
                         net (fo=19, routed)          0.785    16.388    game_beta/game_reg/D[2]
    SLICE_X48Y37         FDRE                                         r  game_beta/game_reg/M_reg_temp_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.447    14.852    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X48Y37         FDRE                                         r  game_beta/game_reg/M_reg_temp_q_reg[2]/C
                         clock pessimism              0.259    15.111    
                         clock uncertainty           -0.035    15.076    
    SLICE_X48Y37         FDRE (Setup_fdre_C_D)       -0.040    15.036    game_beta/game_reg/M_reg_temp_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.388    
  -------------------------------------------------------------------
                         slack                                 -1.351    

Slack (VIOLATED) :        -1.350ns  (required time - arrival time)
  Source:                 game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_reg/M_col0_q_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        11.180ns  (logic 5.103ns (45.645%)  route 6.077ns (54.355%))
  Logic Levels:           7  (DSP48E1=1 LUT2=1 LUT6=5)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.153ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.569     5.153    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y40         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y40         FDRE (Prop_fdre_C_Q)         0.518     5.671 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[101]/Q
                         net (fo=11, routed)          0.610     6.281    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg_n_0_[101]
    SLICE_X49Y41         LUT2 (Prop_lut2_I0_O)        0.124     6.405 r  game_beta/game_cu/M_col1_q[15]_i_46/O
                         net (fo=2, routed)           0.817     7.222    game_beta/game_cu/M_col1_q[15]_i_46_n_0
    SLICE_X52Y46         LUT6 (Prop_lut6_I5_O)        0.124     7.346 r  game_beta/game_cu/c0_i_166/O
                         net (fo=1, routed)           0.545     7.891    game_beta/game_cu/c0_i_166_n_0
    SLICE_X53Y42         LUT6 (Prop_lut6_I4_O)        0.124     8.015 r  game_beta/game_cu/c0_i_60/O
                         net (fo=53, routed)          1.248     9.263    game_beta/game_reg/c0
    SLICE_X55Y39         LUT6 (Prop_lut6_I2_O)        0.124     9.387 r  game_beta/game_reg/c0_i_91/O
                         net (fo=1, routed)           0.661    10.048    game_beta/game_reg/c0_i_91_n_0
    SLICE_X54Y40         LUT6 (Prop_lut6_I4_O)        0.124    10.172 r  game_beta/game_reg/c0_i_26/O
                         net (fo=10, routed)          0.571    10.743    game_beta/game_alu/A[4]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[6]_P[3])
                                                      3.841    14.584 r  game_beta/game_alu/c0/P[3]
                         net (fo=1, routed)           1.046    15.631    game_beta/game_cu/P[3]
    SLICE_X44Y38         LUT6 (Prop_lut6_I5_O)        0.124    15.755 r  game_beta/game_cu/M_col1_q[3]_i_1_comp/O
                         net (fo=19, routed)          0.579    16.333    game_beta/game_reg/D[3]
    SLICE_X43Y37         FDRE                                         r  game_beta/game_reg/M_col0_q_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         1.443    14.848    game_beta/game_reg/clk_IBUF_BUFG
    SLICE_X43Y37         FDRE                                         r  game_beta/game_reg/M_col0_q_reg[3]_lopt_replica/C
                         clock pessimism              0.259    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X43Y37         FDRE (Setup_fdre_C_D)       -0.089    14.983    game_beta/game_reg/M_col0_q_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.983    
                         arrival time                         -16.333    
  -------------------------------------------------------------------
                         slack                                 -1.350    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 start_lunatic_buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_lunatic_buttoncond/M_ctr_q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.391%)  route 0.122ns (25.609%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.595     1.539    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  start_lunatic_buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.122     1.801    start_lunatic_buttoncond/M_ctr_q_reg[10]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.962    start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.016 r  start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.016    start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9_n_7
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.863     2.052    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[12]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    start_lunatic_buttoncond/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.016    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 start_lunatic_buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_lunatic_buttoncond/M_ctr_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.968%)  route 0.122ns (25.032%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.595     1.539    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  start_lunatic_buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.122     1.801    start_lunatic_buttoncond/M_ctr_q_reg[10]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.962    start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.027 r  start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.027    start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9_n_5
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.863     2.052    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[14]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    start_lunatic_buttoncond/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.027    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 game_beta/randgen_add/random_number/M_x_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/randgen_add/random_number/M_w_q_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.553     1.497    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X43Y28         FDRE                                         r  game_beta/randgen_add/random_number/M_x_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  game_beta/randgen_add/random_number/M_x_q_reg[3]/Q
                         net (fo=3, routed)           0.066     1.704    game_beta/randgen_add/random_number/M_x_q[3]
    SLICE_X42Y28         LUT5 (Prop_lut5_I3_O)        0.045     1.749 r  game_beta/randgen_add/random_number/M_w_q[6]_i_1/O
                         net (fo=1, routed)           0.000     1.749    game_beta/randgen_add/random_number/M_w_q[6]_i_1_n_0
    SLICE_X42Y28         FDSE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.821     2.011    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X42Y28         FDSE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[6]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         FDSE (Hold_fdse_C_D)         0.121     1.631    game_beta/randgen_add/random_number/M_w_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 gameplay_buttondetector_gen_0[1].gameplay_buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[75]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.209ns (43.107%)  route 0.276ns (56.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.565     1.509    gameplay_buttondetector_gen_0[1].gameplay_buttondetector/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  gameplay_buttondetector_gen_0[1].gameplay_buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  gameplay_buttondetector_gen_0[1].gameplay_buttondetector/M_last_q_reg/Q
                         net (fo=4, routed)           0.276     1.949    gameplay_buttoncond_gen_0[1].gameplay_buttoncond/M_last_q
    SLICE_X51Y41         LUT5 (Prop_lut5_I1_O)        0.045     1.994 r  gameplay_buttoncond_gen_0[1].gameplay_buttoncond/FSM_onehot_M_gameFSM_q[75]_i_1/O
                         net (fo=1, routed)           0.000     1.994    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[109]_0[3]
    SLICE_X51Y41         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[75]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.836     2.026    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X51Y41         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[75]/C
                         clock pessimism             -0.246     1.780    
    SLICE_X51Y41         FDRE (Hold_fdre_C_D)         0.092     1.872    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[75]
  -------------------------------------------------------------------
                         required time                         -1.872    
                         arrival time                           1.994    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 start_lunatic_buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_lunatic_buttoncond/M_ctr_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.188%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.595     1.539    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  start_lunatic_buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.122     1.801    start_lunatic_buttoncond/M_ctr_q_reg[10]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.962    start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.052 r  start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     2.052    start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9_n_6
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.863     2.052    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[13]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    start_lunatic_buttoncond/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 start_lunatic_buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_lunatic_buttoncond/M_ctr_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.188%)  route 0.122ns (23.812%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.595     1.539    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  start_lunatic_buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.122     1.801    start_lunatic_buttoncond/M_ctr_q_reg[10]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.962    start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.052 r  start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     2.052    start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9_n_4
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.863     2.052    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[15]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.912    start_lunatic_buttoncond/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 start_lunatic_buttoncond/M_ctr_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            start_lunatic_buttoncond/M_ctr_q_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.394ns (76.326%)  route 0.122ns (23.674%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    1.539ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.595     1.539    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.680 r  start_lunatic_buttoncond/M_ctr_q_reg[10]/Q
                         net (fo=3, routed)           0.122     1.801    start_lunatic_buttoncond/M_ctr_q_reg[10]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.961 r  start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.962    start_lunatic_buttoncond/M_ctr_q_reg[8]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     2.001 r  start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     2.001    start_lunatic_buttoncond/M_ctr_q_reg[12]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.055 r  start_lunatic_buttoncond/M_ctr_q_reg[16]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.055    start_lunatic_buttoncond/M_ctr_q_reg[16]_i_1__9_n_7
    SLICE_X59Y51         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.863     2.052    start_lunatic_buttoncond/clk_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  start_lunatic_buttoncond/M_ctr_q_reg[16]/C
                         clock pessimism             -0.246     1.807    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.912    start_lunatic_buttoncond/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 game_beta/randgen_add/random_number/M_x_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/randgen_add/random_number/M_w_q_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.186ns (67.282%)  route 0.090ns (32.718%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.557     1.501    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X43Y32         FDRE                                         r  game_beta/randgen_add/random_number/M_x_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141     1.642 r  game_beta/randgen_add/random_number/M_x_q_reg[8]/Q
                         net (fo=4, routed)           0.090     1.732    game_beta/randgen_add/random_number/M_x_q[8]
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.777 r  game_beta/randgen_add/random_number/M_w_q[19]_i_1/O
                         net (fo=1, routed)           0.000     1.777    game_beta/randgen_add/random_number/M_w_q[19]_i_1_n_0
    SLICE_X42Y32         FDRE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.825     2.015    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X42Y32         FDRE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[19]/C
                         clock pessimism             -0.501     1.514    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120     1.634    game_beta/randgen_add/random_number/M_w_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.634    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 gameplay_buttondetector_gen_0[3].gameplay_buttondetector/M_last_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.209ns (38.799%)  route 0.330ns (61.201%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.565     1.509    gameplay_buttondetector_gen_0[3].gameplay_buttondetector/clk_IBUF_BUFG
    SLICE_X50Y50         FDRE                                         r  gameplay_buttondetector_gen_0[3].gameplay_buttondetector/M_last_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDRE (Prop_fdre_C_Q)         0.164     1.673 f  gameplay_buttondetector_gen_0[3].gameplay_buttondetector/M_last_q_reg/Q
                         net (fo=4, routed)           0.330     2.002    game_beta/game_cu/M_last_q
    SLICE_X50Y49         LUT6 (Prop_lut6_I0_O)        0.045     2.047 r  game_beta/game_cu/FSM_onehot_M_gameFSM_q[5]_i_1/O
                         net (fo=1, routed)           0.000     2.047    game_beta/game_cu/FSM_onehot_M_gameFSM_q[5]_i_1_n_0
    SLICE_X50Y49         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.838     2.028    game_beta/game_cu/clk_IBUF_BUFG
    SLICE_X50Y49         FDRE                                         r  game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[5]/C
                         clock pessimism             -0.246     1.782    
    SLICE_X50Y49         FDRE (Hold_fdre_C_D)         0.121     1.903    game_beta/game_cu/FSM_onehot_M_gameFSM_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.903    
                         arrival time                           2.047    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 game_beta/randgen_add/random_number/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_beta/randgen_add/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.553     1.497    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X43Y28         FDSE                                         r  game_beta/randgen_add/random_number/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y28         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  game_beta/randgen_add/random_number/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.098     1.736    game_beta/randgen_add/random_number/M_x_q[25]
    SLICE_X42Y28         LUT5 (Prop_lut5_I2_O)        0.045     1.781 r  game_beta/randgen_add/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.781    game_beta/randgen_add/random_number/M_w_q[17]_i_1_n_0
    SLICE_X42Y28         FDSE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=887, routed)         0.821     2.011    game_beta/randgen_add/random_number/clk_IBUF_BUFG
    SLICE_X42Y28         FDSE                                         r  game_beta/randgen_add/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.501     1.510    
    SLICE_X42Y28         FDSE (Hold_fdse_C_D)         0.120     1.630    game_beta/randgen_add/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X43Y40   game_beta/game_reg/M_reg_temp_q_reg[21]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y44   game_beta/game_reg/M_reg_temp_q_reg[30]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y44   game_beta/game_reg/M_reg_temp_q_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   game_beta/game_reg/M_reg_temp_q_reg[8]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y46   game_beta/game_reg/M_reg_temp_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   game_beta/game_reg/M_score_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y53   gameplay_buttondetector_gen_0[0].gameplay_buttondetector/M_last_q_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   game_beta/game_reg/M_score_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   game_beta/game_reg/M_score_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X54Y44   game_beta/game_reg/M_score_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y53   rst_buttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y33   combo_dec_ctr/dctr_gen_0[0].dctr/M_val_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y32   combo_dec_ctr/dctr_gen_0[1].dctr/M_val_q_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   game_beta/game_reg/M_reg_temp_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X55Y38   game_beta/game_reg/M_reg_temp_q_reg[23]/C



