
---------- Begin Simulation Statistics ----------
final_tick                               666702022500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                             3280758851                       # Simulator instruction rate (inst/s)
host_mem_usage                                 888560                       # Number of bytes of host memory used
host_op_rate                               6374705449                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.18                       # Real time elapsed on the host
host_tick_rate                               11012532                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   584287407                       # Number of instructions simulated
sim_ops                                    1137145782                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000002                       # Number of seconds simulated
sim_ticks                                     1965000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            51                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect           22                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted          309                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits          243                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups          264                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses           21                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups           326                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS             0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted            4                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads            1568                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes           3702                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts           22                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches              248                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events          676                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts          924                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts         3720                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps         6697                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples         3722                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     1.799301                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.095327                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0         2592     69.64%     69.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1           89      2.39%     72.03% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2           35      0.94%     72.97% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3          270      7.25%     80.23% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4           14      0.38%     80.60% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5           27      0.73%     81.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6            4      0.11%     81.43% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7           15      0.40%     81.84% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8          676     18.16%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total         3722                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts             1488                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls            0                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts            5953                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads                1736                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu         3721     55.56%     55.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult            0      0.00%     55.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     55.56% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd          496      7.41%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     62.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd          248      3.70%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     66.67% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead         1240     18.52%     85.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite          248      3.70%     88.89% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead          496      7.41%     96.30% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite          248      3.70%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total         6697                       # Class of committed instruction
system.switch_cpus_1.commit.refs                 2232                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts              3720                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps                6697                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     1.056452                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.056452                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles         2619                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts         7968                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles            198                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles             817                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles           25                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles          188                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses              1855                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses                   3                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses               517                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses                   1                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches               326                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines             581                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles                3646                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes           21                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts                 4681                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles            50                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.082952                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles          182                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches          243                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.191094                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples         3853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.113418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.341712                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0           2618     67.95%     67.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1              6      0.16%     68.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2             51      1.32%     69.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3            268      6.96%     76.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4              5      0.13%     76.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5              5      0.13%     76.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6              4      0.10%     76.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7              6      0.16%     76.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8            890     23.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total         3853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads            1008                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes           1283                       # number of floating regfile writes
system.switch_cpus_1.idleCycles                    77                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts           37                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches            273                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           1.874300                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs               2356                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores              517                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles           106                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts         1893                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts          565                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts         7720                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts         1839                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts           60                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts         7366                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents            0                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents           41                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles           25                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles           40                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads          457                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation            4                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads          131                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores           62                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            4                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           37                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect            0                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers            8220                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count                7361                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.699878                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers            5753                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             1.873028                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent                 7361                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads          10725                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes          5257                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.946565                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.946565                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass           36      0.48%      0.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu         4231     56.91%     57.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult            0      0.00%     57.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     57.40% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd          522      7.02%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     64.42% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd          254      3.42%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     67.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead         1344     18.08%     85.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite          284      3.82%     89.74% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead          513      6.90%     96.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite          250      3.36%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total         7434                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses          1539                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads         3074                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses         1532                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes         1611                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt                37                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.004977                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu            36     97.30%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     97.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead            1      2.70%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses         5896                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads        15678                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses         5829                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes         7036                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded             7720                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued            7434                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined          923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued            2                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined          972                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples         3853                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     1.929406                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.848767                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0         2319     60.19%     60.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1          263      6.83%     67.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2          107      2.78%     69.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3          103      2.67%     72.46% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4          196      5.09%     77.55% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5          166      4.31%     81.86% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6          167      4.33%     86.19% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7          224      5.81%     92.01% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8          308      7.99%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total         3853                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 1.891603                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses               581                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                   1                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads          455                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores          453                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads         1893                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores          565                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads          2932                       # number of misc regfile reads
system.switch_cpus_1.numCycles                   3930                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles           277                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps         9417                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents           12                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles            286                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents         2274                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups        17751                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts         7888                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands        10995                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles             914                       # Number of cycles rename is running
system.switch_cpus_1.rename.SquashCycles           25                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles         2345                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps           1418                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups         1040                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups        11731                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts             785                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads              10667                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes             15479                       # The number of ROB writes
system.switch_cpus_1.timesIdled                     2                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests           27                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            3                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests           54                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              3                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests           30                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops           23                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests           57                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops             23                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                 24                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           21                       # Transaction distribution
system.membus.trans_dist::CleanEvict                6                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            24                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total           75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                     75                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total         2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    2880                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                24                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      24    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  24                       # Request fanout histogram
system.membus.reqLayer2.occupancy              141000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               7.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy             126750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 666702022500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp                27                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty           35                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            3                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict              42                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             3                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq           24                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           72                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                    81                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   2752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              53                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples               80                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.037500                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.191182                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                     77     96.25%     96.25% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      3      3.75%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                 80                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              43000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             36000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              4500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data           24                       # number of demand (read+write) misses
system.l2.demand_misses::total                     27                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data           24                       # number of overall misses
system.l2.overall_misses::total                    27                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       256000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data      1788500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total          2044500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       256000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data      1788500                       # number of overall miss cycles
system.l2.overall_miss_latency::total         2044500                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data           24                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                   27                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data           24                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                  27                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 85333.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 74520.833333                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75722.222222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 85333.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 74520.833333                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75722.222222                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                  22                       # number of writebacks
system.l2.writebacks::total                        22                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                27                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total               27                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       241000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data      1668500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      1909500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       241000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data      1668500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      1909500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 80333.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 69520.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70722.222222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 80333.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 69520.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70722.222222                       # average overall mshr miss latency
system.l2.replacements                             30                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks           13                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total               13                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks           13                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total           13                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            3                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                3                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            3                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            3                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total       256000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 85333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85333.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total       241000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 80333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80333.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_misses::.switch_cpus_1.data           24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              24                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data      1788500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      1788500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data           24                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total            24                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 74520.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74520.833333                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           24                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      1668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      1668500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 69520.833333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 69520.833333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         4096                       # Cycle average of tags in use
system.l2.tags.total_refs                        7675                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      4126                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.860155                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      34.715013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst               29                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3904.172257                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data          115                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     2.724173                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data    10.388557                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008475                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.007080                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.953167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.028076                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.002536                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3617                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                       462                       # Number of tag accesses
system.l2.tags.data_accesses                      462                       # Number of data accesses
system.l2.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l2.tags.cache_averse                        54                       # Number of cache averse accesses
system.l2.tags.OPT_hits                             0                       # Number of OPT hits
system.l2.tags.OPT_misses                           0                       # Number of OPT misses
system.l2.tags.OPT_nan                             54                       # Number of OPT nan
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data            3                       # number of demand (read+write) hits
system.l3.demand_hits::total                        3                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data            3                       # number of overall hits
system.l3.overall_hits::total                       3                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data           21                       # number of demand (read+write) misses
system.l3.demand_misses::total                     24                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            3                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data           21                       # number of overall misses
system.l3.overall_misses::total                    24                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       223000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data      1493000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total          1716000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       223000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data      1493000                       # number of overall miss cycles
system.l3.overall_miss_latency::total         1716000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data           24                       # number of demand (read+write) accesses
system.l3.demand_accesses::total                   27                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data           24                       # number of overall (read+write) accesses
system.l3.overall_accesses::total                  27                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.875000                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.888889                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.875000                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.888889                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst 74333.333333                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 71095.238095                       # average overall miss latency
system.l3.demand_avg_miss_latency::total        71500                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst 74333.333333                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 71095.238095                       # average overall miss latency
system.l3.overall_avg_miss_latency::total        71500                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks                  21                       # number of writebacks
system.l3.writebacks::total                        21                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data           21                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total                24                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data           21                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total               24                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       193000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data      1283000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total      1476000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       193000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data      1283000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total      1476000                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.875000                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.888889                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.875000                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.888889                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 64333.333333                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 61095.238095                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total        61500                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 64333.333333                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 61095.238095                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total        61500                       # average overall mshr miss latency
system.l3.replacements                             44                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks           22                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total               22                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks           22                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total           22                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks            6                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total             6                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadSharedReq_hits::.switch_cpus_1.data            3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total                 3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_1.data           21                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total              24                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.inst       223000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_1.data      1493000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total      1716000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_accesses::.switch_cpus_1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_1.data           24                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total            27                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.875000                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.888889                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.inst 74333.333333                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 71095.238095                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total        71500                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_1.data           21                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total           24                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.inst       193000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data      1283000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total      1476000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.875000                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.888889                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.inst 64333.333333                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 61095.238095                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total        61500                       # average ReadSharedReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l3.tags.total_refs                       60537                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                     32812                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.844965                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks   12216.687786                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.inst             1564                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu.data     18922.972768                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data           52                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     2.740204                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data     9.599242                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.372824                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.inst        0.047729                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu.data        0.577483                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.001587                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000084                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.000293                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           44                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1          369                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         3165                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3         7449                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4        21741                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                       956                       # Number of tag accesses
system.l3.tags.data_accesses                      956                       # Number of data accesses
system.l3.tags.cache_friendly                       0                       # Number of cache friendly accesses
system.l3.tags.cache_averse                        51                       # Number of cache averse accesses
system.l3.tags.OPT_hits                             0                       # Number of OPT hits
system.l3.tags.OPT_misses                           0                       # Number of OPT misses
system.l3.tags.OPT_nan                             57                       # Number of OPT nan
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp                27                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty           43                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict              31                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq           27                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side           84                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side         3136                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                              44                       # Total snoops (count)
system.tol3bus.snoopTraffic                      1344                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples               71                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.323944                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.471310                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                     48     67.61%     67.61% # Request fanout histogram
system.tol3bus.snoop_fanout::1                     23     32.39%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total                 71                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy              50500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy             40500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             2.1                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data         1344                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         1344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                  24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks           21                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 21                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst     97709924                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    683969466                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             781679389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst     97709924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         97709924                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      683969466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            683969466                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      683969466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst     97709924                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    683969466                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1465648855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples        21.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000032500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                  69                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                          24                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         21                       # Number of write requests accepted
system.mem_ctrls.readBursts                        24                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       21                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.32                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       9.98                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                        41250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                     120000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                  491250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      1718.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                20468.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                       21                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 87.50                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                    24                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   21                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean          1024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean         1024                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev          nan                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1    100.00%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total            1                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                   1536                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    1536                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       781.68                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    781.68                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    683.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         6.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.11                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      16754000                       # Total gap between requests
system.mem_ctrls.avgGap                     372311.11                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data         1344                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 97709923.664122149348                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 683969465.648854970932                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data           21                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks           21                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        70000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data       421250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     23333.33                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     20059.52                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    46.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                21420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                 3795                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy              171360                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy           886920                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy             7680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy            1091175                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        555.305344                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE        20000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT      1945000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy           754560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy             754560                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower               384                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE      1978750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst    780478711                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst        25788                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst          558                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        780505057                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    780478711                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst        25788                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst          558                       # number of overall hits
system.cpu.icache.overall_hits::total       780505057                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         2306                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst           23                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2329                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         2306                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst           23                       # number of overall misses
system.cpu.icache.overall_misses::total          2329                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst      1146000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1146000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst      1146000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1146000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    780481017                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst        25788                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst          581                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    780507386                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    780481017                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst        25788                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst          581                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    780507386                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000003                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.039587                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000003                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.039587                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 49826.086957                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   492.056677                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 49826.086957                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   492.056677                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         1797                       # number of writebacks
system.cpu.icache.writebacks::total              1797                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           20                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst           20                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           20                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            3                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       259000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       259000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       259000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.005164                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.005164                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 86333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 86333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 86333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 86333.333333                       # average overall mshr miss latency
system.cpu.icache.replacements                   1797                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    780478711                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst        25788                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst          558                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       780505057                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         2306                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst           23                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2329                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst      1146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1146000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    780481017                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst        25788                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst          581                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    780507386                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.039587                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 49826.086957                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   492.056677                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           20                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       259000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.005164                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 86333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 86333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.963857                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           780507366                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2309                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          338028.309225                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.963849                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     0.000008                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999929                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          377                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3122031853                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3122031853                       # Number of data accesses
system.cpu.icache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.icache.tags.cache_averse         780507366                       # Number of cache averse accesses
system.cpu.icache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.icache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.icache.tags.OPT_nan              780507386                       # Number of OPT nan
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.itb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.itb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.itb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.itb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.cache_friendly            0                       # Number of cache friendly accesses
system.cpu.dtb_walker_cache.tags.cache_averse            0                       # Number of cache averse accesses
system.cpu.dtb_walker_cache.tags.OPT_hits            0                       # Number of OPT hits
system.cpu.dtb_walker_cache.tags.OPT_misses            0                       # Number of OPT misses
system.cpu.dtb_walker_cache.tags.OPT_nan            0                       # Number of OPT nan
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    263657844                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data        11013                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data         1793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        263670650                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    263657844                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data        11013                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data         1793                       # number of overall hits
system.cpu.dcache.overall_hits::total       263670650                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       150070                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data          115                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data          100                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         150285                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       150070                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data          115                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data          100                       # number of overall misses
system.cpu.dcache.overall_misses::total        150285                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data      6237500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data      7055000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     13292500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data      6237500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data      7055000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     13292500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    263807914                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data        11128                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data         1893                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    263820935                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    263807914                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data        11128                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data         1893                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    263820935                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.000569                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.010334                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.052826                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000570                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.000569                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.010334                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.052826                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000570                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 54239.130435                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data        70550                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total    88.448614                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 54239.130435                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data        70550                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total    88.448614                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       139289                       # number of writebacks
system.cpu.dcache.writebacks::total            139289                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data           76                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           76                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data           76                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           76                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data          115                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data           24                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          139                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data          115                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data           24                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          139                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data      6180000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data      1812500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      7992500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data      6180000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data      1812500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      7992500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010334                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.012678                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010334                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.012678                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 53739.130435                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 75520.833333                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        57500                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 53739.130435                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 75520.833333                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        57500                       # average overall mshr miss latency
system.cpu.dcache.replacements                 149697                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    150670005                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data         8557                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data         1298                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       150679860                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        27755                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data          115                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data          100                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         27970                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data      6237500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data      7055000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     13292500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    150697760                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data         8672                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data         1398                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    150707830                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000184                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.013261                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.071531                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000186                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 54239.130435                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data        70550                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total   475.241330                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data           76                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           76                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data          115                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data           24                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          139                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data      6180000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data      1812500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7992500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.013261                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.017167                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 53739.130435                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 75520.833333                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total        57500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    112987839                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data         2456                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data          495                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      112990790                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       122315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       122315                       # number of WriteReq misses
system.cpu.dcache.WriteReq_accesses::.cpu.data    113110154                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data         2456                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data          495                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    113113105                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001081                       # miss rate for WriteReq accesses
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.984087                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           263820859                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            150209                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1756.358534                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.978994                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.005063                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data     0.000030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999959                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000010                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999969                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          449                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           37                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1055433949                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1055433949                       # Number of data accesses
system.cpu.dcache.tags.cache_friendly               0                       # Number of cache friendly accesses
system.cpu.dcache.tags.cache_averse         263820859                       # Number of cache averse accesses
system.cpu.dcache.tags.OPT_hits                     0                       # Number of OPT hits
system.cpu.dcache.tags.OPT_misses                   0                       # Number of OPT misses
system.cpu.dcache.tags.OPT_nan              263820935                       # Number of OPT nan
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 666702022500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 666660852500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF     41170000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
