timestamp 1678376823
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use STAGE2_INV_89790208_PG0_0_0_1678373050 STAGE2_INV_89790208_PG0_0_0_1678373050_0 -1 0 2236 0 1 0
use SCM_PMOS_98301772_X1_Y1_1678373053 SCM_PMOS_98301772_X1_Y1_1678373053_0 1 0 516 0 -1 1512
use NMOS_S_48172527_X1_Y1_1678373052 NMOS_S_48172527_X1_Y1_1678373052_0 -1 0 516 0 -1 1512
use NMOS_4T_17534534_X1_Y1_1678373051 NMOS_4T_17534534_X1_Y1_1678373051_1 -1 0 602 0 1 1512
use NMOS_4T_17534534_X1_Y1_1678373051 NMOS_4T_17534534_X1_Y1_1678373051_0 -1 0 1118 0 1 1512
use INV_72761973_PG0_0_0_1678373049 INV_72761973_PG0_0_0_1678373049_0 1 0 2236 0 1 0
port "BIAS" 6 434 532 434 532 m1
port "OUT" 1 2230 1430 2230 1430 m1
port "INP" 4 1036 2478 1036 2478 m1
port "INN" 5 508 2476 508 2476 m1
port "GND" 3 2368 882 2368 882 m4
port "VCC" 2 0 882 0 882 m4
node "BIAS" 0 52.1315 434 532 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 3420 256 0 0 0 0 0 0 0 0 0 0
node "OUT" 0 20.5322 2230 1430 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5488 308 0 0 0 0 0 0 0 0 0 0
node "m1_828_1316#" 1 89.9569 828 1316 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "m1_430_1652#" 1 -41.5627 430 1652 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 19264 800 0 0 0 0 0 0 0 0 0 0
node "m1_226_1400#" 1 99.309 226 1400 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 7168 480 17696 744 0 0 0 0 0 0 0 0
node "INP" 0 36.1783 1036 2478 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2576 204 0 0 0 0 0 0 0 0 0 0
node "INN" 0 49.6645 508 2476 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 4524 272 0 0 0 0 0 0 0 0 0 0
node "GND" 14 2212.43 2368 882 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15568 892 225456 8948 502080 7236 606520 6084 0 0 0 0
node "li_2125_1411#" 32 94.5983 2125 1411 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 24864 1112 3584 240 0 0 0 0 0 0 0 0
node "li_1179_1243#" 32 38.6221 1179 1243 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 34496 1456 3584 240 0 0 0 0 0 0 0 0
node "li_491_1495#" 32 161.58 491 1495 li 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 5900 336 21952 1008 6496 344 0 0 0 0 0 0 0 0
node "VCC" 916 4058.77 0 882 m4 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 171400 7056 41440 2152 134400 5696 465920 6144 472000 4472 0 0 0 0
node "w_1016_1508#" 1489 373.932 1016 1508 nw 0 0 0 0 124644 1448 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "INP" "INN" 3.29134
cap "VCC" "w_1016_1508#" 103.848
cap "m1_226_1400#" "m1_430_1652#" 11.6228
cap "li_2125_1411#" "OUT" 108.857
cap "w_1016_1508#" "INP" 0.912339
cap "GND" "li_2125_1411#" 109.413
cap "li_2125_1411#" "m1_828_1316#" 0.05135
cap "VCC" "OUT" 25.5528
cap "BIAS" "m1_430_1652#" 0.96
cap "VCC" "GND" 1414.89
cap "GND" "INP" 3.25352
cap "li_491_1495#" "INN" 0.01248
cap "VCC" "li_1179_1243#" 150.039
cap "INP" "li_1179_1243#" 3.28242
cap "VCC" "m1_828_1316#" 12.9723
cap "w_1016_1508#" "li_491_1495#" 5.99662
cap "VCC" "m1_226_1400#" 6.84681
cap "li_491_1495#" "OUT" 0.00859718
cap "GND" "li_491_1495#" 42.1221
cap "VCC" "m1_430_1652#" 2.8373
cap "VCC" "BIAS" 4.03017
cap "GND" "INN" 6.71809
cap "li_491_1495#" "m1_828_1316#" 79.4069
cap "m1_226_1400#" "li_491_1495#" 20.4995
cap "GND" "w_1016_1508#" 118.543
cap "VCC" "li_2125_1411#" 179.375
cap "w_1016_1508#" "li_1179_1243#" 92.7259
cap "w_1016_1508#" "m1_828_1316#" 9.41684
cap "li_491_1495#" "m1_430_1652#" 120.232
cap "m1_226_1400#" "w_1016_1508#" 1.35768
cap "GND" "OUT" 28.2691
cap "m1_430_1652#" "INN" 6.68571
cap "GND" "li_1179_1243#" 200.263
cap "OUT" "m1_828_1316#" 0.0194353
cap "GND" "m1_828_1316#" 73.8089
cap "li_2125_1411#" "li_491_1495#" 1.82412
cap "w_1016_1508#" "m1_430_1652#" 3.18831
cap "GND" "m1_226_1400#" 242.074
cap "m1_828_1316#" "li_1179_1243#" 30.6198
cap "m1_226_1400#" "m1_828_1316#" 8.81757
cap "VCC" "li_491_1495#" 11.3918
cap "li_2125_1411#" "w_1016_1508#" 0.880945
cap "GND" "m1_430_1652#" 79.833
cap "GND" "BIAS" 0.23243
cap "VCC" "GND" 447.966
cap "VCC" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 10.778
cap "GND" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 0.439674
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.0170849
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.477684
cap "GND" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 16.5245
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" -0.0607993
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "GND" 0.296789
cap "VCC" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 67.9828
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 14.381
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 0.982713
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 48.2823
cap "VCC" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 45.8414
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "GND" 73.4275
cap "VCC" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 72.3063
cap "VCC" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 0.188936
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 4.30599
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.586967
cap "VCC" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 9.02091
cap "GND" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 7.23144
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 42.6527
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 3.50523
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 0.141049
cap "GND" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 101.208
cap "VCC" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 326.919
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 0.0766515
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 0.212169
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 45.1964
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 1.84867
cap "GND" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 39.8517
cap "VCC" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 91.1502
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 0.298208
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.518936
cap "GND" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.0592251
cap "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" 0.0953596
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "VCC" 3.38969
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 12.2217
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "GND" 93.331
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "VCC" 146.528
cap "GND" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 13.1272
cap "GND" "VCC" 1379.73
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" 1.05174
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 1.02774
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 2.03035
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" 25.2509
cap "VCC" "GND" 208.429
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 33.0141
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" "GND" 5.57387
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 40.6067
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 14.0099
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "VCC" 91.5156
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 2.99029
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "GND" 86.8004
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 14.7021
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 0.0137791
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 0.0296567
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "VCC" 265.487
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "VCC" 0.550486
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.50503
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "GND" 89.4709
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "GND" 60.6258
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "VCC" 123.465
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 64.8811
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" 0.0409649
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "GND" 309.384
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" -4.53245
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "VCC" 33.7174
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "VCC" 1.33564
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "GND" 92.8265
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 237.102
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 0.131743
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 0.876764
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 149.012
cap "GND" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 126.004
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 51.2644
cap "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 0.00855809
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 0.052723
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" 57.0798
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "GND" 157.745
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "VCC" 460.992
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "VCC" 4.68129
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 0.0383956
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 2.26078
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" 0.74114
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 1.93908
cap "VCC" "GND" 965.4
cap "VCC" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 0.195361
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "VCC" 4.5498
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "VCC" 0.0931129
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 2.33773
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 10.2349
cap "VCC" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 22.0262
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "GND" 354.303
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "GND" 553.085
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 1.07692
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" 1.76349
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 1.28474
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" 0.052723
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 0.0383457
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" 20.0751
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "GND" 0.0943974
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 1.48724
cap "GND" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" 1.90005
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" 9.77792
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 1.17054
cap "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "GND" 1.68618
cap "VCC" "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" 106.123
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_230_483#" "VCC" 14.2042
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "GND" 18.9474
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" 31.3074
cap "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" 0.620956
cap "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" 0.572365
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_402_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" -1.12458
cap "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_402_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" 1.84464
cap "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" 21.1013
merge "NMOS_4T_17534534_X1_Y1_1678373051_0/a_147_483#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_147_483#" -876.427 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -10976 -840 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_17534534_X1_Y1_1678373051_1/a_147_483#" "m1_430_1652#"
merge "m1_430_1652#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#"
merge "NMOS_S_48172527_X1_Y1_1678373052_0/a_230_483#" "m1_226_1400#"
merge "NMOS_S_48172527_X1_Y1_1678373052_0/a_200_252#" "BIAS" -110.557 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1596 -160 0 0 0 0 0 0 0 0 0 0
merge "NMOS_4T_17534534_X1_Y1_1678373051_0/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_402_483#" -1078.18 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9072 -660 -3584 -240 0 0 0 0 0 0 0 0
merge "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_402_483#" "m1_828_1316#"
merge "m1_828_1316#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#"
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/m1_742_560#" "li_1179_1243#"
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_147_483#" "INV_72761973_PG0_0_0_1678373049_0/VSUBS" -3266.1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7168 -480 -11872 -872 0 0 0 0 0 0 0 0
merge "INV_72761973_PG0_0_0_1678373049_0/VSUBS" "INV_72761973_PG0_0_0_1678373049_0/NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#"
merge "INV_72761973_PG0_0_0_1678373049_0/NMOS_S_48172527_X1_Y1_1678373048_1678373049_0/a_147_483#" "NMOS_4T_17534534_X1_Y1_1678373051_0/a_241_1232#"
merge "NMOS_4T_17534534_X1_Y1_1678373051_0/a_241_1232#" "NMOS_4T_17534534_X1_Y1_1678373051_1/a_241_1232#"
merge "NMOS_4T_17534534_X1_Y1_1678373051_1/a_241_1232#" "NMOS_S_48172527_X1_Y1_1678373052_0/a_147_483#"
merge "NMOS_S_48172527_X1_Y1_1678373052_0/a_147_483#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#"
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_1/a_147_483#" "GND"
merge "GND" "SCM_PMOS_98301772_X1_Y1_1678373053_0/VSUBS"
merge "SCM_PMOS_98301772_X1_Y1_1678373053_0/VSUBS" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/VSUBS"
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/VSUBS" "VSUBS"
merge "NMOS_4T_17534534_X1_Y1_1678373051_1/a_230_483#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" -607.626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3808 -248 -1792 -176 0 0 0 0 0 0 0 0
merge "SCM_PMOS_98301772_X1_Y1_1678373053_0/a_200_252#" "li_491_1495#"
merge "INV_72761973_PG0_0_0_1678373049_0/PMOS_S_99486525_X1_Y1_1678373049_1678373049_0/w_0_0#" "SCM_PMOS_98301772_X1_Y1_1678373053_0/w_0_0#" -4486.44 0 0 0 0 -71364 -4472 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8960 -768 0 0 0 0 0 0 0 0
merge "SCM_PMOS_98301772_X1_Y1_1678373053_0/w_0_0#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#"
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/PMOS_S_99486525_X1_Y1_1678373049_1678373050_1/w_0_0#" "VCC"
merge "VCC" "w_1016_1508#"
merge "NMOS_4T_17534534_X1_Y1_1678373051_1/a_200_252#" "INN" -80.9386 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2736 -224 0 0 0 0 0 0 0 0 0 0
merge "INV_72761973_PG0_0_0_1678373049_0/m1_54_560#" "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" -1110.24 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1904 -180 -3584 -240 0 0 0 0 0 0 0 0
merge "STAGE2_INV_89790208_PG0_0_0_1678373050_0/NMOS_S_48172527_X1_Y1_1678373048_1678373050_0/a_230_483#" "li_2125_1411#"
merge "NMOS_4T_17534534_X1_Y1_1678373051_0/a_200_252#" "INP" -139.551 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -896 -144 0 0 0 0 0 0 0 0 0 0
merge "INV_72761973_PG0_0_0_1678373049_0/li_61_1411#" "OUT" -216.181 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1568 -168 0 0 0 0 0 0 0 0 0 0
