// Seed: 3837719311
module module_0 (
    input supply0 id_0,
    input tri id_1,
    output tri1 id_2,
    input supply1 id_3,
    input wire id_4,
    output tri id_5,
    output uwire id_6
);
  logic id_8 = id_3;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2
    , id_29,
    output tri0 id_3,
    output wand id_4,
    input wor id_5,
    input uwire id_6,
    input tri id_7,
    input wire id_8,
    input tri id_9,
    input tri1 id_10,
    output wand id_11,
    output wor id_12,
    input wire id_13,
    input wor id_14,
    output tri id_15,
    input tri1 id_16,
    input uwire id_17,
    output wire id_18,
    input wand id_19,
    input supply0 id_20,
    output supply0 id_21,
    output tri id_22,
    input wand id_23,
    output supply1 id_24,
    output wor id_25,
    output wand id_26,
    input tri id_27
);
  wire  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_25,
      id_9,
      id_27,
      id_22,
      id_25
  );
  assign modCall_1.id_0 = 0;
endmodule
