<profile>
    <ReportVersion>
        <Version>2021.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplus</ProductFamily>
        <Part>xcvu9p-flgb2104-2-i</Part>
        <TopModelName>fft2DKernel</TopModelName>
        <TargetClockPeriod>4.00</TargetClockPeriod>
        <ClockUncertainty>1.08</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>undef</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>undef</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>30</BRAM_18K>
            <DSP>84</DSP>
            <FF>94860</FF>
            <LUT>103689</LUT>
            <URAM>96</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4320</BRAM_18K>
            <DSP>6840</DSP>
            <FF>2364480</FF>
            <LUT>1182240</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_done</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>event_start</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_ext</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_ext</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_str</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_str</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_start_int</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>stall_done_int</name>
            <Object>fft2DKernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_AWUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WSTRB</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_WUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARADDR</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLEN</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARSIZE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARBURST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARLOCK</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARCACHE</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARPROT</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARQOS</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARREGION</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_ARUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RDATA</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>512</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RLAST</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_RRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BVALID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BREADY</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BRESP</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BID</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem_BUSER</name>
            <Object>gmem</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="14">
            <ModuleName>fft2DKernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</InstName>
                    <ModuleName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                            <ModuleName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>312</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3_fu_70</InstName>
                                    <ModuleName>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>70</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc_U0</InstName>
                            <ModuleName>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>324</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_fft2dProc_fu_276</InstName>
                                    <ModuleName>fft2dProc</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>276</ID>
                                    <InstancesList>
                                        <Instance>
                                            <InstName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                            <ModuleName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>308</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>sliceProcessor_1_U0</InstName>
                                            <ModuleName>sliceProcessor_1</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>315</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                    <ModuleName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>536</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>genMemWideFFTKernel1DArray_1_U0</InstName>
                                                    <ModuleName>genMemWideFFTKernel1DArray_1</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>574</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182_U0</InstName>
                                                            <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>290</ID>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>genMemWideFFTKernel1DArray_3_U0</InstName>
                                                            <ModuleName>genMemWideFFTKernel1DArray_3</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>327</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                                    <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>170</ID>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>fftStreamingKernel_3_U0</InstName>
                                                                    <ModuleName>fftStreamingKernel_3</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>207</ID>
                                                                    <InstancesList>
                                                                        <Instance>
                                                                            <InstName>grp_fftStreamingKernelBody_3_fu_96</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_3</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>96</ID>
                                                                            <InstancesList>
                                                                                <Instance>
                                                                                    <InstName>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                                                    <ModuleName>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>264</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261_U0</InstName>
                                                                                    <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>286</ID>
                                                                                    <BindInstances>add_ln3267_fu_264_p2 add_ln3267_3_fu_290_p2 add_ln3268_fu_320_p2</BindInstances>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                    <ModuleName>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>306</ID>
                                                                                    <InstancesList>
                                                                                        <Instance>
                                                                                            <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                                                            <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>140</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1_U0</InstName>
                                                                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>161</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>fftStage_6_U0</InstName>
                                                                                            <ModuleName>fftStage_6</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>193</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_U0</InstName>
                                                                                                    <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>100</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158</InstName>
                                                                                                            <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>158</ID>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1_U0</InstName>
                                                                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>109</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>fftStage_7_U0</InstName>
                                                                                                    <ModuleName>fftStage_7</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>141</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                                            <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>114</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                                            <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>121</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                                            <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>134</ID>
                                                                                                            <InstancesList>
                                                                                                                <Instance>
                                                                                                                    <InstName>grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90</InstName>
                                                                                                                    <ModuleName>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                                    <ID>90</ID>
                                                                                                                </Instance>
                                                                                                                <Instance>
                                                                                                                    <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126</InstName>
                                                                                                                    <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                                    <ID>126</ID>
                                                                                                                </Instance>
                                                                                                            </InstancesList>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                    </InstancesList>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262_U0</InstName>
                                                                                    <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>380</ID>
                                                                                    <BindInstances>add_ln3276_fu_288_p2 add_ln3276_3_fu_334_p2 add_ln3277_fu_315_p2</BindInstances>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                    <ModuleName>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>400</ID>
                                                                                </Instance>
                                                                            </InstancesList>
                                                                        </Instance>
                                                                    </InstancesList>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                    <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>267</ID>
                                                                </Instance>
                                                            </InstancesList>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>fftStreamingKernel_2_U0</InstName>
                                                            <ModuleName>fftStreamingKernel_2</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>449</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>grp_fftStreamingKernelBody_2_fu_96</InstName>
                                                                    <ModuleName>fftStreamingKernelBody_2</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>96</ID>
                                                                    <InstancesList>
                                                                        <Instance>
                                                                            <InstName>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                                            <ModuleName>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>264</ID>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259_U0</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>286</ID>
                                                                            <BindInstances>add_ln3267_fu_264_p2 add_ln3267_4_fu_290_p2 add_ln3268_fu_320_p2</BindInstances>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                            <ModuleName>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>306</ID>
                                                                            <InstancesList>
                                                                                <Instance>
                                                                                    <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81_U0</InstName>
                                                                                    <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>140</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_U0</InstName>
                                                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>161</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStage_4_U0</InstName>
                                                                                    <ModuleName>fftStage_4</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>193</ID>
                                                                                    <InstancesList>
                                                                                        <Instance>
                                                                                            <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80_U0</InstName>
                                                                                            <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>100</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s_fu_158</InstName>
                                                                                                    <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>158</ID>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_U0</InstName>
                                                                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>109</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>fftStage_5_U0</InstName>
                                                                                            <ModuleName>fftStage_5</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>141</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77_U0</InstName>
                                                                                                    <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>114</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78_U0</InstName>
                                                                                                    <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>121</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79_U0</InstName>
                                                                                                    <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>134</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_90</InstName>
                                                                                                            <ModuleName>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>90</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s_fu_126</InstName>
                                                                                                            <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>126</ID>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                    </InstancesList>
                                                                                </Instance>
                                                                            </InstancesList>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260_U0</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>380</ID>
                                                                            <BindInstances>add_ln3276_fu_288_p2 add_ln3276_4_fu_334_p2 add_ln3277_fu_315_p2</BindInstances>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                            <ModuleName>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>400</ID>
                                                                        </Instance>
                                                                    </InstancesList>
                                                                </Instance>
                                                            </InstancesList>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183_U0</InstName>
                                                            <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>509</ID>
                                                        </Instance>
                                                    </InstancesList>
                                                </Instance>
                                                <Instance>
                                                    <InstName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                    <ModuleName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>750</ID>
                                                </Instance>
                                            </InstancesList>
                                        </Instance>
                                        <Instance>
                                            <InstName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>429</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>435</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                            <ModuleName>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>441</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>sliceProcessor_U0</InstName>
                                            <ModuleName>sliceProcessor</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>447</ID>
                                            <InstancesList>
                                                <Instance>
                                                    <InstName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                    <ModuleName>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>536</ID>
                                                </Instance>
                                                <Instance>
                                                    <InstName>genMemWideFFTKernel1DArray_U0</InstName>
                                                    <ModuleName>genMemWideFFTKernel1DArray</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>574</ID>
                                                    <InstancesList>
                                                        <Instance>
                                                            <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189_U0</InstName>
                                                            <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>290</ID>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>genMemWideFFTKernel1DArray_2_U0</InstName>
                                                            <ModuleName>genMemWideFFTKernel1DArray_2</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>327</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                    <ModuleName>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>170</ID>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>fftStreamingKernel_1_U0</InstName>
                                                                    <ModuleName>fftStreamingKernel_1</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>207</ID>
                                                                    <InstancesList>
                                                                        <Instance>
                                                                            <InstName>grp_fftStreamingKernelBody_1_fu_96</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_1</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>96</ID>
                                                                            <InstancesList>
                                                                                <Instance>
                                                                                    <InstName>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                    <ModuleName>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>264</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265_U0</InstName>
                                                                                    <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>286</ID>
                                                                                    <BindInstances>add_ln3267_fu_264_p2 add_ln3267_1_fu_290_p2 add_ln3268_fu_320_p2</BindInstances>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                                    <ModuleName>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>306</ID>
                                                                                    <InstancesList>
                                                                                        <Instance>
                                                                                            <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                            <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>140</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1_U0</InstName>
                                                                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>161</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>fftStage_2_U0</InstName>
                                                                                            <ModuleName>fftStage_2</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>193</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_U0</InstName>
                                                                                                    <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>100</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158</InstName>
                                                                                                            <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>158</ID>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1_U0</InstName>
                                                                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>109</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>fftStage_3_U0</InstName>
                                                                                                    <ModuleName>fftStage_3</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>141</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                                                            <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>114</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                                                            <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>121</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                                                            <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>134</ID>
                                                                                                            <InstancesList>
                                                                                                                <Instance>
                                                                                                                    <InstName>grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90</InstName>
                                                                                                                    <ModuleName>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                                    <ID>90</ID>
                                                                                                                </Instance>
                                                                                                                <Instance>
                                                                                                                    <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126</InstName>
                                                                                                                    <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                                    <ID>126</ID>
                                                                                                                </Instance>
                                                                                                            </InstancesList>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                    </InstancesList>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266_U0</InstName>
                                                                                    <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>380</ID>
                                                                                    <BindInstances>add_ln3276_fu_288_p2 add_ln3276_1_fu_334_p2 add_ln3277_fu_315_p2</BindInstances>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                                    <ModuleName>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>400</ID>
                                                                                </Instance>
                                                                            </InstancesList>
                                                                        </Instance>
                                                                    </InstancesList>
                                                                </Instance>
                                                                <Instance>
                                                                    <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                    <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>267</ID>
                                                                </Instance>
                                                            </InstancesList>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>fftStreamingKernel_U0</InstName>
                                                            <ModuleName>fftStreamingKernel</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>449</ID>
                                                            <InstancesList>
                                                                <Instance>
                                                                    <InstName>grp_fftStreamingKernelBody_fu_96</InstName>
                                                                    <ModuleName>fftStreamingKernelBody</ModuleName>
                                                                    <IsCompInst>true</IsCompInst>
                                                                    <ID>96</ID>
                                                                    <InstancesList>
                                                                        <Instance>
                                                                            <InstName>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                            <ModuleName>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>264</ID>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263_U0</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>286</ID>
                                                                            <BindInstances>add_ln3267_fu_264_p2 add_ln3267_2_fu_290_p2 add_ln3268_fu_320_p2</BindInstances>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                            <ModuleName>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>306</ID>
                                                                            <InstancesList>
                                                                                <Instance>
                                                                                    <InstName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88_U0</InstName>
                                                                                    <ModuleName>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>140</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_U0</InstName>
                                                                                    <ModuleName>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>161</ID>
                                                                                </Instance>
                                                                                <Instance>
                                                                                    <InstName>fftStage_U0</InstName>
                                                                                    <ModuleName>fftStage</ModuleName>
                                                                                    <IsCompInst>true</IsCompInst>
                                                                                    <ID>193</ID>
                                                                                    <InstancesList>
                                                                                        <Instance>
                                                                                            <InstName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87_U0</InstName>
                                                                                            <ModuleName>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>100</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>grp_twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s_fu_158</InstName>
                                                                                                    <ModuleName>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>158</ID>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_U0</InstName>
                                                                                            <ModuleName>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_s</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>109</ID>
                                                                                        </Instance>
                                                                                        <Instance>
                                                                                            <InstName>fftStage_1_U0</InstName>
                                                                                            <ModuleName>fftStage_1</ModuleName>
                                                                                            <IsCompInst>true</IsCompInst>
                                                                                            <ID>141</ID>
                                                                                            <InstancesList>
                                                                                                <Instance>
                                                                                                    <InstName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84_U0</InstName>
                                                                                                    <ModuleName>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>114</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85_U0</InstName>
                                                                                                    <ModuleName>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>121</ID>
                                                                                                </Instance>
                                                                                                <Instance>
                                                                                                    <InstName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86_U0</InstName>
                                                                                                    <ModuleName>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86</ModuleName>
                                                                                                    <IsCompInst>true</IsCompInst>
                                                                                                    <ID>134</ID>
                                                                                                    <InstancesList>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_90</InstName>
                                                                                                            <ModuleName>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>90</ID>
                                                                                                        </Instance>
                                                                                                        <Instance>
                                                                                                            <InstName>grp_writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s_fu_126</InstName>
                                                                                                            <ModuleName>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                                                            <IsCompInst>true</IsCompInst>
                                                                                                            <ID>126</ID>
                                                                                                        </Instance>
                                                                                                    </InstancesList>
                                                                                                </Instance>
                                                                                            </InstancesList>
                                                                                        </Instance>
                                                                                    </InstancesList>
                                                                                    <BindInstances>fftOutData_local_U fftOutData_local2_U</BindInstances>
                                                                                </Instance>
                                                                            </InstancesList>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264_U0</InstName>
                                                                            <ModuleName>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>380</ID>
                                                                            <BindInstances>add_ln3276_fu_288_p2 add_ln3276_2_fu_334_p2 add_ln3277_fu_315_p2</BindInstances>
                                                                        </Instance>
                                                                        <Instance>
                                                                            <InstName>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                                            <ModuleName>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                                            <IsCompInst>true</IsCompInst>
                                                                            <ID>400</ID>
                                                                        </Instance>
                                                                    </InstancesList>
                                                                    <BindInstances>fftInStrm_V_M_real_V_0_U fftInStrm_V_M_real_V_1_U fftInStrm_V_M_real_V_2_U fftInStrm_V_M_real_V_3_U fftInStrm_V_M_imag_V_0_U fftInStrm_V_M_imag_V_1_U fftInStrm_V_M_imag_V_2_U fftInStrm_V_M_imag_V_3_U fftOutStrm_V_M_real_V_0_U fftOutStrm_V_M_real_V_1_U fftOutStrm_V_M_real_V_2_U fftOutStrm_V_M_real_V_3_U fftOutStrm_V_M_imag_V_0_U fftOutStrm_V_M_imag_V_1_U fftOutStrm_V_M_imag_V_2_U fftOutStrm_V_M_imag_V_3_U p_inDataArray_M_real_V_0_U p_inDataArray_M_real_V_1_U p_inDataArray_M_real_V_2_U p_inDataArray_M_real_V_3_U p_inDataArray_M_imag_V_0_U p_inDataArray_M_imag_V_1_U p_inDataArray_M_imag_V_2_U p_inDataArray_M_imag_V_3_U p_outDataArray_M_real_V_0_U p_outDataArray_M_real_V_1_U p_outDataArray_M_real_V_2_U p_outDataArray_M_real_V_3_U p_outDataArray_M_imag_V_0_U p_outDataArray_M_imag_V_1_U p_outDataArray_M_imag_V_2_U p_outDataArray_M_imag_V_3_U</BindInstances>
                                                                </Instance>
                                                            </InstancesList>
                                                            <BindInstances>fftn_6_fu_172_p2</BindInstances>
                                                        </Instance>
                                                        <Instance>
                                                            <InstName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190_U0</InstName>
                                                            <ModuleName>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190</ModuleName>
                                                            <IsCompInst>true</IsCompInst>
                                                            <ID>509</ID>
                                                        </Instance>
                                                    </InstancesList>
                                                    <BindInstances>ssrWideStream4kernelIn_U ssrWideStream4kernelOut_U</BindInstances>
                                                </Instance>
                                                <Instance>
                                                    <InstName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                                    <ModuleName>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                                    <IsCompInst>true</IsCompInst>
                                                    <ID>750</ID>
                                                </Instance>
                                            </InstancesList>
                                            <BindInstances>demuxStreamArrayOut_V_superSample_M_real_V_0_0_U demuxStreamArrayOut_V_superSample_M_real_V_0_1_U demuxStreamArrayOut_V_superSample_M_real_V_0_2_U demuxStreamArrayOut_V_superSample_M_real_V_0_3_U demuxStreamArrayOut_V_superSample_M_real_V_0_4_U demuxStreamArrayOut_V_superSample_M_real_V_0_5_U demuxStreamArrayOut_V_superSample_M_real_V_0_6_U demuxStreamArrayOut_V_superSample_M_real_V_0_7_U demuxStreamArrayOut_V_superSample_M_real_V_1_0_U demuxStreamArrayOut_V_superSample_M_real_V_1_1_U demuxStreamArrayOut_V_superSample_M_real_V_1_2_U demuxStreamArrayOut_V_superSample_M_real_V_1_3_U demuxStreamArrayOut_V_superSample_M_real_V_1_4_U demuxStreamArrayOut_V_superSample_M_real_V_1_5_U demuxStreamArrayOut_V_superSample_M_real_V_1_6_U demuxStreamArrayOut_V_superSample_M_real_V_1_7_U demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U</BindInstances>
                                        </Instance>
                                        <Instance>
                                            <InstName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                            <ModuleName>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>561</ID>
                                        </Instance>
                                        <Instance>
                                            <InstName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                                            <ModuleName>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                                            <IsCompInst>true</IsCompInst>
                                            <ID>567</ID>
                                        </Instance>
                                    </InstancesList>
                                    <BindInstances>l_transBlkMatrixStream_U l_rowProcOutStream_U l_invTranspBlkMatrixStream_U l_transpMatrixStream_U l_transpBlkMatrixStream2_U l_colProcOutStream_U l_invTranspBlkMatrixStream2_U</BindInstances>
                                </Instance>
                            </InstancesList>
                        </Instance>
                        <Instance>
                            <InstName>entry_proc_U0</InstName>
                            <ModuleName>entry_proc</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>548</ID>
                        </Instance>
                        <Instance>
                            <InstName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_U0</InstName>
                            <ModuleName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>554</ID>
                            <InstancesList>
                                <Instance>
                                    <InstName>grp_writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3_fu_58</InstName>
                                    <ModuleName>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</ModuleName>
                                    <IsCompInst>true</IsCompInst>
                                    <ID>58</ID>
                                </Instance>
                            </InstancesList>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>0.000</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>66</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>26</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_Pipeline_VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Name>
            <Loops>
                <VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                        <Name>VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>73</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_43_1_VITIS_LOOP_44_2_VITIS_LOOP_45_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>415</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>501</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>readImages_512u_16u_16u_4096u_22u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_22_8_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>453</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>585</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_71_1>
                    <transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2/>
                    <transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3/>
                </VITIS_LOOP_71_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.878</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>0.412 us</AbsoluteTimeLatency>
                        <IterationLatency>13</IterationLatency>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2>
                            <Name>transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>3</Latency>
                            <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2>
                        <transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3>
                            <Name>transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3</Name>
                            <TripCount>4</TripCount>
                            <Latency>5</Latency>
                            <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>594</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <DEMUX_STREAMING_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DEMUX_STREAMING_LOOP>
                        <Name>DEMUX_STREAMING_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </DEMUX_STREAMING_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>370</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>429</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_182</Name>
            <Loops>
                <wideToNarrowConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <wideToNarrowConverter_LOOP>
                        <Name>wideToNarrowConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </wideToNarrowConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>377</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1096</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArray_1_40002_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc259</Name>
            <Loops>
                <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                        <Name>VITIS_LOOP_3267_1_VITIS_LOOP_3268_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_fu_264_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_4_fu_290_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3268_fu_320_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268" URAM="0" VARIABLE="add_ln3268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_81</Name>
            <Loops>
                <CONVERT_ARRAY_TO_STREAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONVERT_ARRAY_TO_STREAM_LOOP>
                        <Name>CONVERT_ARRAY_TO_STREAM_LOOP</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </CONVERT_ARRAY_TO_STREAM_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>956</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_25_11_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.911</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>6</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>650</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>936</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_80</Name>
            <Loops>
                <L_BFLYs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_BFLYs_LOOP>
                        <Name>L_BFLYs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_BFLYs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1263</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2252</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1004</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_77</Name>
            <Loops>
                <L_FFTs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_FFTs_LOOP>
                        <Name>L_FFTs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_FFTs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1303</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_78</Name>
            <Loops>
                <VITIS_LOOP_222_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_1>
                        <Name>VITIS_LOOP_222_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_222_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>cacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <cacheDataDR_LOverRLooP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cacheDataDR_LOverRLooP>
                        <Name>cacheDataDR_LOverRLooP</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </cacheDataDR_LOverRLooP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>552</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>733</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>writeBackCacheDataDR_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <writeBackCacheDataDR_LOverRLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeBackCacheDataDR_LOverRLoop>
                        <Name>writeBackCacheDataDR_LOverRLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>24.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </writeBackCacheDataDR_LOverRLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>632</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>822</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_79</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1447</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2302</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_5</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3527</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4771</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_4</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7358</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8706</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9884</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10548</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc260</Name>
            <Loops>
                <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                        <Name>VITIS_LOOP_3276_1_VITIS_LOOP_3277_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_fu_288_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_4_fu_334_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276_4"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3277_fu_315_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277" URAM="0" VARIABLE="add_ln3277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convertArrayToSuperStream_1_40002_16_4_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10542</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12450</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernel_2</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10554</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12548</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_183</Name>
            <Loops>
                <narroToWideConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <narroToWideConverter_LOOP>
                        <Name>narroToWideConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </narroToWideConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1109</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3209</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <wideToNarrowConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.760</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <wideToNarrowConverter_LOOP>
                        <Name>wideToNarrowConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </wideToNarrowConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>377</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1096</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArray_1_40001_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc261</Name>
            <Loops>
                <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                        <Name>VITIS_LOOP_3267_1_VITIS_LOOP_3268_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_fu_264_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_3_fu_290_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3268_fu_320_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268" URAM="0" VARIABLE="add_ln3268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>castArrayS2Streaming_16_4_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_22_8_5_3_0_s</Name>
            <Loops>
                <CONVERT_ARRAY_TO_STREAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONVERT_ARRAY_TO_STREAM_LOOP>
                        <Name>CONVERT_ARRAY_TO_STREAM_LOOP</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </CONVERT_ARRAY_TO_STREAM_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_22_8_5_3_0_1</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>956</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_25_11_5_3_0_s</Name>
            <Loops>
                <L_BFLYs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_BFLYs_LOOP>
                        <Name>L_BFLYs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>8</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_BFLYs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1263</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2252</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_25_11_5_3_0_1</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1004</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_25_11_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <L_FFTs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_FFTs_LOOP>
                        <Name>L_FFTs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_FFTs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>421</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1303</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_222_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_1>
                        <Name>VITIS_LOOP_222_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_222_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>digitReversedDataReOrder_16_4_ap_fixed_27_13_5_3_0_ap_fixed_27_13_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1447</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2302</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_7</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3527</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4771</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_6</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>7358</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>8706</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9884</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10548</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262</Name>
            <Loops>
                <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                        <Name>VITIS_LOOP_3276_1_VITIS_LOOP_3277_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_fu_288_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_3_fu_334_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276_3"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3277_fu_315_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277" URAM="0" VARIABLE="add_ln3277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convertArrayToSuperStream_1_40001_16_4_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10542</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12450</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernel_3</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10554</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>12548</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <narroToWideConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <narroToWideConverter_LOOP>
                        <Name>narroToWideConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </narroToWideConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1109</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3209</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>genMemWideFFTKernel1DArray_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>14</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13590</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>17707</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>genMemWideFFTKernel1DArray_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>27183</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>35455</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <MUX_STREAMING_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MUX_STREAMING_LOOP>
                        <Name>MUX_STREAMING_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </MUX_STREAMING_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>644</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sliceProcessor_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>34163</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>40711</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_138_1>
                    <invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2/>
                    <invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3/>
                </VITIS_LOOP_138_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_1>
                        <Name>VITIS_LOOP_138_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>0.412 us</AbsoluteTimeLatency>
                        <IterationLatency>13</IterationLatency>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
                            <Name>invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>3</Latency>
                            <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
                        <invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
                            <Name>invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3</Name>
                            <TripCount>4</TripCount>
                            <Latency>5</Latency>
                            <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
                    </VITIS_LOOP_138_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>594</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <transpMemBlocks_writePIPO_VITIS_LOOP_269_2/>
                <transpMemBlocks_readPIPO_VITIS_LOOP_280_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <transpMemBlocks_writePIPO_VITIS_LOOP_269_2>
                        <Name>transpMemBlocks_writePIPO_VITIS_LOOP_269_2</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </transpMemBlocks_writePIPO_VITIS_LOOP_269_2>
                    <transpMemBlocks_readPIPO_VITIS_LOOP_280_4>
                        <Name>transpMemBlocks_readPIPO_VITIS_LOOP_280_4</Name>
                        <TripCount>32</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </transpMemBlocks_readPIPO_VITIS_LOOP_280_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>962</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2223</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>transpWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_71_1>
                    <transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2/>
                    <transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3/>
                </VITIS_LOOP_71_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_71_1>
                        <Name>VITIS_LOOP_71_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>0.412 us</AbsoluteTimeLatency>
                        <IterationLatency>13</IterationLatency>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2>
                            <Name>transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>3</Latency>
                            <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </transpWideBlksInMatrix_writePIPO_VITIS_LOOP_77_2>
                        <transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3>
                            <Name>transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3</Name>
                            <TripCount>4</TripCount>
                            <Latency>5</Latency>
                            <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </transpWideBlksInMatrix_readPIPO_VITIS_LOOP_90_3>
                    </VITIS_LOOP_71_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>594</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>demuxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <DEMUX_STREAMING_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>1.322</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <DEMUX_STREAMING_LOOP>
                        <Name>DEMUX_STREAMING_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </DEMUX_STREAMING_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>450</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>429</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_189</Name>
            <Loops>
                <wideToNarrowConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.720</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <wideToNarrowConverter_LOOP>
                        <Name>wideToNarrowConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </wideToNarrowConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>457</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1246</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArray_1_80002_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc263</Name>
            <Loops>
                <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                        <Name>VITIS_LOOP_3267_1_VITIS_LOOP_3268_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_fu_264_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_2_fu_290_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3268_fu_320_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268" URAM="0" VARIABLE="add_ln3268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_88</Name>
            <Loops>
                <CONVERT_ARRAY_TO_STREAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONVERT_ARRAY_TO_STREAM_LOOP>
                        <Name>CONVERT_ARRAY_TO_STREAM_LOOP</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </CONVERT_ARRAY_TO_STREAM_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1036</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>twiddleFactorMulS2S_16_4_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_30_16_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <TargetInitiationInterval>1</TargetInitiationInterval>
                    <EstimatedClockPeriod>2.829</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1</PipelineInitiationInterval>
                    <PipelineDepth>5</PipelineDepth>
                    <PipelineType>yes</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3475</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1962</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_87</Name>
            <Loops>
                <L_BFLYs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_BFLYs_LOOP>
                        <Name>L_BFLYs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_BFLYs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4167</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1084</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_84</Name>
            <Loops>
                <L_FFTs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_FFTs_LOOP>
                        <Name>L_FFTs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_FFTs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>491</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_85</Name>
            <Loops>
                <VITIS_LOOP_222_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_1>
                        <Name>VITIS_LOOP_222_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_222_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>cacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <cacheDataDR_LOverRLooP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5</Best-caseLatency>
                    <Average-caseLatency>5</Average-caseLatency>
                    <Worst-caseLatency>6</Worst-caseLatency>
                    <Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>20.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <cacheDataDR_LOverRLooP>
                        <Name>cacheDataDR_LOverRLooP</Name>
                        <TripCount>4</TripCount>
                        <Latency>5</Latency>
                        <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </cacheDataDR_LOverRLooP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>652</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>733</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>writeBackCacheDataDR_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <writeBackCacheDataDR_LOverRLoop/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6</Best-caseLatency>
                    <Average-caseLatency>6</Average-caseLatency>
                    <Worst-caseLatency>7</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>28.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <writeBackCacheDataDR_LOverRLoop>
                        <Name>writeBackCacheDataDR_LOverRLoop</Name>
                        <TripCount>4</TripCount>
                        <Latency>6</Latency>
                        <AbsoluteTimeLatency>24.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </writeBackCacheDataDR_LOverRLoop>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>722</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>822</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_86</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1637</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2302</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3787</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4921</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10602</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10032</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fftOutData_local_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:885" URAM="0" VARIABLE="fftOutData_local"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="fftOutData_local2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:891" URAM="0" VARIABLE="fftOutData_local2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13208</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11874</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc264</Name>
            <Loops>
                <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                        <Name>VITIS_LOOP_3276_1_VITIS_LOOP_3277_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_fu_288_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_2_fu_334_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276_2"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3277_fu_315_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277" URAM="0" VARIABLE="add_ln3277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convertArrayToSuperStream_1_80002_16_4_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13866</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13776</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_real_V_0_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_real_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_real_V_1_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_real_V_2_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_real_V_3_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_imag_V_0_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_imag_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_imag_V_1_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_imag_V_2_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftInStrm_V_M_imag_V_3_U" SOURCE="" URAM="0" VARIABLE="fftInStrm_V_M_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_real_V_0_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_real_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_real_V_1_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_real_V_2_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_real_V_3_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_imag_V_0_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_imag_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_imag_V_1_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_imag_V_2_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="srl" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="fftOutStrm_V_M_imag_V_3_U" SOURCE="" URAM="0" VARIABLE="fftOutStrm_V_M_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_real_V_0_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_real_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_real_V_1_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_real_V_2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_real_V_3_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_imag_V_0_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_imag_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_imag_V_1_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_imag_V_2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_inDataArray_M_imag_V_3_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:45" URAM="0" VARIABLE="p_inDataArray_M_imag_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_real_V_0_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_real_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_real_V_1_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_real_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_real_V_2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_real_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_real_V_3_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_real_V_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_imag_V_0_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_imag_V_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_imag_V_1_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_imag_V_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_imag_V_2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_imag_V_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="p_outDataArray_M_imag_V_3_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:47" URAM="0" VARIABLE="p_outDataArray_M_imag_V_3"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fftStreamingKernel</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13878</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13874</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_81_1" OPTYPE="add" PRAGMA="" RTLNAME="fftn_6_fu_172_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:81" URAM="0" VARIABLE="fftn_6"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_190</Name>
            <Loops>
                <narroToWideConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <narroToWideConverter_LOOP>
                        <Name>narroToWideConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </narroToWideConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1309</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3384</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>wideToNarrowConverter_8u_4u_16u_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <wideToNarrowConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.720</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <wideToNarrowConverter_LOOP>
                        <Name>wideToNarrowConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </wideToNarrowConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>457</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1246</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArray_1_80001_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_165_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_165_1>
                        <Name>VITIS_LOOP_165_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_165_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>70</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3267_1_proc265</Name>
            <Loops>
                <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                        <Name>VITIS_LOOP_3267_1_VITIS_LOOP_3268_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3267_1_VITIS_LOOP_3268_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>274</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_fu_264_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3267_1_fu_290_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3267" URAM="0" VARIABLE="add_ln3267_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3267_1_VITIS_LOOP_3268_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3268_fu_320_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3268" URAM="0" VARIABLE="add_ln3268"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>castArrayS2Streaming_16_4_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_27_13_5_3_0_s</Name>
            <Loops>
                <CONVERT_ARRAY_TO_STREAM_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.603</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <CONVERT_ARRAY_TO_STREAM_LOOP>
                        <Name>CONVERT_ARRAY_TO_STREAM_LOOP</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </CONVERT_ARRAY_TO_STREAM_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>5</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>150</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_27_13_5_3_0_1</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1036</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelS2S_16_4_0_0_0_2_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_30_16_5_3_0_s</Name>
            <Loops>
                <L_BFLYs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_BFLYs_LOOP>
                        <Name>L_BFLYs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>7</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_BFLYs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>4167</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3428</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>streamingDataCommutor_complex_ap_fixed_30_16_5_3_0_1</Name>
            <Loops>
                <VITIS_LOOP_231_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.408</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>11</Best-caseLatency>
                    <Average-caseLatency>11</Average-caseLatency>
                    <Worst-caseLatency>12</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>48.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>10</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_231_1>
                        <Name>VITIS_LOOP_231_1</Name>
                        <TripCount>10</TripCount>
                        <Latency>11</Latency>
                        <AbsoluteTimeLatency>44.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_231_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1084</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>815</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStageKernelLastStageS2S_16_4_0_0_0_1_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_30_16_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <L_FFTs_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <L_FFTs_LOOP>
                        <Name>L_FFTs_LOOP</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </L_FFTs_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>491</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1453</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>convertSuperStreamToArrayNScale_1_0_50000_16_4_complex_ap_fixed_32_18_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_222_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.525</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>3</Best-caseLatency>
                    <Average-caseLatency>3</Average-caseLatency>
                    <Worst-caseLatency>4</Worst-caseLatency>
                    <Best-caseRealTimeLatency>12.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>12.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>16.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>3 ~ 4</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_222_1>
                        <Name>VITIS_LOOP_222_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>3</Latency>
                        <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>1</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_222_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>6</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>159</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>digitReversedDataReOrder_16_4_ap_fixed_32_18_5_3_0_ap_fixed_32_18_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.624</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>14</Best-caseLatency>
                    <Average-caseLatency>14</Average-caseLatency>
                    <Worst-caseLatency>16</Worst-caseLatency>
                    <Best-caseRealTimeLatency>56.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>56.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>64.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>14 ~ 16</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>1637</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2302</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_3</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <FF>3787</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4921</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStage_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>10602</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>10032</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13208</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>11874</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc266</Name>
            <Loops>
                <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.612</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>18</Best-caseLatency>
                    <Average-caseLatency>18</Average-caseLatency>
                    <Worst-caseLatency>18</Worst-caseLatency>
                    <Best-caseRealTimeLatency>72.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>72.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>72.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>18</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                        <Name>VITIS_LOOP_3276_1_VITIS_LOOP_3277_2</Name>
                        <TripCount>16</TripCount>
                        <Latency>16</Latency>
                        <AbsoluteTimeLatency>64.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_3276_1_VITIS_LOOP_3277_2>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>19</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>287</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_fu_288_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3276_1_fu_334_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276" URAM="0" VARIABLE="add_ln3276_1"/>
                <BindNode BINDTYPE="op" BRAM="0" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln3277_fu_315_p2" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277" URAM="0" VARIABLE="add_ln3277"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>convertArrayToSuperStream_1_80001_16_4_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_127_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.131</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>4</Average-caseLatency>
                    <Worst-caseLatency>5</Worst-caseLatency>
                    <Best-caseRealTimeLatency>16.000 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>16.000 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>20.000 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_127_1>
                        <Name>VITIS_LOOP_127_1</Name>
                        <TripCount>4</TripCount>
                        <Latency>4</Latency>
                        <AbsoluteTimeLatency>16.000 ns</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_127_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>9</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>97</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernelBody_1</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13866</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13776</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fftStreamingKernel_1</Name>
            <Loops>
                <VITIS_LOOP_81_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_81_1>
                        <Name>VITIS_LOOP_81_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_81_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>13878</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>13874</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>narrowToWideConverter_4u_8u_16u_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <narroToWideConverter_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.706</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>33</Best-caseLatency>
                    <Average-caseLatency>33</Average-caseLatency>
                    <Worst-caseLatency>34</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.132 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.132 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.136 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <narroToWideConverter_LOOP>
                        <Name>narroToWideConverter_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>33</Latency>
                        <AbsoluteTimeLatency>0.132 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>3</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </narroToWideConverter_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1309</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>3384</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>genMemWideFFTKernel1DArray_2</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>28</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>17194</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>19358</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>genMemWideFFTKernel1DArray</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>56</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>34391</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>38757</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="ssrWideStream4kernelIn_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:200" URAM="0" VARIABLE="ssrWideStream4kernelIn"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="ssrWideStream4kernelOut_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_streaming_kernel.hpp:205" URAM="0" VARIABLE="ssrWideStream4kernelOut"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>muxWideStreaming_2u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <MUX_STREAMING_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.857</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>32</Best-caseLatency>
                    <Average-caseLatency>32</Average-caseLatency>
                    <Worst-caseLatency>33</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.128 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.128 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.132 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>32</PipelineInitiationInterval>
                    <PipelineType>loop rewind(delay=0 clock cycles(s))</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <MUX_STREAMING_LOOP>
                        <Name>MUX_STREAMING_LOOP</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </MUX_STREAMING_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>17</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>644</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>sliceProcessor</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.983</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>56</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>41451</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>44013</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>3</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_0_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_1_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_2_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_3_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_4_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_5_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_6_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_0_7_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_0_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_1_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_2_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_3_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_4_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_5_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_6_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_real_V_1_7_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_real_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U" SOURCE="" URAM="0" VARIABLE="demuxStreamArrayOut_V_superSample_M_imag_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U" SOURCE="" URAM="0" VARIABLE="sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>invTranspWideBlksInMatrix_16u_16u_2u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <VITIS_LOOP_138_1>
                    <invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2/>
                    <invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3/>
                </VITIS_LOOP_138_1>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.793</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104</Best-caseLatency>
                    <Average-caseLatency>104</Average-caseLatency>
                    <Worst-caseLatency>104</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.416 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.416 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.416 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_138_1>
                        <Name>VITIS_LOOP_138_1</Name>
                        <TripCount>8</TripCount>
                        <Latency>103</Latency>
                        <AbsoluteTimeLatency>0.412 us</AbsoluteTimeLatency>
                        <IterationLatency>13</IterationLatency>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
                            <Name>invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2</Name>
                            <TripCount>4</TripCount>
                            <Latency>3</Latency>
                            <AbsoluteTimeLatency>12.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>1</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </invTranspWideBlksInMatrix_writePIPO_VITIS_LOOP_145_2>
                        <invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
                            <Name>invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3</Name>
                            <TripCount>4</TripCount>
                            <Latency>5</Latency>
                            <AbsoluteTimeLatency>20.000 ns</AbsoluteTimeLatency>
                            <PipelineII>1</PipelineII>
                            <PipelineDepth>3</PipelineDepth>
                            <PipelineType>yes</PipelineType>
                        </invTranspWideBlksInMatrix_readPIPO_VITIS_LOOP_155_3>
                    </VITIS_LOOP_138_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>45</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>594</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>transpMemBlocks_1u_16u_16u_8u_complex_ap_fixed_32_18_5_3_0_s</Name>
            <Loops>
                <transpMemBlocks_writePIPO_VITIS_LOOP_269_2/>
                <transpMemBlocks_readPIPO_VITIS_LOOP_280_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.495</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>70</Best-caseLatency>
                    <Average-caseLatency>70</Average-caseLatency>
                    <Worst-caseLatency>70</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.280 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.280 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.280 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>70</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <transpMemBlocks_writePIPO_VITIS_LOOP_269_2>
                        <Name>transpMemBlocks_writePIPO_VITIS_LOOP_269_2</Name>
                        <TripCount>32</TripCount>
                        <Latency>32</Latency>
                        <AbsoluteTimeLatency>0.128 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </transpMemBlocks_writePIPO_VITIS_LOOP_269_2>
                    <transpMemBlocks_readPIPO_VITIS_LOOP_280_4>
                        <Name>transpMemBlocks_readPIPO_VITIS_LOOP_280_4</Name>
                        <TripCount>32</TripCount>
                        <Latency>34</Latency>
                        <AbsoluteTimeLatency>0.136 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </transpMemBlocks_readPIPO_VITIS_LOOP_280_4>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>1121</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2214</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <URAM>16</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>1</UTIL_URAM>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft2dProc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>84</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>88678</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>97263</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>96</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>10</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_transBlkMatrixStream_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:101" URAM="0" VARIABLE="l_transBlkMatrixStream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_rowProcOutStream_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:106" URAM="0" VARIABLE="l_rowProcOutStream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_invTranspBlkMatrixStream_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:112" URAM="0" VARIABLE="l_invTranspBlkMatrixStream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_transpMatrixStream_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:117" URAM="0" VARIABLE="l_transpMatrixStream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_transpBlkMatrixStream2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:122" URAM="0" VARIABLE="l_transpBlkMatrixStream2"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_colProcOutStream_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:127" URAM="0" VARIABLE="l_colProcOutStream"/>
                <BindNode BINDTYPE="storage" BRAM="0" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="lutram" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="yes" RTLNAME="l_invTranspBlkMatrixStream2_U" SOURCE="/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft_2d.hpp:132" URAM="0" VARIABLE="l_invTranspBlkMatrixStream2"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_Loop_VITIS_LOOP_126_1_proc</Name>
            <Loops>
                <VITIS_LOOP_126_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_126_1>
                        <Name>VITIS_LOOP_126_1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <IterationLatency>undef</IterationLatency>
                        <PipelineDepth>undef</PipelineDepth>
                        <PipelineType>no</PipelineType>
                    </VITIS_LOOP_126_1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>84</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>88748</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>97409</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>96</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>10</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_Pipeline_VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Name>
            <Loops>
                <VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3>
                        <Name>VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3</Name>
                        <TripCount>undef</TripCount>
                        <Latency>undef</Latency>
                        <AbsoluteTimeLatency>undef</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>71</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                    </VITIS_LOOP_74_1_VITIS_LOOP_75_2_VITIS_LOOP_76_3>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>636</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1732</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>writeImages_512u_16u_16u_4096u_32u_8u_complex_ap_fixed_22_8_5_3_0_SuperSampleContainer_8_complex_ap_fixed_32_18_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>2.920</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>705</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1816</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>undef</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>84</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>93219</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>3</UTIL_FF>
                    <LUT>101664</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>96</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>10</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>fft2DKernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>4.00</TargetClockPeriod>
                    <ClockUncertainty>1.08</ClockUncertainty>
                    <EstimatedClockPeriod>3.086</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>undef</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>undef</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>undef</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>30</BRAM_18K>
                    <AVAIL_BRAM>4320</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>84</DSP>
                    <AVAIL_DSP>6840</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>94860</FF>
                    <AVAIL_FF>2364480</AVAIL_FF>
                    <UTIL_FF>4</UTIL_FF>
                    <LUT>103689</LUT>
                    <AVAIL_LUT>1182240</AVAIL_LUT>
                    <UTIL_LUT>8</UTIL_LUT>
                    <URAM>96</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>10</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_0_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_1_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_2_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_3_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
            <ParentInst>fftStage_5_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_4_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_U</Name>
            <ParentInst>fftStage_4_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>casted_output_U</Name>
            <ParentInst>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_fftInData_reOrdered_U</Name>
            <ParentInst>innerFFT_16_4_40002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_2_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_0_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_1_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_2_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_3_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
            <ParentInst>fftStage_7_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_6_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_U</Name>
            <ParentInst>fftStage_6_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>casted_output_U</Name>
            <ParentInst>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_fftInData_reOrdered_U</Name>
            <ParentInst>innerFFT_16_4_40001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_27_13_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_3_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelIn_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_3_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelOut_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_3_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelIn_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelOut_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
            <ParentInst>sliceProcessor_1_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_0_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_1_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_2_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_3_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
            <ParentInst>fftStage_1_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_U</Name>
            <ParentInst>fftStage_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>casted_output_U</Name>
            <ParentInst>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_fftInData_reOrdered_U</Name>
            <ParentInst>innerFFT_16_4_80002_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_0_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_1_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_2_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_real_V_3_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_0_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_1_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_2_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_V_M_imag_V_3_U</Name>
            <ParentInst>fftStage_3_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local_U</Name>
            <ParentInst>fftStage_2_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutData_local2_U</Name>
            <ParentInst>fftStage_2_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>casted_output_U</Name>
            <ParentInst>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>p_fftInData_reOrdered_U</Name>
            <ParentInst>innerFFT_16_4_80001_0_0_0_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_18_2_5_3_0_complex_ap_fixed_27_13_5_3_0_complex_ap_fixed_32_18_5_3_0_U0</ParentInst>
            <StaticDepth>8</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_real_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_0_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_1_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_2_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_V_M_imag_V_3_U</Name>
            <ParentInst>grp_fftStreamingKernelBody_1_fu_96</ParentInst>
            <StaticDepth>4</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelIn_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelOut_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_2_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelIn_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>ssrWideStream4kernelOut_U</Name>
            <ParentInst>genMemWideFFTKernel1DArray_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>demuxStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_0_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_real_V_1_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_0_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_0_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_1_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_2_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_3_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_4_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_5_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_6_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>sliceProcesorStreamArrayOut_V_superSample_M_imag_V_1_7_U</Name>
            <ParentInst>sliceProcessor_U0</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_transBlkMatrixStream_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_rowProcOutStream_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_invTranspBlkMatrixStream_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_transpMatrixStream_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_transpBlkMatrixStream2_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_colProcOutStream_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>l_invTranspBlkMatrixStream2_U</Name>
            <ParentInst>grp_fft2dProc_fu_276</ParentInst>
            <StaticDepth>2</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftInStrm_U</Name>
            <ParentInst>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>fftOutStrm_U</Name>
            <ParentInst>grp_fft2dKernel_512u_8u_16u_16u_4096u_22u_32u_2u_FFTParams_FFTParams2_40000u_80000u_complex_ap_fixed_22_8_5_3_0_complex_ap_fixed_32_18_5_3_0_s_fu_286</ParentInst>
            <StaticDepth>16</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_debug enable="1"/>
        <config_export disable_deadlock_detection="1" ipname="fft2DKernel"/>
        <config_interface m_axi_conservative_mode="1"/>
        <config_rtl kernel_profile="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="p_fftInData" index="0" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="p_fftInData_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="p_fftInData_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="p_fftOutData" index="1" direction="inout" srcType="ap_uint&lt;512&gt;*" srcSize="512">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem" name="" usage="data" direction="inout"/>
                <hwRef type="register" interface="s_axi_control" name="p_fftOutData_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="p_fftOutData_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="n_images" index="2" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="n_images" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                        <field offset="10" width="22" name="RESERVED_4" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"/>
                        <field offset="2" width="30" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="p_fftInData_1" access="W" description="Data signal of p_fftInData" range="32">
                    <fields>
                        <field offset="0" width="32" name="p_fftInData" access="W" description="Bit 31 to 0 of p_fftInData"/>
                    </fields>
                </register>
                <register offset="0x14" name="p_fftInData_2" access="W" description="Data signal of p_fftInData" range="32">
                    <fields>
                        <field offset="0" width="32" name="p_fftInData" access="W" description="Bit 63 to 32 of p_fftInData"/>
                    </fields>
                </register>
                <register offset="0x1c" name="p_fftOutData_1" access="W" description="Data signal of p_fftOutData" range="32">
                    <fields>
                        <field offset="0" width="32" name="p_fftOutData" access="W" description="Bit 31 to 0 of p_fftOutData"/>
                    </fields>
                </register>
                <register offset="0x20" name="p_fftOutData_2" access="W" description="Data signal of p_fftOutData" range="32">
                    <fields>
                        <field offset="0" width="32" name="p_fftOutData" access="W" description="Bit 63 to 32 of p_fftOutData"/>
                    </fields>
                </register>
                <register offset="0x28" name="n_images" access="W" description="Data signal of n_images" range="32">
                    <fields>
                        <field offset="0" width="32" name="n_images" access="W" description="Bit 31 to 0 of n_images"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="p_fftInData"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="p_fftOutData"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="n_images"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_done" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_done">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_done</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="event_start" type="data" busTypeName="data" protocol="ap_ctrl_chain" mode="master" dataWidth="1">
            <portMaps>
                <portMap portMapName="event_start">DATA</portMap>
            </portMaps>
            <ports>
                <port>event_start</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem" type="axi4full" busTypeName="aximm" mode="master" dataWidth="512" addrWidth="64" portPrefix="m_axi_gmem_" paramPrefix="C_M_AXI_GMEM_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_WRITE</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem_ARADDR</port>
                <port>m_axi_gmem_ARBURST</port>
                <port>m_axi_gmem_ARCACHE</port>
                <port>m_axi_gmem_ARID</port>
                <port>m_axi_gmem_ARLEN</port>
                <port>m_axi_gmem_ARLOCK</port>
                <port>m_axi_gmem_ARPROT</port>
                <port>m_axi_gmem_ARQOS</port>
                <port>m_axi_gmem_ARREADY</port>
                <port>m_axi_gmem_ARREGION</port>
                <port>m_axi_gmem_ARSIZE</port>
                <port>m_axi_gmem_ARUSER</port>
                <port>m_axi_gmem_ARVALID</port>
                <port>m_axi_gmem_AWADDR</port>
                <port>m_axi_gmem_AWBURST</port>
                <port>m_axi_gmem_AWCACHE</port>
                <port>m_axi_gmem_AWID</port>
                <port>m_axi_gmem_AWLEN</port>
                <port>m_axi_gmem_AWLOCK</port>
                <port>m_axi_gmem_AWPROT</port>
                <port>m_axi_gmem_AWQOS</port>
                <port>m_axi_gmem_AWREADY</port>
                <port>m_axi_gmem_AWREGION</port>
                <port>m_axi_gmem_AWSIZE</port>
                <port>m_axi_gmem_AWUSER</port>
                <port>m_axi_gmem_AWVALID</port>
                <port>m_axi_gmem_BID</port>
                <port>m_axi_gmem_BREADY</port>
                <port>m_axi_gmem_BRESP</port>
                <port>m_axi_gmem_BUSER</port>
                <port>m_axi_gmem_BVALID</port>
                <port>m_axi_gmem_RDATA</port>
                <port>m_axi_gmem_RID</port>
                <port>m_axi_gmem_RLAST</port>
                <port>m_axi_gmem_RREADY</port>
                <port>m_axi_gmem_RRESP</port>
                <port>m_axi_gmem_RUSER</port>
                <port>m_axi_gmem_RVALID</port>
                <port>m_axi_gmem_WDATA</port>
                <port>m_axi_gmem_WID</port>
                <port>m_axi_gmem_WLAST</port>
                <port>m_axi_gmem_WREADY</port>
                <port>m_axi_gmem_WSTRB</port>
                <port>m_axi_gmem_WUSER</port>
                <port>m_axi_gmem_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="p_fftInData"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="p_fftInData"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="64" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="512" argName="p_fftOutData"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="512" final_bitwidth="512" argName="p_fftOutData"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table isCollapsed="0">
                    <keys size="11">Interface, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding</keys>
                    <column name="m_axi_gmem">512 -&gt; 512, 64, 64, slave, 0, 512, 16, 16, 16, 16</column>
                </table>
            </item>
            <item name="S_AXILITE">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="REGISTER">
                <table isCollapsed="0">
                    <keys size="2">Interface, Bitwidth</keys>
                    <column name="event_done">1</column>
                    <column name="event_start">1</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_chain</column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="p_fftInData">inout, ap_uint&lt;512&gt;*</column>
                    <column name="p_fftOutData">inout, ap_uint&lt;512&gt;*</column>
                    <column name="n_images">in, int</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="5">Argument, HW Name, HW Type, HW Usage, HW Info</keys>
                    <column name="p_fftInData">m_axi_gmem, interface, , </column>
                    <column name="p_fftInData">s_axi_control p_fftInData_1, register, offset, offset=0x10 range=32</column>
                    <column name="p_fftInData">s_axi_control p_fftInData_2, register, offset, offset=0x14 range=32</column>
                    <column name="p_fftOutData">m_axi_gmem, interface, , </column>
                    <column name="p_fftOutData">s_axi_control p_fftOutData_1, register, offset, offset=0x1c range=32</column>
                    <column name="p_fftOutData">s_axi_control p_fftOutData_2, register, offset, offset=0x20 range=32</column>
                    <column name="n_images">s_axi_control n_images, register, , offset=0x28 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0"/>
    </ReportBurst>
</profile>

