#
ifdef
FREEBL_NO_DEPEND
#
include
"
stubs
.
h
"
#
endif
#
include
"
blapii
.
h
"
#
include
"
mpi
.
h
"
#
include
"
secerr
.
h
"
#
include
"
prtypes
.
h
"
#
include
"
prinit
.
h
"
#
include
"
prenv
.
h
"
#
if
defined
(
_MSC_VER
)
&
&
!
defined
(
_M_IX86
)
#
include
<
intrin
.
h
>
#
endif
#
if
defined
(
_WIN64
)
&
&
defined
(
__aarch64__
)
#
include
<
windows
.
h
>
#
endif
static
PRCallOnceType
coFreeblInit
;
static
PRBool
aesni_support_
=
PR_FALSE
;
static
PRBool
clmul_support_
=
PR_FALSE
;
static
PRBool
avx_support_
=
PR_FALSE
;
static
PRBool
ssse3_support_
=
PR_FALSE
;
static
PRBool
sse4_1_support_
=
PR_FALSE
;
static
PRBool
sse4_2_support_
=
PR_FALSE
;
static
PRBool
arm_neon_support_
=
PR_FALSE
;
static
PRBool
arm_aes_support_
=
PR_FALSE
;
static
PRBool
arm_sha1_support_
=
PR_FALSE
;
static
PRBool
arm_sha2_support_
=
PR_FALSE
;
static
PRBool
arm_pmull_support_
=
PR_FALSE
;
static
PRBool
ppc_crypto_support_
=
PR_FALSE
;
#
ifdef
NSS_X86_OR_X64
static
PRBool
check_xcr0_ymm
(
)
{
PRUint32
xcr0
;
#
if
defined
(
_MSC_VER
)
#
if
defined
(
_M_IX86
)
__asm
{
mov
ecx
0
xgetbv
mov
xcr0
eax
}
#
else
xcr0
=
(
PRUint32
)
_xgetbv
(
0
)
;
#
endif
#
else
__asm__
(
"
.
byte
0x0F
0x01
0xd0
"
:
"
=
a
"
(
xcr0
)
:
"
c
"
(
0
)
:
"
%
edx
"
)
;
#
endif
return
(
xcr0
&
6
)
=
=
6
;
}
#
define
ECX_AESNI
(
1
<
<
25
)
#
define
ECX_CLMUL
(
1
<
<
1
)
#
define
ECX_XSAVE
(
1
<
<
26
)
#
define
ECX_OSXSAVE
(
1
<
<
27
)
#
define
ECX_AVX
(
1
<
<
28
)
#
define
ECX_SSSE3
(
1
<
<
9
)
#
define
ECX_SSE4_1
(
1
<
<
19
)
#
define
ECX_SSE4_2
(
1
<
<
20
)
#
define
AVX_BITS
(
ECX_XSAVE
|
ECX_OSXSAVE
|
ECX_AVX
)
void
CheckX86CPUSupport
(
)
{
unsigned
long
eax
ebx
ecx
edx
;
char
*
disable_hw_aes
=
PR_GetEnvSecure
(
"
NSS_DISABLE_HW_AES
"
)
;
char
*
disable_pclmul
=
PR_GetEnvSecure
(
"
NSS_DISABLE_PCLMUL
"
)
;
char
*
disable_avx
=
PR_GetEnvSecure
(
"
NSS_DISABLE_AVX
"
)
;
char
*
disable_ssse3
=
PR_GetEnvSecure
(
"
NSS_DISABLE_SSSE3
"
)
;
char
*
disable_sse4_1
=
PR_GetEnvSecure
(
"
NSS_DISABLE_SSE4_1
"
)
;
char
*
disable_sse4_2
=
PR_GetEnvSecure
(
"
NSS_DISABLE_SSE4_2
"
)
;
freebl_cpuid
(
1
&
eax
&
ebx
&
ecx
&
edx
)
;
aesni_support_
=
(
PRBool
)
(
(
ecx
&
ECX_AESNI
)
!
=
0
&
&
disable_hw_aes
=
=
NULL
)
;
clmul_support_
=
(
PRBool
)
(
(
ecx
&
ECX_CLMUL
)
!
=
0
&
&
disable_pclmul
=
=
NULL
)
;
avx_support_
=
(
PRBool
)
(
(
ecx
&
AVX_BITS
)
=
=
AVX_BITS
)
&
&
check_xcr0_ymm
(
)
&
&
disable_avx
=
=
NULL
;
ssse3_support_
=
(
PRBool
)
(
(
ecx
&
ECX_SSSE3
)
!
=
0
&
&
disable_ssse3
=
=
NULL
)
;
sse4_1_support_
=
(
PRBool
)
(
(
ecx
&
ECX_SSE4_1
)
!
=
0
&
&
disable_sse4_1
=
=
NULL
)
;
sse4_2_support_
=
(
PRBool
)
(
(
ecx
&
ECX_SSE4_2
)
!
=
0
&
&
disable_sse4_2
=
=
NULL
)
;
}
#
endif
#
if
defined
(
__aarch64__
)
|
|
defined
(
__arm__
)
#
ifndef
__has_include
#
define
__has_include
(
x
)
0
#
endif
#
if
(
__has_include
(
<
sys
/
auxv
.
h
>
)
|
|
defined
(
__linux__
)
)
&
&
\
defined
(
__GNUC__
)
&
&
__GNUC__
>
=
2
&
&
defined
(
__ELF__
)
#
if
!
defined
(
__ANDROID__
)
#
include
<
sys
/
auxv
.
h
>
#
endif
extern
unsigned
long
getauxval
(
unsigned
long
type
)
__attribute__
(
(
weak
)
)
;
#
else
static
unsigned
long
(
*
getauxval
)
(
unsigned
long
)
=
NULL
;
#
endif
#
if
defined
(
__FreeBSD__
)
&
&
!
defined
(
__aarch64__
)
&
&
__has_include
(
<
sys
/
auxv
.
h
>
)
#
define
getauxval
freebl_getauxval
static
unsigned
long
getauxval
(
unsigned
long
type
)
{
if
(
type
!
=
AT_HWCAP
&
&
type
!
=
AT_HWCAP2
)
{
return
0
;
}
unsigned
long
ret
=
0
;
elf_aux_info
(
type
&
ret
sizeof
(
ret
)
)
;
return
ret
;
}
#
endif
#
ifndef
AT_HWCAP2
#
define
AT_HWCAP2
26
#
endif
#
ifndef
AT_HWCAP
#
define
AT_HWCAP
16
#
endif
#
endif
#
if
defined
(
__aarch64__
)
#
if
defined
(
__linux__
)
#
ifndef
HWCAP_AES
#
define
HWCAP_AES
(
1
<
<
3
)
#
endif
#
ifndef
HWCAP_PMULL
#
define
HWCAP_PMULL
(
1
<
<
4
)
#
endif
#
ifndef
HWCAP_SHA1
#
define
HWCAP_SHA1
(
1
<
<
5
)
#
endif
#
ifndef
HWCAP_SHA2
#
define
HWCAP_SHA2
(
1
<
<
6
)
#
endif
#
endif
#
if
defined
(
__FreeBSD__
)
#
include
<
stdint
.
h
>
#
include
<
machine
/
armreg
.
h
>
#
ifndef
ID_AA64ISAR0_AES_VAL
#
define
ID_AA64ISAR0_AES_VAL
ID_AA64ISAR0_AES
#
endif
#
ifndef
ID_AA64ISAR0_SHA1_VAL
#
define
ID_AA64ISAR0_SHA1_VAL
ID_AA64ISAR0_SHA1
#
endif
#
ifndef
ID_AA64ISAR0_SHA2_VAL
#
define
ID_AA64ISAR0_SHA2_VAL
ID_AA64ISAR0_SHA2
#
endif
#
endif
void
CheckARMSupport
(
)
{
#
if
defined
(
_WIN64
)
BOOL
arm_crypto_support
=
IsProcessorFeaturePresent
(
PF_ARM_V8_CRYPTO_INSTRUCTIONS_AVAILABLE
)
;
arm_aes_support_
=
arm_crypto_support
;
arm_pmull_support_
=
arm_crypto_support
;
arm_sha1_support_
=
arm_crypto_support
;
arm_sha2_support_
=
arm_crypto_support
;
#
elif
defined
(
__linux__
)
if
(
getauxval
)
{
long
hwcaps
=
getauxval
(
AT_HWCAP
)
;
arm_aes_support_
=
(
hwcaps
&
HWCAP_AES
)
=
=
HWCAP_AES
;
arm_pmull_support_
=
(
hwcaps
&
HWCAP_PMULL
)
=
=
HWCAP_PMULL
;
arm_sha1_support_
=
(
hwcaps
&
HWCAP_SHA1
)
=
=
HWCAP_SHA1
;
arm_sha2_support_
=
(
hwcaps
&
HWCAP_SHA2
)
=
=
HWCAP_SHA2
;
}
#
elif
defined
(
__FreeBSD__
)
if
(
PR_GetEnvSecure
(
"
QEMU_EMULATING
"
)
=
=
NULL
)
{
uint64_t
isar0
=
READ_SPECIALREG
(
id_aa64isar0_el1
)
;
arm_aes_support_
=
ID_AA64ISAR0_AES_VAL
(
isar0
)
>
=
ID_AA64ISAR0_AES_BASE
;
arm_pmull_support_
=
ID_AA64ISAR0_AES_VAL
(
isar0
)
>
=
ID_AA64ISAR0_AES_PMULL
;
arm_sha1_support_
=
ID_AA64ISAR0_SHA1_VAL
(
isar0
)
>
=
ID_AA64ISAR0_SHA1_BASE
;
arm_sha2_support_
=
ID_AA64ISAR0_SHA2_VAL
(
isar0
)
>
=
ID_AA64ISAR0_SHA2_BASE
;
}
#
endif
arm_neon_support_
=
PR_GetEnvSecure
(
"
NSS_DISABLE_ARM_NEON
"
)
=
=
NULL
;
arm_aes_support_
&
=
PR_GetEnvSecure
(
"
NSS_DISABLE_HW_AES
"
)
=
=
NULL
;
arm_pmull_support_
&
=
PR_GetEnvSecure
(
"
NSS_DISABLE_PMULL
"
)
=
=
NULL
;
}
#
endif
#
if
defined
(
__arm__
)
#
ifndef
HWCAP_NEON
#
define
HWCAP_NEON
(
1
<
<
12
)
#
endif
#
ifndef
HWCAP2_AES
#
define
HWCAP2_AES
(
1
<
<
0
)
#
endif
#
ifndef
HWCAP2_PMULL
#
define
HWCAP2_PMULL
(
1
<
<
1
)
#
endif
#
ifndef
HWCAP2_SHA1
#
define
HWCAP2_SHA1
(
1
<
<
2
)
#
endif
#
ifndef
HWCAP2_SHA2
#
define
HWCAP2_SHA2
(
1
<
<
3
)
#
endif
PRBool
GetNeonSupport
(
)
{
char
*
disable_arm_neon
=
PR_GetEnvSecure
(
"
NSS_DISABLE_ARM_NEON
"
)
;
if
(
disable_arm_neon
)
{
return
PR_FALSE
;
}
#
if
defined
(
__ARM_NEON
)
|
|
defined
(
__ARM_NEON__
)
return
PR_TRUE
;
#
elif
!
defined
(
__ANDROID__
)
if
(
getauxval
)
{
return
(
getauxval
(
AT_HWCAP
)
&
HWCAP_NEON
)
;
}
#
endif
return
PR_FALSE
;
}
#
ifdef
__linux__
static
long
ReadCPUInfoForHWCAP2
(
)
{
FILE
*
cpuinfo
;
char
buf
[
512
]
;
char
*
p
;
long
hwcap2
=
0
;
cpuinfo
=
fopen
(
"
/
proc
/
cpuinfo
"
"
r
"
)
;
if
(
!
cpuinfo
)
{
return
0
;
}
while
(
fgets
(
buf
511
cpuinfo
)
)
{
if
(
!
memcmp
(
buf
"
Features
"
8
)
)
{
p
=
strstr
(
buf
"
aes
"
)
;
if
(
p
&
&
(
p
[
4
]
=
=
'
'
|
|
p
[
4
]
=
=
'
\
n
'
)
)
{
hwcap2
|
=
HWCAP2_AES
;
}
p
=
strstr
(
buf
"
sha1
"
)
;
if
(
p
&
&
(
p
[
5
]
=
=
'
'
|
|
p
[
5
]
=
=
'
\
n
'
)
)
{
hwcap2
|
=
HWCAP2_SHA1
;
}
p
=
strstr
(
buf
"
sha2
"
)
;
if
(
p
&
&
(
p
[
5
]
=
=
'
'
|
|
p
[
5
]
=
=
'
\
n
'
)
)
{
hwcap2
|
=
HWCAP2_SHA2
;
}
p
=
strstr
(
buf
"
pmull
"
)
;
if
(
p
&
&
(
p
[
6
]
=
=
'
'
|
|
p
[
6
]
=
=
'
\
n
'
)
)
{
hwcap2
|
=
HWCAP2_PMULL
;
}
break
;
}
}
fclose
(
cpuinfo
)
;
return
hwcap2
;
}
#
endif
void
CheckARMSupport
(
)
{
char
*
disable_hw_aes
=
PR_GetEnvSecure
(
"
NSS_DISABLE_HW_AES
"
)
;
if
(
getauxval
)
{
long
hwcaps
=
getauxval
(
AT_HWCAP2
)
;
#
ifdef
__linux__
if
(
!
hwcaps
)
{
hwcaps
=
ReadCPUInfoForHWCAP2
(
)
;
}
#
endif
arm_aes_support_
=
hwcaps
&
HWCAP2_AES
&
&
disable_hw_aes
=
=
NULL
;
arm_pmull_support_
=
hwcaps
&
HWCAP2_PMULL
;
arm_sha1_support_
=
hwcaps
&
HWCAP2_SHA1
;
arm_sha2_support_
=
hwcaps
&
HWCAP2_SHA2
;
}
arm_neon_support_
=
GetNeonSupport
(
)
;
}
#
endif
PRBool
aesni_support
(
)
{
return
aesni_support_
;
}
PRBool
clmul_support
(
)
{
return
clmul_support_
;
}
PRBool
avx_support
(
)
{
return
avx_support_
;
}
PRBool
ssse3_support
(
)
{
return
ssse3_support_
;
}
PRBool
sse4_1_support
(
)
{
return
sse4_1_support_
;
}
PRBool
sse4_2_support
(
)
{
return
sse4_2_support_
;
}
PRBool
arm_neon_support
(
)
{
return
arm_neon_support_
;
}
PRBool
arm_aes_support
(
)
{
return
arm_aes_support_
;
}
PRBool
arm_pmull_support
(
)
{
return
arm_pmull_support_
;
}
PRBool
arm_sha1_support
(
)
{
return
arm_sha1_support_
;
}
PRBool
arm_sha2_support
(
)
{
return
arm_sha2_support_
;
}
PRBool
ppc_crypto_support
(
)
{
return
ppc_crypto_support_
;
}
#
if
defined
(
__powerpc__
)
#
if
defined
(
__linux__
)
|
|
(
defined
(
__FreeBSD__
)
&
&
__FreeBSD__
>
=
12
)
#
include
<
sys
/
auxv
.
h
>
#
elif
(
defined
(
__FreeBSD__
)
&
&
__FreeBSD__
<
12
)
#
include
<
sys
/
sysctl
.
h
>
#
endif
#
ifndef
PPC_FEATURE2_VEC_CRYPTO
#
define
PPC_FEATURE2_VEC_CRYPTO
0x02000000
#
endif
static
void
CheckPPCSupport
(
)
{
char
*
disable_hw_crypto
=
PR_GetEnvSecure
(
"
NSS_DISABLE_PPC_GHASH
"
)
;
unsigned
long
hwcaps
=
0
;
#
if
defined
(
__linux__
)
hwcaps
=
getauxval
(
AT_HWCAP2
)
;
#
elif
defined
(
__FreeBSD__
)
#
if
__FreeBSD__
>
=
12
elf_aux_info
(
AT_HWCAP2
&
hwcaps
sizeof
(
hwcaps
)
)
;
#
else
size_t
len
=
sizeof
(
hwcaps
)
;
sysctlbyname
(
"
hw
.
cpu_features2
"
&
hwcaps
&
len
NULL
0
)
;
#
endif
#
endif
ppc_crypto_support_
=
hwcaps
&
PPC_FEATURE2_VEC_CRYPTO
&
&
disable_hw_crypto
=
=
NULL
;
}
#
endif
static
PRStatus
FreeblInit
(
void
)
{
#
ifdef
NSS_X86_OR_X64
CheckX86CPUSupport
(
)
;
#
elif
(
defined
(
__aarch64__
)
|
|
defined
(
__arm__
)
)
CheckARMSupport
(
)
;
#
elif
(
defined
(
__powerpc__
)
)
CheckPPCSupport
(
)
;
#
endif
return
PR_SUCCESS
;
}
SECStatus
BL_Init
(
)
{
if
(
PR_CallOnce
(
&
coFreeblInit
FreeblInit
)
!
=
PR_SUCCESS
)
{
PORT_SetError
(
SEC_ERROR_LIBRARY_FAILURE
)
;
return
SECFailure
;
}
RSA_Init
(
)
;
return
SECSuccess
;
}
