{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761673020578 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761673020578 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 28 23:07:00 2025 " "Processing started: Tue Oct 28 23:07:00 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761673020578 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673020578 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off op_amp -c op_amp " "Command: quartus_map --read_settings_files=on --write_settings_files=off op_amp -c op_amp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673020578 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761673021322 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761673021322 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" ".tb/tb.v 1 1 " "Found 1 design units, including 1 entities, in source file .tb/tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_opamp " "Found entity 1: tb_opamp" {  } { { ".tb/tb.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/.tb/tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761673042868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673042868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/op_amp.v 1 1 " "Found 1 design units, including 1 entities, in source file code/op_amp.v" { { "Info" "ISGN_ENTITY_NAME" "1 op_amp " "Found entity 1: op_amp" {  } { { "code/op_amp.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/code/op_amp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761673042870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673042870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/diff_amplifier.v 1 1 " "Found 1 design units, including 1 entities, in source file code/diff_amplifier.v" { { "Info" "ISGN_ENTITY_NAME" "1 diff_amplifier " "Found entity 1: diff_amplifier" {  } { { "code/diff_amplifier.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/code/diff_amplifier.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761673042873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673042873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/output_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file code/output_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_stage " "Found entity 1: output_stage" {  } { { "code/output_stage.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/code/output_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761673042876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673042876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/gain_stage.v 1 1 " "Found 1 design units, including 1 entities, in source file code/gain_stage.v" { { "Info" "ISGN_ENTITY_NAME" "1 gain_stage " "Found entity 1: gain_stage" {  } { { "code/gain_stage.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/code/gain_stage.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761673042878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673042878 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "op_amp " "Elaborating entity \"op_amp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761673042918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "diff_amplifier diff_amplifier:diff_stage " "Elaborating entity \"diff_amplifier\" for hierarchy \"diff_amplifier:diff_stage\"" {  } { { "code/op_amp.v" "diff_stage" { Text "D:/Anuj/ai/Verilog/op_amp/code/op_amp.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761673042929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gain_stage gain_stage:gain_block " "Elaborating entity \"gain_stage\" for hierarchy \"gain_stage:gain_block\"" {  } { { "code/op_amp.v" "gain_block" { Text "D:/Anuj/ai/Verilog/op_amp/code/op_amp.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761673042939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_stage output_stage:out_block " "Elaborating entity \"output_stage\" for hierarchy \"output_stage:out_block\"" {  } { { "code/op_amp.v" "out_block" { Text "D:/Anuj/ai/Verilog/op_amp/code/op_amp.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761673042954 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1761673043894 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1761673044413 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761673044413 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pin8_nc " "No output dependent on input pin \"pin8_nc\"" {  } { { "code/op_amp.v" "" { Text "D:/Anuj/ai/Verilog/op_amp/code/op_amp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1761673044541 "|op_amp|pin8_nc"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1761673044541 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "207 " "Implemented 207 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1761673044544 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1761673044544 ""} { "Info" "ICUT_CUT_TM_LCELLS" "122 " "Implemented 122 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1761673044544 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1761673044544 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1761673044544 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4800 " "Peak virtual memory: 4800 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761673044613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 28 23:07:24 2025 " "Processing ended: Tue Oct 28 23:07:24 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761673044613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761673044613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761673044613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761673044613 ""}
