{
    "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/arm_core/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "arm_core.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin arm_core^u_execute.exec_load_rd_nxt~5: not available."
        ]
    },
    "large/arm_core/no_arch": {
        "test_name": "large/arm_core/no_arch",
        "input_blif": "arm_core.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin arm_core^u_execute.exec_load_rd_nxt~5: not available."
        ]
    },
    "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/bgm/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2082.5,
        "exec_time(ms)": 103669.5,
        "techmap_time(ms)": 98891.7,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 494447,
        "latch": 5698,
        "Adder": 5960,
        "Multiplier": 11,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 14134,
        "Average Path": 6,
        "Estimated LUTs": 514307,
        "Total Node": 506117
    },
    "large/bgm/no_arch": {
        "test_name": "large/bgm/no_arch",
        "input_blif": "bgm.blif",
        "max_rss(MiB)": 2138.8,
        "exec_time(ms)": 104595.2,
        "techmap_time(ms)": 100348.2,
        "Latch Drivers": 1,
        "Pi": 256,
        "Po": 32,
        "logic element": 523348,
        "latch": 5698,
        "Longest Path": 14461,
        "Average Path": 6,
        "Estimated LUTs": 523348,
        "Total Node": 529047
    },
    "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/boundtop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "boundtop.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin paj_boundtop_hierarchy_no_mem^globalreset: not available."
        ]
    },
    "large/boundtop/no_arch": {
        "test_name": "large/boundtop/no_arch",
        "input_blif": "boundtop.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin paj_boundtop_hierarchy_no_mem^globalreset: not available."
        ]
    },
    "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_area/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 41.5,
        "exec_time(ms)": 251.8,
        "techmap_time(ms)": 171.4,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 9497,
        "latch": 64,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 10507,
        "Total Node": 9562
    },
    "large/des_area/no_arch": {
        "test_name": "large/des_area/no_arch",
        "input_blif": "des_area.blif",
        "max_rss(MiB)": 40.5,
        "exec_time(ms)": 242,
        "techmap_time(ms)": 168.5,
        "Latch Drivers": 1,
        "Pi": 125,
        "Po": 64,
        "logic element": 9497,
        "latch": 64,
        "Longest Path": 26,
        "Average Path": 4,
        "Estimated LUTs": 9497,
        "Total Node": 9562
    },
    "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/des_perf/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 280,
        "exec_time(ms)": 2171.9,
        "techmap_time(ms)": 1500.8,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 81312,
        "latch": 1984,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 230,
        "Average Path": 4,
        "Estimated LUTs": 97472,
        "Total Node": 83297
    },
    "large/des_perf/no_arch": {
        "test_name": "large/des_perf/no_arch",
        "input_blif": "des_perf.blif",
        "max_rss(MiB)": 278.8,
        "exec_time(ms)": 2147.9,
        "techmap_time(ms)": 1474.3,
        "Latch Drivers": 1,
        "Pi": 121,
        "Po": 64,
        "logic element": 81312,
        "latch": 1984,
        "Longest Path": 230,
        "Average Path": 4,
        "Estimated LUTs": 81312,
        "Total Node": 83297
    },
    "large/iir/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/iir/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 16.5,
        "exec_time(ms)": 72.3,
        "techmap_time(ms)": 58.4,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 237,
        "latch": 11,
        "Adder": 10,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 35,
        "Average Path": 5,
        "Estimated LUTs": 239,
        "Total Node": 259
    },
    "large/iir/no_arch": {
        "test_name": "large/iir/no_arch",
        "input_blif": "iir.blif",
        "max_rss(MiB)": 19.4,
        "exec_time(ms)": 65.9,
        "techmap_time(ms)": 63.6,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 10,
        "logic element": 251,
        "latch": 11,
        "Longest Path": 57,
        "Average Path": 5,
        "Estimated LUTs": 251,
        "Total Node": 263
    },
    "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LargeRam/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 12.1,
        "exec_time(ms)": 13.9,
        "techmap_time(ms)": 2.1,
        "Pi": 4,
        "Po": 2,
        "logic element": 2,
        "Adder": 0,
        "Multiplier": 0,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 4,
        "Average Path": 4,
        "Estimated LUTs": 2,
        "Total Node": 3
    },
    "large/LargeRam/no_arch": {
        "test_name": "large/LargeRam/no_arch",
        "input_blif": "LargeRam.blif",
        "max_rss(MiB)": 11.1,
        "exec_time(ms)": 2.7,
        "techmap_time(ms)": 2.2,
        "Latch Drivers": 1,
        "Pi": 3,
        "Po": 2,
        "logic element": 12,
        "latch": 2,
        "Longest Path": 10,
        "Average Path": 4,
        "Estimated LUTs": 12,
        "Total Node": 15
    },
    "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU32PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU32PEEng.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin LU32PEEng^compBlock.PE9.MUL.stilltiny_or_tiny_and_denormround: not available."
        ]
    },
    "large/LU32PEEng/no_arch": {
        "test_name": "large/LU32PEEng/no_arch",
        "input_blif": "LU32PEEng.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin LU32PEEng^compBlock.PE9.MUL.stilltiny_or_tiny_and_denormround: not available."
        ]
    },
    "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/LU64PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU64PEEng.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin LU64PEEng^compBlock.PE9.MUL.stilltiny_or_tiny_and_denormround: not available."
        ]
    },
    "large/LU64PEEng/no_arch": {
        "test_name": "large/LU64PEEng/no_arch",
        "input_blif": "LU64PEEng.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] Error: Could not hook up the pin LU64PEEng^compBlock.PE9.MUL.stilltiny_or_tiny_and_denormround: not available."
        ]
    },
    "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 63.3,
        "exec_time(ms)": 626.8,
        "techmap_time(ms)": 491,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 15163,
        "latch": 262,
        "Adder": 220,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 823,
        "Average Path": 6,
        "Estimated LUTs": 15223,
        "Total Node": 15646
    },
    "large/mac1/no_arch": {
        "test_name": "large/mac1/no_arch",
        "input_blif": "mac1.blif",
        "max_rss(MiB)": 62.5,
        "exec_time(ms)": 584.3,
        "techmap_time(ms)": 471.9,
        "Latch Drivers": 1,
        "Pi": 139,
        "Po": 71,
        "logic element": 15585,
        "latch": 262,
        "Longest Path": 823,
        "Average Path": 6,
        "Estimated LUTs": 15585,
        "Total Node": 15848
    },
    "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mac2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 189.1,
        "exec_time(ms)": 2064.1,
        "techmap_time(ms)": 1604.6,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 53850,
        "latch": 524,
        "Adder": 430,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 1627,
        "Average Path": 6,
        "Estimated LUTs": 53974,
        "Total Node": 54805
    },
    "large/mac2/no_arch": {
        "test_name": "large/mac2/no_arch",
        "input_blif": "mac2.blif",
        "max_rss(MiB)": 188.4,
        "exec_time(ms)": 2047.5,
        "techmap_time(ms)": 1631.2,
        "Latch Drivers": 1,
        "Pi": 273,
        "Po": 141,
        "logic element": 54692,
        "latch": 524,
        "Longest Path": 1902,
        "Average Path": 6,
        "Estimated LUTs": 54692,
        "Total Node": 55217
    },
    "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkDelayWorker32B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 144.1,
        "exec_time(ms)": 1996.8,
        "techmap_time(ms)": 1690.1,
        "Latch Drivers": 1,
        "Pi": 28,
        "Po": 553,
        "logic element": 27659,
        "latch": 2319,
        "Adder": 806,
        "Multiplier": 0,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 476,
        "Average Path": 6,
        "Estimated LUTs": 28011,
        "Total Node": 30786
    },
    "large/mkDelayWorker32B/no_arch": {
        "test_name": "large/mkDelayWorker32B/no_arch",
        "input_blif": "mkDelayWorker32B.blif",
        "max_rss(MiB)": 144.1,
        "exec_time(ms)": 1996.5,
        "techmap_time(ms)": 1744.7,
        "Latch Drivers": 1,
        "Pi": 31,
        "Po": 553,
        "logic element": 29267,
        "latch": 2338,
        "Longest Path": 627,
        "Average Path": 6,
        "Estimated LUTs": 29267,
        "Total Node": 31606
    },
    "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/mkSMAdapter4B/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 62.7,
        "exec_time(ms)": 688.8,
        "techmap_time(ms)": 552,
        "Latch Drivers": 1,
        "Pi": 62,
        "Po": 205,
        "logic element": 12603,
        "latch": 945,
        "Adder": 398,
        "Multiplier": 0,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 492,
        "Average Path": 6,
        "Estimated LUTs": 12740,
        "Total Node": 13948
    },
    "large/mkSMAdapter4B/no_arch": {
        "test_name": "large/mkSMAdapter4B/no_arch",
        "input_blif": "mkSMAdapter4B.blif",
        "max_rss(MiB)": 62.1,
        "exec_time(ms)": 667.5,
        "techmap_time(ms)": 559.1,
        "Latch Drivers": 1,
        "Pi": 64,
        "Po": 205,
        "logic element": 13345,
        "latch": 951,
        "Longest Path": 740,
        "Average Path": 6,
        "Estimated LUTs": 13345,
        "Total Node": 14297
    },
    "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/or1200/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 93.8,
        "exec_time(ms)": 1104.4,
        "techmap_time(ms)": 835.8,
        "Latch Drivers": 1,
        "Pi": 385,
        "Po": 394,
        "logic element": 24000,
        "latch": 674,
        "Adder": 565,
        "Multiplier": 1,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 2118,
        "Average Path": 7,
        "Estimated LUTs": 24433,
        "Total Node": 25242
    },
    "large/or1200/no_arch": {
        "test_name": "large/or1200/no_arch",
        "input_blif": "or1200.blif",
        "max_rss(MiB)": 102.2,
        "exec_time(ms)": 1037.4,
        "techmap_time(ms)": 815.6,
        "Latch Drivers": 1,
        "Pi": 385,
        "Po": 394,
        "logic element": 28154,
        "latch": 678,
        "Longest Path": 2153,
        "Average Path": 7,
        "Estimated LUTs": 28154,
        "Total Node": 28833
    },
    "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sr' with matching ports was not found."
        ]
    },
    "large/paj_boundtop_hierarchy_no_mem/no_arch": {
        "test_name": "large/paj_boundtop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_boundtop_hierarchy_no_mem.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sr' with matching ports was not found."
        ]
    },
    "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 26.6,
        "exec_time(ms)": 133,
        "techmap_time(ms)": 81.2,
        "Latch Drivers": 2,
        "Pi": 66,
        "Po": 35,
        "logic element": 3674,
        "latch": 730,
        "Adder": 142,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 112,
        "Average Path": 6,
        "Estimated LUTs": 3812,
        "Total Node": 4548
    },
    "large/paj_framebuftop_hierarchy_no_mem/no_arch": {
        "test_name": "large/paj_framebuftop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_framebuftop_hierarchy_no_mem.blif",
        "max_rss(MiB)": 25.7,
        "exec_time(ms)": 113,
        "techmap_time(ms)": 78.6,
        "Latch Drivers": 2,
        "Pi": 66,
        "Po": 35,
        "logic element": 3907,
        "latch": 730,
        "Longest Path": 198,
        "Average Path": 6,
        "Estimated LUTs": 3907,
        "Total Node": 4639
    },
    "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sr' with matching ports was not found."
        ]
    },
    "large/paj_raygentop_hierarchy_no_mem/no_arch": {
        "test_name": "large/paj_raygentop_hierarchy_no_mem/no_arch",
        "input_blif": "paj_raygentop_hierarchy_no_mem.blif",
        "exit": 134,
        "errors": [
            "[PARSE_BLIF] A subcircuit model for '$sr' with matching ports was not found."
        ]
    },
    "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/paj_top_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 284.9,
        "exec_time(ms)": 3743.2,
        "techmap_time(ms)": 2662.6,
        "Latch Drivers": 2,
        "Pi": 203,
        "Po": 130,
        "logic element": 54641,
        "latch": 23181,
        "Adder": 5405,
        "Multiplier": 30,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 2493,
        "Average Path": 7,
        "Estimated LUTs": 57834,
        "Total Node": 83259
    },
    "large/paj_top_hierarchy_no_mem/no_arch": {
        "test_name": "large/paj_top_hierarchy_no_mem/no_arch",
        "input_blif": "paj_top_hierarchy_no_mem.blif",
        "max_rss(MiB)": 404.8,
        "exec_time(ms)": 3776.3,
        "techmap_time(ms)": 2693.3,
        "Latch Drivers": 2,
        "Pi": 203,
        "Po": 130,
        "logic element": 103788,
        "latch": 23181,
        "Longest Path": 2494,
        "Average Path": 7,
        "Estimated LUTs": 103788,
        "Total Node": 126971
    },
    "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/raygentop/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 57.2,
        "exec_time(ms)": 824.3,
        "techmap_time(ms)": 682.9,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 10416,
        "latch": 1346,
        "Adder": 447,
        "Multiplier": 18,
        "Memory": 1,
        "generic logic size": 4,
        "Longest Path": 193,
        "Average Path": 6,
        "Estimated LUTs": 10449,
        "Total Node": 12229
    },
    "large/raygentop/no_arch": {
        "test_name": "large/raygentop/no_arch",
        "input_blif": "raygentop.blif",
        "max_rss(MiB)": 78.8,
        "exec_time(ms)": 869.8,
        "techmap_time(ms)": 709.2,
        "Latch Drivers": 1,
        "Pi": 238,
        "Po": 305,
        "logic element": 18334,
        "latch": 1333,
        "Longest Path": 336,
        "Average Path": 6,
        "Estimated LUTs": 18334,
        "Total Node": 19668
    },
    "large/spree/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/spree/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 34.8,
        "exec_time(ms)": 373.5,
        "techmap_time(ms)": 311.1,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 32,
        "logic element": 4698,
        "latch": 292,
        "Adder": 64,
        "Multiplier": 1,
        "Memory": 2,
        "generic logic size": 4,
        "Longest Path": 226,
        "Average Path": 5,
        "Estimated LUTs": 5072,
        "Total Node": 5058
    },
    "large/spree/no_arch": {
        "test_name": "large/spree/no_arch",
        "input_blif": "spree.blif",
        "max_rss(MiB)": 38.6,
        "exec_time(ms)": 365.5,
        "techmap_time(ms)": 323.3,
        "Latch Drivers": 1,
        "Pi": 4,
        "Po": 32,
        "logic element": 5253,
        "latch": 302,
        "Longest Path": 406,
        "Average Path": 5,
        "Estimated LUTs": 5253,
        "Total Node": 5556
    },
    "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 146.9,
        "exec_time(ms)": 1703.8,
        "techmap_time(ms)": 1284.2,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 18771,
        "latch": 13315,
        "Adder": 2923,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 195,
        "Average Path": 6,
        "Estimated LUTs": 18985,
        "Total Node": 35010
    },
    "large/sv_chip0_hierarchy_no_mem/no_arch": {
        "test_name": "large/sv_chip0_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip0_hierarchy_no_mem.blif",
        "max_rss(MiB)": 148.3,
        "exec_time(ms)": 1569.5,
        "techmap_time(ms)": 1263.3,
        "Latch Drivers": 1,
        "Pi": 168,
        "Po": 198,
        "logic element": 23684,
        "latch": 13315,
        "Longest Path": 195,
        "Average Path": 6,
        "Estimated LUTs": 23684,
        "Total Node": 37000
    },
    "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 164.2,
        "exec_time(ms)": 2868.6,
        "techmap_time(ms)": 2457.3,
        "Latch Drivers": 4,
        "Pi": 67,
        "Po": 145,
        "logic element": 18986,
        "latch": 11868,
        "Adder": 2365,
        "Multiplier": 152,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 235,
        "Average Path": 6,
        "Estimated LUTs": 18989,
        "Total Node": 33375
    },
    "large/sv_chip1_hierarchy_no_mem/no_arch": {
        "test_name": "large/sv_chip1_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip1_hierarchy_no_mem.blif",
        "max_rss(MiB)": 247.8,
        "exec_time(ms)": 3150.1,
        "techmap_time(ms)": 2626.2,
        "Latch Drivers": 4,
        "Pi": 67,
        "Po": 145,
        "logic element": 50435,
        "latch": 11868,
        "Longest Path": 256,
        "Average Path": 6,
        "Estimated LUTs": 50435,
        "Total Node": 62307
    },
    "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 220.1,
        "exec_time(ms)": 3539.2,
        "techmap_time(ms)": 2304.8,
        "Latch Drivers": 2,
        "Pi": 147,
        "Po": 182,
        "logic element": 14440,
        "latch": 17687,
        "Adder": 13978,
        "Multiplier": 498,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 142,
        "Average Path": 6,
        "Estimated LUTs": 14454,
        "Total Node": 46605
    },
    "large/sv_chip2_hierarchy_no_mem/no_arch": {
        "test_name": "large/sv_chip2_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip2_hierarchy_no_mem.blif",
        "max_rss(MiB)": 7126.3,
        "exec_time(ms)": 81378.8,
        "techmap_time(ms)": 62019.9,
        "Latch Drivers": 2,
        "Pi": 147,
        "Po": 182,
        "logic element": 2369466,
        "latch": 17687,
        "Longest Path": 179,
        "Average Path": 6,
        "Estimated LUTs": 2369466,
        "Total Node": 2387155
    },
    "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 99.3,
        "techmap_time(ms)": 65.3,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 2554,
        "latch": 99,
        "Adder": 28,
        "Multiplier": 0,
        "Memory": 0,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 6,
        "Estimated LUTs": 2832,
        "Total Node": 2683
    },
    "large/sv_chip3_hierarchy_no_mem/no_arch": {
        "test_name": "large/sv_chip3_hierarchy_no_mem/no_arch",
        "input_blif": "sv_chip3_hierarchy_no_mem.blif",
        "max_rss(MiB)": 18.8,
        "exec_time(ms)": 89.5,
        "techmap_time(ms)": 68.1,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 2601,
        "latch": 99,
        "Longest Path": 123,
        "Average Path": 6,
        "Estimated LUTs": 2601,
        "Total Node": 2702
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
