#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:14:06 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Thu Jun  3 23:25:57 2021
# Process ID: 7364
# Current directory: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9768 E:\Xilinx_project\HDL_projects_for_digital_circuit_course\digital_circuit_course\serial_data_detector\serial_data_detector.xpr
# Log file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/vivado.log
# Journal file: E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector'
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Program_files/Vivado/2020.2/data/ip'.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'detector_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj detector_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.srcs/sim_1/new/detector_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'detector_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.sim/sim_1/behav/xsim'
"xelab -wto 73bca2b252d946899e0598b79dd59a39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot detector_tb_behav xil_defaultlib.detector_tb -log elaborate.log"
Vivado Simulator v2020.2.2
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: D:/Program_files/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 73bca2b252d946899e0598b79dd59a39 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot detector_tb_behav xil_defaultlib.detector_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture rtl of entity xil_defaultlib.detector [detector_default]
Compiling architecture behavioral of entity xil_defaultlib.detector_tb
Built simulation snapshot detector_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/Xilinx_project/HDL_projects_for_digital_circuit_course/digital_circuit_course/serial_data_detector/serial_data_detector.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "detector_tb_behav -key {Behavioral:sim_1:Functional:detector_tb} -tclbatch {detector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator v2020.2.2
Time resolution is 1 ps
source detector_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'detector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun  3 23:55:01 2021...
