```verilog
module top_module (
    input clk,
    input reset,
    output reg [3:0] q
);
    
    always @(posedge clk) begin
        if (reset) begin
            q <= 4'b0001; // Reset to 1
        end else if (q == 4'b1010) begin
            q <= 4'b0001; // Wrap around to 1 at 10
        end else begin
            q <= q + 1; // Increment the counter
        end
    end

endmodule
```