In this part
I simulated a middle module, mux 4*1 8bit, using mux 4*1 1bit
then I simulated mux 16*1 8bit using the middle module, mux 4*1 8bit