

================================================================
== Vitis HLS Report for 'dut'
================================================================
* Date:           Mon Apr  3 22:29:08 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_21
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.129 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       14|       14|  0.140 us|  0.140 us|   15|   15|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%start_index_read = read i8 @_ssdm_op_Read.ap_none.i8, i8 %start_index" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9]   --->   Operation 6 'read' 'start_index_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%trunc_ln28 = trunc i8 %start_index_read" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 7 'trunc' 'trunc_ln28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln1514 = trunc i8 %start_index_read"   --->   Operation 8 'trunc' 'trunc_ln1514' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln30 = zext i3 %trunc_ln1514" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 9 'zext' 'zext_ln30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%bram1_0_addr = getelementptr i3 %bram1_0, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 10 'getelementptr' 'bram1_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bram1_1_addr = getelementptr i4 %bram1_1, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 11 'getelementptr' 'bram1_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bram1_2_addr = getelementptr i5 %bram1_2, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 12 'getelementptr' 'bram1_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%bram1_3_addr = getelementptr i4 %bram1_3, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 13 'getelementptr' 'bram1_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bram1_4_addr = getelementptr i6 %bram1_4, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 14 'getelementptr' 'bram1_4_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%bram1_5_addr = getelementptr i6 %bram1_5, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 15 'getelementptr' 'bram1_5_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bram1_6_addr = getelementptr i5 %bram1_6, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 16 'getelementptr' 'bram1_6_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%bram1_7_addr = getelementptr i4 %bram1_7, i64 0, i64 %zext_ln30" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 17 'getelementptr' 'bram1_7_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 18 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_1 : Operation 19 [2/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 19 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 20 [2/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 20 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 21 [2/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 21 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_1 : Operation 22 [2/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 22 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 23 [2/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 23 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_1 : Operation 24 [2/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 24 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_1 : Operation 25 [2/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 25 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 26 [1/2] (3.25ns)   --->   "%bram1_0_load = load i3 %bram1_0_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 26 'load' 'bram1_0_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 3> <Depth = 8> <RAM>
ST_2 : Operation 27 [1/2] (3.25ns)   --->   "%bram1_1_load = load i3 %bram1_1_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 27 'load' 'bram1_1_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 28 [1/2] (3.25ns)   --->   "%bram1_2_load = load i3 %bram1_2_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 28 'load' 'bram1_2_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 29 [1/2] (3.25ns)   --->   "%bram1_3_load = load i3 %bram1_3_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 29 'load' 'bram1_3_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 30 [1/2] (3.25ns)   --->   "%bram1_4_load = load i3 %bram1_4_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 30 'load' 'bram1_4_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 31 [1/2] (3.25ns)   --->   "%bram1_5_load = load i3 %bram1_5_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 31 'load' 'bram1_5_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 6> <Depth = 8> <RAM>
ST_2 : Operation 32 [1/2] (3.25ns)   --->   "%bram1_6_load = load i3 %bram1_6_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 32 'load' 'bram1_6_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 5> <Depth = 8> <RAM>
ST_2 : Operation 33 [1/2] (3.25ns)   --->   "%bram1_7_load = load i3 %bram1_7_addr" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30]   --->   Operation 33 'load' 'bram1_7_load' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM_1P_BRAM">   --->   Core 88 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 4> <Depth = 8> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 34 'wait' 'empty' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.12>
ST_3 : Operation 35 [2/2] (4.12ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 35 'call' 'call_ln28' <Predicate = true> <Delay = 4.12> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 36 [1/2] (0.00ns)   --->   "%call_ln28 = call void @dut_Pipeline_VITIS_LOOP_28_2, i6 %trunc_ln28, i3 %bram1_0_load, i4 %bram1_1_load, i5 %bram1_2_load, i4 %bram1_3_load, i6 %bram1_4_load, i6 %bram1_5_load, i5 %bram1_6_load, i4 %bram1_7_load, i8 %output_r" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28]   --->   Operation 36 'call' 'call_ln28' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 37 [1/1] (0.00ns)   --->   "%spectopmodule_ln9 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_3" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9]   --->   Operation 37 'spectopmodule' 'spectopmodule_ln9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 38 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %start_index"   --->   Operation 38 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %start_index, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %output_r, void @empty_1, i32 1, i32 1, void @empty_2, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %output_r"   --->   Operation 41 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_7, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 42 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_6, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 43 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_5, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 44 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i6 %bram1_4, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 45 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_3, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 46 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i5 %bram1_2, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 47 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i4 %bram1_1, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 48 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%specmemcore_ln14 = specmemcore void @_ssdm_op_SpecMemCore, i3 %bram1_0, i64 666, i64 18, i64 18446744073709551615" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:14]   --->   Operation 49 'specmemcore' 'specmemcore_ln14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln33 = ret" [../../../../OneDrive/Desktop/vitis/bram2_A.cpp:33]   --->   Operation 50 'ret' 'ret_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	wire read operation ('start_index_read', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9) on port 'start_index' (../../../../OneDrive/Desktop/vitis/bram2_A.cpp:9) [16]  (0 ns)
	'getelementptr' operation ('bram1_0_addr', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30) [28]  (0 ns)
	'load' operation ('bram1_0_load', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30) on array 'bram1_0' [36]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('bram1_0_load', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:30) on array 'bram1_0' [36]  (3.25 ns)

 <State 3>: 4.13ns
The critical path consists of the following:
	'call' operation ('call_ln28', ../../../../OneDrive/Desktop/vitis/bram2_A.cpp:28) to 'dut_Pipeline_VITIS_LOOP_28_2' [45]  (4.13 ns)

 <State 4>: 0ns
The critical path consists of the following:

 <State 5>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
