0.6
2016.3
Oct 10 2016
19:46:48
U:/Lab 9/Egg_timer/Egg_timer.sim/sim_1/synth/func/Egg_timer_func_synth.v,1702076975,verilog,,,,Egg_timer;Up_pulse;clk_1_sec;clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz;count_down;debounce;debounce_0;debounce_1;debounce_2;digit_display;digit_display_3;dynamic_display;glbl,,,../../../../Egg_timer.srcs/sources_1/ip/clk_wiz_0,,,,,
