#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Jun  3 17:03:15 2022
# Process ID: 1469138
# Current directory: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado
# Command line: vivado
# Log file: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/vivado.log
# Journal file: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/vivado.jou
# Running On: alfred-rog, OS: Linux, CPU Frequency: 2200.000 MHz, CPU Physical cores: 12, Host memory: 33561 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at /tools/Xilinx/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.xpr
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
open_bd_design {/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd}
Reading block design file </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd>...
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_mem_intercon
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:hls:fir:1.0 - fir_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Successfully read diagram <system> from block design file </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd>
update_compile_order -fileset sources_1
generate_target all [get_files /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd> 
Wrote  : </home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_bid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_bid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_mem_intercon/m00_couplers/auto_pc/m_axi_rid'(1) to pin: '/axi_mem_intercon/m00_couplers/M_AXI_rid'(6) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_AWID'(6) to pin: '/axi_mem_intercon/M00_AXI_awid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_WID'(6) to pin: '/axi_mem_intercon/M00_AXI_wid'(1) - Only lower order bits will be connected.
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/processing_system7_0/S_AXI_HP0_ARID'(6) to pin: '/axi_mem_intercon/M00_AXI_arid'(1) - Only lower order bits will be connected.
VHDL Output written to : /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/sim/system.v
VHDL Output written to : /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/hdl/system_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
Exporting to file /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/hw_handoff/system.hwh
Generated Hardware Definition File /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.hwdef
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/system.bd]
launch_runs system_axi_dma_0_0_synth_1
[Fri Jun  3 17:03:54 2022] Launched system_axi_dma_0_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/runme.log
wait_on_run system_axi_dma_0_0_synth_1
[Fri Jun  3 17:03:54 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:03:59 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:04:04 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:04:09 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:04:19 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:04:29 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...
[Fri Jun  3 17:04:39 2022] Waiting for system_axi_dma_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_axi_dma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_dma_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_dma_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_axi_dma_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1469743
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12377 ; free virtual = 22614
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_dma_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:128]
	Parameter C_S_AXI_LITE_ADDR_WIDTH bound to: 10 - type: integer 
	Parameter C_S_AXI_LITE_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_DLYTMR_RESOLUTION bound to: 125 - type: integer 
	Parameter C_PRMRY_IS_ACLK_ASYNC bound to: 0 - type: integer 
	Parameter C_ENABLE_MULTI_CHANNEL bound to: 0 - type: integer 
	Parameter C_NUM_MM2S_CHANNELS bound to: 1 - type: integer 
	Parameter C_NUM_S2MM_CHANNELS bound to: 1 - type: integer 
	Parameter C_INCLUDE_SG bound to: 0 - type: integer 
	Parameter C_SG_INCLUDE_STSCNTRL_STRM bound to: 0 - type: integer 
	Parameter C_SG_USE_STSAPP_LENGTH bound to: 0 - type: integer 
	Parameter C_SG_LENGTH_WIDTH bound to: 14 - type: integer 
	Parameter C_M_AXI_SG_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_SG_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_CNTRL_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_STS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_MICRO_DMA bound to: 0 - type: integer 
	Parameter C_INCLUDE_MM2S bound to: 1 - type: integer 
	Parameter C_INCLUDE_MM2S_SF bound to: 1 - type: integer 
	Parameter C_MM2S_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_MM2S_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_MM2S_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_MM2S_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_MM2S_DRE bound to: 0 - type: integer 
	Parameter C_INCLUDE_S2MM bound to: 1 - type: integer 
	Parameter C_INCLUDE_S2MM_SF bound to: 1 - type: integer 
	Parameter C_S2MM_BURST_SIZE bound to: 16 - type: integer 
	Parameter C_M_AXI_S2MM_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_S2MM_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXIS_S2MM_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_INCLUDE_S2MM_DRE bound to: 0 - type: integer 
	Parameter C_INCREASE_THROUGHPUT bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: zynq - type: string 
INFO: [Synth 8-3491] module 'axi_dma' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:21833' bound to instance 'U0' of component 'axi_dma' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:374]
INFO: [Synth 8-638] synthesizing module 'axi_dma' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_rst_module' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reset' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reset' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:603]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_rst_module' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:1595]
INFO: [Synth 8-638] synthesizing module 'axi_dma_reg_module' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_lite_if' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
WARNING: [Synth 8-6014] Unused sequential element awaddr_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2160]
WARNING: [Synth 8-6014] Unused sequential element wdata_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2162]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.axi2ip_wrdata_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2315]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.awready_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2147]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_WRITE.rdy1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2276]
WARNING: [Synth 8-6014] Unused sequential element GEN_SYNC_READ.arvalid_re_d1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:3058]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_lite_if' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:2066]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:3995]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:3996]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:3607]
INFO: [Synth 8-638] synthesizing module 'axi_dma_register_s2mm' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
WARNING: [Synth 8-6014] Unused sequential element sg_ftch_error_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:5644]
WARNING: [Synth 8-6014] Unused sequential element sg_updt_error_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:5645]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_register_s2mm' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:4853]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_reg_module' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:8436]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_mngr' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_smple_sm' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_smple_sm' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:11972]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_cmdsts_if' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_cmdsts_if' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:13960]
INFO: [Synth 8-638] synthesizing module 'axi_dma_mm2s_sts_mngr' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_sts_mngr' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:14275]
WARNING: [Synth 8-3848] Net mm2s_desc_flush in module/entity axi_dma_mm2s_mngr does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:15095]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_mm2s_mngr' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:15178]
INFO: [Synth 8-638] synthesizing module 'axi_dma_sofeof_gen' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_sofeof_gen' (12#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:11441]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_mngr' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_cmdsts_if' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_cmdsts_if' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:18828]
INFO: [Synth 8-638] synthesizing module 'axi_dma_s2mm_sts_mngr' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_sts_mngr' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:19258]
WARNING: [Synth 8-6014] Unused sequential element GEN_S2MM_DMA_CONTROL.s2mm_desc_flush_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:20695]
INFO: [Synth 8-256] done synthesizing module 'axi_dma_s2mm_mngr' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:20564]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
WARNING: [Synth 8-6014] Unused sequential element sig_cmd_stat_rst_int_reg_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:191]
WARNING: [Synth 8-6014] Unused sequential element sig_mmap_rst_reg_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:194]
WARNING: [Synth 8-6014] Unused sequential element sig_stream_rst_reg_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:197]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (18#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (19#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (20#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (20#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-226] default block is never used [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:9490]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:8048]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:8359]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (21#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (22#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (24#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (25#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (25#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (26#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_src_align_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:12886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_dre_dest_align_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:12887]
WARNING: [Synth 8-6014] Unused sequential element sig_coelsc_reg_empty_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:13225]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (28#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (28#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (28#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (28#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized3' (28#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 39 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 39 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized0' (29#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base' (30#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_reg_bit' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_reg_bit' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1906]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized1' (31#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_rst' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_rst' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1618]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized2' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized2' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized3' (32#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base' (33#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync' (34#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (35#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (36#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (37#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:20208]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf' (38#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:53572]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_full_wrap' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_inhibit_rdy_n_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2014]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized4' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status__parameterized0' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_status_cntl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized0' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized5' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized3' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized3' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized3' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized6' (39#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_status_cntl' (40#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:17704]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ibttcc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
WARNING: [Synth 8-6014] Unused sequential element sig_input_reg_full_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:26374]
WARNING: [Synth 8-6014] Unused sequential element sig_psm_ld_calc2_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:26578]
WARNING: [Synth 8-6014] Unused sequential element sig_child_cmd_reg_empty_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:27034]
WARNING: [Synth 8-6014] Unused sequential element sig_first_child_xfer_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:27579]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_is_seq_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:28078]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_empty_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:28171]
WARNING: [Synth 8-6014] Unused sequential element sig_xfer_reg_full_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:28172]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ibttcc' (41#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:25731]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_realign' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized7' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized4' (41#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized4' (41#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized4' (41#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized7' (41#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_scatter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mssai_skid_buf' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_ms_strb_set' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_ms_strb_set' (42#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:42603]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mssai_skid_buf' (43#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:44167]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_slice' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:44856]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized8' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f__parameterized1' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized5' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized5' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized5' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized8' (44#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_scatter' (45#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:45117]
WARNING: [Synth 8-6014] Unused sequential element sig_sm_ld_scatter_cmd_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:47510]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_realign' (46#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:47011]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_indet_btt' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_stbs_set_nodre' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_stbs_set_nodre' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:24209]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: auto - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 16 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 9 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 9 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 5 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized4' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized4' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized5' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized5' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized0' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-6059] Synth Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value.   [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:491]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized0' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized6' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized6' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6157] synthesizing module 'xpm_counter_updn__parameterized7' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
INFO: [Synth 8-6155] done synthesizing module 'xpm_counter_updn__parameterized7' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1858]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized0' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized1' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized0' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized0' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
	Parameter FIFO_MEMORY_TYPE bound to: block - type: string 
	Parameter FIFO_WRITE_DEPTH bound to: 128 - type: integer 
	Parameter WRITE_DATA_WIDTH bound to: 38 - type: integer 
	Parameter READ_MODE bound to: fwft - type: string 
	Parameter FIFO_READ_LATENCY bound to: 0 - type: integer 
	Parameter FULL_RESET_VALUE bound to: 1 - type: integer 
	Parameter USE_ADV_FEATURES bound to: 1F1F - type: string 
	Parameter READ_DATA_WIDTH bound to: 38 - type: integer 
	Parameter WR_DATA_COUNT_WIDTH bound to: 8 - type: integer 
	Parameter PROG_FULL_THRESH bound to: 10 - type: integer 
	Parameter RD_DATA_COUNT_WIDTH bound to: 4 - type: integer 
	Parameter PROG_EMPTY_THRESH bound to: 10 - type: integer 
	Parameter DOUT_RESET_VALUE bound to: 0 - type: string 
	Parameter ECC_MODE bound to: no_ecc - type: string 
	Parameter WAKEUP_TIME bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'xpm_fifo_sync' declared at '/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951' bound to instance 'xpm_fifo_sync_inst' of component 'xpm_fifo_sync' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2627]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_sync__parameterized3' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-6157] synthesizing module 'xpm_fifo_base__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6157] synthesizing module 'xpm_memory_base__parameterized1' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
WARNING: [Synth 8-6014] Unused sequential element gen_rd_b.gen_doutb_pipe.enb_pipe_reg[0] was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:3015]
INFO: [Synth 8-6155] done synthesizing module 'xpm_memory_base__parameterized1' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1206]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1273]
INFO: [Synth 8-226] default block is never used [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1295]
WARNING: [Synth 8-6014] Unused sequential element gdvld.data_valid_std_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:537]
WARNING: [Synth 8-6014] Unused sequential element gen_pntr_flags_cc.gae_cc_std.ram_aempty_i_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:968]
WARNING: [Synth 8-6014] Unused sequential element gen_fwft.empty_fwft_fb_reg was removed.  [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1390]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_base__parameterized1' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-6155] done synthesizing module 'xpm_fifo_sync__parameterized3' (47#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1951]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg__parameterized1' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/a4ed/hdl/lib_fifo_v1_0_rfs.vhd:2250]
WARNING: [Synth 8-6014] Unused sequential element hold_ff_q_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1513]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord__parameterized1' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid_buf__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid_buf__parameterized0' (47#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:19500]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_indet_btt' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:28430]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
WARNING: [Synth 8-6014] Unused sequential element sig_next_tag_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10410]
WARNING: [Synth 8-6014] Unused sequential element sig_next_cmd_cmplt_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10417]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl__parameterized0' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wrdata_cntl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized9' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized6' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized6' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized6' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized9' (48#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
WARNING: [Synth 8-6014] Unused sequential element sig_next_last_strb_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:16965]
WARNING: [Synth 8-6014] Unused sequential element sig_next_eof_reg_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:16970]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wrdata_cntl' (49#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:15674]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_skid2mm_buf' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_wr_demux' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_wr_demux' (50#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:14117]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_skid2mm_buf' (51#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:18998]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_full_wrap' (52#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:49997]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (53#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/9b19/hdl/axi_datamover_v5_1_vh_rfs.vhd:55439]
WARNING: [Synth 8-3848] Net m_axi_sg_awuser in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22023]
WARNING: [Synth 8-3848] Net m_axi_sg_aruser in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22049]
WARNING: [Synth 8-3848] Net strm_valid in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22739]
WARNING: [Synth 8-3848] Net bd_eq in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22732]
WARNING: [Synth 8-3848] Net m_axis_ftch1_desc_available in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
WARNING: [Synth 8-3848] Net s2mm_desc_info_in in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22712]
WARNING: [Synth 8-3848] Net m_axis_ftch2_desc_available in module/entity axi_dma does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22641]
INFO: [Synth 8-256] done synthesizing module 'axi_dma' (54#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:22178]
INFO: [Synth 8-256] done synthesizing module 'system_axi_dma_0_0' (55#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/synth/system_axi_dma_0_0.vhd:128]
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[1] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port debeat_saddr_lsb[0] in module axi_datamover_wr_demux is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[1] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port end_addr_offset[0] in module axi_datamover_strb_gen2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port realign2wdc_eop_error in module axi_datamover_wrdata_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2addr_data_rdy in module axi_datamover_addr_cntl__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rd_clk in module xpm_fifo_rst is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[37] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[36] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[35] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[34] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[33] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[32] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[31] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[30] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[29] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[28] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[27] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[26] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[25] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[24] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[23] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[22] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[21] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[20] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[19] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[18] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[17] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[16] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[15] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[14] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[13] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[12] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[11] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[10] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[9] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SFIFO_Clr_Rd_Data_Valid in module axi_datamover_sfifo_autord__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port sleep in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rsta in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port regcea in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterra in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clkb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[8] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[7] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[6] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[5] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[4] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[3] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[2] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[1] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dinb[0] in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectsbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port injectdbiterrb in module xpm_memory_base__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SFIFO_Clr_Rd_Data_Valid in module axi_datamover_sfifo_autord__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port dre2ibtt_strt_addr_offset[0] in module axi_datamover_indet_btt is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized8 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[25] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[24] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[23] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[22] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[21] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[20] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[19] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[18] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[17] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[16] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[15] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd2mstr_command[14] in module axi_datamover_ibttcc is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_reset in module axi_datamover_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port fifo_async_rd_clk in module axi_datamover_fifo__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port calc2wsc_calc_error in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port addr2wsc_fifo_empty in module axi_datamover_wr_status_cntl is either unconnected or has no load
WARNING: [Synth 8-7129] Port data2wsc_last_error in module axi_datamover_wr_status_cntl is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 13478 ; free virtual = 23727
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 13491 ; free virtual = 23731
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 13491 ; free virtual = 23731
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 13483 ; free virtual = 23723
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_axi_dma_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_axi_dma_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.824 ; gain = 0.000 ; free physical = 13411 ; free virtual = 23641
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  FDR => FDRE: 12 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2870.824 ; gain = 0.000 ; free physical = 13410 ; free virtual = 23640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13546 ; free virtual = 23773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13546 ; free virtual = 23773
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER /\GEN_INCLUDE_MM2S_SF.I_RD_SF /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_DATA_FIFO/\BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for U0/I_PRMRY_DATAMOVER/\GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER /\GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT /I_XD_FIFO/\NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO /\xpm_fifo_instance.xpm_fifo_sync_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13546 ; free virtual = 23773
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'smpl_cs_reg' in module 'axi_dma_smple_sm'
INFO: [Synth 8-802] inferred FSM for state register 'sig_pcc_sm_state_reg' in module 'axi_datamover_pcc'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base'
INFO: [Synth 8-802] inferred FSM for state register 'sig_psm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_csm_state_reg' in module 'axi_datamover_ibttcc'
INFO: [Synth 8-802] inferred FSM for state register 'sig_cmdcntl_sm_state_reg' in module 'axi_datamover_s2mm_realign'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'gen_fwft.curr_fwft_state_reg' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
            execute_xfer |                               01 |                               01
             wait_status |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'smpl_cs_reg' using encoding 'sequential' in module 'axi_dma_smple_sm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                         00000001 |                              000
            wait_for_cmd |                         00000010 |                              001
                  calc_1 |                         00000100 |                              010
                  calc_2 |                         00001000 |                              011
                  calc_3 |                         00010000 |                              100
       wait_on_xfer_push |                         00100000 |                              101
             chk_if_done |                         01000000 |                              110
              error_trap |                         10000000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_pcc_sm_state_reg' using encoding 'one-hot' in module 'axi_datamover_pcc'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ch_init |                          0000001 |                              000
           wait_for_pcmd |                          0000010 |                              001
          ch_error_trap1 |                          0000100 |                              101
          ch_error_trap2 |                          0001000 |                              110
      ch_wait_for_sf_cmd |                          0010000 |                              010
         ch_ld_child_cmd |                          0100000 |                              011
          ch_chk_if_done |                          1000000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_csm_state_reg' using encoding 'one-hot' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  p_init |                              000 |                              000
          p_wait_for_cmd |                              001 |                              001
          p_ld_first_cmd |                              010 |                              010
          p_ld_child_cmd |                              011 |                              011
            p_error_trap |                              100 |                              111
           p_ld_last_cmd |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_psm_state_reg' using encoding 'sequential' in module 'axi_datamover_ibttcc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    init |                              000 |                              000
    ld_dre_scatter_first |                              001 |                              001
           chk_pop_first |                              010 |                              010
   ld_dre_scatter_second |                              011 |                              011
              error_trap |                              100 |                              101
          chk_pop_second |                              101 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sig_cmdcntl_sm_state_reg' using encoding 'sequential' in module 'axi_datamover_s2mm_realign'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized0'
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               01 |                               10
       both_stages_valid |                               10 |                               11
            stage2_valid |                               11 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_fwft.curr_fwft_state_reg' using encoding 'sequential' in module 'xpm_fifo_base__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13480 ; free virtual = 23710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 3     
	   3 Input   14 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 6     
	   4 Input    8 Bit       Adders := 8     
	   2 Input    7 Bit       Adders := 5     
	   4 Input    7 Bit       Adders := 10    
	   3 Input    7 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 3     
	   3 Input    5 Bit       Adders := 1     
	   4 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 5     
	   3 Input    4 Bit       Adders := 3     
	   4 Input    4 Bit       Adders := 5     
	   3 Input    3 Bit       Adders := 9     
	   2 Input    3 Bit       Adders := 6     
	   2 Input    2 Bit       Adders := 4     
	   4 Input    2 Bit       Adders := 3     
+---Registers : 
	              153 Bit    Registers := 2     
	               71 Bit    Registers := 2     
	               40 Bit    Registers := 2     
	               39 Bit    Registers := 2     
	               38 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 17    
	               23 Bit    Registers := 2     
	               16 Bit    Registers := 6     
	               14 Bit    Registers := 12    
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 17    
	                7 Bit    Registers := 13    
	                6 Bit    Registers := 2     
	                5 Bit    Registers := 9     
	                4 Bit    Registers := 56    
	                3 Bit    Registers := 14    
	                2 Bit    Registers := 17    
	                1 Bit    Registers := 493   
+---RAMs : 
	               4K Bit	(128 X 39 bit)          RAMs := 1     
	               4K Bit	(128 X 38 bit)          RAMs := 1     
	              144 Bit	(16 X 9 bit)          RAMs := 1     
+---Muxes : 
	   2 Input  153 Bit        Muxes := 2     
	   2 Input   40 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   23 Bit        Muxes := 3     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input   14 Bit        Muxes := 7     
	   4 Input   14 Bit        Muxes := 2     
	   3 Input   14 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 22    
	   8 Input    8 Bit        Muxes := 1     
	   3 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 10    
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 22    
	   4 Input    4 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 19    
	   3 Input    3 Bit        Muxes := 2     
	   6 Input    3 Bit        Muxes := 2     
	   5 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 111   
	   3 Input    2 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 21    
	   2 Input    1 Bit        Muxes := 198   
	   3 Input    1 Bit        Muxes := 11    
	   8 Input    1 Bit        Muxes := 3     
	   4 Input    1 Bit        Muxes := 6     
	   7 Input    1 Bit        Muxes := 3     
	   6 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-3936] Found unconnected internal register 'INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data_reg' and it is trimmed from '153' to '75' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/69a4/hdl/axi_dma_v7_1_vh_rfs.vhd:12136]
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5784] Optimized 1 bits of RAM "gen_wr_a.gen_word_narrow.mem_reg" due to constant propagation. Old ram width 39 bits, new ram width 38 bits.
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_RST_MODULE/REG_HRD_RST_OUT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module axi_dma.
INFO: [Synth 8-3332] Sequential element (I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/FSM_onehot_sig_csm_state_reg[3]) is unused and will be removed from module axi_dma.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13292 ; free virtual = 23634
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13169 ; free virtual = 23481
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
INFO: [Synth 8-5775] Found 'rw_addr_collision' attribute set to 'no' on SDP RAM gen_wr_a.gen_word_narrow.mem_reg. Setting write mode to NO_CHANGE 
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13163 ; free virtual = 23450
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                                                                                                                                                                                                                    | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|U0/\I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst          | gen_wr_a.gen_word_narrow.mem_reg | 128 x 39(NO_CHANGE)    | W |   | 128 x 39(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | 128 x 38(NO_CHANGE)    | W |   | 128 x 38(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|Module Name                                                                                                                                                                                                                      | RTL Object                       | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+
|U0/\I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst /xpm_fifo_base_inst/\gen_sdpram.xpm_memory_base_inst  | gen_wr_a.gen_word_narrow.mem_reg | Implied   | 16 x 9               | RAM32M x 2  | 
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13153 ; free virtual = 23442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int2_inferred:in0 to constant 0
INFO: [Synth 8-3295] tying undriven pin I_AXI_DMA_REG_MODULE/strm_valid_int_cdc_to_inferred:in0 to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13162 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13162 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13145 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13145 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13143 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13143 ; free virtual = 23472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                  | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | INFERRED_GEN.data_reg[3]  | 59     | 59         | 59     | 0       | 0      | 0      | 0      | 
|dsrl__1     | INFERRED_GEN.data_reg[3]  | 29     | 29         | 29     | 0       | 0      | 0      | 0      | 
|dsrl__2     | INFERRED_GEN.data_reg[3]  | 8      | 8          | 8      | 0       | 0      | 0      | 0      | 
|dsrl__3     | INFERRED_GEN.data_reg[5]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__4     | INFERRED_GEN.data_reg[5]  | 21     | 21         | 21     | 0       | 0      | 0      | 0      | 
|dsrl__5     | INFERRED_GEN.data_reg[3]  | 25     | 25         | 25     | 0       | 0      | 0      | 0      | 
|dsrl__6     | INFERRED_GEN.data_reg[15] | 9      | 9          | 9      | 0       | 0      | 0      | 0      | 
|dsrl__7     | INFERRED_GEN.data_reg[3]  | 27     | 27         | 27     | 0       | 0      | 0      | 0      | 
+------------+---------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    42|
|2     |LUT1     |    65|
|3     |LUT2     |   158|
|4     |LUT3     |   388|
|5     |LUT4     |   257|
|6     |LUT5     |   218|
|7     |LUT6     |   336|
|8     |RAM32M   |     2|
|9     |RAMB36E1 |     2|
|10    |SRL16E   |   150|
|11    |FDR      |     8|
|12    |FDRE     |  1773|
|13    |FDSE     |    76|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13141 ; free virtual = 23471
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 235 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 2870.824 ; gain = 0.000 ; free physical = 13228 ; free virtual = 23524
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2870.824 ; gain = 111.738 ; free physical = 13228 ; free virtual = 23524
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2870.824 ; gain = 0.000 ; free physical = 13287 ; free virtual = 23597
INFO: [Netlist 29-17] Analyzing 54 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2870.824 ; gain = 0.000 ; free physical = 13229 ; free virtual = 23527
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  FDR => FDRE: 8 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances

Synth Design complete, checksum: 107edf8e
INFO: [Common 17-83] Releasing license: Synthesis
310 Infos, 160 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:31 . Memory (MB): peak = 2870.824 ; gain = 111.844 ; free physical = 13456 ; free virtual = 23757
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/system_axi_dma_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_dma_0_0, cache-ID = 5154e988087b0c5b
INFO: [Coretcl 2-1174] Renamed 129 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_dma_0_0_synth_1/system_axi_dma_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_dma_0_0_utilization_synth.rpt -pb system_axi_dma_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:04:36 2022...
[Fri Jun  3 17:04:44 2022] system_axi_dma_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:50 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 14373 ; free virtual = 24705
launch_runs system_axi_intc_0_0_synth_1
[Fri Jun  3 17:04:44 2022] Launched system_axi_intc_0_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/runme.log
wait_on_run system_axi_intc_0_0_synth_1
[Fri Jun  3 17:04:44 2022] Waiting for system_axi_intc_0_0_synth_1 to finish...
[Fri Jun  3 17:04:49 2022] Waiting for system_axi_intc_0_0_synth_1 to finish...
[Fri Jun  3 17:04:54 2022] Waiting for system_axi_intc_0_0_synth_1 to finish...
[Fri Jun  3 17:04:59 2022] Waiting for system_axi_intc_0_0_synth_1 to finish...
[Fri Jun  3 17:05:09 2022] Waiting for system_axi_intc_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_axi_intc_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_axi_intc_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_axi_intc_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_axi_intc_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1470186
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12085 ; free virtual = 22429
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_axi_intc_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_INSTANCE bound to: system_axi_intc_0_0 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 9 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_NUM_INTR_INPUTS bound to: 2 - type: integer 
	Parameter C_NUM_SW_INTR bound to: 0 - type: integer 
	Parameter C_KIND_OF_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_KIND_OF_EDGE bound to: 32'b11111111111111111111111111111111 
	Parameter C_KIND_OF_LVL bound to: 32'b11111111111111111111111111111111 
	Parameter C_ASYNC_INTR bound to: 32'b11111111111111111111111111111100 
	Parameter C_NUM_SYNC_FF bound to: 2 - type: integer 
	Parameter C_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_IVAR_RESET_VALUE bound to: 64'b0000000000000000000000000000000000000000000000000000000000010000 
	Parameter C_ENABLE_ASYNC bound to: 0 - type: integer 
	Parameter C_HAS_IPR bound to: 1 - type: integer 
	Parameter C_HAS_SIE bound to: 1 - type: integer 
	Parameter C_HAS_CIE bound to: 1 - type: integer 
	Parameter C_HAS_IVR bound to: 1 - type: integer 
	Parameter C_HAS_ILR bound to: 0 - type: integer 
	Parameter C_IRQ_IS_LEVEL bound to: 1 - type: integer 
	Parameter C_IRQ_ACTIVE bound to: 1'b1 
	Parameter C_DISABLE_SYNCHRONIZERS bound to: 0 - type: integer 
	Parameter C_MB_CLK_NOT_CONNECTED bound to: 1 - type: integer 
	Parameter C_HAS_FAST bound to: 0 - type: integer 
	Parameter C_EN_CASCADE_MODE bound to: 0 - type: integer 
	Parameter C_CASCADE_MASTER bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'axi_intc' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:3452' bound to instance 'U0' of component 'axi_intc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:185]
INFO: [Synth 8-638] synthesizing module 'axi_intc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-638] synthesizing module 'intc_core' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
WARNING: [Synth 8-6014] Unused sequential element ack_or_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:2682]
INFO: [Synth 8-256] done synthesizing module 'intc_core' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:794]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized3' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized4' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized5' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized6' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized7' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized7' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized8' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized8' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized9' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized9' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized10' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized10' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized11' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized11' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized12' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized12' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized13' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized13' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized14' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized14' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized15' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized15' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized16' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized16' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized17' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized17' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized18' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized18' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized19' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized19' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-226] default block is never used [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2550]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/66ea/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-256] done synthesizing module 'axi_intc' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/0b29/hdl/axi_intc_v4_1_vh_rfs.vhd:3553]
INFO: [Synth 8-256] done synthesizing module 'system_axi_intc_0_0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/synth/system_axi_intc_0_0.vhd:85]
WARNING: [Synth 8-7129] Port A[1] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f__parameterized17 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[2] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f__parameterized16 is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[3] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[4] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[5] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[6] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[7] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port A[8] in module pselect_f is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus_RNW in module address_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[3] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[4] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[5] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_rdce[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[1] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[6] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[8] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[9] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Bus2ip_wrce[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[31] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[30] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[29] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[28] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[27] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[26] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[25] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[24] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[23] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[22] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[21] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[20] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[19] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[13] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[12] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[11] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[10] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[9] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[8] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[7] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[6] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[5] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[4] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[3] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Wr_data[2] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_clk in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port processor_rst in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_ack[1] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Processor_ack[0] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[31] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[30] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[29] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[28] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[27] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[26] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[25] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[24] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[23] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[22] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[21] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[20] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[19] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[18] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[17] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[16] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[15] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[14] in module intc_core is either unconnected or has no load
WARNING: [Synth 8-7129] Port Interrupt_address_in[13] in module intc_core is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12097 ; free virtual = 22442
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12959 ; free virtual = 23304
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12959 ; free virtual = 23304
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12952 ; free virtual = 23297
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc]
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'U0'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12935 ; free virtual = 23277
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12936 ; free virtual = 23278
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 13016 ; free virtual = 23358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 13016 ; free virtual = 23358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 13016 ; free virtual = 23358
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'slave_attachment'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE2 |                             0001 |                               00
                  iSTATE |                             0010 |                               01
                 iSTATE0 |                             0100 |                               10
                 iSTATE1 |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'slave_attachment'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 13007 ; free virtual = 23349
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 50    
+---Muxes : 
	   7 Input   32 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   30 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 5     
	   4 Input    2 Bit        Muxes := 2     
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 23    
	   4 Input    1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12994 ; free virtual = 23337
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12886 ; free virtual = 23226
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12881 ; free virtual = 23220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12880 ; free virtual = 23220
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23218
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23219
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |    11|
|3     |LUT3 |    15|
|4     |LUT4 |    14|
|5     |LUT5 |    42|
|6     |LUT6 |    20|
|7     |FDRE |    71|
|8     |FDSE |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12879 ; free virtual = 23219
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12933 ; free virtual = 23273
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12933 ; free virtual = 23273
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 13024 ; free virtual = 23363
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12959 ; free virtual = 23298
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: ab297aff
INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 102 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2823.008 ; gain = 64.031 ; free physical = 13158 ; free virtual = 23498
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/system_axi_intc_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_axi_intc_0_0, cache-ID = ae6663a6aaf2cd9c
INFO: [Coretcl 2-1174] Renamed 5 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_axi_intc_0_0_synth_1/system_axi_intc_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_axi_intc_0_0_utilization_synth.rpt -pb system_axi_intc_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:05:10 2022...
[Fri Jun  3 17:05:14 2022] system_axi_intc_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:30 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 14174 ; free virtual = 24512
launch_runs system_xbar_0_synth_1
[Fri Jun  3 17:05:15 2022] Launched system_xbar_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/runme.log
wait_on_run system_xbar_0_synth_1
[Fri Jun  3 17:05:15 2022] Waiting for system_xbar_0_synth_1 to finish...
[Fri Jun  3 17:05:20 2022] Waiting for system_xbar_0_synth_1 to finish...
[Fri Jun  3 17:05:25 2022] Waiting for system_xbar_0_synth_1 to finish...
[Fri Jun  3 17:05:30 2022] Waiting for system_xbar_0_synth_1 to finish...
[Fri Jun  3 17:05:40 2022] Waiting for system_xbar_0_synth_1 to finish...
[Fri Jun  3 17:05:50 2022] Waiting for system_xbar_0_synth_1 to finish...

*** Running vivado
    with args -log system_xbar_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xbar_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_xbar_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_xbar_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1470441
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 11931 ; free virtual = 22271
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (4#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:106149]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.debug_r_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4192]
WARNING: [Synth 8-6014] Unused sequential element gen_single_thread.active_id_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4150]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_si_transactor__parameterized0' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3800]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_router' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized0' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_router' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4736]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized0' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized1' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized0' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux' (12#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder__parameterized2' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_ndeep_srl__parameterized1' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1135]
WARNING: [Synth 8-6014] Unused sequential element areset_d1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:750]
WARNING: [Synth 8-6014] Unused sequential element S_READY_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:789]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_srl_fifo__parameterized1' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:698]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:986]
WARNING: [Synth 8-6014] Unused sequential element s_ready_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:1038]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:889]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_wdata_mux__parameterized0' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4561]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'reg_slice_mi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
WARNING: [Synth 8-7023] instance 'reg_slice_mi' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3122]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-155] case statement is not full and has no default [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3633]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized3' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter' (18#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:423]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[0].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
WARNING: [Synth 8-6014] Unused sequential element gen_master_slots[1].gen_mi_write.gen_debug_w.debug_w_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2997]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar' (19#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2239]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (20#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (21#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_0/synth/system_xbar_0.v:59]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[1] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ABURST[0] in module axi_crossbar_v2_1_26_si_transactor is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[31] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[30] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[29] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[28] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[27] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[26] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[25] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[24] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[23] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[22] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[21] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[20] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[19] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[18] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[17] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[16] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[15] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[14] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[13] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[12] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[11] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[10] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[9] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[8] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWADDR[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[7] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[6] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[5] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[4] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLEN[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWSIZE[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWBURST[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWLOCK[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWCACHE[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWPROT[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[3] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[2] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWQOS[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWUSER[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWVALID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[1] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WID[0] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[63] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[62] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[61] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[60] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[59] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[58] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[57] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[56] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[55] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[54] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[53] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[52] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[51] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[50] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[49] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[48] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[47] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[46] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WDATA[45] in module axi_crossbar_v2_1_26_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12788 ; free virtual = 23184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12784 ; free virtual = 23184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12784 ; free virtual = 23184
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12776 ; free virtual = 23176
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_0/system_xbar_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_0/system_xbar_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2831.918 ; gain = 0.000 ; free physical = 12677 ; free virtual = 23049
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2831.918 ; gain = 0.000 ; free physical = 12678 ; free virtual = 23049
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12696 ; free virtual = 23114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12696 ; free virtual = 23114
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12695 ; free virtual = 23113
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'gen_axi.write_cs_reg' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                             1000 |                               10
                     ONE |                             0010 |                               11
                     TWO |                             0001 |                               01
                  iSTATE |                             0100 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'axi_data_fifo_v2_1_24_axic_reg_srl_fifo__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            P_WRITE_IDLE |                              001 |                               00
            P_WRITE_DATA |                              010 |                               01
            P_WRITE_RESP |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'gen_axi.write_cs_reg' using encoding 'one-hot' in module 'axi_crossbar_v2_1_26_decerr_slave'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12679 ; free virtual = 23098
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 6     
	   2 Input    3 Bit       Adders := 5     
	   2 Input    2 Bit       Adders := 3     
	   2 Input    1 Bit       Adders := 2     
+---XORs : 
	   2 Input      1 Bit         XORs := 7     
+---Registers : 
	               68 Bit    Registers := 4     
	               64 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 5     
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 39    
+---Muxes : 
	   2 Input   68 Bit        Muxes := 4     
	   2 Input   16 Bit        Muxes := 4     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    4 Bit        Muxes := 3     
	   2 Input    4 Bit        Muxes := 11    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 50    
	   4 Input    1 Bit        Muxes := 9     
	   3 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
INFO: [Synth 8-3332] Sequential element (gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/FSM_onehot_state_reg[2]) is unused and will be removed from module axi_crossbar_v2_1_26_axi_crossbar.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12664 ; free virtual = 23090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12592 ; free virtual = 22988
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12580 ; free virtual = 22977
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12582 ; free virtual = 22976
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     7|
|2     |LUT2    |   204|
|3     |LUT3    |   105|
|4     |LUT4    |    32|
|5     |LUT5    |    48|
|6     |LUT6    |    57|
|7     |SRLC32E |     3|
|8     |FDRE    |   337|
|9     |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12637 ; free virtual = 22993
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 421 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 2831.918 ; gain = 0.000 ; free physical = 12691 ; free virtual = 23046
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2831.918 ; gain = 72.832 ; free physical = 12691 ; free virtual = 23046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.918 ; gain = 0.000 ; free physical = 12781 ; free virtual = 23136
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2831.918 ; gain = 0.000 ; free physical = 12716 ; free virtual = 23072
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5a8096d1
INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2831.918 ; gain = 72.938 ; free physical = 12920 ; free virtual = 23275
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/system_xbar_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_xbar_0, cache-ID = 90f943bdf7bae3b9
INFO: [Coretcl 2-1174] Renamed 24 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_0_synth_1/system_xbar_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_xbar_0_utilization_synth.rpt -pb system_xbar_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:05:45 2022...
[Fri Jun  3 17:05:50 2022] system_xbar_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13944 ; free virtual = 24298
launch_runs system_auto_us_0_synth_1
[Fri Jun  3 17:05:50 2022] Launched system_auto_us_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/runme.log
wait_on_run system_auto_us_0_synth_1
[Fri Jun  3 17:05:50 2022] Waiting for system_auto_us_0_synth_1 to finish...
[Fri Jun  3 17:05:55 2022] Waiting for system_auto_us_0_synth_1 to finish...
[Fri Jun  3 17:06:00 2022] Waiting for system_auto_us_0_synth_1 to finish...
[Fri Jun  3 17:06:05 2022] Waiting for system_auto_us_0_synth_1 to finish...
[Fri Jun  3 17:06:15 2022] Waiting for system_auto_us_0_synth_1 to finish...
[Fri Jun  3 17:06:25 2022] Waiting for system_auto_us_0_synth_1 to finish...

*** Running vivado
    with args -log system_auto_us_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_us_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_auto_us_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_auto_us_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1470780
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11152 ; free virtual = 21546
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_top' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_axi_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_r_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_r_upsizer' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:4653]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'mi_register_slice_inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
WARNING: [Synth 8-7023] instance 'mi_register_slice_inst' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:8475]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_a_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_a_upsizer' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_axi_upsizer' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_top' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_0/synth/system_auto_us_0.v:58]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_25_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_25_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[31] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[30] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[29] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[28] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[27] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[26] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[25] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[24] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[23] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[22] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[21] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[20] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[19] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[18] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[17] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[16] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[15] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[14] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[13] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[12] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[11] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[10] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[9] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[8] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[7] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[6] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[5] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[4] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[3] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[2] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wdata[0] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[3] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[2] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wstrb[0] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wvalid in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_bready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_awready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_wready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bresp[0] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bvalid in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12169 ; free virtual = 22543
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12162 ; free virtual = 22535
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12162 ; free virtual = 22535
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12155 ; free virtual = 22528
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_0/system_auto_us_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.852 ; gain = 0.000 ; free physical = 12064 ; free virtual = 22436
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2837.852 ; gain = 0.000 ; free physical = 12064 ; free virtual = 22437
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12146 ; free virtual = 22515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12146 ; free virtual = 22515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12146 ; free virtual = 22515
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12151 ; free virtual = 22522
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               73 Bit    Registers := 2     
	               68 Bit    Registers := 2     
	               64 Bit    Registers := 1     
	               62 Bit    Registers := 3     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 26    
+---Muxes : 
	   2 Input   73 Bit        Muxes := 2     
	   2 Input   68 Bit        Muxes := 2     
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 6     
	   2 Input    8 Bit        Muxes := 3     
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 5     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/m_payload_i_reg' and it is trimmed from '68' to '67' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[31] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[30] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[29] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[28] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[27] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[26] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[25] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[24] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[23] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[22] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[21] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[20] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[19] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[18] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[17] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[16] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[15] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[14] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[13] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[12] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[11] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[10] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[9] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[8] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[7] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[6] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[5] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[4] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[3] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[2] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[1] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awaddr[0] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12138 ; free virtual = 22513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12017 ; free virtual = 22392
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12010 ; free virtual = 22385
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |    13|
|3     |LUT3    |    90|
|4     |LUT4    |    15|
|5     |LUT5    |    35|
|6     |LUT6    |   112|
|7     |SRLC32E |    28|
|8     |FDRE    |   320|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12008 ; free virtual = 22383
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 108 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2837.852 ; gain = 0.000 ; free physical = 12061 ; free virtual = 22436
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2837.852 ; gain = 78.770 ; free physical = 12061 ; free virtual = 22436
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.852 ; gain = 0.000 ; free physical = 12151 ; free virtual = 22526
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2837.852 ; gain = 0.000 ; free physical = 12087 ; free virtual = 22462
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c64d3b9a
INFO: [Common 17-83] Releasing license: Synthesis
55 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2837.852 ; gain = 78.875 ; free physical = 12290 ; free virtual = 22665
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/system_auto_us_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_auto_us_0, cache-ID = 32bd82743dd3f5a5
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_0_synth_1/system_auto_us_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_auto_us_0_utilization_synth.rpt -pb system_auto_us_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:06:19 2022...
[Fri Jun  3 17:06:25 2022] system_auto_us_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13293 ; free virtual = 23663
launch_runs system_auto_us_1_synth_1
[Fri Jun  3 17:06:25 2022] Launched system_auto_us_1_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/runme.log
wait_on_run system_auto_us_1_synth_1
[Fri Jun  3 17:06:25 2022] Waiting for system_auto_us_1_synth_1 to finish...
[Fri Jun  3 17:06:30 2022] Waiting for system_auto_us_1_synth_1 to finish...
[Fri Jun  3 17:06:35 2022] Waiting for system_auto_us_1_synth_1 to finish...
[Fri Jun  3 17:06:40 2022] Waiting for system_auto_us_1_synth_1 to finish...
[Fri Jun  3 17:06:50 2022] Waiting for system_auto_us_1_synth_1 to finish...
[Fri Jun  3 17:07:00 2022] Waiting for system_auto_us_1_synth_1 to finish...

*** Running vivado
    with args -log system_auto_us_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_us_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_auto_us_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_auto_us_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1471026
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 11171 ; free virtual = 21520
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_top' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_axi_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_w_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_w_upsizer' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:5563]
INFO: [Synth 8-6157] synthesizing module 'axi_dwidth_converter_v2_1_25_a_upsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_command_fifo' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:655]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_a_upsizer' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:3603]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'si_register_slice_inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-7023] instance 'si_register_slice_inst' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7379]
WARNING: [Synth 8-3848] Net m_axi_rready in module/entity axi_dwidth_converter_v2_1_25_axi_upsizer does not have driver. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7176]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_axi_upsizer' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:7038]
INFO: [Synth 8-6155] done synthesizing module 'axi_dwidth_converter_v2_1_25_top' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/38b4/hdl/axi_dwidth_converter_v2_1_vlsyn_rfs.v:14462]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_1' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_1/synth/system_auto_us_1.v:58]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port cmd_id_ready in module axi_dwidth_converter_v2_1_25_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AID[0] in module axi_dwidth_converter_v2_1_25_a_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_rready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aresetn in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_aclk in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_arready in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[63] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[62] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[61] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[60] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[59] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[58] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[57] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[56] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[55] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[54] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[53] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[52] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[51] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[50] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[49] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[48] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[47] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[46] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[45] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[44] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[43] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[42] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[41] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[40] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[39] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[38] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[37] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[36] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[35] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[34] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[33] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[32] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[31] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[30] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[29] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[28] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[27] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[26] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[25] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[24] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[23] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[22] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[21] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[20] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[19] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[18] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[17] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[16] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[15] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[14] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[13] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[12] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[11] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[10] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[9] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[8] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[7] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[6] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[5] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[4] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[3] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[2] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rdata[0] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[1] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rresp[0] in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rvalid in module axi_dwidth_converter_v2_1_25_axi_upsizer is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12160 ; free virtual = 22507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12149 ; free virtual = 22498
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12149 ; free virtual = 22498
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12142 ; free virtual = 22491
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_1/system_auto_us_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12048 ; free virtual = 22398
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12049 ; free virtual = 22398
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12132 ; free virtual = 22480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12132 ; free virtual = 22480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12132 ; free virtual = 22480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12123 ; free virtual = 22472
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 2     
	   2 Input    6 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	               62 Bit    Registers := 1     
	               37 Bit    Registers := 2     
	               36 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	                8 Bit    Registers := 17    
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 33    
+---Muxes : 
	   2 Input   37 Bit        Muxes := 2     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 3     
	   2 Input    8 Bit        Muxes := 19    
	   8 Input    8 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 6     
	   8 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 48    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port m_axi_rready in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[31] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[30] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[29] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[28] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[27] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[26] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[25] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[24] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[23] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[22] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[21] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_araddr[20] in module axi_dwidth_converter_v2_1_25_top is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12099 ; free virtual = 22454
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12006 ; free virtual = 22359
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12004 ; free virtual = 22357
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12077 ; free virtual = 22430
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name                      | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
|dsrl__1     | USE_RTL_FIFO.data_srl_reg[31] | 30     | 30         | 0      | 30      | 0      | 0      | 0      | 
+------------+-------------------------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |LUT1    |     2|
|2     |LUT2    |    18|
|3     |LUT3    |    14|
|4     |LUT4    |    14|
|5     |LUT5    |    39|
|6     |LUT6    |   159|
|7     |SRLC32E |    28|
|8     |FDRE    |   263|
|9     |FDSE    |     2|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12076 ; free virtual = 22429
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 135 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12130 ; free virtual = 22483
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12130 ; free virtual = 22483
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12219 ; free virtual = 22571
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12155 ; free virtual = 22508
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5e946378
INFO: [Common 17-83] Releasing license: Synthesis
44 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2828.949 ; gain = 69.969 ; free physical = 12356 ; free virtual = 22709
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/system_auto_us_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_auto_us_1, cache-ID = e0822b21240adfaa
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_us_1_synth_1/system_auto_us_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_auto_us_1_utilization_synth.rpt -pb system_auto_us_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:06:54 2022...
[Fri Jun  3 17:07:00 2022] system_auto_us_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13361 ; free virtual = 23709
launch_runs system_auto_pc_0_synth_1
[Fri Jun  3 17:07:00 2022] Launched system_auto_pc_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/runme.log
wait_on_run system_auto_pc_0_synth_1
[Fri Jun  3 17:07:00 2022] Waiting for system_auto_pc_0_synth_1 to finish...
[Fri Jun  3 17:07:05 2022] Waiting for system_auto_pc_0_synth_1 to finish...
[Fri Jun  3 17:07:10 2022] Waiting for system_auto_pc_0_synth_1 to finish...
[Fri Jun  3 17:07:15 2022] Waiting for system_auto_pc_0_synth_1 to finish...
[Fri Jun  3 17:07:25 2022] Waiting for system_auto_pc_0_synth_1 to finish...
[Fri Jun  3 17:07:35 2022] Waiting for system_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log system_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_auto_pc_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_auto_pc_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1471330
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11197 ; free virtual = 21551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi3_conv' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b_downsizer' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b_downsizer' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2276]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_a_axi3_conv' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_fifo_gen' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_async_rst' [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_async_rst' (2#1) [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1175]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_fifo_gen' (20#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_fifo' (21#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_a_axi3_conv' (22#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_w_axi3_conv' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_w_axi3_conv' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2004]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_a_axi3_conv__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_axic_fifo__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
INFO: [Synth 8-6157] synthesizing module 'axi_data_fifo_v2_1_24_fifo_gen__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_fifo_gen__parameterized0' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:168]
INFO: [Synth 8-6155] done synthesizing module 'axi_data_fifo_v2_1_24_axic_fifo__parameterized0' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/fa53/hdl/axi_data_fifo_v2_1_vl_rfs.v:64]
WARNING: [Synth 8-6014] Unused sequential element NO_B_CHANNEL.cmd_b_depth_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:853]
WARNING: [Synth 8-6014] Unused sequential element S_AXI_AUSER_Q_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:281]
WARNING: [Synth 8-6014] Unused sequential element cmd_b_push_block_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:637]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_a_axi3_conv__parameterized0' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_r_axi3_conv' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_r_axi3_conv' (24#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:1789]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi3_conv' (25#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:954]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' (26#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (27#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_0/synth/system_auto_pc_0.v:58]
WARNING: [Synth 8-7129] Port ACLK in module axi_protocol_converter_v2_1_25_r_axi3_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_protocol_converter_v2_1_25_r_axi3_conv is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_ACK_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port VALID_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port OVERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port UNDERFLOW_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[5] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[4] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[3] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[2] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[1] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_DATA_COUNT_I[0] in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module output_blk__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST_FULL_FF in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_WR_RST in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS2[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[4] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[3] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[2] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[1] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS3[0] in module wr_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module wr_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_EN_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_INTO_LOGIC in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_RST_BUSY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_EMPTY in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_ASSERT[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[4] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[3] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[2] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[1] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_FULL_THRESH_NEGATE[0] in module wr_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port RAM_ALMOST_EMPTY in module rd_fwft is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SAFETY_CKT_RD_RST in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[4] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[3] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[2] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[1] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_PNTR_PLUS2[0] in module rd_status_flags_ss is either unconnected or has no load
WARNING: [Synth 8-7129] Port SRST in module rd_bin_cntr is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_EN_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_INTO_LOGIC in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RD_RST_BUSY in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port RST_FULL_FF in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port ALMOST_FULL_FB in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port FULL in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port WR_PNTR_PLUS1_RD[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[3] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[2] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[1] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_ASSERT[0] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[4] in module rd_logic is either unconnected or has no load
WARNING: [Synth 8-7129] Port PROG_EMPTY_THRESH_NEGATE[3] in module rd_logic is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12173 ; free virtual = 22528
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12170 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12170 ; free virtual = 22525
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12162 ; free virtual = 22517
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/dont_touch.xdc]
INFO: [Project 1-1714] 3 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.883 ; gain = 0.000 ; free physical = 12067 ; free virtual = 22422
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2834.883 ; gain = 0.000 ; free physical = 12067 ; free virtual = 22422
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12172 ; free virtual = 22527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12172 ; free virtual = 22527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/dont_touch.xdc, line 9).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_BURSTS.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_axi4_axi3.axi3_conv_inst /\USE_WRITE.write_addr_inst /\USE_B_CHANNEL.cmd_b_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for inst/\gen_axi4_axi3.axi3_conv_inst /\USE_READ.USE_SPLIT_R.read_addr_inst /\USE_R_CHANNEL.cmd_queue /inst/fifo_gen_inst/inst_fifo_gen/\gconvfifo.rf /\grf.rf /rstblk/\ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst . (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12172 ; free virtual = 22527
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft'
INFO: [Synth 8-6159] Found Keep on FSM register 'gpregsm1.curr_fwft_state_reg' in module 'rd_fwft', re-encoding will not be performed
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 invalid |                               00 |                               00
            stage1_valid |                               10 |                               10
       both_stages_valid |                               11 |                               11
            stage2_valid |                               01 |                               01
---------------------------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12196 ; free virtual = 22553
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    6 Bit       Adders := 3     
	   2 Input    5 Bit       Adders := 8     
	   2 Input    4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 60    
+---Registers : 
	               32 Bit    Registers := 6     
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 2     
	                8 Bit    Registers := 3     
	                6 Bit    Registers := 3     
	                5 Bit    Registers := 16    
	                4 Bit    Registers := 12    
	                3 Bit    Registers := 4     
	                2 Bit    Registers := 10    
	                1 Bit    Registers := 59    
+---Muxes : 
	   8 Input   32 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 2     
	   3 Input   16 Bit        Muxes := 2     
	   2 Input   16 Bit        Muxes := 2     
	   8 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 39    
	   4 Input    2 Bit        Muxes := 3     
	   5 Input    2 Bit        Muxes := 3     
	   3 Input    2 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12181 ; free virtual = 22542
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12061 ; free virtual = 22422
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12057 ; free virtual = 22414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|Module Name                                                                                                        | RTL Object                                                                    | Inference      | Size (Depth x Width) | Primitives    | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst               | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst          | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 5               | RAM32M x 1    | 
|inst/\gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst  | inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg | User Attribute | 32 x 1               | RAM32X1D x 1  | 
+-------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+----------------+----------------------+---------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    16|
|2     |LUT1     |    51|
|3     |LUT2     |    44|
|4     |LUT3     |    50|
|5     |LUT4     |    66|
|6     |LUT5     |   162|
|7     |LUT6     |    86|
|8     |RAM32M   |     2|
|9     |RAM32X1D |     1|
|10    |FDCE     |    69|
|11    |FDPE     |    33|
|12    |FDRE     |   323|
|13    |FDSE     |     5|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12056 ; free virtual = 22413
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1617 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2834.883 ; gain = 0.000 ; free physical = 12108 ; free virtual = 22466
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2834.883 ; gain = 75.801 ; free physical = 12108 ; free virtual = 22466
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2834.883 ; gain = 0.000 ; free physical = 12200 ; free virtual = 22557
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2834.883 ; gain = 0.000 ; free physical = 12136 ; free virtual = 22493
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 2 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

Synth Design complete, checksum: d5eeed72
INFO: [Common 17-83] Releasing license: Synthesis
47 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:20 . Memory (MB): peak = 2834.883 ; gain = 75.906 ; free physical = 12338 ; free virtual = 22695
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/system_auto_pc_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_auto_pc_0, cache-ID = ed114084ac543980
INFO: [Coretcl 2-1174] Renamed 57 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_0_synth_1/system_auto_pc_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_auto_pc_0_utilization_synth.rpt -pb system_auto_pc_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:07:30 2022...
[Fri Jun  3 17:07:35 2022] system_auto_pc_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13361 ; free virtual = 23715
launch_runs system_fir_0_0_synth_1
[Fri Jun  3 17:07:35 2022] Launched system_fir_0_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/runme.log
wait_on_run system_fir_0_0_synth_1
[Fri Jun  3 17:07:36 2022] Waiting for system_fir_0_0_synth_1 to finish...
[Fri Jun  3 17:07:41 2022] Waiting for system_fir_0_0_synth_1 to finish...
[Fri Jun  3 17:07:46 2022] Waiting for system_fir_0_0_synth_1 to finish...
[Fri Jun  3 17:07:51 2022] Waiting for system_fir_0_0_synth_1 to finish...
[Fri Jun  3 17:08:01 2022] Waiting for system_fir_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_fir_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_fir_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_fir_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_fir_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1471589
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11279 ; free virtual = 21624
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_fir_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_fir_0_0/synth/system_fir_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'fir' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir.v:12]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_32s_10ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_10ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_32s_10ns_32_2_1' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_10ns_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_32s_8s_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_8s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_32s_8s_32_2_1' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_8s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_mul_32s_7ns_32_2_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_7ns_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fir_mul_32s_7ns_32_2_1' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_mul_32s_7ns_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both__parameterized0' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'fir_regslice_both__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir_regslice_both__parameterized1' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'fir' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/204b/hdl/verilog/fir.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_0_0' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_fir_0_0/synth/system_fir_0_0.v:58]
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_7ns_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_8s_32_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module fir_mul_32s_10ns_32_2_1 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11329 ; free virtual = 21674
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12196 ; free virtual = 22541
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12196 ; free virtual = 22541
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12187 ; free virtual = 22532
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_fir_0_0/constraints/fir_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12162 ; free virtual = 22507
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12161 ; free virtual = 22506
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12237 ; free virtual = 22582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12237 ; free virtual = 22582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12237 ; free virtual = 22582
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12228 ; free virtual = 22574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   32 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 3     
+---Registers : 
	               32 Bit    Registers := 26    
	                4 Bit    Registers := 8     
	                2 Bit    Registers := 8     
	                1 Bit    Registers := 28    
+---Multipliers : 
	              11x32  Multipliers := 2     
	               8x32  Multipliers := 2     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 4     
	   2 Input    2 Bit        Muxes := 8     
	   4 Input    2 Bit        Muxes := 8     
	   2 Input    1 Bit        Muxes := 10    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12212 ; free virtual = 22562
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12164 ; free virtual = 22513
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12162 ; free virtual = 22511
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12159 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12159 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12159 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12159 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12159 ; free virtual = 22509
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12160 ; free virtual = 22510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12160 ; free virtual = 22510
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fir         | tmp_last_V_reg_347_pp0_iter2_reg_reg[0] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+-----------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |   112|
|2     |LUT1   |    30|
|3     |LUT2   |   265|
|4     |LUT3   |   177|
|5     |LUT4   |   116|
|6     |LUT5   |    36|
|7     |LUT6   |    39|
|8     |SRL16E |     1|
|9     |FDRE   |   851|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12160 ; free virtual = 22510
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12216 ; free virtual = 22565
Synthesis Optimization Complete : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12216 ; free virtual = 22565
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12304 ; free virtual = 22654
INFO: [Netlist 29-17] Analyzing 112 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12240 ; free virtual = 22590
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: febbc354
INFO: [Common 17-83] Releasing license: Synthesis
33 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2823.008 ; gain = 64.031 ; free physical = 12442 ; free virtual = 22792
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/system_fir_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_fir_0_0, cache-ID = df9839af01d4ed18
INFO: [Coretcl 2-1174] Renamed 9 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_fir_0_0_synth_1/system_fir_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_fir_0_0_utilization_synth.rpt -pb system_fir_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:08:01 2022...
[Fri Jun  3 17:08:06 2022] system_fir_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:30 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13549 ; free virtual = 23896
launch_runs system_processing_system7_0_0_synth_1
[Fri Jun  3 17:08:06 2022] Launched system_processing_system7_0_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/runme.log
wait_on_run system_processing_system7_0_0_synth_1
[Fri Jun  3 17:08:06 2022] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Fri Jun  3 17:08:11 2022] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Fri Jun  3 17:08:16 2022] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Fri Jun  3 17:08:21 2022] Waiting for system_processing_system7_0_0_synth_1 to finish...
[Fri Jun  3 17:08:31 2022] Waiting for system_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log system_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_processing_system7_0_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_processing_system7_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_processing_system7_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1471833
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2758.086 ; gain = 0.000 ; free physical = 11439 ; free virtual = 21787
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'processing_system7_v5_5_processing_system7' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:1083]
INFO: [Synth 8-6157] synthesizing module 'BIBUF' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6155] done synthesizing module 'BIBUF' (2#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:730]
INFO: [Synth 8-6157] synthesizing module 'PS7' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89905]
INFO: [Synth 8-6155] done synthesizing module 'PS7' (3#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:89905]
INFO: [Synth 8-6155] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:161]
WARNING: [Synth 8-7071] port 'M_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'M_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_GP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_ACP_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP1_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP2_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'S_AXI_HP3_ARESETN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA0_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA1_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA2_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7071] port 'DMA3_RSTN' of module 'processing_system7_v5_5_processing_system7' is unconnected for instance 'inst' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
WARNING: [Synth 8-7023] instance 'inst' of module 'processing_system7_v5_5_processing_system7' has 685 connections declared, but only 672 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:465]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:60]
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_GP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ACP_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP0_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP1_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP2_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_ARSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_HP3_AWSIZE[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG3_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG2_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG1_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FCLK_CLKTRIG0_N in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[31] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[30] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[29] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[28] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[27] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[26] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[25] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[24] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[23] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[22] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[21] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[20] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[19] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[18] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[17] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[16] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[15] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[14] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[13] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[12] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[11] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[10] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[9] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[8] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_DATA[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_VALID in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port FTMD_TRACEIN_ATID[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2758.086 ; gain = 0.000 ; free physical = 11488 ; free virtual = 21838
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2758.086 ; gain = 0.000 ; free physical = 12372 ; free virtual = 22722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2758.086 ; gain = 0.000 ; free physical = 12372 ; free virtual = 22721
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2758.086 ; gain = 0.000 ; free physical = 12387 ; free virtual = 22737
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_processing_system7_0_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_processing_system7_0_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2822.012 ; gain = 0.000 ; free physical = 12394 ; free virtual = 22729
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2822.012 ; gain = 0.000 ; free physical = 12394 ; free virtual = 22729
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12470 ; free virtual = 22805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12470 ; free virtual = 22805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12470 ; free virtual = 22805
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12471 ; free virtual = 22806
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port ENET0_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[2] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[1] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET0_GMII_RXD[0] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_COL in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_CRS in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_DV in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RX_ER in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[7] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[6] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[5] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[4] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ENET1_GMII_RXD[3] in module processing_system7_v5_5_processing_system7 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12462 ; free virtual = 22800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12184 ; free virtual = 22521
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2822.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22508
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2836.020 ; gain = 77.934 ; free physical = 12170 ; free virtual = 22507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |    24|
|4     |PS7   |     1|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.988 ; gain = 80.902 ; free physical = 12187 ; free virtual = 22525
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 80 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2838.988 ; gain = 16.977 ; free physical = 12244 ; free virtual = 22581
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2838.996 ; gain = 80.902 ; free physical = 12244 ; free virtual = 22581
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2838.996 ; gain = 0.000 ; free physical = 12333 ; free virtual = 22670
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2854.832 ; gain = 0.000 ; free physical = 12266 ; free virtual = 22603
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: c0b23605
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 2854.832 ; gain = 96.852 ; free physical = 12606 ; free virtual = 22943
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/system_processing_system7_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_processing_system7_0_0, cache-ID = c9403ea687264f63
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_processing_system7_0_0_synth_1/system_processing_system7_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_processing_system7_0_0_utilization_synth.rpt -pb system_processing_system7_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:08:32 2022...
[Fri Jun  3 17:08:36 2022] system_processing_system7_0_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13629 ; free virtual = 23963
launch_runs system_xbar_1_synth_1
[Fri Jun  3 17:08:36 2022] Launched system_xbar_1_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/runme.log
wait_on_run system_xbar_1_synth_1
[Fri Jun  3 17:08:36 2022] Waiting for system_xbar_1_synth_1 to finish...
[Fri Jun  3 17:08:41 2022] Waiting for system_xbar_1_synth_1 to finish...
[Fri Jun  3 17:08:46 2022] Waiting for system_xbar_1_synth_1 to finish...
[Fri Jun  3 17:08:51 2022] Waiting for system_xbar_1_synth_1 to finish...
[Fri Jun  3 17:09:01 2022] Waiting for system_xbar_1_synth_1 to finish...
[Fri Jun  3 17:09:11 2022] Waiting for system_xbar_1_synth_1 to finish...

*** Running vivado
    with args -log system_xbar_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_xbar_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_xbar_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_xbar_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1472067
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 11503 ; free virtual = 21845
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_carry_and' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_carry_and' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:62]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_comparator_static__parameterized0' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2133]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_decoder' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:794]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_decerr_slave' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:3501]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_addr_arbiter_sasd' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:65]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_splitter__parameterized0' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4461]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized1' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
INFO: [Synth 8-6155] done synthesizing module 'generic_baseblocks_v2_1_0_mux_enc__parameterized2' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/b752/hdl/generic_baseblocks_v2_1_vl_rfs.v:2452]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_aw_trans_seq_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2056]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_ar_trans_seq_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2067]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_w_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2078]
WARNING: [Synth 8-6014] Unused sequential element gen_debug_trans_seq.debug_r_beat_cnt_i_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:2091]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_crossbar_sasd' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:1240]
INFO: [Synth 8-6155] done synthesizing module 'axi_crossbar_v2_1_26_axi_crossbar' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ac57/hdl/axi_crossbar_v2_1_vl_rfs.v:4884]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_1/synth/system_xbar_1.v:59]
WARNING: [Synth 8-7129] Port S[0] in module generic_baseblocks_v2_1_0_mux_enc__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_WLAST in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[7] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[6] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[5] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[4] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[3] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[2] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[1] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARLEN[0] in module axi_crossbar_v2_1_26_decerr_slave is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[1] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port ADDR[0] in module axi_crossbar_v2_1_26_addr_decoder is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_AWID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_AXI_ARID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_BID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[1] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_AXI_RID[0] in module axi_crossbar_v2_1_26_crossbar_sasd is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12490 ; free virtual = 22830
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12484 ; free virtual = 22823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12484 ; free virtual = 22823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12477 ; free virtual = 22816
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_1/system_xbar_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_1/system_xbar_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12384 ; free virtual = 22724
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12384 ; free virtual = 22724
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12460 ; free virtual = 22800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12460 ; free virtual = 22800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12460 ; free virtual = 22800
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12451 ; free virtual = 22791
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               64 Bit    Registers := 1     
	               36 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input   64 Bit        Muxes := 1     
	   2 Input   36 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 30    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg' and it is trimmed from '36' to '35' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_crossbar_v2_1_26_axi_crossbar is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12436 ; free virtual = 22781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12313 ; free virtual = 22658
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12307 ; free virtual = 22652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12305 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     7|
|3     |LUT3 |     3|
|4     |LUT4 |    66|
|5     |LUT5 |    23|
|6     |LUT6 |    47|
|7     |FDRE |   130|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12294 ; free virtual = 22644
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 62 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12349 ; free virtual = 22699
Synthesis Optimization Complete : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2828.949 ; gain = 69.863 ; free physical = 12349 ; free virtual = 22699
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12437 ; free virtual = 22787
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2828.949 ; gain = 0.000 ; free physical = 12357 ; free virtual = 22713
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d0311937
INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 2828.949 ; gain = 69.969 ; free physical = 12558 ; free virtual = 22914
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/system_xbar_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_xbar_1, cache-ID = b8f7c3871019e3a2
INFO: [Coretcl 2-1174] Renamed 7 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_xbar_1_synth_1/system_xbar_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_xbar_1_utilization_synth.rpt -pb system_xbar_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:09:04 2022...
[Fri Jun  3 17:09:11 2022] system_xbar_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13643 ; free virtual = 23993
launch_runs system_auto_pc_1_synth_1
[Fri Jun  3 17:09:11 2022] Launched system_auto_pc_1_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/runme.log
wait_on_run system_auto_pc_1_synth_1
[Fri Jun  3 17:09:12 2022] Waiting for system_auto_pc_1_synth_1 to finish...
[Fri Jun  3 17:09:17 2022] Waiting for system_auto_pc_1_synth_1 to finish...
[Fri Jun  3 17:09:22 2022] Waiting for system_auto_pc_1_synth_1 to finish...
[Fri Jun  3 17:09:27 2022] Waiting for system_auto_pc_1_synth_1 to finish...
[Fri Jun  3 17:09:37 2022] Waiting for system_auto_pc_1_synth_1 to finish...
[Fri Jun  3 17:09:47 2022] Waiting for system_auto_pc_1_synth_1 to finish...

*** Running vivado
    with args -log system_auto_pc_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_auto_pc_1.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_auto_pc_1.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_auto_pc_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1472366
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 11454 ; free virtual = 21838
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_incr_cmd' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3092]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wrap_cmd' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2902]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_cmd_translator' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3464]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-226] default block is never used [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3277]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3224]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_aw_channel' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3971]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized0' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_b_channel' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3606]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-226] default block is never used [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3395]
WARNING: [Synth 8-6014] Unused sequential element state_r1_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3383]
WARNING: [Synth 8-6014] Unused sequential element s_arlen_r_reg was removed.  [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3384]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3334]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_ar_channel' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4082]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized1' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6157] synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_simple_fifo__parameterized2' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s_r_channel' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3811]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (12#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized0' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized1' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized2' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'SI_REG' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
WARNING: [Synth 8-7023] instance 'SI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4392]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-6157] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6155] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized3' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized4' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized5' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6157] synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axic_register_slice__parameterized6' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1498]
INFO: [Synth 8-6155] done synthesizing module 'axi_register_slice_v2_1_25_axi_register_slice__parameterized0' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:3726]
WARNING: [Synth 8-7071] port 'aclk2x' of module 'axi_register_slice_v2_1_25_axi_register_slice' is unconnected for instance 'MI_REG' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
WARNING: [Synth 8-7023] instance 'MI_REG' of module 'axi_register_slice_v2_1_25_axi_register_slice' has 93 connections declared, but only 92 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4647]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_b2s' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4226]
INFO: [Synth 8-6155] done synthesizing module 'axi_protocol_converter_v2_1_25_axi_protocol_converter' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8fe4/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4808]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/synth/system_auto_pc_1.v:58]
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_bid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rid[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_rlast in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wlast in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arid[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[7] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[6] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[5] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[4] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlen[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arsize[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arburst[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arlock[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arcache[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[3] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[2] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[1] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arqos[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ACLK in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ARESET in module axi_register_slice_v2_1_25_axic_register_slice__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_buser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port m_axi_ruser[0] in module axi_infrastructure_v1_1_0_vector2axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_awuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_wuser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[3] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[2] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[1] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_arregion[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_axi_aruser[0] in module axi_infrastructure_v1_1_0_axi2vector is either unconnected or has no load
WARNING: [Synth 8-7129] Port aclk2x in module axi_register_slice_v2_1_25_axi_register_slice is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[7] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[6] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[5] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[4] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[3] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[2] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[1] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_arlen[0] in module axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[7] in module axi_protocol_converter_v2_1_25_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[6] in module axi_protocol_converter_v2_1_25_b2s_wrap_cmd is either unconnected or has no load
WARNING: [Synth 8-7129] Port axlen[5] in module axi_protocol_converter_v2_1_25_b2s_wrap_cmd is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12442 ; free virtual = 22824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12441 ; free virtual = 22823
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12441 ; free virtual = 22823
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2759.086 ; gain = 0.000 ; free physical = 12434 ; free virtual = 22816
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.012 ; gain = 0.000 ; free physical = 12327 ; free virtual = 22715
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2823.012 ; gain = 0.000 ; free physical = 12326 ; free virtual = 22714
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12338 ; free virtual = 22765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12338 ; free virtual = 22765
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12338 ; free virtual = 22765
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
            SM_DONE_WAIT |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_wr_cmd_fsm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 SM_IDLE |                               01 |                               00
               SM_CMD_EN |                               11 |                               01
         SM_CMD_ACCEPTED |                               10 |                               10
                 SM_DONE |                               00 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'axi_protocol_converter_v2_1_25_b2s_rd_cmd_fsm'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12311 ; free virtual = 22759
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   12 Bit       Adders := 8     
	   2 Input    9 Bit       Adders := 2     
	   2 Input    8 Bit       Adders := 1     
	   2 Input    5 Bit       Adders := 4     
	   2 Input    4 Bit       Adders := 4     
	   2 Input    2 Bit       Adders := 2     
+---Registers : 
	               66 Bit    Registers := 4     
	               47 Bit    Registers := 2     
	               14 Bit    Registers := 2     
	               12 Bit    Registers := 9     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input   66 Bit        Muxes := 4     
	   2 Input   47 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 8     
	   2 Input   14 Bit        Muxes := 2     
	   2 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 4     
	   2 Input    5 Bit        Muxes := 4     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 4     
	   2 Input    1 Bit        Muxes := 29    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
INFO: [Synth 8-3936] Found unconnected internal register 'gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg' and it is trimmed from '66' to '62' bits. [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/e1e6/hdl/axi_register_slice_v2_1_vl_rfs.v:1731]
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12251 ; free virtual = 22722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12178 ; free virtual = 22635
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12165 ; free virtual = 22619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12165 ; free virtual = 22619
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__1     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__2     | memory_reg[31] | 34     | 34         | 0      | 34      | 0      | 0      | 0      | 
|dsrl__3     | memory_reg[31] | 13     | 13         | 0      | 13      | 0      | 0      | 0      | 
|dsrl__4     | memory_reg[3]  | 20     | 20         | 20     | 0       | 0      | 0      | 0      | 
|dsrl__5     | memory_reg[3]  | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     5|
|3     |LUT2    |    19|
|4     |LUT3    |   236|
|5     |LUT4    |    43|
|6     |LUT5    |    53|
|7     |LUT6    |   130|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   546|
|11    |FDSE    |    16|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12171 ; free virtual = 22625
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 72 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 2823.012 ; gain = 0.000 ; free physical = 12225 ; free virtual = 22679
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2823.012 ; gain = 63.926 ; free physical = 12225 ; free virtual = 22679
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2823.012 ; gain = 0.000 ; free physical = 12313 ; free virtual = 22767
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.012 ; gain = 0.000 ; free physical = 12251 ; free virtual = 22705
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: a8fe60a5
INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 2823.012 ; gain = 64.031 ; free physical = 12468 ; free virtual = 22922
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/system_auto_pc_1.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_auto_pc_1, cache-ID = dfd49092f5e12ab3
INFO: [Coretcl 2-1174] Renamed 23 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_auto_pc_1_synth_1/system_auto_pc_1.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_auto_pc_1_utilization_synth.rpt -pb system_auto_pc_1_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:09:42 2022...
[Fri Jun  3 17:09:47 2022] system_auto_pc_1_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:35 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13524 ; free virtual = 23944
launch_runs system_rst_ps7_0_100M_0_synth_1
[Fri Jun  3 17:09:47 2022] Launched system_rst_ps7_0_100M_0_synth_1...
Run output will be captured here: /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/runme.log
wait_on_run system_rst_ps7_0_100M_0_synth_1
[Fri Jun  3 17:09:47 2022] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Fri Jun  3 17:09:52 2022] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Fri Jun  3 17:09:57 2022] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Fri Jun  3 17:10:02 2022] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...
[Fri Jun  3 17:10:12 2022] Waiting for system_rst_ps7_0_100M_0_synth_1 to finish...

*** Running vivado
    with args -log system_rst_ps7_0_100M_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_rst_ps7_0_100M_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source system_rst_ps7_0_100M_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vitis_HLS/IP'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top system_rst_ps7_0_100M_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1472678
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11390 ; free virtual = 21837
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_rst_ps7_0_100M_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
	Parameter C_FAMILY bound to: zynq - type: string 
	Parameter C_EXT_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_AUX_RST_WIDTH bound to: 4 - type: integer 
	Parameter C_EXT_RESET_HIGH bound to: 1'b0 
	Parameter C_AUX_RESET_HIGH bound to: 1'b0 
	Parameter C_NUM_BUS_RST bound to: 1 - type: integer 
	Parameter C_NUM_PERP_RST bound to: 1 - type: integer 
	Parameter C_NUM_INTERCONNECT_ARESETN bound to: 1 - type: integer 
	Parameter C_NUM_PERP_ARESETN bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'proc_sys_reset' declared at '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1264' bound to instance 'U0' of component 'proc_sys_reset' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:129]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_inst' to cell 'FDRE' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1392]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR' to cell 'FDRE' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1408]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_BSR_N' to cell 'FDRE' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1434]
	Parameter INIT bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'FDRE_PER' to cell 'FDRE' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1457]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'FDRE_PER_N' to cell 'FDRE' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1481]
INFO: [Synth 8-638] synthesizing module 'lpf' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-3491] module 'SRL16' declared at '/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983' bound to instance 'POR_SRL_I' of component 'SRL16' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:868]
INFO: [Synth 8-6157] synthesizing module 'SRL16' [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-6155] done synthesizing module 'SRL16' (1#1) [/tools/Xilinx/Vivado/2021.2/scripts/rt/data/unisim_comp.v:105983]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:514]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:545]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d3' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:554]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:564]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:574]
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6' to cell 'FDR' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:584]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/8842/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'system_rst_ps7_0_100M_0' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/synth/system_rst_ps7_0_100M_0.vhd:74]
WARNING: [Synth 8-7129] Port prmry_aclk in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_resetn in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[1] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port prmry_vect_in[0] in module cdc_sync is either unconnected or has no load
WARNING: [Synth 8-7129] Port scndry_resetn in module cdc_sync is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 11440 ; free virtual = 21888
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12333 ; free virtual = 22781
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12332 ; free virtual = 22780
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2759.082 ; gain = 0.000 ; free physical = 12300 ; free virtual = 22748
INFO: [Netlist 29-17] Analyzing 13 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_ooc.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12281 ; free virtual = 22727
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 13 instances were transformed.
  FDR => FDRE: 12 instances
  SRL16 => SRL16E: 1 instance 

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12280 ; free virtual = 22726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12347 ; free virtual = 22796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12347 ; free virtual = 22796
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for U0. (constraint file  /home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12350 ; free virtual = 22799
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12342 ; free virtual = 22792
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    6 Bit       Adders := 1     
+---Registers : 
	                6 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d5) is unused and will be removed from module proc_sys_reset.
WARNING: [Synth 8-3332] Sequential element (EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d6) is unused and will be removed from module proc_sys_reset.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12322 ; free virtual = 22774
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12203 ; free virtual = 22652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12203 ; free virtual = 22652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12201 ; free virtual = 22650
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12259 ; free virtual = 22708
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2823.008 ; gain = 63.926 ; free physical = 12259 ; free virtual = 22708
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12253 ; free virtual = 22702
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2823.008 ; gain = 0.000 ; free physical = 12282 ; free virtual = 22731
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 9 instances were transformed.
  FDR => FDRE: 8 instances
  SRL16 => SRL16E: 1 instance 

Synth Design complete, checksum: 86159887
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2823.008 ; gain = 64.031 ; free physical = 12483 ; free virtual = 22932
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/system_rst_ps7_0_100M_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP system_rst_ps7_0_100M_0, cache-ID = d9fc099cb81c9ef4
INFO: [Coretcl 2-1174] Renamed 6 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.runs/system_rst_ps7_0_100M_0_synth_1/system_rst_ps7_0_100M_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_rst_ps7_0_100M_0_utilization_synth.rpt -pb system_rst_ps7_0_100M_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:10:11 2022...
[Fri Jun  3 17:10:17 2022] system_rst_ps7_0_100M_0_synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 13074 ; free virtual = 23530
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7z020clg400-1
Top: system_wrapper
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 12638 ; free virtual = 23096
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_wrapper' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.srcs/sources_1/imports/hdl/system_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'system' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1336]
INFO: [Synth 8-6157] synthesizing module 'system_axi_dma_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_axi_dma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_dma_0_0' (1#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_axi_dma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1557]
WARNING: [Synth 8-7071] port 's2mm_prmry_reset_out_n' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1557]
WARNING: [Synth 8-7071] port 'axi_dma_tstvec' of module 'system_axi_dma_0_0' is unconnected for instance 'axi_dma_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1557]
WARNING: [Synth 8-7023] instance 'axi_dma_0' of module 'system_axi_dma_0_0' has 64 connections declared, but only 61 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1557]
INFO: [Synth 8-6157] synthesizing module 'system_axi_intc_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_intc_0_0' (2#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_axi_intc_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'system_axi_mem_intercon_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1930]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1TEAG88' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:137]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_0' (3#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1TEAG88' (4#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:137]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1P403ZT' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:979]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_us_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_0' (5#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_us_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_arregion' of module 'system_auto_us_0' is unconnected for instance 'auto_us' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1106]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_0' has 34 connections declared, but only 33 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1106]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1P403ZT' (6#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:979]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_VQ497S' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1142]
INFO: [Synth 8-6157] synthesizing module 'system_auto_us_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_us_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_us_1' (7#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_us_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awregion' of module 'system_auto_us_1' is unconnected for instance 'auto_us' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1293]
WARNING: [Synth 8-7023] instance 'auto_us' of module 'system_auto_us_1' has 40 connections declared, but only 39 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1293]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_VQ497S' (8#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1142]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_0' (9#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_xbar_0_stub.v:6]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_arready' does not match port width (2) of module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2501]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (128) of module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2518]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rlast' does not match port width (2) of module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2519]
WARNING: [Synth 8-689] width (2) of port connection 's_axi_rresp' does not match port width (4) of module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2521]
WARNING: [Synth 8-689] width (1) of port connection 's_axi_rvalid' does not match port width (2) of module 'system_xbar_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2522]
WARNING: [Synth 8-7071] port 's_axi_bid' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2451]
WARNING: [Synth 8-7071] port 's_axi_rid' of module 'system_xbar_0' is unconnected for instance 'xbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2451]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_0' has 78 connections declared, but only 76 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2451]
INFO: [Synth 8-6155] done synthesizing module 'system_axi_mem_intercon_0' (10#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1930]
INFO: [Synth 8-6157] synthesizing module 'system_fir_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_fir_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_fir_0_0' (11#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_fir_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'ap_local_block' of module 'system_fir_0_0' is unconnected for instance 'fir_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1717]
WARNING: [Synth 8-7071] port 'ap_local_deadlock' of module 'system_fir_0_0' is unconnected for instance 'fir_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1717]
WARNING: [Synth 8-7071] port 'y_TSTRB' of module 'system_fir_0_0' is unconnected for instance 'fir_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1717]
WARNING: [Synth 8-7023] instance 'fir_0' of module 'system_fir_0_0' has 16 connections declared, but only 13 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1717]
INFO: [Synth 8-6157] synthesizing module 'system_processing_system7_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_processing_system7_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_processing_system7_0_0' (12#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_processing_system7_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'USB0_PORT_INDCTL' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7071] port 'USB0_VBUS_PWRSELECT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WCOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_RACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7071] port 'S_AXI_HP0_WACOUNT' of module 'system_processing_system7_0_0' is unconnected for instance 'processing_system7_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
WARNING: [Synth 8-7023] instance 'processing_system7_0' of module 'system_processing_system7_0_0' has 111 connections declared, but only 105 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1731]
INFO: [Synth 8-6157] synthesizing module 'system_ps7_0_axi_periph_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2530]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_1H7AUOX' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:12]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_1H7AUOX' (13#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:12]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_4Y7TYO' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:542]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_4Y7TYO' (14#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:542]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_11SE3QO' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:674]
INFO: [Synth 8-6157] synthesizing module 'system_auto_pc_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_auto_pc_1' (15#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_11SE3QO' (16#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:674]
INFO: [Synth 8-6157] synthesizing module 'system_xbar_1' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_xbar_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_xbar_1' (17#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_xbar_1_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:3028]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'system_xbar_1' is unconnected for instance 'xbar' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:3028]
WARNING: [Synth 8-7023] instance 'xbar' of module 'system_xbar_1' has 40 connections declared, but only 38 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:3028]
INFO: [Synth 8-6155] done synthesizing module 'system_ps7_0_axi_periph_0' (18#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:2530]
INFO: [Synth 8-6157] synthesizing module 'system_rst_ps7_0_100M_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_rst_ps7_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'system_rst_ps7_0_100M_0' (19#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/.Xil/Vivado-1469138-alfred-rog/realtime/system_rst_ps7_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1917]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1917]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1917]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'system_rst_ps7_0_100M_0' is unconnected for instance 'rst_ps7_0_100M' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1917]
WARNING: [Synth 8-7023] instance 'rst_ps7_0_100M' of module 'system_rst_ps7_0_100M_0' has 10 connections declared, but only 6 given [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1917]
INFO: [Synth 8-6157] synthesizing module 'system_xlconcat_0_0' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_4_xlconcat' [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_4_xlconcat' (20#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ipshared/4b67/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'system_xlconcat_0_0' (21#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xlconcat_0_0/synth/system_xlconcat_0_0.v:60]
INFO: [Synth 8-6155] done synthesizing module 'system' (22#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/synth/system.v:1336]
INFO: [Synth 8-6155] done synthesizing module 'system_wrapper' (23#1) [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/FIR.srcs/sources_1/imports/hdl/system_wrapper.v:12]
WARNING: [Synth 8-7129] Port In2[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In3[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In4[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In5[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In6[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In7[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In8[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In9[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In10[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In11[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In12[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In13[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In14[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In15[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In16[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In17[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In18[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In19[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In20[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In21[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In22[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In23[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In24[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In25[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In26[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In27[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In28[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In29[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In30[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In31[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In32[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In33[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In34[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In35[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In36[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In37[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In38[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In39[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In40[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In41[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In42[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In43[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In44[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In45[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In46[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In47[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In48[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In49[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In50[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In51[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In52[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In53[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In54[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In55[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In56[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In57[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In58[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In59[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In60[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In61[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In62[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In63[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In64[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In65[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In66[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In67[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In68[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In69[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In70[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In71[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In72[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In73[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In74[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In75[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In76[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In77[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In78[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In79[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In80[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In81[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In82[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In83[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In84[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In85[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In86[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In87[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In88[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In89[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In90[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In91[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In92[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In93[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In94[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In95[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In96[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In97[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In98[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In99[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In100[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
WARNING: [Synth 8-7129] Port In101[0] in module xlconcat_v2_1_4_xlconcat is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 12701 ; free virtual = 23159
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 12695 ; free virtual = 23154
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 12695 ; free virtual = 23154
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.dcp' for cell 'system_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.dcp' for cell 'system_i/axi_intc_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_fir_0_0/system_fir_0_0.dcp' for cell 'system_i/fir_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.dcp' for cell 'system_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.dcp' for cell 'system_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_0/system_xbar_0.dcp' for cell 'system_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_0/system_auto_pc_0.dcp' for cell 'system_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_0/system_auto_us_0.dcp' for cell 'system_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_us_1/system_auto_us_1.dcp' for cell 'system_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_xbar_1/system_xbar_1.dcp' for cell 'system_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_auto_pc_1/system_auto_pc_1.dcp' for cell 'system_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 9609.566 ; gain = 0.000 ; free physical = 12677 ; free virtual = 23135
INFO: [Netlist 29-17] Analyzing 195 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc] for cell 'system_i/axi_dma_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0.xdc] for cell 'system_i/axi_intc_0/U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0_board.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_rst_ps7_0_100M_0/system_rst_ps7_0_100M_0.xdc] for cell 'system_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_dma_0_0/system_axi_dma_0_0_clocks.xdc] for cell 'system_i/axi_dma_0/U0'
Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
Finished Parsing XDC File [/home/alfred/Projects/ParallelComputingLab/GitPage/Labs/FIR/Vivado/prj/system/ip/system_axi_intc_0_0/system_axi_intc_0_0_clocks.xdc] for cell 'system_i/axi_intc_0/U0'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/tools/Xilinx/Vivado/2021.2/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 9738.629 ; gain = 0.000 ; free physical = 12601 ; free virtual = 23043
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

RTL Elaboration Complete:  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 9929.953 ; gain = 320.387 ; free physical = 12558 ; free virtual = 22998
68 Infos, 135 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:09 . Memory (MB): peak = 9929.953 ; gain = 320.387 ; free physical = 12558 ; free virtual = 22998
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun  3 17:11:55 2022...
