<!-- start of generated html code-->
<tr><td align=center><span class=mars4t><b><br><br><br>Refereed Conference Papers<br></b></span></td></tr>
<tr><td><table width=100%>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2014</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro47/' target=_blank>MICRO-47</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Joo Hwan Lee, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>GPUMech: GPU Performance Modeling Technique based on Interval Analysis</b>." In Proceedings of <i>the 47th ACM/IEEE International Symposium on Microarchitecture</i>, pp.268-279, Cambridge, UK, December, 2014.<br>[<a href='/pub/micro14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='https://sites.google.com/site/2014socc/home/' target=_blank>SoCC-14</a></span></td><td align='justify'><span class=mars4_>Sungkap Yeo, Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>ATAC: Ambient Temperature-Aware Capping for Power Efficient Datacenters</b>." In Proceedings of <i>the ACM Symposium on Cloud Computing, pp.17:1-17:14</i>, Seattle, WA, November, 2014.<br>[<a href='/pub/socc14.pdf'>pdf</a>] [<a href='/present/socc14.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ipdps.org/ipdps2014/' target=_blank>IPDPS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Lifeng Nai, Hyesoon Kim, and Hsien-Hsin S. Lee. "<b>TBPoint: Reducing Simulation Time for Large-Scale GPGPU Kernels</b>." In <i>the 28th International Symposium on Parallel & Distributed Processing Symposium</i>, Phoenix, AZ, 2014.<br>[<a href='/pub/ipdps14.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.computingfrontiers.org/2014/' target=_blank>CF-14</a></span></td><td align='justify'><span class=mars4_>Lifeng Nai, Yinglong Xia, Ching-Yung Lin, Bo Hong, and Hsien-Hsin S. Lee. "<b>Cache-Conscious Graph Collaborative Filtering on Multi-socket Multicore Systems</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, Cagliari, Italy, May, 2014.<br>[<a href='/pub/cf14.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2013</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2013.eew.technion.ac.il/' target=_blank>ISCA-40</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Sungkap Yeo, and Hsien-Hsin S. Lee. "<b>Tri-Level-Cell Phase Change Memory: Toward an Efficient and Reliable Memory System</b>." In Proceedings of <i>the 40th International Symposium on Computer Architecture, pp.440-451</i>, Tel-Aviv, Israel, June, 2013.<br>[<a href='/pub/isca40.pdf'>pdf</a>] [<a href='/present/isca40.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2012</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://2012.cloudcom.org/' target=_blank>CloudCom</a></span></td><td align='justify'><span class=mars4_>Mohammad M. Hossain, Jen-Cheng Huang, and Hsien-Hsin S. Lee. "<b>Migration Energy-Aware Workload Consolidation in Enterprise Clouds</b>." In Proceedings of <i>the IEEE International Conference on Cloud Computing Technology and Science, pp.405-410</i>, December, 2012.<br>[<a href='/pub/cloudcom12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccsa.org' target=_blank>ICCSA</a></span></td><td align='justify'><span class=mars4_>Hong Jun Choi, Young Jin Park, Hsien-Hsin Lee, and Cheol Hong Kim. "<b>Adaptive Dynamic Frequency Scaling for Thermal-Aware 3D Multi-core Processors</b>." In <i>the Proceedings of the 12th International Conference on Computational Science and Its Applications, pp.602-612</i>, Salvador de Bahia, Brazil, 2012.<br>[<a href='/pub/iccsa12.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isscc.org' target=_blank>ISSCC</a></span></td><td align='justify'><span class=mars4_>Dae Hyun Kim, Krit Athikulwongse, Michael B. Healy, Mohammad M. Hossain, Moongon Jung, Ilya Khorosh, Gokul Kumar, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Shreepad Panth, Mohit Pathak, Minzhen Ren, Guanhao Shen, Taigon Song, Dong Hyuk Woo, Xin Zhao, Joungho Kim, Ho Choi, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>3D-MAPS: 3D Massively Parallel Processor with Stacked Memory</b>." In <i>Technical Digest of the IEEE International Solid-State Circuits Conference, pp.188-190</i>, San Francisco, CA, 2012.<br>[<a href='/pub/isscc12.pdf'>pdf</a>] [<a href='/present/isscc12.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.jp' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Xiaodong Wang, Dilip Vasudevan, and Hsien-Hsin S. Lee. "<b>Global Built-In Self-Repair for 3-D Memories with Redundancy Sharing and Parallel Testing</b>." In Proceedings of <i>the IEEE International 3D System Integration Conference</i>, Osaka, Japan, 2012.<br>[<a href='/pub/3dic12.pdf'>pdf</a>] [<a href='/present/3dic12.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2011</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ancsconf.org' target=_blank>ANCS</a></span></td><td align='justify'><span class=mars4_>Jen-Cheng Huang, Matteo Monchiero, Yoshio Turner, and Hsien-Hsin S. Lee. "<b>Ally: OS-Transparent Packet Inspection Using Sequestered Cores</b>." In Proceedings of <i>the ACM/IEEE Symposium on Architectures for Networking and Communications Systems, pp.1-11</i>, Brooklyn, NY, October, 2011. (<font color=red>Best Paper Award of ANCS 2011</font>)<br>[<a href='/pub/ancs11.pdf'>pdf</a>] [<a href='/present/ancs11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccd-conf.com/' target=_blank>ICCD</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Shreepad Panth, Xin Zhao, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Designing 3D Test Wrappers for Pre-bond and Post-bond Test of 3D Embedded Cores</b>." In Proceedings of <i>the XXIX IEEE International Conference on Computer Design, pp.90-95</i>, University of Massachusetts, Amherst, USA, October, 2011.<br>[<a href='/pub/iccd11.pdf'>pdf</a>] [<a href='/present/iccd11.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.icpp2011.org' target=_blank>ICPP</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Ripal Nathuji, Min Lee, Karsten Schwan, and Hsien-Hsin S. Lee. "<b>Symbiotic Scheduling for Shared Caches in Multi-Core Systems Using Memory Footprint Signature</b>." In Proceedings of <i>the 40th IEEE International Conference on Parallel Processing, pp.11-20</i>, Taipei, Taiwan, September, 2011.<br>[<a href='/pub/icpp11.pdf'>pdf</a>] [<a href='/present/icpp11.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.mwscas2011.org' target=_blank>MWSCAS</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, and Hsien-Hsin S. Lee. "<b>Heterogeneous Die Stacking of SRAM Row Cache and 3-D DRAM: An Empirical Design Evaluation</b>." In Proceedings of <i>the 54th IEEE International Midwest Symposium on Circuits and Systems, pp.1-4</i>, Seoul, Korea, August, 2011. (<font color=red>An Invited Paper</font>)<br>[<a href='/pub/mwscas11.pdf'>pdf</a>] [<a href='/present/mwscas11.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2010</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro43/' target=_blank>MICRO-43</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, Vijayalakshmi Srinivasan, Jude A. Rivers, and Hsien-Hsin S. Lee. "<b>SAFER: Stuck-At-Fault Error Recovery for Memories</b>." In Proceedings of <i>the 43th ACM/IEEE International Symposium on Microarchitecture</i>, pp.115-124, Atlanta, Georgia, December, 2010.<br>[<a href='/pub/micro43.pdf'>pdf</a>] [<a href='/present/micro43.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ieee-cicc.org/' target=_blank>CICC</a></span></td><td align='justify'><span class=mars4_>Michael B. Healy, Krit Athikulwongse, Rohan Goel, Mohammad M. Hossain, Dae Hyun Kim, Young-Joon Lee, Dean L. Lewis, Tzu-Wei Lin, Chang Liu, Moongon Jung, Brian Ouellette, Mohit Pathak, Hemant Sane, Guanhao Shen, Dong Hyuk Woo, Xin Zhao, Gabriel H. Loh, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Design and Analysis of 3D-MAPS: A Many-Core 3D Processor with Stacked Memory</b>." In Proceedings of <i>the IEEE Custom Integrated Circuits Conference</i>, San Jose, California, September, 2010. (<font color=red>Intel/CICC Student Scholarship Award</font>)<br>[<a href='/pub/cicc10.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://isca2010.inria.fr/' target=_blank>ISCA-37</a></span></td><td align='justify'><span class=mars4_>Nak Hee Seong, Dong Hyuk Woo, and Hsien-Hsin S. Lee. "<b>Security Refresh: Prevent Malicious Wear-out and Increase Durability for Phase-Change Memory with Dynamically Randomized Address Mapping</b>." In Proceedings of <i>the 37th International Symposium on Computer Architecture</i>, pp.383-394, Saint-Malo, France, June, 2010. (<font color=red>One of the 11 papers selected as IEEE MICRO's Top Picks from the Computer Architecture Conferences of 2010</font>)<br>[<a href='/pub/isca37.pdf'>pdf</a>] [<a href='/present/isca37.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.cmu.edu/~calcm/asplos10/doku.php?id=home' target=_blank>ASPLOS XV</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo and Hsien-Hsin S. Lee. "<b>COMPASS: A Programmable Data Prefetcher Using Idle GPU Shaders</b>." In Proceedings of <i>the 15th International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.297-309, Pittsburgh, PA, March, 2010.<br>[<a href='/pub/asplos15.pdf'>pdf</a>] [<a href='/present/asplos15.pptx'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/hpcl/hpca16.html' target=_blank>HPCA-16</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Nak Hee Seong, Dean L. Lewis, and Hsien-Hsin S. Lee. "<b>An Optimized 3D-Stacked Memory Architecture by Exploiting Excessive, High-Density TSV Bandwidth</b>." In Proceedings of <i>the 16th International Symposium on High-Performance Computer Architecture</i>, pp.429-440, Bangalore, India, January, 2010.<br>[<a href='/pub/hpca16.pdf'>pdf</a>] [<a href='/present/hpca16.pptx'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2009</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iccad.com/2009/index.html' target=_blank>ICCAD</a></span></td><td align='justify'><span class=mars4_>Xin Zhao, Dean L. Lewis, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Pre-bond Testable Low-Power Clock Tree Design for 3D Stacked ICs</b>." In Proceedings of <i>the 2009 International Conference on Computer-Aided Design</i>, pp.184-190, San Jose, CA, November, 2009. (<font color=red>Nominated for the Best Paper Award by ICCAD-09</font>)<br>[<a href='/pub/iccad-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.3dic-conf.org/' target=_blank>3DIC</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Architectural Evaluation of 3D Stacked RRAM Caches</b>." In <i>IEEE International 3D System Integration Conference</i>, San Francisco, CA, September, 2009.<br>[<a href='/pub/3dic-09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.islped.org' target=_blank>ISLPED</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Simon Ford, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches</b>." In <i>International Symposium on Low Power Electronics and Design</i>, pp.165-170, San Francisco, CA, August, 2009. (<font color=red>Selected as one of seven papers of the conference highlight for publicity and press.</font>)<br>[<a href='/pub/islped09.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>Testing Circuit-Partitioned 3D IC Designs</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi2-09.pdf'>pdf</a>] [<a href='/present/isvlsi2-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.eng.ucy.ac.cy/theocharides/isvlsi09/index.htm' target=_blank>ISVLSI</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis, Sudhakar Yalamanchili, and Hsien-Hsin S. Lee. "<b>High Performance Non-blocking Switch Design in 3D Die-Stacking Technology</b>." In <i>IEEE Computer Society Annual Symposium on VLSI</i>, Tampa, FL, May, 2009.<br>[<a href='/pub/isvlsi1-09.pdf'>pdf</a>] [<a href='/present/isvlsi1-09.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2009/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Hsien-Hsin S. Lee, Gabriel H. Loh, and Sung Kyu Lim. "<b>Thermal Optimization in Multi-Granularity Multi-Core Floorplanning</b>." In Proceedings of <i>the 14th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.43-48, Yokohama, Japan, 2009.<br>[<a href='/pub/aspdac09.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2008</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro41/' target=_blank>MICRO-41</a></span></td><td align='justify'><span class=mars4_>Vikas R. Vasisht and Hsien-Hsin S. Lee. "<b>SHARK: Architectural Support for Autonomic Protection Against Stealth by Rootkit Exploits</b>." In Proceedings of <i>the 41st ACM/IEEE International Symposium on Microarchitecture</i>, pp.106-116, Lake Como, Italy, November, 2008.<br>[<a href='/pub/micro41.pdf'>pdf</a>] [<a href='/present/micro41.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://samos.et.tudelft.nl/samos_viii/' target=_blank>SAMOS VIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram and Hsien-Hsin S. Lee. "<b>Improving TLB Energy for Java Applications on JVM</b>." In Proceedings of <i>the IEEE International Symposium on Systems, Architectures, Modeling and Simulation</i>, pp.218-223, Samos, Greece, July, 2008.<br>[<a href='/pub/samos08.pdf'>pdf</a>] [<a href='/present/samos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-08</a></span></td><td align='justify'><span class=mars4_>Ahmad Sharif and Hsien-Hsin S. Lee. "<b>Total Recall: A Debugging Framework for GPUs</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.13-20, Sarajevo, Bosnia-Herzegovina, June, 2008.<br>[<a href='/pub/gh08.pdf'>pdf</a>] [<a href='/present/gh08.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo and Hsien-Hsin S. Lee. "<b>Adaptive Transaction Scheduling for Transactional Memory Systems</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.169-178, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-2.pdf'>pdf</a>] [<a href='/present/spaa08-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.jhu.edu/~spaa/2008/' target=_blank>SPAA</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Yang Ni, Adam Welc, Bratin Saha, Ali-Reza Adl-Tabatabai, and Hsien-Hsin S. Lee. "<b>Kicking the Tires of Software Transactional Memory: Why the Going Gets Tough</b>." In Proceedings of <i>the 20th ACM Symposium on Parallelism in Algorithms and Architectures in the Special Track on Hardware and Software Techniques to Improve the Programmability of Multicore Machines</i>, pp.265-274, Munich, Germany, June, 2008.<br>[<a href='/pub/spaa08-1.pdf'>pdf</a>] [<a href='/present/spaa08-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://research.microsoft.com/asplos08/' target=_blank>ASPLOS XIII</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Ahmad Sharif, and Hsien-Hsin S. Lee. "<b>Exploiting Access Semantics and Program Behavior to Reduce Snoop Power in Chip Multiprocessors</b>." In Proceedings of <i>the 13th ACM International Conference on Architectural Support for Programming Languages and Operating Systems</i>, pp.60-69, Seattle, WA, March, 2008.<br>[<a href='/pub/asplos08.pdf'>pdf</a>] [<a href='/present/asplos08.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2008/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Fayez Mohamood, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>A Unified Methodology for Power Supply Noise Reduction in Modern Microarchitecture Design</b>." In Proceedings of <i>the 13th IEEE/ACM Asia South Pacific Design Automation Conference</i>, pp.611-616, Seoul, Korea, January, 2008.<br>[<a href='/pub/aspdac08.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2007</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro40/' target=_blank>MICRO-40</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Smart Refresh: An Enhanced Memory Controller Design for Reducing Energy in Conventional and 3D Die-Stacked DRAMs</b>." In Proceedings of <i>the 40th ACM/IEEE International Symposium on Microarchitecture</i>, pp.134-145, Chicago, IL, December, 2007.<br>[<a href='/pub/micro40.pdf'>pdf</a>] [<a href='/present/micro40.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Eric Fontaine and Hsien-Hsin S. Lee. "<b>Optimizing Katsevich Image Reconstruction Algorithm on Multicore Processors</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-2.pdf'>pdf</a>] [<a href='/present/icpads07-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ccrc.nthu.edu.tw/icpads2007/' target=_blank>ICPADS-07</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>Virtual Exclusion: An Architectural Approach to Reducing Leakage Energy in Caches for Multiprocessor Systems</b>." In Proceedings of <i>the 13th IEEE International Conference on Parallel and Distributed Systems</i>, Hsinchu, Taiwan, December, 2007.<br>[<a href='/pub/icpads07-1.pdf'>pdf</a>] [<a href='/present/icpads07-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.itctestweek.org/' target=_blank>ITC-07</a></span></td><td align='justify'><span class=mars4_>Dean L. Lewis and Hsien-Hsin S. Lee. "<b>A Scan-Island Based Design Enabling Pre-bond Testability in Die-Stacked Microprocessors</b>." In Proceedings of <i>the International Test Conference</i>, Santa Clara, CA, October, 2007.<br>[<a href='/pub/itc07.pdf'>pdf</a>] [<a href='/present/itc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://csl.cse.psu.edu/iiswc2007/index.htm' target=_blank>IISWC-07</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Hsien-Hsin S. Lee, Han Lee and Kingsum Chow. "<b>Hierarchical Means: Single Number Benchmarking with Workload Cluster Analysis</b>." In Proceedings of <i>the 2007 IEEE International Symposium on Workload Characterization</i>, pp.204-213, Boston, MA, September, 2007.<br>[<a href='/pub/iiswc07.pdf'>pdf</a>] [<a href='/present/iiswc07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ce.et.tudelft.nl/FPL/' target=_blank>FPL-07</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Shih-Lien L. Lu and Hsien-Hsin S. Lee. "<b>An FPGA Approach to Quantifying Coherence Traffic Efficiency on Multiprocessor Systems</b>." In Proceedings of <i>the 17th International Conference on Field Programmable Logic and Applications</i>, Amsterdam, Netherlands, August, 2007. (<font color=red>Nominated for the Best Paper Award.</font>)<br>[<a href='/pub/fpl07.pdf'>pdf</a>] [<a href='/present/fpl07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://computingfrontiers.org/' target=_blank>CF-07</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Accelerating Memory Decryption and Authentication with Frequent Value Prediction</b>." In Proceedings of <i>the ACM International Conference on Computing Frontiers</i>, pp.35-46, Ischia, Italy, May, 2007.<br>[<a href='/pub/cf07.pdf'>pdf</a>] [<a href='/present/cf07.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.aspdac.com/aspdac2007/' target=_blank>ASP-DAC</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>Noise-Direct: A Technique for Power Supply Noise Aware Floorplanning Using Microarchitecture Profiling</b>." In Proceedings of <i>the 12th Asia and South Pacific Design Automation Conference</i>, pp.786-791, Yokohama, Japan, January, 2007.<br>[<a href='/pub/asp-dac07.pdf'>pdf</a>] [<a href='/present/asp-dac07.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2006</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Michael Healy, Sung Kyu Lim, and Hsien-Hsin S. Lee. "<b>A Floorplan-Aware Dynamic Inductive Noise Controller for Reliable Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.3-14, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-1.pdf'>pdf</a>] [<a href='/present/micro39-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.microarch.org/micro39/' target=_blank>MICRO-39</a></span></td><td align='justify'><span class=mars4_>Weidong Shi and Hsien-Hsin S. Lee. "<b>Authentication Control Point and its Implications for Secure Processor Design</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Microarchitecture</i>, pp.103-112, Orlando, Florida, December, 2006.<br>[<a href='/pub/micro39-2.pdf'>pdf</a>] [<a href='/present/micro39-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.index.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh and Hsien-Hsin S. Lee. "<b>DRAMdecay: Using Decay Counters to Reduce Energy Consumption in DRAMs</b>." In Proceedings of <i>the 3rd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, Yorktown Heights, NY, October, 2006.<br>[<a href='/pub/pac2-06.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.iiswc.org/iiswc2006/' target=_blank>IISWC-06</a></span></td><td align='justify'><span class=mars4_>Richard M. Yoo, Han Lee, Kingsum Chow and Hsien-Hsin S. Lee. "<b>Constructing a Non-Linear Model with Neural Networks For Workload Characterization</b>." In Proceedings of <i>the 2006 IEEE International Symposium on Workload Characterization</i>, pp.150-159, San Jose, California, October, 2006.<br>[<a href='/pub/iiswc06.pdf'>pdf</a>] [<a href='/present/iiswc06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Dong Hyuk Woo, Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Reducing Energy of Virtual Cache Synonym Lookup using Bloom Filters</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.179-189, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-1.pdf'>pdf</a>] [<a href='/present/cases06-1.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://ssl.snu.ac.kr/~cases2006/' target=_blank>CASES-06</a></span></td><td align='justify'><span class=mars4_>Chinnakrishnan Ballapuram, Kiran Puttaswamy, Gabriel H. Loh, and Hsien-Hsin S. Lee. "<b>Entropy-based Low Power Data TLB Design</b>." In Proceedings of <i>the ACM/IEEE International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.304-311, Seoul, Korea, October, 2006.<br>[<a href='/pub/cases06-2.pdf'>pdf</a>] [<a href='/present/cases06-2.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.graphicshardware.org/' target=_blank>GH-06</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Richard M. Yoo, and Alexandra Boldyreva. "<b>A Digital Rights Enabled Graphics Processing System</b>." In Proceedings of <i>the ACM SIGGRAPH/Eurographics Workshop of Graphics Hardware</i>, pp.17-26, Vienna, Austria, September, 2006.<br>[<a href='/pub/gh06.pdf'>pdf</a>] [<a href='/present/gh06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.virginia.edu/~pact2006/' target=_blank>PACT-15</a></span></td><td align='justify'><span class=mars4_>Lan Gao, Jun Yang, Marek Chrobak, Youtao Zhang, San Nguyen, and Hsien-Hsin S. Lee. "<b>A Low-cost Memory Remapping Scheme for Address Bus Protection</b>." In Proceedings of <i>the 15th International Conference on Parallel Architectures and Compilation Techniuqes</i>, pp.74-83, Seattle, WA, September, 2006.<br>[<a href='/pub/pact06.pdf'>pdf</a>] [<a href='/present/pact06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.ece.neu.edu/conf/isca2006/' target=_blank>ISCA-33</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Laura Falk, and Mrinmoy Ghosh. "<b>An Integrated Framework for Dependable and Revivable Architecture Using Multicore Processors</b>." In Proceedings of <i>the 33rd International Symposium on Computer Architecture</i>, pp. 102-113, Boston, MA, June, 2006.<br>[<a href='/pub/isca06.pdf'>pdf</a>] [<a href='/present/isca06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://arcs06.cs.uni-frankfurt.de/' target=_blank>ARCS-06</a></span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Emre &Ouml;zer, Stuart Biles, and Hsien-Hsin S. Lee. "<b>Efficient System-on-Chip Energy Management with a Segmented Bloom Filter</b>." In Proceedings of <i>the 19th International Conference on Architecture of Computing Systems</i>, pp. 283-297,Frankfurt/Main, Germany, March, 2006.<br>[<a href='/pub/arcs06.pdf'>pdf</a>] [<a href='/present/arcs06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.date-conference.com/' target=_blank>DATE-06</a></span></td><td align='justify'><span class=mars4_>Michael Healy, Mario Vittes, Mongkol Ekpanyapong, Chinnakrishnan Ballapuram, Sung Kyu Lim, Hsien-Hsin S. Lee, and Gabriel H. Loh. "<b>Microarchitectural Floorplanning Under Performance and Temperature Tradeoff</b>." In Proceedings of <i>the Design, Automation and Test in Europe</i>, pp.1288-1293, Munich, Germany, March, 2006.<br>[<a href='/pub/date06.pdf'>pdf</a>] [<a href='/present/date06.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cse.psu.edu/conf/hpca/' target=_blank>HPCA-12</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Joshua B. Fryman, Guofei Gu, Hsien-Hsin S. Lee, Youtao Zhang, and Jun Yang. "<b>InfoShield: A Security Architecture for Protecting Information Usage in Memory</b>." In Proceedings of <i>the 12th International Symposium on High-Performance Computer Architecture</i>, pp.225-234, Austin, TX, February, 2006.<br>[<a href='/pub/hpca06.pdf'>pdf</a>] [<a href='/present/hpca06.pps'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2005</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.hipeac.net/conference/' target=_blank>HiPEAC</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Chenghuai Lu, and Hsien-Hsin S. Lee. "<b>Memory-centric Security Architecture</b>." In Proceedings of <i>the 2005 International Conference on High Performance Embedded Architectures and Compilers</i>, pp.153-168, Barcelona, Spain, November, 2005.<br>[<a href='/pub/hipeac05.pdf'>pdf</a>] [<a href='/present/hipeac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://domino.research.ibm.com/comm/research_projects.nsf/pages/pac2.prog2005.html' target=_blank>IBM PAC2</a></span></td><td align='justify'><span class=mars4_>Fayez Mohamood, Mrinmoy Ghosh, and Hsien-Hsin S. Lee. "<b>DLL-Conscious Instruction Fetch Optimization for SMT Processors</b>." In Proceedings of <i>the 2nd Watson Conference on Interaction between Architecture, Circuits, and Compilers (P=AC2)</i>, pp.143-152, Yorktown Heights, NY, September, 2005. (<font color=red>Best Paper Selected by TPC</font>)<br> [<a href='/present/pac2-05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Chinnakrishnan S. Ballapuram, Hsien-Hsin S. Lee, and Milos Prvulovic. "<b>Synonymous Address Compaction for Energy Reduction in Data TLB</b>." In Proceedings of <i>the ACM/IEEE International Symposium on Low Power Electronics and Design (ISLPED-05)</i>, pp. 357-362, San Diego, California, August, 2005.<br>[<a href='/pub/islped05.pdf'>pdf</a>] [<a href='/present/islped05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/42nd/index.html' target=_blank>DAC-42</a></span></td><td align='justify'><span class=mars4_>Taeweon Suh, Daehyun Kim, and Hsien-Hsin S. Lee. "<b>Cache Coherence Support for Non-Shared Bus Architecture on Heterogeneous MP SoCs</b>." In Proceedings of <i>the 42nd Design Automation Conference (DAC-42)</i>, pp.553-558, Anaheim, California, June, 2005.<br>[<a href='/pub/dac05.pdf'>pdf</a>] [<a href='/present/dac05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.cs.wisc.edu/~isca2005/' target=_blank>ISCA-32</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, Chenghuai Lu, and Alexandra Boldyreva. "<b>High Efficiency Counter Mode Security Architecture via Prediction and Precomputation</b>." In <i>the Proceedings of the 32nd International Symposium on Computer Architecture</i>, pp.14-24,  Madison, Wisconsin, June, 2005.<br>[<a href='/pub/isca05.pdf'>pdf</a>] [<a href='/present/isca05.pps'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICAC</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Guofei Gu, Mrinmoy Ghosh, Laura Falk, and Trevor N. Mudge. "<b>Intrusion Tolerant and Self-Recoverable Network Service System Using Security Enhanced Chip Multiprocessors</b>." In <i>the Proceedings of the 2nd International Conference on Autonomic Computing</i>, pp.263-273, Seattle, Washington, June, 2005.<br>[<a href='/pub/icac05.pdf'>pdf</a>] [<a href='/present/icac05.pdf'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CF</span></td><td align='justify'><span class=mars4_>Martin Schulz, Brian S. White, Sally A. McKee, Hsien-Hsin S. Lee, and Jurgen Jeitner. "<b>Owl: Next Generation System Monitoring</b>." In Proceedings of <i>the ACM Computing Frontiers 2005</i>, pp.116-124, Ischia, Italy, May, 2005.<br>[<a href='/pub/cf05.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISCAS</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Sung Kyu Lim, Chinnakrishnan Ballapuram, and Hsien-Hsin S. Lee. "<b>Wire-driven Microarchitectural Design Space Exploration</b>." In <i>the Proceedings of the 2005 IEEE International Symposium on Circuits and Systems</i>, pp.1867-1870, Kobe, Japan, May, 2005.<br>[<a href='/pub/iscas05.pdf'>pdf</a>] [<a href='/present/iscas05.pps'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2004</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DRM</span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Chenghuai Lu, and Tao Zhang. "<b>Attacks and Risk Analysis for Hardware Supported Software Copy Protection Systems</b>." In Proceedings of <i>the 4th ACM Workshop on Digital Rights Management</i>, pp. 54- 62, Washington D.C., October, 2004.<br>[<a href='/pub/drm04.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www.laria.u-picardie.fr/~cerin/pact/' target=_blank>PACT-13</a></span></td><td align='justify'><span class=mars4_>Weidong Shi, Hsien-Hsin S. Lee, Mrinmoy Ghosh, and Chenghuai Lu. "<b>Architectural Support for High Speed Protection of Memory Integrity and Confidentiality in Multiprocessor Systems</b>." In Proceedings of <i>the International Conference on Parallel Architecture and Compilation Techniques</i>, pp.123-134, Antibes Juan-les-Pins, France, September, 2004.<br>[<a href='/pub/pact04.pdf'>pdf</a>] [<a href='/present/pact04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang, Tao Zhang, Hsien-Hsin S. Lee, and Santosh Pande. "<b>Hardware Assisted Control Flow Obfuscation for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers Architecture Synthesis for Embedded Systems</i>, pp.292-302, Washington D.C., September, 2004. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/pub/cases04.pdf'>pdf</a>] [<a href='/present/cases04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>SOCC</span></td><td align='justify'><span class=mars4_>Mrinmoy Ghosh, Weidong Shi, and Hsien-Hsin S. Lee. "<b>CoolPression - A Hybrid Significance Compression Technique for Reducing Energy in Caches</b>." In Proceedings of <i>the IEEE International System-On-Chip Conference</i>, pp. 399-402, Santa Clara, California, September, 2004.<br>[<a href='/pub/socc04.pdf'>pdf</a>] [<a href='/present/socc04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ACSAC</span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Pinar Korkmaz, and Hsien-Hsin S. Lee. "<b>Choice Predictor for Free</b>." In Proceedings of <i>the 9th Asia-Pacific Computer Systems Architecture Conference</i>, pp. 399-413, Beijing, China, September, 2004.<br>[<a href='/pub/acsac04.pdf'>pdf</a>] [<a href='/present/acsac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_><a href='http://www2.dac.com/41st/' target=_blank>DAC-41</a></span></td><td align='justify'><span class=mars4_>Mongkol Ekpanyapong, Jacob R. Minz, Thaisiri Watewai, Hsien-Hsin S. Lee, and Sung Kyu Lim. "<b>Profile-Guided Microarchitectural Floorplanning for Deep Submicron Processor Design</b>." In Proceedings of <i>the 41st Design Automation Conference</i>, pp. 634-639, San Diego, California, June, 2004.<br>[<a href='/pub/dac04.pdf'>pdf</a>] [<a href='/present/dac04.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>DATE</span></td><td align='justify'><span class=mars4_>Taeweon Suh, Douglas M. Blough, and Hsien-Hsin S. Lee. "<b>Supporting Cache Coherence in Heterogeneous Multiprocessor Systems</b>." In Proceedings of <i>the Design, Automation and Test in Europe Conference</i>, pp.1150-1155, Paris, France, February, 2004.<br>[<a href='/pub/date04.pdf'>pdf</a>] [<a href='/present/date04.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2003</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICCAD</span></td><td align='justify'><span class=mars4_>Yuvraj S. Dhillon, Abdulkadir U. Diril, Abhijit Chatterjee, and Hsien-Hsin S. Lee. "<b>Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level</b>." In <i>Digest of Technical Papers of the International Conference on Computer-Aided Design</i>, pp.693-700, San Jose, California, November, 2003.<br>[<a href='/pub/iccad03.pdf'>pdf</a>] [<a href='/present/iccad03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Xiaotong Zhuang and Hsien-Hsin S. Lee. "<b>A Hardware Based Cache Pollution Filtering Mechanism for Aggressive Prefetches</b>." In Proceedings of <i>the 2003 International Symposium on Parallel Processing</i>, pp.286-293, Kaohsiung, Taiwan, October, 2003.<br>[<a href='/pub/icpp03.pdf'>pdf</a>] [<a href='/present/icpp03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISLPED</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Chinnakrishnan S. Ballapuram. "<b>Energy Efficient D-TLB and Data Cache using Semantic-Aware Multilateral Partitioning</b>." In Proceedings of <i>the International Symposium on Low Power Electronics and Design</i>, pp. 306-311, Seoul, Korea, August, 2003.<br>[<a href='/pub/islped03.pdf'>pdf</a>] [<a href='/present/islped03.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CGO</span></td><td align='justify'><span class=mars4_>Mikhail Smelyanskiy, Scott A. Mahlke, Edward S. Davidson, and Hsien-Hsin S. Lee. "<b>Predicate-aware Scheduling: A Technique for Reducing Resource Constraints</b>." In Proceedings of <i>the Annual IEEE/ACM International Symposium on Code Generation and Optimization</i>, pp.169-178, San Francisco, California, 2003.<br>[<a href='/pub/cgo03.pdf'>pdf</a>] [<a href='/present/cgo03.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2001</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>HPCA-07</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Mikhail Smelyanskiy, Chris J. Newburn, and Gary S. Tyson. "<b>Stack Value File: Custom Microarchitecture for the Stack</b>." In Proceedings of <i>the 7th IEEE International Symposium on High Performance Computer Architecture</i>, pp.5-14, Monterrey, Mexico, January, 2001.<br>[<a href='/pub/hpca7.pdf'>pdf</a>] [<a href='/present/hpca7.ppt'>slides</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>2000</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>MICRO-33</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee, Gary S. Tyson, and Matthew K. Farrens. "<b>Eager Writeback - a Technique for Improving Bandwidth Utilization</b>." In Proceedings of <i>the 33rd ACM/IEEE International Symposium on Microarchitecture</i>, pp.11-21, Monterey, California, December, 2000. (<font color=red>Best Paper Awarded</font>)<br>[<a href='/pub/micro33.pdf'>pdf</a>] [<a href='/present/micro33.ppt'>slides</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>CASES</span></td><td align='justify'><span class=mars4_>Hsien-Hsin S. Lee and Gary S. Tyson. "<b>Region-based Caching: an Energy Efficient Memory Architecture for Embedded Processors</b>." In Proceedings of <i>the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems</i>, pp.120-127, San Jose, California, November, 2000.<br>[<a href='/pub/cases00.pdf'>pdf</a>]</span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ISPASS</span></td><td align='justify'><span class=mars4_>Hsien-Hsin Lee, Youfeng Wu, and Gary Tyson. "<b>Quantifying Instruction-Level Parallelism Limits on an EPIC Architecture</b>." In Proceedings of <i>the IEEE International Symposium on Performance Analysis of Systems and Software</i>, pp.21-27, Austin, Texas, April, 2000.<br>[<a href='/pub/ispass00.pdf'>pdf</a>]</span></td></tr>
<tr><td colspan=2 align=center><span class=mars4t><br><b>1994</b><br><br></span></td></tr>
<tr><td width=15% valign=top><span class=mars4_>ICPP</span></td><td align='justify'><span class=mars4_>Eric Boyd, Waqar Azeem, Hsien-Hsin Lee, Tien-Pao Shih, Shih-Hao Hung, and Edward Davidson. "<b>A Hierarchical Approach to Modeling and Improving the Performance of Scientific Applications on the KSR1</b>." In Proceedings of <i>the 1994 International Conference on Parallel Processing</i>, pp.188-192, St. Charles, Illinois, August, 1994.<br>[<a href='/pub/icpp94.pdf'>pdf</a>]</span></td></tr>
</table></td></tr>
<!-- end of generated html code-->
