(edif TFIFO64x8a_64x8b
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2012 12 2 20 39 29)
      (program "Xilinx ngc2edif" (version "P.40xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure TFIFO64x8a_64x8b.ngc TFIFO64x8a_64x8b.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDPE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM64X1D
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port A5
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port DPRA0
              (direction INPUT)
            )
            (port DPRA1
              (direction INPUT)
            )
            (port DPRA2
              (direction INPUT)
            )
            (port DPRA3
              (direction INPUT)
            )
            (port DPRA4
              (direction INPUT)
            )
            (port DPRA5
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port SPO
              (direction OUTPUT)
            )
            (port DPO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM64M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port DIA
              (direction INPUT)
            )
            (port DIB
              (direction INPUT)
            )
            (port DIC
              (direction INPUT)
            )
            (port DID
              (direction INPUT)
            )
            (port DOA
              (direction OUTPUT)
            )
            (port DOB
              (direction OUTPUT)
            )
            (port DOC
              (direction OUTPUT)
            )
            (port DOD
              (direction OUTPUT)
            )
            (port (rename ADDRA_5_ "ADDRA<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRB_5_ "ADDRB<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRC_5_ "ADDRC<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
            (port (rename ADDRD_5_ "ADDRD<5>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<5:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 5) (owner "Xilinx"))
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library TFIFO64x8a_64x8b_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell (rename TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1_BU2 "TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1")
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port injectsbiterr
              (direction INPUT)
            )
            (port rd_rst
              (direction INPUT)
            )
            (port srst
              (direction INPUT)
            )
            (port valid
              (direction OUTPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port overflow
              (direction OUTPUT)
            )
            (port almost_full
              (direction OUTPUT)
            )
            (port prog_full
              (direction OUTPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port wr_clk
              (direction INPUT)
            )
            (port backup_marker
              (direction INPUT)
            )
            (port almost_empty
              (direction OUTPUT)
            )
            (port int_clk
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port wr_rst
              (direction INPUT)
            )
            (port sbiterr
              (direction OUTPUT)
            )
            (port wr_ack
              (direction OUTPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port backup
              (direction INPUT)
            )
            (port prog_empty
              (direction OUTPUT)
            )
            (port injectdbiterr
              (direction INPUT)
            )
            (port dbiterr
              (direction OUTPUT)
            )
            (port rd_clk
              (direction INPUT)
            )
            (port underflow
              (direction OUTPUT)
            )
            (port (array (rename prog_empty_thresh_assert "prog_empty_thresh_assert<5:0>") 6)
              (direction INPUT))
            (port (array (rename prog_empty_thresh "prog_empty_thresh<5:0>") 6)
              (direction INPUT))
            (port (array (rename prog_empty_thresh_negate "prog_empty_thresh_negate<5:0>") 6)
              (direction INPUT))
            (port (array (rename data_count "data_count<5:0>") 6)
              (direction OUTPUT))
            (port (array (rename prog_full_thresh "prog_full_thresh<5:0>") 6)
              (direction INPUT))
            (port (array (rename prog_full_thresh_assert "prog_full_thresh_assert<5:0>") 6)
              (direction INPUT))
            (port (array (rename prog_full_thresh_negate "prog_full_thresh_negate<5:0>") 6)
              (direction INPUT))
            (port (array (rename dout "dout<7:0>") 8)
              (direction OUTPUT))
            (port (array (rename din "din<7:0>") 8)
              (direction INPUT))
            (port (array (rename rd_data_count "rd_data_count<5:0>") 6)
              (direction OUTPUT))
            (port (array (rename wr_data_count "wr_data_count<5:0>") 6)
              (direction OUTPUT))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_renamed_2 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3 "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_renamed_4 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_5 "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_RST_FULL_GEN_renamed_6 "U0/grf.rf/rstblk/RST_FULL_GEN")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_rd_rst_asreg_d2_renamed_7 "U0/grf.rf/rstblk/rd_rst_asreg_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_wr_rst_asreg_d2_renamed_8 "U0/grf.rf/rstblk/wr_rst_asreg_d2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d3_renamed_9 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_rd_rst_asreg_d1_renamed_10 "U0/grf.rf/rstblk/rd_rst_asreg_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_wr_rst_asreg_d1_renamed_11 "U0/grf.rf/rstblk/wr_rst_asreg_d1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d2_renamed_12 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2 "U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0 "U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_rd_rst_asreg_renamed_13 "U0/grf.rf/rstblk/rd_rst_asreg")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_wr_rst_asreg_renamed_14 "U0/grf.rf/rstblk/wr_rst_asreg")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1 "U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d1_renamed_15 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property ASYNC_REG (boolean (true)) (owner "Xilinx"))
              (property MSGON (string "TRUE") (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_Mram_RAM32 "U0/grf.rf/mem/gdm.dm/Mram_RAM32")
              (viewRef view_1 (cellRef RAM64X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_Mram_RAM31 "U0/grf.rf/mem/gdm.dm/Mram_RAM31")
              (viewRef view_1 (cellRef RAM64X1D (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_Mram_RAM2 "U0/grf.rf/mem/gdm.dm/Mram_RAM2")
              (viewRef view_1 (cellRef RAM64M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRA<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRB<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRC<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRD<5:0>") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_Mram_RAM1 "U0/grf.rf/mem/gdm.dm/Mram_RAM1")
              (viewRef view_1 (cellRef RAM64M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRA<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRB<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRC<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:ADDRD<5:0>") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_7 "U0/grf.rf/mem/gdm.dm/dout_i_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_6 "U0/grf.rf/mem/gdm.dm/dout_i_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_5 "U0/grf.rf/mem/gdm.dm/dout_i_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_4 "U0/grf.rf/mem/gdm.dm/dout_i_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_3 "U0/grf.rf/mem/gdm.dm/dout_i_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_2 "U0/grf.rf/mem/gdm.dm/dout_i_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_1 "U0/grf.rf/mem/gdm.dm/dout_i_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_gdm_dm_dout_i_0 "U0/grf.rf/mem/gdm.dm/dout_i_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0 "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5 "U0/grf.rf/gl0.rd/rpntr/gc0.count_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_4 "U0/grf.rf/gl0.rd/rpntr/gc0.count_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_3 "U0/grf.rf/gl0.rd/rpntr/gc0.count_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_2 "U0/grf.rf/gl0.rd/rpntr/gc0.count_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_1 "U0/grf.rf/gl0.rd/rpntr/gc0.count_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_0 "U0/grf.rf/gl0.rd/rpntr/gc0.count_0")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_0")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_mem_ram_rd_en_i1 "U0/grf.rf/mem/ram_rd_en_i1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_ram_wr_en_i1 "U0/grf.rf/gl0.wr/ram_wr_en_i1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_rd_rst_comb1 "U0/grf.rf/rstblk/rd_rst_comb1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_rstblk_wr_rst_comb1 "U0/grf.rf/rstblk/wr_rst_comb1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1 "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1 "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1 "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT21 "U0/grf.rf/gl0.rd/rpntr/Mmux_gc0.count[5]_GND_19_o_mux_2_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/grf.rf/gl0.rd/rpntr/Mmux_gc0.count[5]_GND_19_o_mux_2_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT31 "U0/grf.rf/gl0.rd/rpntr/Mmux_gc0.count[5]_GND_19_o_mux_2_OUT31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___U0/grf.rf/gl0.rd/rpntr/Mmux_gc0.count[5]_GND_19_o_mux_2_OUT31") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "6CCCCCCC") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1 "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "78F0F0F0F0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT21 "U0/grf.rf/gl0.wr/wpntr/Mmux_gcc0.gc0.count[5]_GND_26_o_mux_2_OUT21")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/grf.rf/gl0.wr/wpntr/Mmux_gcc0.gc0.count[5]_GND_26_o_mux_2_OUT31") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT31 "U0/grf.rf/gl0.wr/wpntr/Mmux_gcc0.gc0.count[5]_GND_26_o_mux_2_OUT31")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___U0/grf.rf/gl0.wr/wpntr/Mmux_gcc0.gc0.count[5]_GND_26_o_mux_2_OUT31") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16 "U0/grf.rf/gl0.rd/grss.rsts/comp01")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8040201008040201") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17 "U0/grf.rf/gl0.rd/grss.rsts/comp02")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8040201008040201") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_comp03 "U0/grf.rf/gl0.rd/grss.rsts/comp03")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o11_renamed_18 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o11") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o13")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8421") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8008200240041001") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o15")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C0EA00AAEAEAAAAA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o12_renamed_21 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o12")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o13")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "80082002") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o14")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0E0A0A0AAEAAAAAA") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00C40000000000C4") (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT11_INV_0 "U0/grf.rf/gl0.rd/rpntr/Mmux_gc0.count[5]_GND_19_o_mux_2_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT11_INV_0 "U0/grf.rf/gl0.wr/wpntr/Mmux_gcc0.gc0.count[5]_GND_26_o_mux_2_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename din_renamed_1_7_ "din<7>")
              (joined
                (portRef (member din 0))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
              )
            )
            (net (rename din_renamed_1_6_ "din<6>")
              (joined
                (portRef (member din 1))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
              )
            )
            (net (rename din_renamed_1_5_ "din<5>")
              (joined
                (portRef (member din 2))
                (portRef DIC (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
              )
            )
            (net (rename din_renamed_1_4_ "din<4>")
              (joined
                (portRef (member din 3))
                (portRef DIB (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
              )
            )
            (net (rename din_renamed_1_3_ "din<3>")
              (joined
                (portRef (member din 4))
                (portRef DIA (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
              )
            )
            (net (rename din_renamed_1_2_ "din<2>")
              (joined
                (portRef (member din 5))
                (portRef DIC (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
              )
            )
            (net (rename din_renamed_1_1_ "din<1>")
              (joined
                (portRef (member din 6))
                (portRef DIB (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
              )
            )
            (net (rename din_renamed_1_0_ "din<0>")
              (joined
                (portRef (member din 7))
                (portRef DIA (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef C (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_renamed_2))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_renamed_4))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_5))
                (portRef C (instanceRef U0_grf_rf_rstblk_RST_FULL_GEN_renamed_6))
                (portRef C (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d2_renamed_7))
                (portRef C (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d2_renamed_8))
                (portRef C (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d3_renamed_9))
                (portRef C (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d1_renamed_10))
                (portRef C (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d1_renamed_11))
                (portRef C (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d2_renamed_12))
                (portRef C (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2))
                (portRef C (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0))
                (portRef C (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_renamed_13))
                (portRef C (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_renamed_14))
                (portRef C (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1))
                (portRef C (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d1_renamed_15))
                (portRef WCLK (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef WCLK (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef WCLK (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef WCLK (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_7))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_6))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_5))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_4))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_3))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_2))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_1))
                (portRef C (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_0))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_4))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_3))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_2))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_1))
                (portRef C (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_0))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1))
                (portRef C (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0))
              )
            )
            (net rd_en
              (joined
                (portRef rd_en)
                (portRef I0 (instanceRef U0_grf_rf_mem_ram_rd_en_i1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net rst
              (joined
                (portRef rst)
                (portRef CLR (instanceRef U0_grf_rf_rstblk_RST_FULL_GEN_renamed_6))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d3_renamed_9))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d2_renamed_12))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_renamed_13))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_renamed_14))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d1_renamed_15))
              )
            )
            (net wr_en
              (joined
                (portRef wr_en)
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename dbiterr_renamed_0 "dbiterr")
              (joined
                (portRef (member data_count 0))
                (portRef (member data_count 1))
                (portRef (member data_count 2))
                (portRef (member data_count 3))
                (portRef (member data_count 4))
                (portRef (member data_count 5))
                (portRef (member rd_data_count 0))
                (portRef (member rd_data_count 1))
                (portRef (member rd_data_count 2))
                (portRef (member rd_data_count 3))
                (portRef (member rd_data_count 4))
                (portRef (member rd_data_count 5))
                (portRef (member wr_data_count 0))
                (portRef (member wr_data_count 1))
                (portRef (member wr_data_count 2))
                (portRef (member wr_data_count 3))
                (portRef (member wr_data_count 4))
                (portRef (member wr_data_count 5))
                (portRef almost_empty)
                (portRef almost_full)
                (portRef overflow)
                (portRef prog_empty)
                (portRef prog_full)
                (portRef valid)
                (portRef underflow)
                (portRef wr_ack)
                (portRef sbiterr)
                (portRef dbiterr)
                (portRef G (instanceRef XST_GND))
                (portRef D (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2))
                (portRef D (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0))
                (portRef D (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_renamed_13))
                (portRef D (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_renamed_14))
                (portRef D (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1))
                (portRef D (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d1_renamed_15))
                (portRef DID (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef DID (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_7_ "U0/grf.rf/mem/gdm.dm/dout_i<7>")
              (joined
                (portRef (member dout 0))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_7))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_6_ "U0/grf.rf/mem/gdm.dm/dout_i<6>")
              (joined
                (portRef (member dout 1))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_6))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_5_ "U0/grf.rf/mem/gdm.dm/dout_i<5>")
              (joined
                (portRef (member dout 2))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_5))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_4_ "U0/grf.rf/mem/gdm.dm/dout_i<4>")
              (joined
                (portRef (member dout 3))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_4))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_3_ "U0/grf.rf/mem/gdm.dm/dout_i<3>")
              (joined
                (portRef (member dout 4))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_3))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_2_ "U0/grf.rf/mem/gdm.dm/dout_i<2>")
              (joined
                (portRef (member dout 5))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_2))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_1_ "U0/grf.rf/mem/gdm.dm/dout_i<1>")
              (joined
                (portRef (member dout 6))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_1))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm_dout_i_0_ "U0/grf.rf/mem/gdm.dm/dout_i<0>")
              (joined
                (portRef (member dout 7))
                (portRef Q (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_i")
              (joined
                (portRef empty)
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_renamed_2))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_i")
              (joined
                (portRef full)
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_renamed_4))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_going_empty_PWR_18_o_MUX_18_o "U0/grf.rf/gl0.rd/grss.rsts/going_empty_PWR_18_o_MUX_18_o")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_renamed_2))
                (portRef D (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
            (net (rename U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2__ "U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>")
              (joined
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_i_renamed_2))
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef Q (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_4))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_1))
                (portRef PRE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i "U0/grf.rf/gl0.rd/grss.rsts/ram_empty_fb_i")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_grss_rsts_ram_empty_fb_i_renamed_3))
                (portRef I1 (instanceRef U0_grf_rf_mem_ram_rd_en_i1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_comb_PWR_23_o_MUX_20_o "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_comb_PWR_23_o_MUX_20_o")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_renamed_4))
                (portRef D (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_5))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
              )
            )
            (net (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d2 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d2")
              (joined
                (portRef PRE (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_i_renamed_4))
                (portRef PRE (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_5))
                (portRef D (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d3_renamed_9))
                (portRef Q (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d2_renamed_12))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i "U0/grf.rf/gl0.wr/gwss.wsts/ram_full_fb_i")
              (joined
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_ram_full_fb_i_renamed_5))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o11_renamed_18))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d3 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d3")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_RST_FULL_GEN_renamed_6))
                (portRef Q (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d3_renamed_9))
              )
            )
            (net (rename U0_grf_rf_rstblk_RST_FULL_GEN "U0/grf.rf/rstblk/RST_FULL_GEN")
              (joined
                (portRef Q (instanceRef U0_grf_rf_rstblk_RST_FULL_GEN_renamed_6))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o11_renamed_18))
              )
            )
            (net (rename U0_grf_rf_rstblk_rd_rst_asreg_d1 "U0/grf.rf/rstblk/rd_rst_asreg_d1")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d2_renamed_7))
                (portRef Q (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d1_renamed_10))
                (portRef CE (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_renamed_13))
              )
            )
            (net (rename U0_grf_rf_rstblk_rd_rst_asreg_d2 "U0/grf.rf/rstblk/rd_rst_asreg_d2")
              (joined
                (portRef Q (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d2_renamed_7))
                (portRef I1 (instanceRef U0_grf_rf_rstblk_rd_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_wr_rst_asreg_d1 "U0/grf.rf/rstblk/wr_rst_asreg_d1")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d2_renamed_8))
                (portRef Q (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d1_renamed_11))
                (portRef CE (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_renamed_14))
              )
            )
            (net (rename U0_grf_rf_rstblk_wr_rst_asreg_d2 "U0/grf.rf/rstblk/wr_rst_asreg_d2")
              (joined
                (portRef Q (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d2_renamed_8))
                (portRef I1 (instanceRef U0_grf_rf_rstblk_wr_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_rd_rst_asreg "U0/grf.rf/rstblk/rd_rst_asreg")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_d1_renamed_10))
                (portRef Q (instanceRef U0_grf_rf_rstblk_rd_rst_asreg_renamed_13))
                (portRef I0 (instanceRef U0_grf_rf_rstblk_rd_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_wr_rst_asreg "U0/grf.rf/rstblk/wr_rst_asreg")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_d1_renamed_11))
                (portRef Q (instanceRef U0_grf_rf_rstblk_wr_rst_asreg_renamed_14))
                (portRef I0 (instanceRef U0_grf_rf_rstblk_wr_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_grstd1_grst_full_rst_d1 "U0/grf.rf/rstblk/grstd1.grst_full.rst_d1")
              (joined
                (portRef D (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d2_renamed_12))
                (portRef Q (instanceRef U0_grf_rf_rstblk_grstd1_grst_full_rst_d1_renamed_15))
              )
            )
            (net (rename U0_grf_rf_rstblk_rd_rst_comb "U0/grf.rf/rstblk/rd_rst_comb")
              (joined
                (portRef PRE (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_2))
                (portRef PRE (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0))
                (portRef O (instanceRef U0_grf_rf_rstblk_rd_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0__ "U0/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_rd_rst_reg_0))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_7))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_6))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_5))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_4))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_3))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_2))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_1))
                (portRef CLR (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_0))
              )
            )
            (net (rename U0_grf_rf_rstblk_wr_rst_comb "U0/grf.rf/rstblk/wr_rst_comb")
              (joined
                (portRef PRE (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1))
                (portRef O (instanceRef U0_grf_rf_rstblk_wr_rst_comb1))
              )
            )
            (net (rename U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1_ "U0/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg<1>")
              (joined
                (portRef Q (instanceRef U0_grf_rf_rstblk_ngwrdrst_grst_wr_rst_reg_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2))
                (portRef CLR (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1))
                (portRef PRE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<0>")
              (joined
                (portRef A0 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A0 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<1>")
              (joined
                (portRef A1 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A1 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<2>")
              (joined
                (portRef A2 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A2 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<3>")
              (joined
                (portRef A3 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A3 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<4>")
              (joined
                (portRef A4 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A4 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o12_renamed_21))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count_d1<5>")
              (joined
                (portRef A5 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef A5 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRD_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRD_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I5 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<0>")
              (joined
                (portRef DPRA0 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA0 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_0_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0))
                (portRef I5 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<1>")
              (joined
                (portRef DPRA1 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA1 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_1_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1))
                (portRef I5 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I5 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<2>")
              (joined
                (portRef DPRA2 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA2 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_2_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<3>")
              (joined
                (portRef DPRA3 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA3 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_3_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<4>")
              (joined
                (portRef DPRA4 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA4 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_4_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I4 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5_ "U0/grf.rf/gl0.rd/rpntr/gc0.count_d1<5>")
              (joined
                (portRef DPRA5 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef DPRA5 (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef ADDRA_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRB_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRC_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef ADDRA_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRB_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef ADDRC_5_ (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I5 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_ram_wr_en "U0/grf.rf/ram_wr_en")
              (joined
                (portRef WE (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef WE (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef WE (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef WE (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1))
                (portRef CE (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_ram_wr_en_i1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_7_ "U0/grf.rf/mem/gdm.dm/_n0016<7>")
              (joined
                (portRef DPO (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM32))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_7))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_6_ "U0/grf.rf/mem/gdm.dm/_n0016<6>")
              (joined
                (portRef DPO (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM31))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_6))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_3_ "U0/grf.rf/mem/gdm.dm/_n0016<3>")
              (joined
                (portRef DOA (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_3))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_4_ "U0/grf.rf/mem/gdm.dm/_n0016<4>")
              (joined
                (portRef DOB (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_4))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_5_ "U0/grf.rf/mem/gdm.dm/_n0016<5>")
              (joined
                (portRef DOC (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM2))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_5))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_0_ "U0/grf.rf/mem/gdm.dm/_n0016<0>")
              (joined
                (portRef DOA (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_0))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_1_ "U0/grf.rf/mem/gdm.dm/_n0016<1>")
              (joined
                (portRef DOB (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_1))
              )
            )
            (net (rename U0_grf_rf_mem_gdm_dm__n0016_2_ "U0/grf.rf/mem/gdm.dm/_n0016<2>")
              (joined
                (portRef DOC (instanceRef U0_grf_rf_mem_gdm_dm_Mram_RAM1))
                (portRef D (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_2))
              )
            )
            (net (rename U0_grf_rf_mem_ram_rd_en_i "U0/grf.rf/mem/ram_rd_en_i")
              (joined
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_7))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_6))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_5))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_4))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_3))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_2))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_1))
                (portRef CE (instanceRef U0_grf_rf_mem_gdm_dm_dout_i_0))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_4))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_3))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_2))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_1))
                (portRef CE (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_0))
                (portRef O (instanceRef U0_grf_rf_mem_ram_rd_en_i1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<5>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_5))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_4_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<4>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_4))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_4))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o12_renamed_21))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_3_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<3>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_3))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_3))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_2_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<2>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_2))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_2))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
                (portRef I5 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT31))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_1_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<1>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_1))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT21))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT31))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_0_ "U0/grf.rf/gl0.rd/rpntr/gc0.count<0>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_d1_0))
                (portRef Q (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT21))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT31))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
                (portRef I (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT11_INV_0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<5>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_5_1))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<4>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_4))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_4_1))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<3>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_3_1))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_2_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<2>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_2))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT31))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_1_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<1>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_1))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT21))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_rpntr_gc0_count_5__GND_19_o_mux_2_OUT_0_ "U0/grf.rf/gl0.rd/rpntr/gc0.count[5]_GND_19_o_mux_2_OUT<0>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_rd_rpntr_gc0_count_0))
                (portRef O (instanceRef U0_grf_rf_gl0_rd_rpntr_Mmux_gc0_count_5__GND_19_o_mux_2_OUT11_INV_0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<5>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_5))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<4>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_4))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<3>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_3))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<2>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_2))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1))
                (portRef I4 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
                (portRef I5 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT31))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<1>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_1))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
                (portRef I4 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT21))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT31))
                (portRef I4 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count<0>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_d1_0))
                (portRef Q (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1))
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
                (portRef I3 (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT21))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT31))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19))
                (portRef I (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT11_INV_0))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<5>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_5_1))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<4>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_4))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_4_1))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<3>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_3))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_3_1))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_2_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<2>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_2))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT31))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_1_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<1>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_1))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT21))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_5__GND_26_o_mux_2_OUT_0_ "U0/grf.rf/gl0.wr/wpntr/gcc0.gc0.count[5]_GND_26_o_mux_2_OUT<0>")
              (joined
                (portRef D (instanceRef U0_grf_rf_gl0_wr_wpntr_gcc0_gc0_count_0))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_wpntr_Mmux_gcc0_gc0_count_5__GND_26_o_mux_2_OUT11_INV_0))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_comp01 "U0/grf.rf/gl0.rd/grss.rsts/comp01")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp01_renamed_16))
                (portRef I0 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp03))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_comp02 "U0/grf.rf/gl0.rd/grss.rsts/comp02")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp02_renamed_17))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp03))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_comp0 "U0/grf.rf/gl0.rd/grss.rsts/comp0")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_comp03))
                (portRef I5 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
                (portRef I5 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o1 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o1")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o11_renamed_18))
                (portRef I0 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o12")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13_renamed_19))
                (portRef I1 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o13 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o13")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o14))
                (portRef I4 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
              )
            )
            (net (rename U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o11 "U0/grf.rf/gl0.wr/gwss.wsts/Mmux_ram_full_comb_PWR_23_o_MUX_20_o11")
              (joined
                (portRef I2 (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o15))
                (portRef O (instanceRef U0_grf_rf_gl0_wr_gwss_wsts_Mmux_ram_full_comb_PWR_23_o_MUX_20_o12_renamed_22))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o1 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o1")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11_renamed_20))
                (portRef I4 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o11 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o11")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o12_renamed_21))
                (portRef I1 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
            (net (rename U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o12 "U0/grf.rf/gl0.rd/grss.rsts/Mmux_going_empty_PWR_18_o_MUX_18_o12")
              (joined
                (portRef O (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o13))
                (portRef I3 (instanceRef U0_grf_rf_gl0_rd_grss_rsts_Mmux_going_empty_PWR_18_o_MUX_18_o14))
              )
            )
          )
      )
    )
    (cell TFIFO64x8a_64x8b
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port rd_en
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port (array (rename dout "dout(7:0)") 8)
              (direction OUTPUT))
            (port (array (rename din "din(7:0)") 8)
              (direction INPUT))
            (designator "6slx45fgg484-2")
            (property BUS_INFO (string "8:OUTPUT:dout<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INPUT:din<7:0>") (owner "Xilinx"))
            (property TYPE (string "TFIFO64x8a_64x8b") (owner "Xilinx"))
            (property X_CORE_INFO (string "fifo_generator_v6_2, Xilinx CORE Generator 12.3") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "TFIFO64x8a_64x8b_TFIFO64x8a_64x8b") (owner "Xilinx"))
          )
          (contents
            (instance (rename VCC_25 "VCC")
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
            )
            (instance (rename GND_26 "GND")
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
            )
            (instance BU2
              (viewRef view_1 (cellRef TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1_BU2 (libraryRef TFIFO64x8a_64x8b_lib)))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh_assert<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh_negate<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:data_count<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh_assert<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh_negate<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:dout<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:din<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:rd_data_count<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:wr_data_count<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:din<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh_assert<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_empty_thresh_negate<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh_assert<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:INPUT:prog_full_thresh_negate<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:data_count<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:dout<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:rd_data_count<5:0>") (owner "Xilinx"))
              (property BUS_INFO (string "6:OUTPUT:wr_data_count<5:0>") (owner "Xilinx"))
              (property CHECK_LICENSE_TYPE (string "TFIFO64x8a_64x8b,fifo_generator_v6_2,NONE,NONE") (owner "Xilinx"))
              (property CORE_GENERATION_INFO (string "TFIFO64x8a_64x8b,fifo_generator_v6_2,{c_has_int_clk=0,c_has_srst=0,c_rd_freq=1,c_enable_rst_sync=1,c_has_rd_data_count=0,c_din_width=8,c_has_wr_data_count=0,c_full_flags_rst_val=1,c_implementation_type=0,c_use_embedded_reg=0,c_wr_freq=1,c_use_dout_rst=1,c_underflow_low=0,c_has_overflow=0,c_preload_latency=1,c_dout_width=8,c_msgon_val=1,c_rd_depth=64,c_error_injection_type=0,c_has_underflow=0,c_has_almost_full=0,c_has_rst=1,c_data_count_width=6,c_has_wr_ack=0,c_use_ecc=0,c_common_clock=1,c_wr_ack_low=0,c_rd_pntr_width=6,c_use_fwft_data_count=0,c_has_almost_empty=0,c_rd_data_count_width=6,c_overflow_low=0,c_wr_pntr_width=6,c_prog_empty_type=0,c_wr_data_count_width=6,c_preload_regs=0,c_dout_rst_val=0,c_has_data_count=0,c_prog_full_thresh_negate_val=61,c_wr_depth=64,c_prog_empty_thresh_negate_val=3,c_prog_empty_thresh_assert_val=2,c_has_valid=0,c_prog_full_thresh_assert_val=62,component_name=TFIFO64x8a_64x8b,c_valid_low=0,c_prim_fifo_type=512x36,c_prog_full_type=0,c_memory_type=2,}") (owner "Xilinx"))
              (property NB_BUSPIN_PROPS (string "OK") (owner "Xilinx"))
              (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
              (property NLW_MACRO_TAG (integer 1) (owner "Xilinx"))
              (property NLW_MACRO_ALIAS (string "TFIFO64x8a_64x8b_fifo_generator_v6_2_xst_1_BU2") (owner "Xilinx"))
            )
            (net clk
              (joined
                (portRef clk)
                (portRef clk (instanceRef BU2))
              )
              (property USER_ALIAS (string "N4") (owner "Xilinx"))
            )
            (net rst
              (joined
                (portRef rst)
                (portRef rst (instanceRef BU2))
              )
              (property USER_ALIAS (string "N5") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_7_ "din<7>")
              (joined
                (portRef (member din 0))
                (portRef (member din 0) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N11") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_6_ "din<6>")
              (joined
                (portRef (member din 1))
                (portRef (member din 1) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N12") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_5_ "din<5>")
              (joined
                (portRef (member din 2))
                (portRef (member din 2) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N13") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_4_ "din<4>")
              (joined
                (portRef (member din 3))
                (portRef (member din 3) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N14") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_3_ "din<3>")
              (joined
                (portRef (member din 4))
                (portRef (member din 4) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N15") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_2_ "din<2>")
              (joined
                (portRef (member din 5))
                (portRef (member din 5) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N16") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_1_ "din<1>")
              (joined
                (portRef (member din 6))
                (portRef (member din 6) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N17") (owner "Xilinx"))
            )
            (net (rename din_renamed_23_0_ "din<0>")
              (joined
                (portRef (member din 7))
                (portRef (member din 7) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N18") (owner "Xilinx"))
            )
            (net wr_en
              (joined
                (portRef wr_en)
                (portRef wr_en (instanceRef BU2))
              )
              (property USER_ALIAS (string "N19") (owner "Xilinx"))
            )
            (net rd_en
              (joined
                (portRef rd_en)
                (portRef rd_en (instanceRef BU2))
              )
              (property USER_ALIAS (string "N20") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_7_ "dout<7>")
              (joined
                (portRef (member dout 0))
                (portRef (member dout 0) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N60") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_6_ "dout<6>")
              (joined
                (portRef (member dout 1))
                (portRef (member dout 1) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N61") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_5_ "dout<5>")
              (joined
                (portRef (member dout 2))
                (portRef (member dout 2) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N62") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_4_ "dout<4>")
              (joined
                (portRef (member dout 3))
                (portRef (member dout 3) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N63") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_3_ "dout<3>")
              (joined
                (portRef (member dout 4))
                (portRef (member dout 4) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N64") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_2_ "dout<2>")
              (joined
                (portRef (member dout 5))
                (portRef (member dout 5) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N65") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_1_ "dout<1>")
              (joined
                (portRef (member dout 6))
                (portRef (member dout 6) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N66") (owner "Xilinx"))
            )
            (net (rename dout_renamed_24_0_ "dout<0>")
              (joined
                (portRef (member dout 7))
                (portRef (member dout 7) (instanceRef BU2))
              )
              (property USER_ALIAS (string "N67") (owner "Xilinx"))
            )
            (net full
              (joined
                (portRef full)
                (portRef full (instanceRef BU2))
              )
              (property USER_ALIAS (string "N68") (owner "Xilinx"))
            )
            (net empty
              (joined
                (portRef empty)
                (portRef empty (instanceRef BU2))
              )
              (property USER_ALIAS (string "N72") (owner "Xilinx"))
            )
          )
      )
    )
  )

  (design TFIFO64x8a_64x8b
    (cellRef TFIFO64x8a_64x8b
      (libraryRef TFIFO64x8a_64x8b_lib)
    )
    (property PART (string "6slx45fgg484-2") (owner "Xilinx"))
  )
)

