/home/ubuntu/mbucio/tools/openROAD/flow/util/preprocessLib.py -i /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -o objects/sky130hd/riscv_v_rf/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Opening file for replace: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Commented 0 lines containing "original_pin"
Replaced malformed functions 0
Writing replaced file: objects/sky130hd/riscv_v_rf/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
mkdir -p results/sky130hd/riscv_v_rf/base/
echo 60.0 > results/sky130hd/riscv_v_rf/base/clock_period.txt
mkdir -p ./results/sky130hd/riscv_v_rf/base ./logs/sky130hd/riscv_v_rf/base ./reports/sky130hd/riscv_v_rf/base ./objects/sky130hd/riscv_v_rf/base
(env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_canonicalize.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_rf/base/1_1_yosys_canonicalize.log
1. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_7EB58.v
2. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_1F582_5645A.v
3. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_96DA9_C2B4E.v
4. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300B3_9090A.v
5. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_969A4_CCEB1.v
6. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_63257_B3D37.v
7. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A4EAF_A7C6B.v
8. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C3F9D_39151.v
9. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_E6BB0_71521.v
10. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EA379.v
11. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_EE621_F935D.v
12. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_300C0.v
13. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_A8A75.v
14. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_stage_C9449.v
15. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_ctrl.v
16. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr_ctrl.v
17. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_csr.v
18. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf_ctrl.v
19. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_rf.v
20. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode.v
21. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_memory.v
22. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_reduct_src.v
23. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_and.v
24. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_and.v
25. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_or.v
26. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_or.v
27. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bitwise_xor.v
28. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bw_xor.v
29. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/shifter.v
30. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_shifter.v
31. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_logic_ALU.v
32. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/full_adder.v
33. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/half_adder.v
34. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/ripple_carry_adder.v
35. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/behavioral_adder.v
36. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/adder_nbit.v
37. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_adder.v
38. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_twos_comp_sel.v
39. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/multiplier_2bit.v
40. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_2bits.v
41. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_4bits.v
42. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_8bits.v
43. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_16bits.v
44. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_32bits.v
45. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_64bits.v
46. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/vedic_mul_unsigned_128bits.v
47. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_mul.v
48. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_extend.v
49. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_arithmetic_ALU.v
50. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_permutation_ALU.v
51. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_exe_alu.v
52. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_decode_element.v
53. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_bypass.v
54. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_swizzle.v
55. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v_execute.v
56. Executing Verilog-2005 frontend: ./designs/src/riscv_v_rf/convert_to_v/riscv_v.v
57. Executing Liberty frontend: ./objects/sky130hd/riscv_v_rf/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
58. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_rf/base/clock_period.txt
Setting clock period to 60.0
59. Executing HIERARCHY pass (managing design hierarchy).
60. Executing AST frontend in derive mode using pre-parsed AST for module `\riscv_v_rf'.
60.1. Analyzing design hierarchy..
60.2. Analyzing design hierarchy..
61. Executing OPT_CLEAN pass (remove unused cells and wires).
Warning: Ignoring module riscv_v_rf because it contains processes (run 'proc' command first).
62. Executing RTLIL backend.
Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a658a55ab5, CPU: user 0.24s system 0.03s, MEM: 53.25 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 46% 2x read_liberty (0 sec), 28% 1x hierarchy (0 sec), ...
Elapsed time: 0:00.33[h:]min:sec. CPU time: user 0.29 sys 0.03 (99%). Peak memory: 55808KB.
mkdir -p ./results/sky130hd/riscv_v_rf/base ./logs/sky130hd/riscv_v_rf/base ./reports/sky130hd/riscv_v_rf/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth_hier_report.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_rf/base/1_1_yosys_hier_report.log
End of script. Logfile hash: da39a3ee5e, CPU: user 0.00s system 0.00s, MEM: 11.12 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: no commands executed
Elapsed time: 0:00.00[h:]min:sec. CPU time: user 0.00 sys 0.00 (100%). Peak memory: 12800KB.
mkdir -p ./results/sky130hd/riscv_v_rf/base ./logs/sky130hd/riscv_v_rf/base ./reports/sky130hd/riscv_v_rf/base ./objects/sky130hd/riscv_v_rf/base
(export VERILOG_FILES=./results/sky130hd/riscv_v_rf/base/1_synth.rtlil; \
env time -f 'Elapsed time: %E[h:]min:sec. CPU time: user %U sys %S (%P). Peak memory: %MKB.' /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/yosys -v 3 -c /home/ubuntu/mbucio/tools/openROAD/flow/scripts/synth.tcl) 2>&1 | tee /home/ubuntu/mbucio/tools/openROAD/flow/logs/sky130hd/riscv_v_rf/base/1_1_yosys.log
1. Executing RTLIL frontend.
2. Executing Liberty frontend: ./objects/sky130hd/riscv_v_rf/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
3. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_clkgate_hd.v
Using ABC speed script.
Extracting clock period from SDC file: ./results/sky130hd/riscv_v_rf/base/clock_period.txt
Setting clock period to 60.0
synth -top riscv_v_rf -run :fine -flatten -extra-map /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
4. Executing SYNTH pass.
4.1. Executing HIERARCHY pass (managing design hierarchy).
4.1.1. Analyzing design hierarchy..
4.1.2. Analyzing design hierarchy..
4.2. Executing PROC pass (convert processes to netlists).
4.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
4.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
4.2.4. Executing PROC_INIT pass (extract init attributes).
4.2.5. Executing PROC_ARST pass (detect async resets in processes).
4.2.6. Executing PROC_ROM pass (convert switches to ROMs).
4.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
4.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).
4.2.9. Executing PROC_DFF pass (convert process syncs to FFs).
4.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
4.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
4.2.12. Executing OPT_EXPR pass (perform const folding).
4.3. Executing FLATTEN pass (flatten design).
4.4. Executing OPT_EXPR pass (perform const folding).
4.5. Executing OPT_CLEAN pass (remove unused cells and wires).
4.6. Executing CHECK pass (checking for obvious problems).
4.7. Executing OPT pass (performing simple optimizations).
4.7.1. Executing OPT_EXPR pass (perform const folding).
4.7.2. Executing OPT_MERGE pass (detect identical cells).
4.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.5. Executing OPT_MERGE pass (detect identical cells).
4.7.6. Executing OPT_DFF pass (perform DFF optimizations).
4.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.8. Executing OPT_EXPR pass (perform const folding).
4.7.9. Rerunning OPT passes. (Maybe there is more to do..)
4.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.7.12. Executing OPT_MERGE pass (detect identical cells).
4.7.13. Executing OPT_DFF pass (perform DFF optimizations).
4.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
4.7.15. Executing OPT_EXPR pass (perform const folding).
4.7.16. Finished OPT passes. (There is nothing left to do.)
4.8. Executing FSM pass (extract and optimize FSM).
4.8.1. Executing FSM_DETECT pass (finding FSMs in design).
4.8.2. Executing FSM_EXTRACT pass (extracting FSM from design).
4.8.3. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.4. Executing OPT_CLEAN pass (remove unused cells and wires).
4.8.5. Executing FSM_OPT pass (simple optimizations of FSMs).
4.8.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
4.8.7. Executing FSM_INFO pass (dumping all available information on FSM cells).
4.8.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
4.9. Executing OPT pass (performing simple optimizations).
4.9.1. Executing OPT_EXPR pass (perform const folding).
4.9.2. Executing OPT_MERGE pass (detect identical cells).
4.9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.9.5. Executing OPT_MERGE pass (detect identical cells).
4.9.6. Executing OPT_DFF pass (perform DFF optimizations).
4.9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.9.8. Executing OPT_EXPR pass (perform const folding).
4.9.9. Finished OPT passes. (There is nothing left to do.)
4.10. Executing WREDUCE pass (reducing word size of cells).
4.11. Executing PEEPOPT pass (run peephole optimizers).
4.12. Executing OPT_CLEAN pass (remove unused cells and wires).
4.13. Executing ALUMACC pass (create $alu and $macc cells).
4.14. Executing SHARE pass (SAT-based resource sharing).
4.15. Executing OPT pass (performing simple optimizations).
4.15.1. Executing OPT_EXPR pass (perform const folding).
4.15.2. Executing OPT_MERGE pass (detect identical cells).
4.15.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
4.15.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
4.15.5. Executing OPT_MERGE pass (detect identical cells).
4.15.6. Executing OPT_DFF pass (perform DFF optimizations).
4.15.7. Executing OPT_CLEAN pass (remove unused cells and wires).
4.15.8. Executing OPT_EXPR pass (perform const folding).
4.15.9. Finished OPT passes. (There is nothing left to do.)
4.16. Executing MEMORY pass.
4.16.1. Executing OPT_MEM pass (optimize memories).
4.16.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
4.16.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
4.16.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).
4.16.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
4.16.6. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
4.16.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
4.16.9. Executing OPT_CLEAN pass (remove unused cells and wires).
4.16.10. Executing MEMORY_COLLECT pass (generating $mem cells).
4.17. Executing OPT_CLEAN pass (remove unused cells and wires).
5. Executing SYNTH pass.
5.1. Executing OPT pass (performing simple optimizations).
5.1.1. Executing OPT_EXPR pass (perform const folding).
5.1.2. Executing OPT_MERGE pass (detect identical cells).
5.1.3. Executing OPT_DFF pass (perform DFF optimizations).
5.1.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.1.5. Finished fast OPT passes.
5.2. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
5.3. Executing OPT pass (performing simple optimizations).
5.3.1. Executing OPT_EXPR pass (perform const folding).
5.3.2. Executing OPT_MERGE pass (detect identical cells).
5.3.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.5. Executing OPT_MERGE pass (detect identical cells).
5.3.6. Executing OPT_SHARE pass.
5.3.7. Executing OPT_DFF pass (perform DFF optimizations).
5.3.8. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.9. Executing OPT_EXPR pass (perform const folding).
5.3.10. Rerunning OPT passes. (Maybe there is more to do..)
5.3.11. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.3.12. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
5.3.13. Executing OPT_MERGE pass (detect identical cells).
5.3.14. Executing OPT_SHARE pass.
5.3.15. Executing OPT_DFF pass (perform DFF optimizations).
5.3.16. Executing OPT_CLEAN pass (remove unused cells and wires).
5.3.17. Executing OPT_EXPR pass (perform const folding).
5.3.18. Finished OPT passes. (There is nothing left to do.)
5.4. Executing TECHMAP pass (map to technology primitives).
5.4.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/tools/install/yosys/bin/../share/yosys/techmap.v
5.4.2. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/common/lcu_kogge_stone.v
5.4.3. Continuing TECHMAP pass.
5.4.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.19. Executing OPT_EXPR pass (perform const folding).
5.4.25. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.26. Executing OPT_EXPR pass (perform const folding).
5.4.32. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.33. Executing OPT_EXPR pass (perform const folding).
5.4.39. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.40. Executing OPT_EXPR pass (perform const folding).
5.4.46. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.47. Executing OPT_EXPR pass (perform const folding).
5.4.53. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.54. Executing OPT_EXPR pass (perform const folding).
5.4.60. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.61. Executing OPT_EXPR pass (perform const folding).
5.4.67. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.68. Executing OPT_EXPR pass (perform const folding).
5.4.74. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.75. Executing OPT_EXPR pass (perform const folding).
5.4.81. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.82. Executing OPT_EXPR pass (perform const folding).
5.4.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.89. Executing OPT_EXPR pass (perform const folding).
5.4.95. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.96. Executing OPT_EXPR pass (perform const folding).
5.4.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.103. Executing OPT_EXPR pass (perform const folding).
5.4.109. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.110. Executing OPT_EXPR pass (perform const folding).
5.4.116. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.117. Executing OPT_EXPR pass (perform const folding).
5.4.118. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
5.4.119. Executing OPT_EXPR pass (perform const folding).
5.5. Executing OPT pass (performing simple optimizations).
5.5.1. Executing OPT_EXPR pass (perform const folding).
5.5.2. Executing OPT_MERGE pass (detect identical cells).
5.5.3. Executing OPT_DFF pass (perform DFF optimizations).
5.5.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.5.5. Finished fast OPT passes.
5.6. Executing ABC pass (technology mapping using ABC).
5.6.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
5.7. Executing OPT pass (performing simple optimizations).
5.7.1. Executing OPT_EXPR pass (perform const folding).
5.7.2. Executing OPT_MERGE pass (detect identical cells).
5.7.3. Executing OPT_DFF pass (perform DFF optimizations).
5.7.4. Executing OPT_CLEAN pass (remove unused cells and wires).
5.7.5. Finished fast OPT passes.
5.8. Executing HIERARCHY pass (managing design hierarchy).
5.8.1. Analyzing design hierarchy..
5.8.2. Analyzing design hierarchy..
5.9. Printing statistics.
5.10. Executing CHECK pass (checking for obvious problems).
6. Executing OPT pass (performing simple optimizations).
6.1. Executing OPT_EXPR pass (perform const folding).
6.2. Executing OPT_MERGE pass (detect identical cells).
6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.5. Executing OPT_MERGE pass (detect identical cells).
6.6. Executing OPT_DFF pass (perform DFF optimizations).
6.7. Executing OPT_CLEAN pass (remove unused cells and wires).
6.8. Executing OPT_EXPR pass (perform const folding).
6.9. Rerunning OPT passes. (Maybe there is more to do..)
6.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
6.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
6.12. Executing OPT_MERGE pass (detect identical cells).
6.13. Executing OPT_DFF pass (perform DFF optimizations).
6.14. Executing OPT_CLEAN pass (remove unused cells and wires).
6.15. Executing OPT_EXPR pass (perform const folding).
6.16. Finished OPT passes. (There is nothing left to do.)
7. Executing TECHMAP pass (map to technology primitives).
7.1. Executing Verilog-2005 frontend: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/cells_latch_hd.v
7.2. Continuing TECHMAP pass.
8. Executing DFFLIBMAP pass (mapping DFF cells to sequential cells from liberty file).
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbn_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtn_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE|IQ&!DE' in pin attribute of cell 'sky130_fd_sc_hd__edfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfbbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfrtp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfsbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfstp_4' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxbp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_1' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_2' - skipping.
Warning: Found unsupported expression 'D&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sdfxtp_4' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxbp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_1' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_2' - skipping.
Warning: Found unsupported expression 'D&DE&!SCE|IQ&!DE&!SCE|SCD&SCE' in pin attribute of cell 'sky130_fd_sc_hd__sedfxtp_4' - skipping.
8.1. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).
9. Executing OPT pass (performing simple optimizations).
9.1. Executing OPT_EXPR pass (perform const folding).
9.2. Executing OPT_MERGE pass (detect identical cells).
9.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
9.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
9.5. Executing OPT_MERGE pass (detect identical cells).
9.6. Executing OPT_DFF pass (perform DFF optimizations).
9.7. Executing OPT_CLEAN pass (remove unused cells and wires).
9.8. Executing OPT_EXPR pass (perform const folding).
9.9. Finished OPT passes. (There is nothing left to do.)
abc -script /home/ubuntu/mbucio/tools/openROAD/flow/scripts/abc_speed.script -liberty ./objects/sky130hd/riscv_v_rf/base/lib/sky130_fd_sc_hd__tt_025C_1v80.lib -constr ./objects/sky130hd/riscv_v_rf/base/abc.constr -dont_use sky130_fd_sc_hd__probe_p_8 -dont_use sky130_fd_sc_hd__probec_p_8 -dont_use sky130_fd_sc_hd__lpflow_bleeder_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkbufkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_1 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_16 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_2 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_clkinvkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_12 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_3 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_4 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_6 -dont_use sky130_fd_sc_hd__lpflow_decapkapwr_8 -dont_use sky130_fd_sc_hd__lpflow_inputiso0n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso0p_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1n_1 -dont_use sky130_fd_sc_hd__lpflow_inputiso1p_1 -dont_use sky130_fd_sc_hd__lpflow_inputisolatch_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_1 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_16 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_2 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_4 -dont_use sky130_fd_sc_hd__lpflow_isobufsrc_8 -dont_use sky130_fd_sc_hd__lpflow_isobufsrckapwr_16 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_hl_isowell_tap_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_4 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_1 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_2 -dont_use sky130_fd_sc_hd__lpflow_lsbuf_lh_isowell_tap_4 -D 60.0
10. Executing ABC pass (technology mapping using ABC).
10.1. Extracting gate netlist of module `\riscv_v_rf' to `<abc-temp-dir>/input.blif'..
10.1.1. Executing ABC.
10.1.2. Re-integrating ABC results.
11. Executing SETUNDEF pass (replace undef values with defined constants).
12. Executing SPLITNETS pass (splitting up multi-bit signals).
13. Executing OPT_CLEAN pass (remove unused cells and wires).
14. Executing HILOMAP pass (mapping to constant drivers).
15. Executing INSBUF pass (insert buffer cells for connected wires).
16. Executing CHECK pass (checking for obvious problems).
17. Printing statistics.
18. Executing Verilog backend.
exec cp ./designs/sky130hd/riscv_v_rf/constraint.sdc ./results/sky130hd/riscv_v_rf/base/1_synth.sdc
Warnings: 26 unique messages, 234 total
End of script. Logfile hash: 0b6f0f91de, CPU: user 447.67s system 16.15s, MEM: 20172.60 MB peak
Yosys 0.46 (git sha1 e97731b9d, clang++ 14.0.0-1ubuntu1.1 -fPIC -O3)
Time spent: 35% 106x opt_expr (176 sec), 13% 21x opt_clean (64 sec), ...
Elapsed time: 8:16.75[h:]min:sec. CPU time: user 479.45 sys 17.24 (99%). Peak memory: 20656744KB.
mkdir -p ./results/sky130hd/riscv_v_rf/base ./logs/sky130hd/riscv_v_rf/base ./reports/sky130hd/riscv_v_rf/base
cp ./results/sky130hd/riscv_v_rf/base/1_1_yosys.v ./results/sky130hd/riscv_v_rf/base/1_synth.v
OpenROAD v2.0-16316-gf9cfd9383 
Features included (+) or not (-): +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 8 thread(s).
mkdir -p ./objects/sky130hd/riscv_v_rf/base
Running floorplan.tcl, stage 2_1_floorplan
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd.tlef, created 13 layers, 25 vias
[INFO ODB-0227] LEF file: /home/ubuntu/mbucio/tools/openROAD/flow/platforms/sky130hd/lef/sky130_fd_sc_hd_merged.lef, created 441 library cells
[WARNING STA-0347] current_design for other than top cell not supported.
Master sky130_ef_sc_hd__decap_12 is loaded but not used in the design

==========================================================================
Floorplan check_setup
--------------------------------------------------------------------------
number instances in verilog is 24130
[WARNING IFP-0028] Core area lower left (200.000, 200.000) snapped to (200.100, 201.280).
[INFO IFP-0001] Added 514 rows of 3043 site unithd.
[INFO RSZ-0026] Removed 2797 buffers.
Default units for flow
 time 1ns
 capacitance 1pF
 resistance 1kohm
 voltage 1v
 current 1mA
 power 1nW
 distance 1um
Report metrics stage 2, floorplan final...

==========================================================================
floorplan final report_design_area
--------------------------------------------------------------------------
Design area 248108 u^2 13% utilization.
Elapsed time: 0:18.34[h:]min:sec. CPU time: user 18.21 sys 0.11 (99%). Peak memory: 242008KB.
Running io_placement_random.tcl, stage 2_2_floorplan_io
[WARNING STA-0347] current_design for other than top cell not supported.
place_pins -hor_layers met3 -ver_layers met2 -random
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0007] Random pin placement.
Elapsed time: 0:00.57[h:]min:sec. CPU time: user 0.50 sys 0.07 (99%). Peak memory: 171220KB.
Running tdms_place.tcl, stage 2_3_floorplan_tdms
exec cp ./results/sky130hd/riscv_v_rf/base/2_2_floorplan_io.odb ./results/sky130hd/riscv_v_rf/base/2_3_floorplan_tdms.odb
Elapsed time: 0:00.15[h:]min:sec. CPU time: user 0.11 sys 0.04 (100%). Peak memory: 100716KB.
Running macro_place.tcl, stage 2_4_floorplan_macro
[WARNING STA-0347] current_design for other than top cell not supported.
No macros found: Skipping macro_placement
Elapsed time: 0:00.58[h:]min:sec. CPU time: user 0.50 sys 0.07 (99%). Peak memory: 168936KB.
Running tapcell.tcl, stage 2_5_floorplan_tapcell
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO TAP-0005] Inserted 26058 tapcells.
Ela[NesterovSolve] Iter:  450 overflow: 0.203 HPWL: 9678822
[NesterovSolve] Iter:  460 overflow: 0.260 HPWL: 4476984
2_6_floorplan_pdn
[WARNING STA-0347] current_design for other than top cell not supported.
[INFO PDN-0001] Inserting grid: grid
Elapsed time: 0:02.20[h:]min:sec. CPU time: user 2.08 sys 0.11 (100%). Peak memory: 265552KB.
cp ./results/sky130hd/riscv_v_rf/base/2_6_floorplan_pdn.odb ./results/sky130hd/riscv_v_rf/base/2_floorplan.odb
Running global_place_skip_io.tcl, stage 3_1_place_gp_skip_io
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             47391
[INFO GPL-0007] NumPlaceInstances:        21333
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  21503
[INFO GPL-0011] NumPins:                  90792
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:      248107.955 um^2
[INFO GPL-0019] Util:                    12.893 %
[INFO GPL-0020] StdInstsArea:        248107.955 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    167579
[INFO GPL-0032] FillerInit:NumGNets:      21503
[INFO GPL-0033] FillerInit:NumGPins:      90792
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:       11.630 um^2
[INFO GPL-0025] IdealBinArea:            11.630 um^2
[INFO GPL-0026] IdealBinCnt:             168268
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             47391
[INFO GPL-0007] NumPlaceInstances:        21333
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  21503
[INFO GPL-0011] NumPins:                  90206
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:      248107.955 um^2
[INFO GPL-0019] Util:                    12.893 %
[INFO GPL-0020] StdInstsArea:        248107.955 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:     96135
[INFO GPL-0032] FillerInit:NumGNets:      21503
[INFO GPL-0033] FillerInit:NumGPins:      90206
[INFO GPL-0023] TargetDensity:            0.574
[INFO GPL-0024] AvrgPlaceInstArea:       11.630 um^2
[INFO GPL-0025] IdealBinArea:            20.245 um^2
[INFO GPL-0026] IdealBinCnt:              96664
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 1.000 HPWL: 59629254
[NesterovSolve] Iter:   10 overflow: 0.999 HPWL: 31409266
[NesterovSolve] Iter:   20 overflow: 0.999 HPWL: 30765584
[NesterovSolve] Iter:   30 overflow: 0.999 HPWL: 30741732
[NesterovSolve] Iter:   40 overflow: 0.999 HPWL: 30723423
[NesterovSolve] Iter:   50 overflow: 0.999 HPWL: 30733459
[NesterovSolve] Iter:   60 overflow: 0.999 HPWL: 30750876
[NesterovSolve] Iter:   70 overflow: 0.999 HPWL: 30774229
[NesterovSolve] Iter:   80 overflow: 0.999 HPWL: 30822532
[NesterovSolve] Iter:   90 overflow: 0.999 HPWL: 30912562
[NesterovSolve] Iter:  100 overflow: 0.999 HPWL: 31089013
[NesterovSolve] Iter:  110 overflow: 0.999 HPWL: 31433867
[NesterovSolve] Iter:  120 overflow: 0.999 HPWL: 32217737
[NesterovSolve] Iter:  130 overflow: 0.999 HPWL: 34372428
[NesterovSolve] Iter:  140 overflow: 0.998 HPWL: 39344574
[NesterovSolve] Iter:  150 overflow: 0.996 HPWL: 49868235
[NesterovSolve] Iter:  160 overflow: 0.992 HPWL: 65081170
[NesterovSolve] Iter:  170 overflow: 0.986 HPWL: 78794368
[NesterovSolve] Iter:  180 overflow: 0.979 HPWL: 91373439
[NesterovSolve] Iter:  190 overflow: 0.971 HPWL: 107563367
[NesterovSolve] Iter:  200 overflow: 0.960 HPWL: 126829265
[NesterovSolve] Iter:  210 overflow: 0.945 HPWL: 149076819
[NesterovSolve] Iter:  220 overflow: 0.921 HPWL: 170606045
[NesterovSolve] Iter:  230 overflow: 0.896 HPWL: 186163064
[NesterovSolve] Iter:  240 overflow: 0.869 HPWL: 206238881
[NesterovSolve] Iter:  250 overflow: 0.842 HPWL: 244631360
[NesterovSolve] Iter:  260 overflow: 0.814 HPWL: 267298531
[NesterovSolve] Iter:  270 overflow: 0.783 HPWL: 282606998
[NesterovSolve] Iter:  280 overflow: 0.755 HPWL: 309795117
[NesterovSolve] Iter:  290 overflow: 0.727 HPWL: 317296520
[NesterovSolve] Iter:  300 overflow: 0.696 HPWL: 313069631
[NesterovSolve] Iter:  310 overflow: 0.660 HPWL: 312618700
[NesterovSolve] Iter:  320 overflow: 0.622 HPWL: 313010032
[NesterovSolve] Iter:  330 overflow: 0.582 HPWL: 320354378
[NesterovSolve] Iter:  340 overflow: 0.538 HPWL: 324747518
[NesterovSolve] Iter:  350 overflow: 0.492 HPWL: 329607738
[NesterovSolve] Iter:  360 overflow: 0.446 HPWL: 336742647
[NesterovSolve] Iter:  370 overflow: 0.399 HPWL: 342108154
[NesterovSolve] Iter:  380 overflow: 0.352 HPWL: 347869009
[NesterovSolve] Iter:  390 overflow: 0.314 HPWL: 351626350
[NesterovSolve] Iter:  400 overflow: 0.278 HPWL: 355156514
[NesterovSolve] Iter:  410 overflow: 0.243 HPWL: 358335079
[NesterovSolve] Iter:  420 overflow: 0.211 HPWL: 361315657
[NesterovSolve] Iter:  430 overflow: 0.182 HPWL: 364141728
[NesterovSolve] Iter:  440 overflow: 0.157 HPWL: 366600865
[NesterovSolve] Iter:  450 overflow: 0.132 HPWL: 368912007
[NesterovSolve] Iter:  460 overflow: 0.113 HPWL: 371483747
[NesterovSolve] Finished with Overflow: 0.099659
Elapsed time: 0:33.53[h:]min:sec. CPU time: user 174.83 sys 0.25 (522%). Peak memory: 260728KB.
Running io_placement.tcl, stage 3_2_place_iop
place_pins -hor_layers met3 -ver_layers met2
Found 0 macro blocks.
Using 2 tracks default min distance between IO pins.
[INFO PPL-0010] Tentative 0 to set up sections.
[INFO PPL-0001] Number of slots           5828
[INFO PPL-0002] Number of I/O             586
[INFO PPL-0003] Number of I/O w/sink      586
[INFO PPL-0004] Number of I/O w/o sink    0
[INFO PPL-0005] Slots per section         200
[INFO PPL-0006] Slots increase factor     0.01
[INFO PPL-0008] Successfully assigned pins to sections.
[INFO PPL-0012] I/O nets HPWL: 359530.50 um.
Elapsed time: 0:00.72[h:]min:sec. CPU time: user 0.64 sys 0.08 (100%). Peak memory: 202120KB.
Running global_place.tcl, stage 3_3_place_gp
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             47391
[INFO GPL-0007] NumPlaceInstances:        21333
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  21503
[INFO GPL-0011] NumPins:                  90792
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:      248107.955 um^2
[INFO GPL-0019] Util:                    12.893 %
[INFO GPL-0020] StdInstsArea:        248107.955 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[INFO GPL-0031] FillerInit:NumGCells:    167579
[INFO GPL-0032] FillerInit:NumGNets:      21503
[INFO GPL-0033] FillerInit:NumGPins:      90792
[INFO GPL-0023] TargetDensity:            1.000
[INFO GPL-0024] AvrgPlaceInstArea:       11.630 um^2
[INFO GPL-0025] IdealBinArea:            11.630 um^2
[INFO GPL-0026] IdealBinCnt:             168268
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
global_placement -density 0.574463697373867 -pad_left 0 -pad_right 0 -routability_driven -timing_driven
[INFO GPL-0002] DBU: 1000
[INFO GPL-0003] SiteSize: (  0.460  2.720 ) um
[INFO GPL-0004] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0006] NumInstances:             47391
[INFO GPL-0007] NumPlaceInstances:        21333
[INFO GPL-0008] NumFixedInstances:        26058
[INFO GPL-0009] NumDummyInstances:            0
[INFO GPL-0010] NumNets:                  21503
[INFO GPL-0011] NumPins:                  90792
[INFO GPL-0012] DieBBox:  (  0.000  0.000 ) ( 1600.000 1600.000 ) um
[INFO GPL-0013] CoreBBox: ( 200.100 201.280 ) ( 1599.880 1599.360 ) um
[INFO GPL-0016] CoreArea:            1957004.422 um^2
[INFO GPL-0017] NonPlaceInstsArea:    32603.770 um^2
[INFO GPL-0018] PlaceInstsArea:      248107.955 um^2
[INFO GPL-0019] Util:                    12.893 %
[INFO GPL-0020] StdInstsArea:        248107.955 um^2
[INFO GPL-0021] MacroInstsArea:           0.000 um^2
[InitialPlace]  Iter: 1 CG residual: 0.00005291 HPWL: 869087220
[InitialPlace]  Iter: 2 CG residual: 0.00017512 HPWL: 712620225
[InitialPlace]  Iter: 3 CG residual: 0.00022026 HPWL: 712971575
[InitialPlace]  Iter: 4 CG residual: 0.00035522 HPWL: 712349726
[InitialPlace]  Iter: 5 CG residual: 0.00027167 HPWL: 706241516
[InitialPlace]  Iter: 6 CG residual: 0.00034506 HPWL: 703454590
[InitialPlace]  Iter: 7 CG residual: 0.00027626 HPWL: 695183471
[InitialPlace]  Iter: 8 CG residual: 0.00033632 HPWL: 693567519
[InitialPlace]  Iter: 9 CG residual: 0.00021149 HPWL: 686484690
[InitialPlace]  Iter: 10 CG residual: 0.00022057 HPWL: 686370451
[InitialPlace]  Iter: 11 CG residual: 0.00019247 HPWL: 680475644
[InitialPlace]  Iter: 12 CG residual: 0.00019738 HPWL: 679670258
[InitialPlace]  Iter: 13 CG residual: 0.00017258 HPWL: 674240498
[InitialPlace]  Iter: 14 CG residual: 0.00018968 HPWL: 675008057
[InitialPlace]  Iter: 15 CG residual: 0.00016626 HPWL: 670118702
[InitialPlace]  Iter: 16 CG residual: 0.00016477 HPWL: 668940581
[InitialPlace]  Iter: 17 CG residual: 0.00015965 HPWL: 664886867
[InitialPlace]  Iter: 18 CG residual: 0.00015062 HPWL: 663277618
[InitialPlace]  Iter: 19 CG residual: 0.00015808 HPWL: 660402728
[InitialPlace]  Iter: 20 CG residual: 0.00013589 HPWL: 660501387
[INFO GPL-0031] FillerInit:NumGCells:     96135
[INFO GPL-0032] FillerInit:NumGNets:      21503
[INFO GPL-0033] FillerInit:NumGPins:      90792
[INFO GPL-0023] TargetDensity:            0.574
[INFO GPL-0024] AvrgPlaceInstArea:       11.630 um^2
[INFO GPL-0025] IdealBinArea:            20.245 um^2
[INFO GPL-0026] IdealBinCnt:              96664
[INFO GPL-0027] TotalBinArea:        1957004.422 um^2
[INFO GPL-0028] BinCnt:       256    256
[INFO GPL-0029] BinSize: (  5.468  5.462 )
[INFO GPL-0030] NumBins: 65536
[NesterovSolve] Iter:    1 overflow: 0.907 HPWL: 569247597
[NesterovSolve] Iter:   10 overflow: 0.843 HPWL: 641991842
[NesterovSolve] Iter:   20 overflow: 0.833 HPWL: 641533691
[NesterovSolve] Iter:   30 overflow: 0.833 HPWL: 645741578
[NesterovSolve] Iter:   40 overflow: 0.834 HPWL: 655366466
[NesterovSolve] Iter:   50 overflow: 0.837 HPWL: 662930800
[NesterovSolve] Iter:   60 overflow: 0.840 HPWL: 668984240
[NesterovSolve] Iter:   70 overflow: 0.841 HPWL: 674005661
[NesterovSolve] Iter:   80 overflow: 0.842 HPWL: 677987601
[NesterovSolve] Iter:   90 overflow: 0.843 HPWL: 682331320
[NesterovSolve] Iter:  100 overflow: 0.843 HPWL: 685632110
[NesterovSolve] Iter:  110 overflow: 0.843 HPWL: 686930608
[NesterovSolve] Iter:  120 overflow: 0.841 HPWL: 687632523
[NesterovSolve] Iter:  130 overflow: 0.839 HPWL: 688020107
[NesterovSolve] Iter:  140 overflow: 0.835 HPWL: 688452922
[NesterovSolve] Iter:  150 overflow: 0.831 HPWL: 689705832
[NesterovSolve] Iter:  160 overflow: 0.824 HPWL: 691968612
[NesterovSolve] Iter:  170 overflow: 0.814 HPWL: 693743818
[NesterovSolve] Iter:  180 overflow: 0.803 HPWL: 687451501
[NesterovSolve] Iter:  190 overflow: 0.790 HPWL: 666122030
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.03e-08
[INFO GPL-0103] Timing-driven: weighted 2148 nets.
[NesterovSolve] Iter:  200 overflow: 0.774 HPWL: 657631963
[NesterovSolve] Iter:  210 overflow: 0.757 HPWL: 653413111
[NesterovSolve] Iter:  220 overflow: 0.736 HPWL: 645798143
[NesterovSolve] Iter:  230 overflow: 0.715 HPWL: 647800642
[NesterovSolve] Iter:  240 overflow: 0.687 HPWL: 640563099
[NesterovSolve] Iter:  250 overflow: 0.654 HPWL: 636792734
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.04e-08
[INFO GPL-0103] Timing-driven: weighted 2150 nets.
[NesterovSolve] Iter:  260 overflow: 0.617 HPWL: 635720246
[NesterovSolve] Snapshot saved at iter = 265
[NesterovSolve] Iter:  270 overflow: 0.581 HPWL: 636130985
[NesterovSolve] Iter:  280 overflow: 0.538 HPWL: 635846343
[NesterovSolve] Iter:  290 overflow: 0.493 HPWL: 638121963
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.12e-08
[INFO GPL-0103] Timing-driven: weighted 2150 nets.
[NesterovSolve] Iter:  300 overflow: 0.447 HPWL: 642694517
[NesterovSolve] Iter:  310 overflow: 0.401 HPWL: 647061090
[NesterovSolve] Iter:  320 overflow: 0.354 HPWL: 651082887
[NesterovSolve] Iter:  330 overflow: 0.315 HPWL: 653327590
[INFO GPL-0075] Routability numCall: 1 inflationIterCnt: 1 bloatIterCnt: 0
[INFO GPL-0036] TileBBox: (    0    0 ) ( 6900 6900 ) DBU
[INFO GPL-0038] TileCnt:     231  231
[INFO GPL-0040] NumTiles: 53361
[INFO GPL-0081] TotalRouteOverflow: 0.005072116851806641
[INFO GPL-0082] OverflowTileCnt: 1
[INFO GPL-0083] 0.5%RC: 0.8585141238648347
[INFO GPL-0084] 1.0%RC: 0.8294979320483261
[INFO GPL-0085] 2.0%RC: 0.7987547993436734
[INFO GPL-0086] 5.0%RC: 0.7486740760295835
[INFO GPL-0087] FinalRC: 0.844006
[INFO GPL-0077] FinalRC lower than targetRC(1.01), routability not needed.
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.12e-08
[INFO GPL-0103] Timing-driven: weighted 2150 nets.
[NesterovSolve] Iter:  340 overflow: 0.279 HPWL: 656437147
[NesterovSolve] Iter:  350 overflow: 0.243 HPWL: 658821531
[NesterovSolve] Iter:  360 overflow: 0.210 HPWL: 658364048
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.04e-08
[INFO GPL-0103] Timing-driven: weighted 2150 nets.
[NesterovSolve] Iter:  370 overflow: 0.180 HPWL: 662329962
[NesterovSolve] Iter:  380 overflow: 0.153 HPWL: 666188630
[INFO GPL-0100] Timing-driven: executing resizer for reweighting nets.
[INFO GPL-0101] Timing-driven: worst slack 3.11e-08
[INFO GPL-0103] Timing-driven: weighted 2150 nets.
[NesterovSolve] Iter:  390 overflow: 0.130 HPWL: 669903915
[NesterovSolve] Iter:  400 overflow: 0.110 HPWL: 670206769
[NesterovSolve] Finished with Overflow: 0.098687
Report metrics stage 5, global place...

==========================================================================
global place report_design_area
--------------------------------------------------------------------------
Design area 280712 u^2 14% utilization.
Elapsed time: 2:09.60[h:]min:sec. CPU time: user 290.94 sys 0.53 (224%). Peak memory: 986828KB.
Running resize.tcl, stage 3_4_place_resized
Perform port buffering...
[INFO RSZ-0027] Inserted 169 input buffers.
[INFO RSZ-0028] Inserted 416 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 2154um.
[INFO RSZ-0034] Found 7483 slew violations.
[INFO RSZ-0036] Found 120 capacitance violations.
[INFO RSZ-0037] Found 13 long wires.
[INFO RSZ-0038] Inserted 661 buffers in 7485 nets.
[INFO RSZ-0039] Resized 6166 instances.
Repair tie lo fanout...
Repair tie hi fanout...
Floating nets: 
Report metrics stage 3, resizer...

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 322066 u^2 16% utilization.
Instance count before 47391, after 48637
Pin count before 90206, after 92698
Elapsed time: 0:30.20[h:]min:sec. CPU time: user 29.75 sys 0.45 (100%). Peak memory: 759016KB.
Running detail_place.tcl, stage 3_5_place_dp
Placement Analysis
---------------------------------
total displacement      64579.9 u
average displacement        1.3 u
max displacement           37.7 u
original HPWL          950394.7 u
legalized HPWL        1008913.2 u
delta HPWL                    6 %

Detailed placement improvement.
Importing netlist into detailed improver.
[INFO DPO-0100] Creating network with 48637 cells, 586 terminals, 22749 edges, 93284 pins, and 0 blockages.
[INFO DPO-0109] Network stats: inst 49223, edges 22749, pins 93284
[INFO DPO-0110] Number of regions is 1
[INFO DPO-0401] Setting random seed to 1.
[INFO DPO-0402] Setting maximum displacement 5 1 to 13600 2720 units.
[INFO DPO-0320] Collected 26644 fixed cells.
[INFO DPO-0318] Collected 22579 single height cells.
[INFO DPO-0321] Collected 0 wide cells.
[INFO DPO-0322] Image (200100, 201280) - (1599420, 1599360)
[INFO DPO-0310] Assigned 22579 cells into segments.  Movement in X-direction is 59800.000000, movement in Y-direction is 5440.000000.
[WARNING DPO-0200] Unexpected displacement during legalization.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 84 site alignment problems.
[INFO DPO-0311] Found 64 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
[WARNING DPO-0201] Placement check failure during legalization.
[INFO DPO-0303] Running algorithm for independent set matching.
[INFO DPO-0300] Set matching objective is wirelength.
[INFO DPO-0301] Pass   1 of matching; objective is 1.010597e+09.
[INFO DPO-0302] End of matching; objective is 1.009758e+09, improvement is 0.08 percent.
[INFO DPO-0303] Running algorithm for global swaps.
[INFO DPO-0306] Pass   1 of global swaps; hpwl is 9.974409e+08.
[INFO DPO-0306] Pass   2 of global swaps; hpwl is 9.952497e+08.
[INFO DPO-0307] End of global swaps; objective is 9.952497e+08, improvement is 1.44 percent.
[INFO DPO-0303] Running algorithm for vertical swaps.
[INFO DPO-0308] Pass   1 of vertical swaps; hpwl is 9.927900e+08.
[INFO DPO-0309] End of vertical swaps; objective is 9.927900e+08, improvement is 0.25 percent.
[INFO DPO-0303] Running algorithm for reordering.
[INFO DPO-0304] Pass   1 of reordering; objective is 9.914573e+08.
[INFO DPO-0305] End of reordering; objective is 9.914573e+08, improvement is 0.13 percent.
[INFO DPO-0303] Running algorithm for random improvement.
[INFO DPO-0324] Random improver is using displacement generator.
[INFO DPO-0325] Random improver is using hpwl objective.
[INFO DPO-0326] Random improver cost string is (a).
[INFO DPO-0332] End of pass, Generator displacement called 451580 times.
[INFO DPO-0335] Generator displacement, Cumulative attempts 451580, swaps 62920, moves 96738 since last reset.
[INFO DPO-0333] End of pass, Objective hpwl, Initial cost 9.879260e+08, Scratch cost 9.797426e+08, Incremental cost 9.797426e+08, Mismatch? N
[INFO DPO-0338] End of pass, Total cost is 9.797426e+08.
[INFO DPO-0327] Pass   1 of random improver; improvement in cost is 0.83 percent.
[INFO DPO-0328] End of random improver; improvement is 0.828345 percent.
[INFO DPO-0380] Cell flipping.
[INFO DPO-0382] Changed 11284 cell orientations for row compatibility.
[INFO DPO-0383] Performed 6430 cell flips.
[INFO DPO-0384] End of flipping; objective is 9.697730e+08, improvement is 1.37 percent.
[INFO DPO-0313] Found 0 cells in wrong regions.
[INFO DPO-0315] Found 0 row alignment problems.
[INFO DPO-0314] Found 62 site alignment problems.
[INFO DPO-0311] Found 49 overlaps between adjacent cells.
[INFO DPO-0312] Found 0 edge spacing violations and 0 padding violations.
Detailed Improvement Results
------------------------------------------
Original HPWL          1008913.2 u
Final HPWL              966000.2 u
Delta HPWL                  -4.3 %

[INFO DPL-0020] Mirrored 989 instances
[INFO DPL-0021] HPWL before          966000.2 u
[INFO DPL-0022] HPWL after           965001.9 u
[INFO DPL-0023] HPWL delta               -0.1 %
[WARNING DPL-0004] Placed in rows check failed (1).
 input117
[WARNING DPL-0005] Overlap check failed (1).
 TAP_TAPCELL_ROW_263_13381 overlaps _17374_
[WARNING DPL-0006] Site aligned check failed (62).
 _15918_
 _16006_
 _16557_
 _16586_
 _16594_
 _17879_
 _19227_
 _20434_
 _21700_
 _21734_
 _23204_
 _23211_
 _23212_
 _23259_
 _23317_
 _23391_
 _23424_
 _24982_
 _25072_
 _25081_
 _29229_
 _29622_
 _31742_
 _32036_
 _32304_
 _32440_
 _33535_
 _33812_
 _34068_
 _34069_
 _34515_
 _35021_
 _35025_
 _35026_
 regs\[2670\]$_DFF_P_
 regs\[3481\]$_DFF_P_
 regs\[3609\]$_DFF_P_
 regs\[3735\]$_DFF_P_
 regs\[3865\]$_DFF_P_
 regs\[3991\]$_DFF_P_
 regs\[852\]$_DFF_P_
 regs\[922\]$_DFF_P_
 input12
 input51
 input59
 input64
 input66
 input69
 input108
 input146
 input149
 input160
 input163
 output184
 output233
 output283
 output319
 output365
 output390
 output470
 output503
 max_length1130
[ERROR DPL-0033] detailed placement checks failed.
Error: detail_place.tcl, 37 DPL-0033
Command exited with non-zero status 1
Elapsed time: 0:06.43[h:]min:sec. CPU time: user 6.22 sys 0.20 (99%). Peak memory: 461020KB.
