--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Clock_Divider.twx Clock_Divider.ncd -o Clock_Divider.twr
Clock_Divider.pcf

Design file:              Clock_Divider.ncd
Physical constraint file: Clock_Divider.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
IN<0>       |    2.905(R)|      SLOW  |   -0.553(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<1>       |    2.940(R)|      SLOW  |   -0.577(R)|      FAST  |CLK_BUFGP         |   0.000|
IN<2>       |    2.683(R)|      SLOW  |   -0.340(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<3>       |    2.868(R)|      SLOW  |   -0.511(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<4>       |    2.790(R)|      SLOW  |   -0.443(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<5>       |    2.835(R)|      SLOW  |   -0.486(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<6>       |    2.480(R)|      SLOW  |   -0.148(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<7>       |    2.567(R)|      SLOW  |   -0.227(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<8>       |    2.518(R)|      SLOW  |   -0.184(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<9>       |    2.173(R)|      SLOW  |    0.141(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<10>      |    2.299(R)|      SLOW  |    0.026(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<11>      |    2.501(R)|      SLOW  |   -0.167(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<12>      |    2.673(R)|      SLOW  |   -0.372(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<13>      |    2.672(R)|      SLOW  |   -0.372(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<14>      |    2.287(R)|      SLOW  |   -0.005(R)|      SLOW  |CLK_BUFGP         |   0.000|
IN<15>      |    2.214(R)|      SLOW  |    0.048(R)|      SLOW  |CLK_BUFGP         |   0.000|
RST         |    1.235(R)|      SLOW  |    0.503(R)|      SLOW  |CLK_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLK to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
OUT_CLK     |         6.926(R)|      SLOW  |         3.666(R)|      FAST  |CLK_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    3.345|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Thu Aug 09 22:20:26 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 201 MB



