<div id="pf38" class="pf w0 h0" data-page-no="38"><div class="pc pc38 w0 h0"><img class="bi x0 y8 w3 h5" alt="" src="bg38.png"/><div class="t m0 x2b h9 y1a5 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-10.<span class="_ _1a"> </span>AWIC stop wake-up sources (continued)</div><div class="t m0 x1 h10 y1a6 ff1 fs4 fc0 sc0 ls0 ws0">Wake-up source<span class="_ _9c"> </span>Description</div><div class="t m0 x2c h7 y1a7 ff2 fs4 fc0 sc0 ls0 ws0">CMP0<span class="_ _a2"> </span>Interrupt in normal or trigger mode</div><div class="t m0 x2c h17 y2f5 ff2 fs4 fc0 sc0 ls0 ws190">I<span class="fs9 ws1a4 v4">2</span><span class="ws0">Cx<span class="_ _a3"> </span>Address match wakeup</span></div><div class="t m0 x2c h7 y2f6 ff2 fs4 fc0 sc0 ls0 ws0">UART0<span class="_ _a4"> </span>Any interrupt provided clock remains enabled</div><div class="t m0 x2c h7 y2f7 ff2 fs4 fc0 sc0 ls0 ws0">UART1 and UART2<span class="_ _a5"> </span>Active edge on RXD</div><div class="t m0 x2c h7 y371 ff2 fs4 fc0 sc0 ls0 ws0">RTC<span class="_ _a6"> </span>Alarm or seconds interrupt</div><div class="t m0 x2c h7 y372 ff2 fs4 fc0 sc0 ls0 ws0">TSI<span class="_ _a7"> </span>Any interrupt</div><div class="t m0 x2c h7 y373 ff2 fs4 fc0 sc0 ls0 ws0">NMI<span class="_ _a8"> </span>NMI pin</div><div class="t m0 x2c h7 y374 ff2 fs4 fc0 sc0 ls0 ws0">TPMx<span class="_ _7b"> </span>Any interrupt provided clock remains enabled</div><div class="t m0 x2c h7 y375 ff2 fs4 fc0 sc0 ls0 ws0">LPTMR<span class="_ _83"> </span>Any interrupt provided clock remains enabled</div><div class="t m0 x2c h7 y376 ff2 fs4 fc0 sc0 ls0 ws0">SPI<span class="_ _a9"> </span>Slave mode interrupt</div><div class="t m0 x2 hd y377 ff1 fs7 fc0 sc0 ls0 ws0">System Modules</div><div class="t m0 x9 he y378 ff1 fs1 fc0 sc0 ls0 ws0">3.4.1<span class="_ _b"> </span>SIM Configuration</div><div class="t m0 x9 hf y379 ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y37a ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="c x8c y37b w8 h20"><div class="t m0 xab h1a y37c ff2 fsb fc0 sc0 ls0">Register</div><div class="t m0 xab h1a y37d ff2 fsb fc0 sc0 ls0">access</div><div class="t m0 xac h1a y37e ff2 fsb fc0 sc0 ls0">Peripheral</div><div class="t m0 xad h1a y37f ff2 fsb fc0 sc0 ls0">bridge</div><div class="t m0 x81 h19 y380 ff2 fsa fc0 sc0 ls0 ws0">System integration</div><div class="t m0 xae h19 y381 ff2 fsa fc0 sc0 ls0 ws0">module (SIM)</div></div><div class="t m0 x1d h9 y382 ff1 fs2 fc0 sc0 ls0 ws0">Figure 3-4. SIM configuration</div><div class="t m0 x8 h9 y383 ff1 fs2 fc0 sc0 ls0 ws0">Table 3-11.<span class="_ _1a"> </span>Reference links to related information</div><div class="t m0 x37 h10 y384 ff1 fs4 fc0 sc0 ls0 ws0">Topic<span class="_ _69"> </span>Related module<span class="_ _6a"> </span>Reference</div><div class="t m0 x50 h7 y385 ff2 fs4 fc0 sc0 ls0 ws0">Full description<span class="_ _97"> </span>SIM<span class="_ _aa"> </span><span class="fc1">SIM</span></div><div class="t m0 x4b h7 y386 ff2 fs4 fc0 sc0 ls0 ws0">System memory map<span class="_ _12"> </span><span class="fc1">System memory map</span></div><div class="t m0 x94 h7 y387 ff2 fs4 fc0 sc0 ls0 ws1a8">Clocking <span class="fc1 ws0">Clock distribution</span></div><div class="t m0 x88 h7 y388 ff2 fs4 fc0 sc0 ls0 ws0">Power management<span class="_ _6b"> </span><span class="fc1">Power management</span></div><div class="t m0 x9 hd y389 ff1 fs7 fc0 sc0 ls0">3.4</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">System Modules</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">56<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pfbf" data-dest-detail='[191,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:398.799000px;bottom:150.339000px;width:16.002000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf69" data-dest-detail='[105,"XYZ",null,457.2,null]'><div class="d m1" style="border-style:none;position:absolute;left:364.293000px;bottom:134.839000px;width:85.014000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf73" data-dest-detail='[115,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:372.542000px;bottom:119.339000px;width:68.517000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a><a class="l" href="#pf89" data-dest-detail='[137,"XYZ",null,572.8,null]'><div class="d m1" style="border-style:none;position:absolute;left:366.534000px;bottom:103.839000px;width:80.532000px;height:9.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
