set FPGA_SIZE 70
set base_dir "d:/Telops/FIR-00251-Output"

source $base_dir/scripts/gen_managed_project_2013.tcl