[GENERAL]
model_file: ridecore.vlist[top],hold_addi.ets,init.ssts
clock_behaviors: DetClock(clk, 1)
vcd: True

[DEFAULT]
solver_name: btor
default_initial_value: 0

[VER_CONCRETE_ADDI]
description: "Simulate an ADDI"
verification: safety
formula: (state_counter = 22_5) -> (pipe.aregfile.regfile.mem[8_5] = 10_32)
# bmc_length_min: 20
bmc_length: 28
assumptions: stable_inst.txt

