INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/up/up/up.srcs/sources_1/new/up.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/82106/Documents/GitHub/ECE_exp2/week5/up/up/up.srcs/sim_1/new/up_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module up_tb
