{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1488864253848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1488864253852 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 06 21:24:13 2017 " "Processing started: Mon Mar 06 21:24:13 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1488864253852 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864253852 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor " "Command: quartus_map --read_settings_files=on --write_settings_files=off super_hash_processor -c super_hash_processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864253852 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1488864254205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1488864254205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file tb_super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tb_super_hash_processor " "Found entity 1: tb_super_hash_processor" {  } { { "tb_super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/tb_super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488864263005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864263005 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "tb_super_hash_processor tb_final_shp.sv(1) " "Verilog HDL error at tb_final_shp.sv(1): module \"tb_super_hash_processor\" cannot be declared more than once" {  } { { "tb_final_shp.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/tb_final_shp.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1488864263010 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "tb_super_hash_processor tb_super_hash_processor.sv(1) " "HDL info at tb_super_hash_processor.sv(1): see declaration for object \"tb_super_hash_processor\"" {  } { { "tb_super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/tb_super_hash_processor.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1488864263010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_final_shp.sv 0 0 " "Found 0 design units, including 0 entities, in source file tb_final_shp.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864263010 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "super_hash_processor.sv(111) " "Verilog HDL information at super_hash_processor.sv(111): always construct contains both blocking and non-blocking assignments" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 111 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1488864263010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "super_hash_processor.sv 1 1 " "Found 1 design units, including 1 entities, in source file super_hash_processor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 super_hash_processor " "Found entity 1: super_hash_processor" {  } { { "super_hash_processor.sv" "" { Text "C:/Users/szh/Documents/ECE_111/final project/super_hash_processor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1488864263010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864263010 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "664 " "Peak virtual memory: 664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1488864263142 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 06 21:24:23 2017 " "Processing ended: Mon Mar 06 21:24:23 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1488864263142 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1488864263142 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1488864263142 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864263142 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 1  " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1488864263812 ""}
