# Reading D:/WORKING_FOLDER/echo_cancelation/modelsim_ase/tcl/vsim/pref.tcl
# OpenFile D:/WORKING_FOLDER/echo_cancelation/A_code/echo_cancelation.mpf
# Loading project echo_cancelation
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 18:14:34 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft2h9bxq".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2h9bxq
run
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         13 ##out_U3:         14
restart
add wave -position insertpoint sim:/tb_all/MUT2/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 18:50:41 on Aug 12,2018, Elapsed time: 0:36:07
# Errors: 2, Warnings: 3
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 18:58:11 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftfgd737".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfgd737
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
run
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         24 ##out_U2:         14 ##out_U3:         14
restart
add wave -position insertpoint sim:/tb_all/MUT3/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
run
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
quit -sim
# End time: 19:03:14 on Aug 12,2018, Elapsed time: 0:05:03
# Errors: 0, Warnings: 2
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 19:09:55 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftknzgcf".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftknzgcf
add wave -position insertpoint sim:/tb_all/MUT3/*
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2: 4294966273 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2: 4294966273 ##out_U3:          x
run
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3: 4294966273 ##out_U0:         14 ##out_U1:         29 ##out_U2:         14 ##out_U3: 4294966273
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 19:15:09 on Aug 12,2018, Elapsed time: 0:05:14
# Errors: 4, Warnings: 3
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 2 compiles, 0 failed with no errors.
# Compile of tb_all.v was successful.
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 20:52:52 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft4v4yfa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft4v4yfa
run
run
run
run
run
run
restart
add wave -position insertpoint sim:/tb_all/MUT3/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
run
run
run
quit -sim
# End time: 20:57:42 on Aug 12,2018, Elapsed time: 0:04:50
# Errors: 0, Warnings: 2
# Compile of tb_all.v was successful.
# Load canceled
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 20:58:38 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftcw022w".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftcw022w
run
run
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         24 ##out_U2:         14 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         12 ##lag_2:         11 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         11 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         12 ##lag_2:         11 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         11 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         14 ##lag_2:         12 ##lag_3:         11 ##out_U0:         22 ##out_U1:         29 ##out_U2:         12 ##out_U3:         11
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         14 ##lag_2:         12 ##lag_3:         11 ##out_U0:         22 ##out_U1:         29 ##out_U2:         12 ##out_U3:         11
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         12 ##lag_2:         14 ##lag_3:         12 ##out_U0:         24 ##out_U1:         28 ##out_U2:         14 ##out_U3:         12
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         12 ##lag_2:         14 ##lag_3:         12 ##out_U0:         24 ##out_U1:         27 ##out_U2:         14 ##out_U3:         12
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         13 ##lag_2:         12 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         12 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         13 ##lag_2:         12 ##lag_3:         14 ##out_U0:         29 ##out_U1:         28 ##out_U2:         12 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         13 ##lag_3:         12 ##out_U0:         25 ##out_U1:         29 ##out_U2:         13 ##out_U3:         12
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         13 ##lag_3:         12 ##out_U0:         25 ##out_U1:         29 ##out_U2:         13 ##out_U3:         12
quit -sim
# End time: 21:07:22 on Aug 12,2018, Elapsed time: 0:08:44
# Errors: 0, Warnings: 2
# Compile of tb_all.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 21:08:12 on Aug 12,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
restart
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftzzsshc".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftzzsshc
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
# WARNING: No extended dataflow license exists
restart
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/tb_all/MUT2/*
add wave -position insertpoint sim:/tb_all/MUT3/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
quit -sim
# End time: 01:27:27 on Aug 13,2018, Elapsed time: 4:19:15
# Errors: 3, Warnings: 4
# Compile of tb_all.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 01:28:00 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft2xhryh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft2xhryh
add wave -position insertpoint sim:/tb_all/MUT2/*
add wave -position insertpoint sim:/tb_all/MUT3/*
run
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2:         14 ##out_U3:          x
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:          x ##out_U0:          x ##out_U1:          x ##out_U2:         14 ##out_U3:          x
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         24 ##out_U2:         14 ##out_U3:         14
quit -sim
# End time: 01:29:44 on Aug 13,2018, Elapsed time: 0:01:44
# Errors: 0, Warnings: 2
# Compile of tb_all.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 01:30:12 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftxxg32v".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxxg32v
add wave -position insertpoint sim:/tb_all/MUT3/*
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         24 ##out_U2:         14 ##out_U3:         14
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         12 ##lag_2:         11 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         11 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         12 ##lag_2:         11 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         11 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         14 ##lag_2:         12 ##lag_3:         11 ##out_U0:         22 ##out_U1:         29 ##out_U2:         12 ##out_U3:         11
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         14 ##lag_2:         12 ##lag_3:         11 ##out_U0:         22 ##out_U1:         29 ##out_U2:         12 ##out_U3:         11
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         12 ##lag_2:         14 ##lag_3:         12 ##out_U0:         24 ##out_U1:         28 ##out_U2:         14 ##out_U3:         12
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         12 ##lag_2:         14 ##lag_3:         12 ##out_U0:         24 ##out_U1:         27 ##out_U2:         14 ##out_U3:         12
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         13 ##lag_2:         12 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         12 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         13 ##lag_2:         12 ##lag_3:         14 ##out_U0:         29 ##out_U1:         28 ##out_U2:         12 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         13 ##lag_3:         12 ##out_U0:         25 ##out_U1:         29 ##out_U2:         13 ##out_U3:         12
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         13 ##lag_3:         12 ##out_U0:         25 ##out_U1:         29 ##out_U2:         13 ##out_U3:         12
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         13 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         13 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         13 ##out_U3:         14
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         29 ##out_U2:         14 ##out_U3:         13
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         14 ##out_U3:         14
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         14 ##out_U3:         14
quit -sim
# End time: 01:34:12 on Aug 13,2018, Elapsed time: 0:04:00
# Errors: 0, Warnings: 2
# Load canceled
# Compile of signal_generator.v was successful.
# Compile of tb_all.v was successful.
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# Compile of fpu_add.v was successful.
# Compile of fpu_div.v was successful.
# Compile of fpu_double.v was successful.
# Compile of fpu_exceptions.v was successful.
# Compile of fpu_mul.v was successful.
# Compile of fpu_round.v was successful.
# Compile of fpu_sub.v was successful.
# Compile of ZZZ_TB_4_TEST.v was successful.
# Compile of sig16b_to_double.v was successful.
# Compile of double_to_sig16b.v was successful.
# Compile of double_16b_tb.v was successful.
# Compile of STACKMODULE_TEST.v was successful.
# Compile of fpu_TB.v was successful.
# 17 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 01:37:44 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftedj6m5".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftedj6m5
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         28 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         17 ##out_U3:         18
run
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         26 ##out_U1:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##lag_0:         13 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         13 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         13 ##lag_3:         14 ##out_U0:         28 ##out_U1:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##lag_0:         14 ##lag_1:         14 ##lag_2:         14 ##lag_3:         13 ##out_U0:         27 ##out_U1:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         11 ##lag_1:         14 ##lag_2:         14 ##lag_3:         14 ##out_U0:         29 ##out_U1:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         28 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##lag_0:         12 ##lag_1:         11 ##lag_2:         14 ##lag_3:         14 ##out_U0:         28 ##out_U1:         24 ##out_U2:         18 ##out_U3:         18
quit -sim
# End time: 01:53:33 on Aug 13,2018, Elapsed time: 0:15:49
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 01:57:02 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 4 ##signal_lag: 110000001000 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 110000001000 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 110000001011 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 110000001011 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 110000001100 ##prediction: 010000011010 ##e:         27 ##normalize:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##signal_lag: 110000001100 ##prediction: 010000011010 ##e:         27 ##normalize:         28 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##signal_lag: 110000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 110000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         29 ##out_U2:         17 ##out_U3:         18
run
#  ##count_operation: 4 ##signal_lag: 110000001100 ##prediction: 010000011001 ##e:         26 ##normalize:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##signal_lag: 110000001100 ##prediction: 010000011001 ##e:         26 ##normalize:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##signal_lag: 110000001100 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 110000001100 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 110000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 110000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 010000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 010000001100 ##prediction: 010000011100 ##e:         29 ##normalize:         29 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 010000001101 ##prediction: 010000011010 ##e:         27 ##normalize:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##signal_lag: 010000001101 ##prediction: 010000011010 ##e:         27 ##normalize:         29 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         30 ##out_U2:         17 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 010000001110 ##prediction: 010000011010 ##e:         27 ##normalize:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 5 ##signal_lag: 010000001110 ##prediction: 010000011010 ##e:         27 ##normalize:         30 ##out_U2:         18 ##out_U3:         17
#  ##count_operation: 4 ##signal_lag: 010000001110 ##prediction: 010000011100 ##e:         29 ##normalize:         30 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 010000001110 ##prediction: 010000011100 ##e:         29 ##normalize:         29 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 4 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         28 ##out_U2:         18 ##out_U3:         18
#  ##count_operation: 5 ##signal_lag: 010000001101 ##prediction: 010000011011 ##e:         28 ##normalize:         24 ##out_U2:         18 ##out_U3:         18
quit -sim
# End time: 02:05:21 on Aug 13,2018, Elapsed time: 0:08:19
# Errors: 0, Warnings: 0
# Compile of echo_approx.v was successful.
# Load canceled
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 02:10:15 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftxcqcgk".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftxcqcgk
run
#  ##count_operation: 2 ##lag_0*para_0+lag_1*para_1: 010000011101 ##lag_2*para_2+lag_3*para_3: 010000001110 ##e:         30 ##normalize:         15 ##out_U2:         28 ##out_U3:         30
#  ##count_operation: 3 ##lag_0*para_0+lag_1*para_1: 010000011101 ##lag_2*para_2+lag_3*para_3: 010000001110 ##e:         30 ##normalize:         15 ##out_U2:         28 ##out_U3:         30
#  ##count_operation: 2 ##lag_0*para_0+lag_1*para_1: 010000011101 ##lag_2*para_2+lag_3*para_3: 110000001101 ##e:         30 ##normalize:         14 ##out_U2:         29 ##out_U3:         30
#  ##count_operation: 3 ##lag_0*para_0+lag_1*para_1: 010000011101 ##lag_2*para_2+lag_3*para_3: 110000001101 ##e:         30 ##normalize:         14 ##out_U2:         29 ##out_U3:         30
#  ##count_operation: 2 ##lag_0*para_0+lag_1*para_1: 010000011011 ##lag_2*para_2+lag_3*para_3: 110000001110 ##e:         28 ##normalize:         15 ##out_U2:         27 ##out_U3:         28
#  ##count_operation: 3 ##lag_0*para_0+lag_1*para_1: 010000011011 ##lag_2*para_2+lag_3*para_3: 110000001110 ##e:         28 ##normalize:         15 ##out_U2:         27 ##out_U3:         29
#  ##count_operation: 2 ##lag_0*para_0+lag_1*para_1: 010000011100 ##lag_2*para_2+lag_3*para_3: 010000001101 ##e:         29 ##normalize:         14 ##out_U2:         29 ##out_U3:         29
#  ##count_operation: 3 ##lag_0*para_0+lag_1*para_1: 010000011100 ##lag_2*para_2+lag_3*para_3: 010000001101 ##e:         29 ##normalize:         14 ##out_U2:         29 ##out_U3:         30
quit -sim
# End time: 02:21:48 on Aug 13,2018, Elapsed time: 0:11:33
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 02:26:30 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftjge8af".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftjge8af
run
#  ##lag_0: 110000001101 ##para_0: 000000000000 ##lag_0*para_0: 100000000000 ##lag_1: 110000001100 ##para_1: 000000000000 ##lag_1*para_1: 000000000000 ##lag_2: 010000001101 ##para_2: 000000000000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 000000000000 ##lag_3*para_3: 010000011010
#  ##lag_0: 110000001101 ##para_0: 000000000000 ##lag_0*para_0: 100000000000 ##lag_1: 110000001100 ##para_1: 000000000000 ##lag_1*para_1: 010000011101 ##lag_2: 010000001101 ##para_2: 000000000000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 000000000000 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001100 ##para_0: 101111100011 ##lag_0*para_0: 001111110001 ##lag_1: 110000001101 ##para_1: 101111100011 ##lag_1*para_1: 010000001011 ##lag_2: 110000001100 ##para_2: 001111111111 ##lag_2*para_2: 010000011001 ##lag_3: 010000001101 ##para_3: 001111111111 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001100 ##para_0: 101111100011 ##lag_0*para_0: 010000001011 ##lag_1: 110000001101 ##para_1: 101111100011 ##lag_1*para_1: 010000011101 ##lag_2: 110000001100 ##para_2: 001111111111 ##lag_2*para_2: 010000011001 ##lag_3: 010000001101 ##para_3: 001111111111 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111100100 ##lag_0*para_0: 101111110011 ##lag_1: 010000001100 ##para_1: 101111100011 ##lag_1*para_1: 110000010000 ##lag_2: 110000001101 ##para_2: 010000000001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001100 ##para_3: 010000000000 ##lag_3*para_3: 010000011001
#  ##lag_0: 010000001101 ##para_0: 101111100100 ##lag_0*para_0: 110000010000 ##lag_1: 010000001100 ##para_1: 101111100011 ##lag_1*para_1: 010000011011 ##lag_2: 110000001101 ##para_2: 010000000001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001100 ##para_3: 010000000000 ##lag_3*para_3: 010000011001
#  ##lag_0: 110000001101 ##para_0: 101111100110 ##lag_0*para_0: 001111110100 ##lag_1: 010000001101 ##para_1: 101111100101 ##lag_1*para_1: 110000001111 ##lag_2: 010000001100 ##para_2: 010000000010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001101 ##para_3: 010000000001 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001101 ##para_0: 101111100110 ##lag_0*para_0: 110000001111 ##lag_1: 010000001101 ##para_1: 101111100101 ##lag_1*para_1: 010000011100 ##lag_2: 010000001100 ##para_2: 010000000010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001101 ##para_3: 010000000001 ##lag_3*para_3: 010000011011
quit -sim
# End time: 08:46:26 on Aug 13,2018, Elapsed time: 6:19:56
# Errors: 0, Warnings: 2
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 08:48:56 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft58t9a2".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft58t9a2
run
#  ##count_operation:3 ##lag_0: 3085 ##lag_1: 3084 ##lag_2: 1037 ##lag_3: 1037 ##top: 3080 ##down: 1024
#  ##count_operation:4 ##lag_0: 3085 ##lag_1: 3084 ##lag_2: 1037 ##lag_3: 1037 ##top: 3080 ##down: 1024
#  ##count_operation:3 ##lag_0: 1036 ##lag_1: 3085 ##lag_2: 3084 ##lag_3: 1037 ##top: 3083 ##down: 1024
#  ##count_operation:4 ##lag_0: 1036 ##lag_1: 3085 ##lag_2: 3084 ##lag_3: 1037 ##top: 3083 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1036 ##lag_2: 3085 ##lag_3: 3084 ##top: 3084 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1036 ##lag_2: 3085 ##lag_3: 3084 ##top: 3084 ##down: 1024
#  ##count_operation:3 ##lag_0: 3085 ##lag_1: 1037 ##lag_2: 1036 ##lag_3: 3085 ##top: 3084 ##down: 1024
#  ##count_operation:4 ##lag_0: 3085 ##lag_1: 1037 ##lag_2: 1036 ##lag_3: 3085 ##top: 3084 ##down: 1024
#  ##count_operation:3 ##lag_0: 3085 ##lag_1: 3085 ##lag_2: 1037 ##lag_3: 1036 ##top: 3084 ##down: 1024
#  ##count_operation:4 ##lag_0: 3085 ##lag_1: 3085 ##lag_2: 1037 ##lag_3: 1036 ##top: 3084 ##down: 1024
run
#  ##count_operation:3 ##lag_0: 1036 ##lag_1: 3085 ##lag_2: 3085 ##lag_3: 1037 ##top: 3084 ##down: 1024
#  ##count_operation:4 ##lag_0: 1036 ##lag_1: 3085 ##lag_2: 3085 ##lag_3: 1037 ##top: 3084 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1036 ##lag_2: 3085 ##lag_3: 3085 ##top: 3084 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1036 ##lag_2: 3085 ##lag_3: 3085 ##top: 3084 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 1036 ##lag_3: 3085 ##top: 1036 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 1036 ##lag_3: 3085 ##top: 1036 ##down: 1024
#  ##count_operation:3 ##lag_0: 3084 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 1036 ##top: 1037 ##down: 1024
#  ##count_operation:4 ##lag_0: 3084 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 1036 ##top: 1037 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 3084 ##lag_2: 1037 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 3084 ##lag_2: 1037 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 3084 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 3084 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 3084 ##top: 1038 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 3084 ##top: 1038 ##down: 1024
#  ##count_operation:3 ##lag_0: 3082 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 1037 ##top: 1038 ##down: 1024
#  ##count_operation:4 ##lag_0: 3082 ##lag_1: 1037 ##lag_2: 1037 ##lag_3: 1037 ##top: 1038 ##down: 1024
#  ##count_operation:3 ##lag_0: 1035 ##lag_1: 3082 ##lag_2: 1037 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:4 ##lag_0: 1035 ##lag_1: 3082 ##lag_2: 1037 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:3 ##lag_0: 1037 ##lag_1: 1035 ##lag_2: 3082 ##lag_3: 1037 ##top: 1037 ##down: 1024
#  ##count_operation:4 ##lag_0: 1037 ##lag_1: 1035 ##lag_2: 3082 ##lag_3: 1037 ##top: 1037 ##down: 1024
quit -sim
# End time: 08:52:14 on Aug 13,2018, Elapsed time: 0:03:18
# Errors: 0, Warnings: 2
# Compile of lag_generator.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 08:53:01 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftdg5dye".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdg5dye
run
#  ##count_operation:3 ##lag_0: 110000001101 ##lag_1: 110000001100 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 110000001000 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 110000001101 ##lag_1: 110000001100 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 110000001000 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001100 ##lag_1: 110000001101 ##lag_2: 110000001100 ##lag_3: 010000001101 ##top: 110000001011 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001100 ##lag_1: 110000001101 ##lag_2: 110000001100 ##lag_3: 010000001101 ##top: 110000001011 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001100 ##lag_2: 110000001101 ##lag_3: 110000001100 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001100 ##lag_2: 110000001101 ##lag_3: 110000001100 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 110000001101 ##lag_1: 010000001101 ##lag_2: 010000001100 ##lag_3: 110000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 110000001101 ##lag_1: 010000001101 ##lag_2: 010000001100 ##lag_3: 110000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 110000001101 ##lag_1: 110000001101 ##lag_2: 010000001101 ##lag_3: 010000001100 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 110000001101 ##lag_1: 110000001101 ##lag_2: 010000001101 ##lag_3: 010000001100 ##top: 110000001100 ##down: 010000000000
run
#  ##count_operation:3 ##lag_0: 010000001100 ##lag_1: 110000001101 ##lag_2: 110000001101 ##lag_3: 010000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001100 ##lag_1: 110000001101 ##lag_2: 110000001101 ##lag_3: 010000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001100 ##lag_2: 110000001101 ##lag_3: 110000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001100 ##lag_2: 110000001101 ##lag_3: 110000001101 ##top: 110000001100 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 010000001100 ##lag_3: 110000001101 ##top: 010000001100 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 010000001100 ##lag_3: 110000001101 ##top: 010000001100 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 110000001100 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 010000001100 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 110000001100 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 010000001100 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 110000001100 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 110000001100 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 110000001100 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 110000001100 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 110000001100 ##top: 010000001110 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 110000001100 ##top: 010000001110 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 110000001010 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001110 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 110000001010 ##lag_1: 010000001101 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001110 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001011 ##lag_1: 110000001010 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001011 ##lag_1: 110000001010 ##lag_2: 010000001101 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:3 ##lag_0: 010000001101 ##lag_1: 010000001011 ##lag_2: 110000001010 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
#  ##count_operation:4 ##lag_0: 010000001101 ##lag_1: 010000001011 ##lag_2: 110000001010 ##lag_3: 010000001101 ##top: 010000001101 ##down: 010000000000
quit -sim
# End time: 08:58:20 on Aug 13,2018, Elapsed time: 0:05:19
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
# Compile of lag_generator.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:03:47 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
# ** Error: (vsim-3043) D:/WORKING_FOLDER/echo_cancelation/A_code/lag_generator.v(106): Unresolved reference to 'signal_aligned'.
#    Time: 0 us  Iteration: 0  Instance: /tb_all/MUT2 File: D:/WORKING_FOLDER/echo_cancelation/A_code/lag_generator.v
# ** Error: (vsim-3043) D:/WORKING_FOLDER/echo_cancelation/A_code/echo_approx.v(111): Unresolved reference to 'signal_lag_aligned'.
#    Time: 0 us  Iteration: 0  Instance: /tb_all/MUT3 File: D:/WORKING_FOLDER/echo_cancelation/A_code/echo_approx.v
# Error loading design
# End time: 09:03:47 on Aug 13,2018, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:04:09 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
# ** Error: (vsim-3043) D:/WORKING_FOLDER/echo_cancelation/A_code/lag_generator.v(106): Unresolved reference to 'signal_aligned'.
#    Time: 0 us  Iteration: 0  Instance: /tb_all/MUT2 File: D:/WORKING_FOLDER/echo_cancelation/A_code/lag_generator.v
# Error loading design
# End time: 09:04:09 on Aug 13,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 2 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:04:56 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftfk9x3z".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftfk9x3z
run
##lag_3: xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx##lag_2: 0100000011010010100111110000000000000000000000000000000000000000##lag_1: 0100000011011001111001110000000000000000000000000000000000000000##lag_0: 1100000011001101000011100000000000000000000000000000000000000000##signal_align: 1100000011001101000011100000000000000000000000000000000000000000
##lag_3: 0100000011010010100111110000000000000000000000000000000000000000##lag_2: 0100000011011001111001110000000000000000000000000000000000000000##lag_1: 1100000011001101000011100000000000000000000000000000000000000000##lag_0: 1100000011011111011110100000000000000000000000000000000000000000##signal_align: 1100000011011111011110100000000000000000000000000000000000000000
##lag_3: 0100000011011001111001110000000000000000000000000000000000000000##lag_2: 1100000011001101000011100000000000000000000000000000000000000000##lag_1: 1100000011011111011110100000000000000000000000000000000000000000##lag_0: 0100000011000001110100111000000000000000000000000000000000000000##signal_align: 0100000011000001110100111000000000000000000000000000000000000000
##lag_3: 1100000011001101000011100000000000000000000000000000000000000000##lag_2: 1100000011011111011110100000000000000000000000000000000000000000##lag_1: 0100000011000001110100111000000000000000000000000000000000000000##lag_0: 0100000011010001110001011000000000000000000000000000000000000000##signal_align: 0100000011010001110001011000000000000000000000000000000000000000
##lag_3: 1100000011011111011110100000000000000000000000000000000000000000##lag_2: 0100000011000001110100111000000000000000000000000000000000000000##lag_1: 0100000011010001110001011000000000000000000000000000000000000000##lag_0: 1100000011011000011100010000000000000000000000000000000000000000##signal_align: 1100000011011000011100010000000000000000000000000000000000000000
##lag_3: 0100000011000001110100111000000000000000000000000000000000000000##lag_2: 0100000011010001110001011000000000000000000000000000000000000000##lag_1: 1100000011011000011100010000000000000000000000000000000000000000##lag_0: 1100000011011100110000000000000000000000000000000000000000000000##signal_align: 1100000011011100110000000000000000000000000000000000000000000000
run
##lag_3: 0100000011010001110001011000000000000000000000000000000000000000##lag_2: 1100000011011000011100010000000000000000000000000000000000000000##lag_1: 1100000011011100110000000000000000000000000000000000000000000000##lag_0: 0100000011001110101011001000000000000000000000000000000000000000##signal_align: 0100000011001110101011001000000000000000000000000000000000000000
##lag_3: 1100000011011000011100010000000000000000000000000000000000000000##lag_2: 1100000011011100110000000000000000000000000000000000000000000000##lag_1: 0100000011001110101011001000000000000000000000000000000000000000##lag_0: 0100000011010011011111100000000000000000000000000000000000000000##signal_align: 0100000011010011011111100000000000000000000000000000000000000000
##lag_3: 1100000011011100110000000000000000000000000000000000000000000000##lag_2: 0100000011001110101011001000000000000000000000000000000000000000##lag_1: 0100000011010011011111100000000000000000000000000000000000000000##lag_0: 0100000011010010111111101100000000000000000000000000000000000000##signal_align: 0100000011010010111111101100000000000000000000000000000000000000
##lag_3: 0100000011001110101011001000000000000000000000000000000000000000##lag_2: 0100000011010011011111100000000000000000000000000000000000000000##lag_1: 0100000011010010111111101100000000000000000000000000000000000000##lag_0: 1100000011001001100010001000000000000000000000000000000000000000##signal_align: 1100000011001001100010001000000000000000000000000000000000000000
##lag_3: 0100000011010011011111100000000000000000000000000000000000000000##lag_2: 0100000011010010111111101100000000000000000000000000000000000000##lag_1: 1100000011001001100010001000000000000000000000000000000000000000##lag_0: 0100000011011101001010001000000000000000000000000000000000000000##signal_align: 0100000011011101001010001000000000000000000000000000000000000000
##lag_3: 0100000011010010111111101100000000000000000000000000000000000000##lag_2: 1100000011001001100010001000000000000000000000000000000000000000##lag_1: 0100000011011101001010001000000000000000000000000000000000000000##lag_0: 0100000011010011111111110000000000000000000000000000000000000000##signal_align: 0100000011010011111111110000000000000000000000000000000000000000
##lag_3: 1100000011001001100010001000000000000000000000000000000000000000##lag_2: 0100000011011101001010001000000000000000000000000000000000000000##lag_1: 0100000011010011111111110000000000000000000000000000000000000000##lag_0: 0100000011011100001010010100000000000000000000000000000000000000##signal_align: 0100000011011100001010010100000000000000000000000000000000000000
##lag_3: 0100000011011101001010001000000000000000000000000000000000000000##lag_2: 0100000011010011111111110000000000000000000000000000000000000000##lag_1: 0100000011011100001010010100000000000000000000000000000000000000##lag_0: 1100000010100001101111000000000000000000000000000000000000000000##signal_align: 1100000010100001101111000000000000000000000000000000000000000000
##lag_3: 0100000011010011111111110000000000000000000000000000000000000000##lag_2: 0100000011011100001010010100000000000000000000000000000000000000##lag_1: 1100000010100001101111000000000000000000000000000000000000000000##lag_0: 0100000010110001100101100000000000000000000000000000000000000000##signal_align: 0100000010110001100101100000000000000000000000000000000000000000
##lag_3: 0100000011011100001010010100000000000000000000000000000000000000##lag_2: 1100000010100001101111000000000000000000000000000000000000000000##lag_1: 0100000010110001100101100000000000000000000000000000000000000000##lag_0: 0100000011010111001001000000000000000000000000000000000000000000##signal_align: 0100000011010111001001000000000000000000000000000000000000000000
quit -sim
# End time: 09:06:41 on Aug 13,2018, Elapsed time: 0:01:45
# Errors: 0, Warnings: 2
# Compile of tb_all.v was successful.
# Compile of lag_generator.v was successful.
# Compile of echo_approx.v was successful.
# 3 compiles, 0 failed with no errors.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:19:41 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft67k3i6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft67k3i6
run
run
run
run
restart
add wave -position insertpoint sim:/tb_all/MUT3/*
run
# GetModuleFileName: The specified module could not be found.
# 
# 
run
quit -sim
# End time: 09:45:24 on Aug 13,2018, Elapsed time: 0:25:43
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:45:32 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlft5ghqk7".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft5ghqk7
run
#  ##lag_0: 110000001101 ##para_0: 000000000000 ##lag_0*para_0: 100000000000 ##lag_1: 110000001100 ##para_1: 000000000000 ##lag_1*para_1: 000000000000 ##lag_2: 010000001101 ##para_2: 000000000000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 000000000000 ##lag_3*para_3: 010000011010
#  ##lag_0: 110000001101 ##para_0: 000000000000 ##lag_0*para_0: 100000000000 ##lag_1: 110000001100 ##para_1: 000000000000 ##lag_1*para_1: 010000011101 ##lag_2: 010000001101 ##para_2: 000000000000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 000000000000 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001100 ##para_0: 101111100011 ##lag_0*para_0: 001111110001 ##lag_1: 110000001101 ##para_1: 101111100011 ##lag_1*para_1: 010000001011 ##lag_2: 110000001100 ##para_2: 001111111111 ##lag_2*para_2: 010000011001 ##lag_3: 010000001101 ##para_3: 001111111111 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001100 ##para_0: 101111100011 ##lag_0*para_0: 010000001011 ##lag_1: 110000001101 ##para_1: 101111100011 ##lag_1*para_1: 010000011101 ##lag_2: 110000001100 ##para_2: 001111111111 ##lag_2*para_2: 010000011001 ##lag_3: 010000001101 ##para_3: 001111111111 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111100100 ##lag_0*para_0: 101111110011 ##lag_1: 010000001100 ##para_1: 101111100011 ##lag_1*para_1: 110000010000 ##lag_2: 110000001101 ##para_2: 010000000001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001100 ##para_3: 010000000000 ##lag_3*para_3: 010000011001
#  ##lag_0: 010000001101 ##para_0: 101111100100 ##lag_0*para_0: 110000010000 ##lag_1: 010000001100 ##para_1: 101111100011 ##lag_1*para_1: 010000011011 ##lag_2: 110000001101 ##para_2: 010000000001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001100 ##para_3: 010000000000 ##lag_3*para_3: 010000011001
#  ##lag_0: 110000001101 ##para_0: 101111100110 ##lag_0*para_0: 001111110100 ##lag_1: 010000001101 ##para_1: 101111100101 ##lag_1*para_1: 110000001111 ##lag_2: 010000001100 ##para_2: 010000000010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001101 ##para_3: 010000000001 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001101 ##para_0: 101111100110 ##lag_0*para_0: 110000001111 ##lag_1: 010000001101 ##para_1: 101111100101 ##lag_1*para_1: 010000011100 ##lag_2: 010000001100 ##para_2: 010000000010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001101 ##para_3: 010000000001 ##lag_3*para_3: 010000011011
run
#  ##lag_0: 110000001101 ##para_0: 101111100111 ##lag_0*para_0: 001111110110 ##lag_1: 110000001101 ##para_1: 101111100110 ##lag_1*para_1: 010000010010 ##lag_2: 010000001101 ##para_2: 010000000011 ##lag_2*para_2: 010000011100 ##lag_3: 010000001100 ##para_3: 010000000010 ##lag_3*para_3: 010000011100
#  ##lag_0: 110000001101 ##para_0: 101111100111 ##lag_0*para_0: 010000010010 ##lag_1: 110000001101 ##para_1: 101111100110 ##lag_1*para_1: 010000011101 ##lag_2: 010000001101 ##para_2: 010000000011 ##lag_2*para_2: 010000011100 ##lag_3: 010000001100 ##para_3: 010000000010 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001100 ##para_0: 101111101000 ##lag_0*para_0: 101111101111 ##lag_1: 110000001101 ##para_1: 101111100111 ##lag_1*para_1: 110000010010 ##lag_2: 110000001101 ##para_2: 010000000100 ##lag_2*para_2: 010000011010 ##lag_3: 010000001101 ##para_3: 010000000011 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001100 ##para_0: 101111101000 ##lag_0*para_0: 110000010010 ##lag_1: 110000001101 ##para_1: 101111100111 ##lag_1*para_1: 010000011101 ##lag_2: 110000001101 ##para_2: 010000000100 ##lag_2*para_2: 010000011010 ##lag_3: 010000001101 ##para_3: 010000000011 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111101001 ##lag_0*para_0: 101111111000 ##lag_1: 010000001100 ##para_1: 101111101000 ##lag_1*para_1: 110000010101 ##lag_2: 110000001101 ##para_2: 010000000101 ##lag_2*para_2: 010000011011 ##lag_3: 110000001101 ##para_3: 010000000100 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111101001 ##lag_0*para_0: 110000010101 ##lag_1: 010000001100 ##para_1: 101111101000 ##lag_1*para_1: 010000011100 ##lag_2: 110000001101 ##para_2: 010000000101 ##lag_2*para_2: 010000011011 ##lag_3: 110000001101 ##para_3: 010000000100 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111101010 ##lag_0*para_0: 101111111001 ##lag_1: 010000001101 ##para_1: 101111101001 ##lag_1*para_1: 010000010001 ##lag_2: 010000001100 ##para_2: 010000000110 ##lag_2*para_2: 010000011011 ##lag_3: 110000001101 ##para_3: 010000000101 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001101 ##para_0: 101111101010 ##lag_0*para_0: 010000010001 ##lag_1: 010000001101 ##para_1: 101111101001 ##lag_1*para_1: 010000011100 ##lag_2: 010000001100 ##para_2: 010000000110 ##lag_2*para_2: 010000011011 ##lag_3: 110000001101 ##para_3: 010000000101 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001100 ##para_0: 101111101011 ##lag_0*para_0: 001111110111 ##lag_1: 010000001101 ##para_1: 101111101010 ##lag_1*para_1: 010000010110 ##lag_2: 010000001101 ##para_2: 010000000111 ##lag_2*para_2: 010000011010 ##lag_3: 010000001100 ##para_3: 010000000110 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001100 ##para_0: 101111101011 ##lag_0*para_0: 010000010110 ##lag_1: 010000001101 ##para_1: 101111101010 ##lag_1*para_1: 010000011100 ##lag_2: 010000001101 ##para_2: 010000000111 ##lag_2*para_2: 010000011010 ##lag_3: 010000001100 ##para_3: 010000000110 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001101 ##para_0: 101111101100 ##lag_0*para_0: 101111111011 ##lag_1: 110000001100 ##para_1: 101111101011 ##lag_1*para_1: 010000010111 ##lag_2: 010000001101 ##para_2: 010000001000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 010000000111 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111101100 ##lag_0*para_0: 010000010111 ##lag_1: 110000001100 ##para_1: 101111101011 ##lag_1*para_1: 010000011100 ##lag_2: 010000001101 ##para_2: 010000001000 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 010000000111 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111101101 ##lag_0*para_0: 101111111101 ##lag_1: 010000001101 ##para_1: 101111101100 ##lag_1*para_1: 110000010101 ##lag_2: 110000001100 ##para_2: 010000001001 ##lag_2*para_2: 010000011011 ##lag_3: 010000001101 ##para_3: 010000001000 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111101101 ##lag_0*para_0: 110000010101 ##lag_1: 010000001101 ##para_1: 101111101100 ##lag_1*para_1: 010000011101 ##lag_2: 110000001100 ##para_2: 010000001001 ##lag_2*para_2: 010000011011 ##lag_3: 010000001101 ##para_3: 010000001000 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111101110 ##lag_0*para_0: 101111111110 ##lag_1: 010000001101 ##para_1: 101111101101 ##lag_1*para_1: 010000011001 ##lag_2: 010000001101 ##para_2: 010000001010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000001001 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001101 ##para_0: 101111101110 ##lag_0*para_0: 010000011001 ##lag_1: 010000001101 ##para_1: 101111101101 ##lag_1*para_1: 010000011101 ##lag_2: 010000001101 ##para_2: 010000001010 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000001001 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001010 ##para_0: 101111101111 ##lag_0*para_0: 101111111101 ##lag_1: 010000001101 ##para_1: 101111101110 ##lag_1*para_1: 010000011010 ##lag_2: 010000001101 ##para_2: 010000001011 ##lag_2*para_2: 010000010101 ##lag_3: 010000001101 ##para_3: 010000001010 ##lag_3*para_3: 010000011100
#  ##lag_0: 110000001010 ##para_0: 101111101111 ##lag_0*para_0: 010000011010 ##lag_1: 010000001101 ##para_1: 101111101110 ##lag_1*para_1: 010000011100 ##lag_2: 010000001101 ##para_2: 010000001011 ##lag_2*para_2: 010000010101 ##lag_3: 010000001101 ##para_3: 010000001010 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001011 ##para_0: 101111110000 ##lag_0*para_0: 101111111100 ##lag_1: 110000001010 ##para_1: 101111101111 ##lag_1*para_1: 010000011100 ##lag_2: 010000001101 ##para_2: 010000001100 ##lag_2*para_2: 010000010111 ##lag_3: 010000001101 ##para_3: 010000001011 ##lag_3*para_3: 010000010101
#  ##lag_0: 010000001011 ##para_0: 101111110000 ##lag_0*para_0: 010000011100 ##lag_1: 110000001010 ##para_1: 101111101111 ##lag_1*para_1: 010000010111 ##lag_2: 010000001101 ##para_2: 010000001100 ##lag_2*para_2: 010000010111 ##lag_3: 010000001101 ##para_3: 010000001011 ##lag_3*para_3: 010000010101
run
#  ##lag_0: 010000001101 ##para_0: 101111110001 ##lag_0*para_0: 110000000000 ##lag_1: 010000001011 ##para_1: 101111110000 ##lag_1*para_1: 010000011011 ##lag_2: 110000001010 ##para_2: 010000001101 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 010000001100 ##lag_3*para_3: 010000010111
#  ##lag_0: 010000001101 ##para_0: 101111110001 ##lag_0*para_0: 010000011011 ##lag_1: 010000001011 ##para_1: 101111110000 ##lag_1*para_1: 010000011100 ##lag_2: 110000001010 ##para_2: 010000001101 ##lag_2*para_2: 010000011100 ##lag_3: 010000001101 ##para_3: 010000001100 ##lag_3*para_3: 010000010111
#  ##lag_0: 110000001011 ##para_0: 101111110010 ##lag_0*para_0: 101111111111 ##lag_1: 010000001101 ##para_1: 101111110001 ##lag_1*para_1: 010000011010 ##lag_2: 010000001011 ##para_2: 010000001110 ##lag_2*para_2: 010000011000 ##lag_3: 110000001010 ##para_3: 010000001101 ##lag_3*para_3: 010000011100
#  ##lag_0: 110000001011 ##para_0: 101111110010 ##lag_0*para_0: 010000011010 ##lag_1: 010000001101 ##para_1: 101111110001 ##lag_1*para_1: 010000011100 ##lag_2: 010000001011 ##para_2: 010000001110 ##lag_2*para_2: 010000011000 ##lag_3: 110000001010 ##para_3: 010000001101 ##lag_3*para_3: 010000011100
#  ##lag_0: 110000001100 ##para_0: 101111110011 ##lag_0*para_0: 010000000010 ##lag_1: 110000001011 ##para_1: 101111110010 ##lag_1*para_1: 010000011110 ##lag_2: 010000001101 ##para_2: 010000001111 ##lag_2*para_2: 010000011010 ##lag_3: 010000001011 ##para_3: 010000001110 ##lag_3*para_3: 010000011000
#  ##lag_0: 110000001100 ##para_0: 101111110011 ##lag_0*para_0: 010000011110 ##lag_1: 110000001011 ##para_1: 101111110010 ##lag_1*para_1: 010000011010 ##lag_2: 010000001101 ##para_2: 010000001111 ##lag_2*para_2: 010000011010 ##lag_3: 010000001011 ##para_3: 010000001110 ##lag_3*para_3: 010000011000
#  ##lag_0: 110000001100 ##para_0: 101111110100 ##lag_0*para_0: 010000000011 ##lag_1: 110000001100 ##para_1: 101111110011 ##lag_1*para_1: 010000011100 ##lag_2: 110000001011 ##para_2: 010000010000 ##lag_2*para_2: 010000011010 ##lag_3: 010000001101 ##para_3: 010000001111 ##lag_3*para_3: 010000011010
#  ##lag_0: 110000001100 ##para_0: 101111110100 ##lag_0*para_0: 010000011100 ##lag_1: 110000001100 ##para_1: 101111110011 ##lag_1*para_1: 010000011011 ##lag_2: 110000001011 ##para_2: 010000010000 ##lag_2*para_2: 010000011010 ##lag_3: 010000001101 ##para_3: 010000001111 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111110101 ##lag_0*para_0: 110000000011 ##lag_1: 110000001100 ##para_1: 101111110100 ##lag_1*para_1: 110000011111 ##lag_2: 110000001100 ##para_2: 010000010001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001011 ##para_3: 010000010000 ##lag_3*para_3: 010000011010
#  ##lag_0: 010000001101 ##para_0: 101111110101 ##lag_0*para_0: 110000011111 ##lag_1: 110000001100 ##para_1: 101111110100 ##lag_1*para_1: 010000011100 ##lag_2: 110000001100 ##para_2: 010000010001 ##lag_2*para_2: 010000011011 ##lag_3: 110000001011 ##para_3: 010000010000 ##lag_3*para_3: 010000011010
#  ##lag_0: 110000001100 ##para_0: 101111110110 ##lag_0*para_0: 110000000001 ##lag_1: 010000001101 ##para_1: 101111110101 ##lag_1*para_1: 110000100001 ##lag_2: 110000001100 ##para_2: 010000010010 ##lag_2*para_2: 010000011001 ##lag_3: 110000001100 ##para_3: 010000010001 ##lag_3*para_3: 010000011011
#  ##lag_0: 110000001100 ##para_0: 101111110110 ##lag_0*para_0: 110000100001 ##lag_1: 010000001101 ##para_1: 101111110101 ##lag_1*para_1: 010000011100 ##lag_2: 110000001100 ##para_2: 010000010010 ##lag_2*para_2: 010000011001 ##lag_3: 110000001100 ##para_3: 010000010001 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001101 ##para_0: 101111110111 ##lag_0*para_0: 110000000110 ##lag_1: 110000001100 ##para_1: 101111110110 ##lag_1*para_1: 010000100001 ##lag_2: 010000001101 ##para_2: 010000010011 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000010010 ##lag_3*para_3: 010000011001
#  ##lag_0: 010000001101 ##para_0: 101111110111 ##lag_0*para_0: 010000100001 ##lag_1: 110000001100 ##para_1: 101111110110 ##lag_1*para_1: 010000011101 ##lag_2: 010000001101 ##para_2: 010000010011 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000010010 ##lag_3*para_3: 010000011001
#  ##lag_0: 110000001101 ##para_0: 101111111000 ##lag_0*para_0: 010000000011 ##lag_1: 010000001101 ##para_1: 101111110111 ##lag_1*para_1: 010000011110 ##lag_2: 110000001100 ##para_2: 010000010100 ##lag_2*para_2: 010000011011 ##lag_3: 010000001101 ##para_3: 010000010011 ##lag_3*para_3: 010000011100
#  ##lag_0: 110000001101 ##para_0: 101111111000 ##lag_0*para_0: 010000011110 ##lag_1: 010000001101 ##para_1: 101111110111 ##lag_1*para_1: 010000011101 ##lag_2: 110000001100 ##para_2: 010000010100 ##lag_2*para_2: 010000011011 ##lag_3: 010000001101 ##para_3: 010000010011 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001101 ##para_0: 101111111001 ##lag_0*para_0: 110000000111 ##lag_1: 110000001101 ##para_1: 101111111000 ##lag_1*para_1: 010000100100 ##lag_2: 010000001101 ##para_2: 010000010101 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000010100 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001101 ##para_0: 101111111001 ##lag_0*para_0: 010000100100 ##lag_1: 110000001101 ##para_1: 101111111000 ##lag_1*para_1: 010000011100 ##lag_2: 010000001101 ##para_2: 010000010101 ##lag_2*para_2: 010000011100 ##lag_3: 110000001100 ##para_3: 010000010100 ##lag_3*para_3: 010000011011
#  ##lag_0: 010000001011 ##para_0: 101111111010 ##lag_0*para_0: 110000001001 ##lag_1: 010000001101 ##para_1: 101111111001 ##lag_1*para_1: 110000100010 ##lag_2: 110000001101 ##para_2: 010000010110 ##lag_2*para_2: 010000011000 ##lag_3: 010000001101 ##para_3: 010000010101 ##lag_3*para_3: 010000011100
#  ##lag_0: 010000001011 ##para_0: 101111111010 ##lag_0*para_0: 110000100010 ##lag_1: 010000001101 ##para_1: 101111111001 ##lag_1*para_1: 010000011100 ##lag_2: 110000001101 ##para_2: 010000010110 ##lag_2*para_2: 010000011000 ##lag_3: 010000001101 ##para_3: 010000010101 ##lag_3*para_3: 010000011100
quit -sim
# End time: 09:46:42 on Aug 13,2018, Elapsed time: 0:01:10
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:47:24 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 11111111111111111111110000000001 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 11111111111111111111111111110010 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000001100 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 00000000000000000000000000001100 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000011111110100 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000100000010001 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000100000010001 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011100 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 11111111111111111111111111110101 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000100000010000 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 00000000000000000000100000010000 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
run
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111101000 ##lag_0*para_0: 11111111111111111111111111110111 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100111 ##lag_1*para_1: 00000000000000000000000000010011 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000000100 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001101 ##para_3: 00000000000000000000000000000011 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111101000 ##lag_0*para_0: 00000000000000000000000000010011 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100111 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000000100 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001101 ##para_3: 00000000000000000000000000000011 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111101001 ##lag_0*para_0: 00000000000000000000011111110000 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111101000 ##lag_1*para_1: 00000000000000000000100000010011 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000101 ##lag_2*para_2: 00000000000000000000000000011011 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000100 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111101001 ##lag_0*para_0: 00000000000000000000100000010011 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111101000 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000101 ##lag_2*para_2: 00000000000000000000000000011011 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000100 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101010 ##lag_0*para_0: 00000000000000000000011111111001 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111101001 ##lag_1*para_1: 00000000000000000000100000010110 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000110 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000101 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101010 ##lag_0*para_0: 00000000000000000000100000010110 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111101001 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000110 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000101 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101011 ##lag_0*para_0: 00000000000000000000011111111010 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101010 ##lag_1*para_1: 00000000000000000000000000010010 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000111 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000110 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101011 ##lag_0*para_0: 00000000000000000000000000010010 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101010 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000111 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000110 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000100000001101 ##para_0: 00000000000000000000011111101100 ##lag_0*para_0: 11111111111111111111111111111000 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101011 ##lag_1*para_1: 00000000000000000000000000010111 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001000 ##lag_2*para_2: 00000000000000000000000000011011 ##lag_3: 00000000000000000000000000001101 ##para_3: 00000000000000000000000000000111 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000100000001101 ##para_0: 00000000000000000000011111101100 ##lag_0*para_0: 00000000000000000000000000010111 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101011 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001000 ##lag_2*para_2: 00000000000000000000000000011011 ##lag_3: 00000000000000000000000000001101 ##para_3: 00000000000000000000000000000111 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101101 ##lag_0*para_0: 00000000000000000000011111111100 ##lag_1: 00000000000000000000100000001101 ##para_1: 00000000000000000000011111101100 ##lag_1*para_1: 00000000000000000000000000011000 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001000 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101101 ##lag_0*para_0: 00000000000000000000000000011000 ##lag_1: 00000000000000000000100000001101 ##para_1: 00000000000000000000011111101100 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001000 ##lag_3*para_3: 00000000000000000000000000011011
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101110 ##lag_0*para_0: 00000000000000000000011111111110 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101101 ##lag_1*para_1: 00000000000000000000100000010110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000001010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001001 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101110 ##lag_0*para_0: 00000000000000000000100000010110 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101101 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000001010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001001 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101111 ##lag_0*para_0: 00000000000000000000011111111111 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101110 ##lag_1*para_1: 00000000000000000000000000011010 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000001010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111101111 ##lag_0*para_0: 00000000000000000000000000011010 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101110 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000001010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##lag_0: 00000000000000000000100000001011 ##para_0: 00000000000000000000011111110000 ##lag_0*para_0: 00000000000000000000011111111110 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101111 ##lag_1*para_1: 00000000000000000000000000011011 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001100 ##lag_2*para_2: 00000000000000000000000000010110 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001011 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000100000001011 ##para_0: 00000000000000000000011111110000 ##lag_0*para_0: 00000000000000000000000000011011 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111101111 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001100 ##lag_2*para_2: 00000000000000000000000000010110 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001011 ##lag_3*para_3: 00000000000000000000000000011101
#  ##lag_0: 00000000000000000000000000001100 ##para_0: 00000000000000000000011111110001 ##lag_0*para_0: 00000000000000000000011111111101 ##lag_1: 00000000000000000000100000001011 ##para_1: 00000000000000000000011111110000 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001101 ##lag_2*para_2: 00000000000000000000000000011000 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001100 ##lag_3*para_3: 00000000000000000000000000010110
#  ##lag_0: 00000000000000000000000000001100 ##para_0: 00000000000000000000011111110001 ##lag_0*para_0: 00000000000000000000000000011101 ##lag_1: 00000000000000000000100000001011 ##para_1: 00000000000000000000011111110000 ##lag_1*para_1: 00000000000000000000000000011000 ##lag_2: 00000000000000000000000000001110 ##para_2: 00000000000000000000000000001101 ##lag_2*para_2: 00000000000000000000000000011000 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000001100 ##lag_3*para_3: 00000000000000000000000000010110
quit -sim
# End time: 09:49:48 on Aug 13,2018, Elapsed time: 0:02:24
# Errors: 0, Warnings: 0
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v failed with 1 errors.
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:54:54 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 1 ##lag_0: 00000000000000000000100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 11111111111111111111110000000001 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 2 ##lag_0: 00000000000000000000100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 1 ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 11111111111111111111111111110010 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000001100 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 2 ##lag_0: 00000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 00000000000000000000000000001100 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 1 ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000011111110100 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000100000010001 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 2 ##lag_0: 00000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000100000010001 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011100 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 1 ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 11111111111111111111111111110101 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000100000010000 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##count_operation: 2 ##lag_0: 00000000000000000000100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 00000000000000000000100000010000 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
quit -sim
# End time: 09:56:22 on Aug 13,2018, Elapsed time: 0:01:28
# Errors: 0, Warnings: 0
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:57:00 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 1 ##lag_0: 100000000000000000000000000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 11111111111111111111110000000001 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 2 ##lag_0: 100000000000000000000000000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 1 ##lag_0: 000000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 11111111111111111111111111110010 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000001100 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 2 ##lag_0: 000000000000000000000000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 00000000000000000000000000001100 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 1 ##lag_0: 000000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000011111110100 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000100000010001 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 2 ##lag_0: 000000000000000000000000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000100000010001 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011100 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 1 ##lag_0: 100000000000000000000000000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 11111111111111111111111111110101 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000100000010000 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##count_operation: 2 ##lag_0: 100000000000000000000000000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 00000000000000000000100000010000 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
quit -sim
# End time: 09:57:36 on Aug 13,2018, Elapsed time: 0:00:36
# Errors: 0, Warnings: 0
# Compile of echo_approx.v was successful.
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:58:24 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 11111111111111111111110000000001 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 11111111111111111111110000000001 ##lag_0*para_0: 00000000000000000000010000000001 ##lag_1: 00000000000000000000100000001101 ##para_1: 11111111111111111111110000000001 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000000000001110 ##para_2: 11111111111111111111110000000001 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000000000001110 ##para_3: 11111111111111111111110000000001 ##lag_3*para_3: 00000000000000000000000000011011
#  ##count_operation: 1 ##lag_0: 000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 11111111111111111111111111110010 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000001100 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 2 ##lag_0: 000000001101 ##para_0: 00000000000000000000011111100100 ##lag_0*para_0: 00000000000000000000000000001100 ##lag_1: 00000000000000000000100000001110 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011110 ##lag_2: 00000000000000000000100000001101 ##para_2: 00000000000000000000000000000000 ##lag_2*para_2: 00000000000000000000000000011010 ##lag_3: 00000000000000000000000000001110 ##para_3: 00000000000000000000000000000000 ##lag_3*para_3: 00000000000000000000000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000011111110100 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000100000010001 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 00000000000000000000011111100101 ##lag_0*para_0: 00000000000000000000100000010001 ##lag_1: 00000000000000000000000000001101 ##para_1: 00000000000000000000011111100100 ##lag_1*para_1: 00000000000000000000000000011100 ##lag_2: 00000000000000000000100000001110 ##para_2: 00000000000000000000000000000010 ##lag_2*para_2: 00000000000000000000000000011100 ##lag_3: 00000000000000000000100000001101 ##para_3: 00000000000000000000000000000001 ##lag_3*para_3: 00000000000000000000000000011010
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 11111111111111111111111111110101 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000100000010000 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 00000000000000000000011111100111 ##lag_0*para_0: 00000000000000000000100000010000 ##lag_1: 00000000000000000000000000001110 ##para_1: 00000000000000000000011111100110 ##lag_1*para_1: 00000000000000000000000000011101 ##lag_2: 00000000000000000000000000001101 ##para_2: 00000000000000000000000000000011 ##lag_2*para_2: 00000000000000000000000000011101 ##lag_3: 00000000000000000000100000001110 ##para_3: 00000000000000000000000000000010 ##lag_3*para_3: 00000000000000000000000000011100
quit -sim
# End time: 09:58:52 on Aug 13,2018, Elapsed time: 0:00:28
# Errors: 0, Warnings: 0
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 09:59:40 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftdevgif".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftdevgif
run
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 110000000001 ##lag_0*para_0: 010000000001 ##lag_1: 100000001101 ##para_1: 110000000001 ##lag_1*para_1: 110000000001 ##lag_2: 000000001110 ##para_2: 110000000001 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 110000000001 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 110000000001 ##lag_0*para_0: 010000000001 ##lag_1: 100000001101 ##para_1: 110000000001 ##lag_1*para_1: 000000011110 ##lag_2: 000000001110 ##para_2: 110000000001 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 110000000001 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 000000001101 ##para_0: 011111100100 ##lag_0*para_0: 111111110010 ##lag_1: 100000001110 ##para_1: 011111100100 ##lag_1*para_1: 000000001100 ##lag_2: 100000001101 ##para_2: 000000000000 ##lag_2*para_2: 000000011010 ##lag_3: 000000001110 ##para_3: 000000000000 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001101 ##para_0: 011111100100 ##lag_0*para_0: 000000001100 ##lag_1: 100000001110 ##para_1: 011111100100 ##lag_1*para_1: 000000011110 ##lag_2: 100000001101 ##para_2: 000000000000 ##lag_2*para_2: 000000011010 ##lag_3: 000000001110 ##para_3: 000000000000 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111100101 ##lag_0*para_0: 011111110100 ##lag_1: 000000001101 ##para_1: 011111100100 ##lag_1*para_1: 100000010001 ##lag_2: 100000001110 ##para_2: 000000000010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001101 ##para_3: 000000000001 ##lag_3*para_3: 000000011010
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111100101 ##lag_0*para_0: 100000010001 ##lag_1: 000000001101 ##para_1: 011111100100 ##lag_1*para_1: 000000011100 ##lag_2: 100000001110 ##para_2: 000000000010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001101 ##para_3: 000000000001 ##lag_3*para_3: 000000011010
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111100111 ##lag_0*para_0: 111111110101 ##lag_1: 000000001110 ##para_1: 011111100110 ##lag_1*para_1: 100000010000 ##lag_2: 000000001101 ##para_2: 000000000011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000000010 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111100111 ##lag_0*para_0: 100000010000 ##lag_1: 000000001110 ##para_1: 011111100110 ##lag_1*para_1: 000000011101 ##lag_2: 000000001101 ##para_2: 000000000011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000000010 ##lag_3*para_3: 000000011100
quit -sim
# End time: 10:07:12 on Aug 13,2018, Elapsed time: 0:07:32
# Errors: 0, Warnings: 2
# Compile of echo_approx.v was successful.
# Compile of echo_approx.v was successful.
vsim -gui work.tb_all
# vsim -gui work.tb_all 
# Start time: 10:11:45 on Aug 13,2018
# Loading work.tb_all
# Loading work.signal_generator
# Loading work.sig16b_to_double
# Loading work.lag_generator
# Loading work.fpu
# Loading work.fpu_add
# Loading work.fpu_sub
# Loading work.fpu_mul
# Loading work.fpu_div
# Loading work.fpu_round
# Loading work.fpu_exceptions
# Loading work.echo_approx
run
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 110000000010 ##lag_0*para_0: 010000010001 ##lag_1: 100000001101 ##para_1: 110000000010 ##lag_1*para_1: 110000010001 ##lag_2: 000000001110 ##para_2: 110000000010 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 110000000010 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 110000000010 ##lag_0*para_0: 010000001100 ##lag_1: 100000001101 ##para_1: 110000000010 ##lag_1*para_1: 000000011110 ##lag_2: 000000001110 ##para_2: 110000000010 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 110000000010 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 000000001101 ##para_0: 011111100100 ##lag_0*para_0: 111111110010 ##lag_1: 100000001110 ##para_1: 011111100100 ##lag_1*para_1: 000000001100 ##lag_2: 100000001101 ##para_2: 000000000000 ##lag_2*para_2: 000000011010 ##lag_3: 000000001110 ##para_3: 000000000000 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001101 ##para_0: 011111100100 ##lag_0*para_0: 000000001100 ##lag_1: 100000001110 ##para_1: 011111100100 ##lag_1*para_1: 000000011110 ##lag_2: 100000001101 ##para_2: 000000000000 ##lag_2*para_2: 000000011010 ##lag_3: 000000001110 ##para_3: 000000000000 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111100101 ##lag_0*para_0: 011111110100 ##lag_1: 000000001101 ##para_1: 011111100100 ##lag_1*para_1: 100000010001 ##lag_2: 100000001110 ##para_2: 000000000010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001101 ##para_3: 000000000001 ##lag_3*para_3: 000000011010
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111100101 ##lag_0*para_0: 100000010001 ##lag_1: 000000001101 ##para_1: 011111100100 ##lag_1*para_1: 000000011100 ##lag_2: 100000001110 ##para_2: 000000000010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001101 ##para_3: 000000000001 ##lag_3*para_3: 000000011010
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111100111 ##lag_0*para_0: 111111110101 ##lag_1: 000000001110 ##para_1: 011111100110 ##lag_1*para_1: 100000010000 ##lag_2: 000000001101 ##para_2: 000000000011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000000010 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111100111 ##lag_0*para_0: 100000010000 ##lag_1: 000000001110 ##para_1: 011111100110 ##lag_1*para_1: 000000011101 ##lag_2: 000000001101 ##para_2: 000000000011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000000010 ##lag_3*para_3: 000000011100
add wave -position insertpoint sim:/tb_all/*
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ankai  Hostname: LAPTOP-VQG426F9  ProcessID: 7896
#           Attempting to use alternate WLF file "./wlftiziea6".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftiziea6
run
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111101000 ##lag_0*para_0: 111111110111 ##lag_1: 100000001110 ##para_1: 011111100111 ##lag_1*para_1: 000000010011 ##lag_2: 000000001110 ##para_2: 000000000100 ##lag_2*para_2: 000000011101 ##lag_3: 000000001101 ##para_3: 000000000011 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111101000 ##lag_0*para_0: 000000010011 ##lag_1: 100000001110 ##para_1: 011111100111 ##lag_1*para_1: 000000011110 ##lag_2: 000000001110 ##para_2: 000000000100 ##lag_2*para_2: 000000011101 ##lag_3: 000000001101 ##para_3: 000000000011 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001101 ##para_0: 011111101001 ##lag_0*para_0: 011111110000 ##lag_1: 100000001110 ##para_1: 011111101000 ##lag_1*para_1: 100000010011 ##lag_2: 100000001110 ##para_2: 000000000101 ##lag_2*para_2: 000000011011 ##lag_3: 000000001110 ##para_3: 000000000100 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001101 ##para_0: 011111101001 ##lag_0*para_0: 100000010011 ##lag_1: 100000001110 ##para_1: 011111101000 ##lag_1*para_1: 000000011110 ##lag_2: 100000001110 ##para_2: 000000000101 ##lag_2*para_2: 000000011011 ##lag_3: 000000001110 ##para_3: 000000000100 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111101010 ##lag_0*para_0: 011111111001 ##lag_1: 000000001101 ##para_1: 011111101001 ##lag_1*para_1: 100000010110 ##lag_2: 100000001110 ##para_2: 000000000110 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000000101 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111101010 ##lag_0*para_0: 100000010110 ##lag_1: 000000001101 ##para_1: 011111101001 ##lag_1*para_1: 000000011101 ##lag_2: 100000001110 ##para_2: 000000000110 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000000101 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111101011 ##lag_0*para_0: 011111111010 ##lag_1: 000000001110 ##para_1: 011111101010 ##lag_1*para_1: 000000010010 ##lag_2: 000000001101 ##para_2: 000000000111 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000000110 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111101011 ##lag_0*para_0: 000000010010 ##lag_1: 000000001110 ##para_1: 011111101010 ##lag_1*para_1: 000000011101 ##lag_2: 000000001101 ##para_2: 000000000111 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000000110 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 100000001101 ##para_0: 011111101100 ##lag_0*para_0: 111111111000 ##lag_1: 000000001110 ##para_1: 011111101011 ##lag_1*para_1: 000000010111 ##lag_2: 000000001110 ##para_2: 000000001000 ##lag_2*para_2: 000000011011 ##lag_3: 000000001101 ##para_3: 000000000111 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001101 ##para_0: 011111101100 ##lag_0*para_0: 000000010111 ##lag_1: 000000001110 ##para_1: 011111101011 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000001000 ##lag_2*para_2: 000000011011 ##lag_3: 000000001101 ##para_3: 000000000111 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111101101 ##lag_0*para_0: 011111111100 ##lag_1: 100000001101 ##para_1: 011111101100 ##lag_1*para_1: 000000011000 ##lag_2: 000000001110 ##para_2: 000000001001 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 000000001000 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111101101 ##lag_0*para_0: 000000011000 ##lag_1: 100000001101 ##para_1: 011111101100 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000001001 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 000000001000 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111101110 ##lag_0*para_0: 011111111110 ##lag_1: 000000001110 ##para_1: 011111101101 ##lag_1*para_1: 100000010110 ##lag_2: 100000001101 ##para_2: 000000001010 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000001001 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111101110 ##lag_0*para_0: 100000010110 ##lag_1: 000000001110 ##para_1: 011111101101 ##lag_1*para_1: 000000011110 ##lag_2: 100000001101 ##para_2: 000000001010 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000001001 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111101111 ##lag_0*para_0: 011111111111 ##lag_1: 000000001110 ##para_1: 011111101110 ##lag_1*para_1: 000000011010 ##lag_2: 000000001110 ##para_2: 000000001011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000001010 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111101111 ##lag_0*para_0: 000000011010 ##lag_1: 000000001110 ##para_1: 011111101110 ##lag_1*para_1: 000000011110 ##lag_2: 000000001110 ##para_2: 000000001011 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000001010 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 100000001011 ##para_0: 011111110000 ##lag_0*para_0: 011111111110 ##lag_1: 000000001110 ##para_1: 011111101111 ##lag_1*para_1: 000000011011 ##lag_2: 000000001110 ##para_2: 000000001100 ##lag_2*para_2: 000000010110 ##lag_3: 000000001110 ##para_3: 000000001011 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 100000001011 ##para_0: 011111110000 ##lag_0*para_0: 000000011011 ##lag_1: 000000001110 ##para_1: 011111101111 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000001100 ##lag_2*para_2: 000000010110 ##lag_3: 000000001110 ##para_3: 000000001011 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001100 ##para_0: 011111110001 ##lag_0*para_0: 011111111101 ##lag_1: 100000001011 ##para_1: 011111110000 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000001101 ##lag_2*para_2: 000000011000 ##lag_3: 000000001110 ##para_3: 000000001100 ##lag_3*para_3: 000000010110
#  ##count_operation: 2 ##lag_0: 000000001100 ##para_0: 011111110001 ##lag_0*para_0: 000000011101 ##lag_1: 100000001011 ##para_1: 011111110000 ##lag_1*para_1: 000000011000 ##lag_2: 000000001110 ##para_2: 000000001101 ##lag_2*para_2: 000000011000 ##lag_3: 000000001110 ##para_3: 000000001100 ##lag_3*para_3: 000000010110
run
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111110010 ##lag_0*para_0: 100000000001 ##lag_1: 000000001100 ##para_1: 011111110001 ##lag_1*para_1: 000000011100 ##lag_2: 100000001011 ##para_2: 000000001110 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 000000001101 ##lag_3*para_3: 000000011000
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111110010 ##lag_0*para_0: 000000011100 ##lag_1: 000000001100 ##para_1: 011111110001 ##lag_1*para_1: 000000011101 ##lag_2: 100000001011 ##para_2: 000000001110 ##lag_2*para_2: 000000011101 ##lag_3: 000000001110 ##para_3: 000000001101 ##lag_3*para_3: 000000011000
#  ##count_operation: 1 ##lag_0: 100000001100 ##para_0: 011111110011 ##lag_0*para_0: 100000000000 ##lag_1: 000000001110 ##para_1: 011111110010 ##lag_1*para_1: 000000011011 ##lag_2: 000000001100 ##para_2: 000000001111 ##lag_2*para_2: 000000011001 ##lag_3: 100000001011 ##para_3: 000000001110 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 100000001100 ##para_0: 011111110011 ##lag_0*para_0: 000000011011 ##lag_1: 000000001110 ##para_1: 011111110010 ##lag_1*para_1: 000000011101 ##lag_2: 000000001100 ##para_2: 000000001111 ##lag_2*para_2: 000000011001 ##lag_3: 100000001011 ##para_3: 000000001110 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 100000001101 ##para_0: 011111110100 ##lag_0*para_0: 000000000011 ##lag_1: 100000001100 ##para_1: 011111110011 ##lag_1*para_1: 000000011111 ##lag_2: 000000001110 ##para_2: 000000010000 ##lag_2*para_2: 000000011011 ##lag_3: 000000001100 ##para_3: 000000001111 ##lag_3*para_3: 000000011001
#  ##count_operation: 2 ##lag_0: 100000001101 ##para_0: 011111110100 ##lag_0*para_0: 000000011111 ##lag_1: 100000001100 ##para_1: 011111110011 ##lag_1*para_1: 000000011011 ##lag_2: 000000001110 ##para_2: 000000010000 ##lag_2*para_2: 000000011011 ##lag_3: 000000001100 ##para_3: 000000001111 ##lag_3*para_3: 000000011001
add wave -position insertpoint sim:/tb_all/MUT3/*
#  ##count_operation: 1 ##lag_0: 100000001101 ##para_0: 011111110101 ##lag_0*para_0: 000000000100 ##lag_1: 100000001101 ##para_1: 011111110100 ##lag_1*para_1: 000000011101 ##lag_2: 100000001100 ##para_2: 000000010001 ##lag_2*para_2: 000000011011 ##lag_3: 000000001110 ##para_3: 000000010000 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 100000001101 ##para_0: 011111110101 ##lag_0*para_0: 000000011101 ##lag_1: 100000001101 ##para_1: 011111110100 ##lag_1*para_1: 000000011100 ##lag_2: 100000001100 ##para_2: 000000010001 ##lag_2*para_2: 000000011011 ##lag_3: 000000001110 ##para_3: 000000010000 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111110110 ##lag_0*para_0: 100000000100 ##lag_1: 100000001101 ##para_1: 011111110101 ##lag_1*para_1: 100000100000 ##lag_2: 100000001101 ##para_2: 000000010010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001100 ##para_3: 000000010001 ##lag_3*para_3: 000000011011
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111110110 ##lag_0*para_0: 100000100000 ##lag_1: 100000001101 ##para_1: 011111110101 ##lag_1*para_1: 000000011101 ##lag_2: 100000001101 ##para_2: 000000010010 ##lag_2*para_2: 000000011100 ##lag_3: 100000001100 ##para_3: 000000010001 ##lag_3*para_3: 000000011011
#  ##count_operation: 1 ##lag_0: 100000001101 ##para_0: 011111110111 ##lag_0*para_0: 100000000010 ##lag_1: 000000001110 ##para_1: 011111110110 ##lag_1*para_1: 100000100010 ##lag_2: 100000001101 ##para_2: 000000010011 ##lag_2*para_2: 000000011010 ##lag_3: 100000001101 ##para_3: 000000010010 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001101 ##para_0: 011111110111 ##lag_0*para_0: 100000100010 ##lag_1: 000000001110 ##para_1: 011111110110 ##lag_1*para_1: 000000011101 ##lag_2: 100000001101 ##para_2: 000000010011 ##lag_2*para_2: 000000011010 ##lag_3: 100000001101 ##para_3: 000000010010 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111111000 ##lag_0*para_0: 100000000111 ##lag_1: 100000001101 ##para_1: 011111110111 ##lag_1*para_1: 000000100010 ##lag_2: 000000001110 ##para_2: 000000010100 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000010011 ##lag_3*para_3: 000000011010
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111111000 ##lag_0*para_0: 000000100010 ##lag_1: 100000001101 ##para_1: 011111110111 ##lag_1*para_1: 000000011110 ##lag_2: 000000001110 ##para_2: 000000010100 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000010011 ##lag_3*para_3: 000000011010
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111111001 ##lag_0*para_0: 000000000100 ##lag_1: 000000001110 ##para_1: 011111111000 ##lag_1*para_1: 000000011111 ##lag_2: 100000001101 ##para_2: 000000010101 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000010100 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111111001 ##lag_0*para_0: 000000011111 ##lag_1: 000000001110 ##para_1: 011111111000 ##lag_1*para_1: 000000011110 ##lag_2: 100000001101 ##para_2: 000000010101 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000010100 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111111010 ##lag_0*para_0: 100000001000 ##lag_1: 100000001110 ##para_1: 011111111001 ##lag_1*para_1: 000000100101 ##lag_2: 000000001110 ##para_2: 000000010110 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000010101 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111111010 ##lag_0*para_0: 000000100101 ##lag_1: 100000001110 ##para_1: 011111111001 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000010110 ##lag_2*para_2: 000000011101 ##lag_3: 100000001101 ##para_3: 000000010101 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 000000001100 ##para_0: 011111111011 ##lag_0*para_0: 100000001010 ##lag_1: 000000001110 ##para_1: 011111111010 ##lag_1*para_1: 100000100011 ##lag_2: 100000001110 ##para_2: 000000010111 ##lag_2*para_2: 000000011001 ##lag_3: 000000001110 ##para_3: 000000010110 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001100 ##para_0: 011111111011 ##lag_0*para_0: 100000100011 ##lag_1: 000000001110 ##para_1: 011111111010 ##lag_1*para_1: 000000011101 ##lag_2: 100000001110 ##para_2: 000000010111 ##lag_2*para_2: 000000011001 ##lag_3: 000000001110 ##para_3: 000000010110 ##lag_3*para_3: 000000011101
run
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111111100 ##lag_0*para_0: 000000001011 ##lag_1: 000000001100 ##para_1: 011111111011 ##lag_1*para_1: 000000100110 ##lag_2: 000000001110 ##para_2: 000000011000 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000010111 ##lag_3*para_3: 000000011001
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111111100 ##lag_0*para_0: 000000100110 ##lag_1: 000000001100 ##para_1: 011111111011 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000011000 ##lag_2*para_2: 000000011101 ##lag_3: 100000001110 ##para_3: 000000010111 ##lag_3*para_3: 000000011001
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111111101 ##lag_0*para_0: 100000001010 ##lag_1: 100000001110 ##para_1: 011111111100 ##lag_1*para_1: 000000100111 ##lag_2: 000000001100 ##para_2: 000000011001 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000011000 ##lag_3*para_3: 000000011101
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111111101 ##lag_0*para_0: 000000100111 ##lag_1: 100000001110 ##para_1: 011111111100 ##lag_1*para_1: 000000011110 ##lag_2: 000000001100 ##para_2: 000000011001 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000011000 ##lag_3*para_3: 000000011101
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 011111111110 ##lag_0*para_0: 000000001100 ##lag_1: 000000001110 ##para_1: 011111111101 ##lag_1*para_1: 100000101001 ##lag_2: 100000001110 ##para_2: 000000011010 ##lag_2*para_2: 000000011100 ##lag_3: 000000001100 ##para_3: 000000011001 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 011111111110 ##lag_0*para_0: 100000101001 ##lag_1: 000000001110 ##para_1: 011111111101 ##lag_1*para_1: 000000011101 ##lag_2: 100000001110 ##para_2: 000000011010 ##lag_2*para_2: 000000011100 ##lag_3: 000000001100 ##para_3: 000000011001 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 011111111111 ##lag_0*para_0: 100000001101 ##lag_1: 100000001110 ##para_1: 011111111110 ##lag_1*para_1: 000000101001 ##lag_2: 000000001110 ##para_2: 000000011011 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000011010 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 011111111111 ##lag_0*para_0: 000000101001 ##lag_1: 100000001110 ##para_1: 011111111110 ##lag_1*para_1: 000000011101 ##lag_2: 000000001110 ##para_2: 000000011011 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000011010 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 100000001000 ##para_0: 100000000000 ##lag_0*para_0: 100000001110 ##lag_1: 000000001110 ##para_1: 011111111111 ##lag_1*para_1: 100000101010 ##lag_2: 100000001110 ##para_2: 000000011100 ##lag_2*para_2: 000000010000 ##lag_3: 000000001110 ##para_3: 000000011011 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 100000001000 ##para_0: 100000000000 ##lag_0*para_0: 100000101010 ##lag_1: 000000001110 ##para_1: 011111111111 ##lag_1*para_1: 000000011100 ##lag_2: 100000001110 ##para_2: 000000011100 ##lag_2*para_2: 000000010000 ##lag_3: 000000001110 ##para_3: 000000011011 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 100000001110 ##para_0: 100000000001 ##lag_0*para_0: 000000010000 ##lag_1: 100000001000 ##para_1: 100000000000 ##lag_1*para_1: 000000101011 ##lag_2: 000000001110 ##para_2: 000000011101 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000011100 ##lag_3*para_3: 000000010000
#  ##count_operation: 2 ##lag_0: 100000001110 ##para_0: 100000000001 ##lag_0*para_0: 000000101011 ##lag_1: 100000001000 ##para_1: 100000000000 ##lag_1*para_1: 000000011100 ##lag_2: 000000001110 ##para_2: 000000011101 ##lag_2*para_2: 000000011100 ##lag_3: 100000001110 ##para_3: 000000011100 ##lag_3*para_3: 000000010000
#  ##count_operation: 1 ##lag_0: 000000001110 ##para_0: 100000000010 ##lag_0*para_0: 100000010000 ##lag_1: 100000001110 ##para_1: 100000000001 ##lag_1*para_1: 000000101011 ##lag_2: 100000001000 ##para_2: 000000011110 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000011101 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001110 ##para_0: 100000000010 ##lag_0*para_0: 000000101011 ##lag_1: 100000001110 ##para_1: 100000000001 ##lag_1*para_1: 000000011101 ##lag_2: 100000001000 ##para_2: 000000011110 ##lag_2*para_2: 000000011100 ##lag_3: 000000001110 ##para_3: 000000011101 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 000000001100 ##para_0: 100000000011 ##lag_0*para_0: 100000010010 ##lag_1: 000000001110 ##para_1: 100000000010 ##lag_1*para_1: 100000101110 ##lag_2: 100000001110 ##para_2: 000000011111 ##lag_2*para_2: 000000011001 ##lag_3: 100000001000 ##para_3: 000000011110 ##lag_3*para_3: 000000011100
#  ##count_operation: 2 ##lag_0: 000000001100 ##para_0: 100000000011 ##lag_0*para_0: 100000101110 ##lag_1: 000000001110 ##para_1: 100000000010 ##lag_1*para_1: 000000011100 ##lag_2: 100000001110 ##para_2: 000000011111 ##lag_2*para_2: 000000011001 ##lag_3: 100000001000 ##para_3: 000000011110 ##lag_3*para_3: 000000011100
#  ##count_operation: 1 ##lag_0: 100000001101 ##para_0: 100000000100 ##lag_0*para_0: 000000010001 ##lag_1: 000000001100 ##para_1: 100000000011 ##lag_1*para_1: 000000101110 ##lag_2: 000000001110 ##para_2: 000000100000 ##lag_2*para_2: 000000011010 ##lag_3: 100000001110 ##para_3: 000000011111 ##lag_3*para_3: 000000011001
#  ##count_operation: 2 ##lag_0: 100000001101 ##para_0: 100000000100 ##lag_0*para_0: 000000101110 ##lag_1: 000000001100 ##para_1: 100000000011 ##lag_1*para_1: 000000011011 ##lag_2: 000000001110 ##para_2: 000000100000 ##lag_2*para_2: 000000011010 ##lag_3: 100000001110 ##para_3: 000000011111 ##lag_3*para_3: 000000011001
#  ##count_operation: 1 ##lag_0: 000000001100 ##para_0: 100000000101 ##lag_0*para_0: 100000010000 ##lag_1: 100000001101 ##para_1: 100000000100 ##lag_1*para_1: 000000101111 ##lag_2: 000000001100 ##para_2: 000000100001 ##lag_2*para_2: 000000011000 ##lag_3: 000000001110 ##para_3: 000000100000 ##lag_3*para_3: 000000011010
#  ##count_operation: 2 ##lag_0: 000000001100 ##para_0: 100000000101 ##lag_0*para_0: 000000101111 ##lag_1: 100000001101 ##para_1: 100000000100 ##lag_1*para_1: 000000011010 ##lag_2: 000000001100 ##para_2: 000000100001 ##lag_2*para_2: 000000011000 ##lag_3: 000000001110 ##para_3: 000000100000 ##lag_3*para_3: 000000011010
