
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.099057                       # Number of seconds simulated
sim_ticks                                 99056543556                       # Number of ticks simulated
final_tick                               627133253058                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158599                       # Simulator instruction rate (inst/s)
host_op_rate                                   199998                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4754986                       # Simulator tick rate (ticks/s)
host_mem_usage                               16903416                       # Number of bytes of host memory used
host_seconds                                 20832.14                       # Real time elapsed on the host
sim_insts                                  3303949698                       # Number of instructions simulated
sim_ops                                    4166376729                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       632576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1865344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       560256                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3063552                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1280896                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1280896                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4942                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        14573                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         4377                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 23934                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10007                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10007                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        18091                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6386009                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16798                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18831103                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        19383                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      5655921                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                30927306                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        18091                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16798                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        19383                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              54272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          12930958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               12930958                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          12930958                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        18091                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6386009                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16798                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18831103                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        19383                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      5655921                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               43858264                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               237545669                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21503064                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17431878                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1977465                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8756578                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8144593                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2333567                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        93551                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186276912                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             119885742                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21503064                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10478160                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             26385269                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6027918                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3509496                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           36                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         11508824                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1975911                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    220196629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.668695                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.029317                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       193811360     88.02%     88.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1837329      0.83%     88.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3336808      1.52%     90.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3088846      1.40%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1964129      0.89%     92.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1616607      0.73%     93.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          924578      0.42%     93.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          955814      0.43%     94.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12661158      5.75%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    220196629                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.090522                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.504685                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184383887                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5419700                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26323426                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        44926                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4024689                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3734305                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     147146810                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1307                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4024689                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       184856323                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1183077                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      3156922                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25866874                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1108743                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     147023255                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents        179561                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       479827                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    208552617                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    684847279                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    684847279                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704513                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        36848095                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33814                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16907                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4108435                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13862099                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7184068                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82037                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1597558                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         146059403                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33814                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137959430                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       116693                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     21998169                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     46201033                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    220196629                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.626528                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.299563                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    160708322     72.98%     72.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     25174703     11.43%     84.42% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     13551899      6.15%     90.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      6867361      3.12%     93.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8181254      3.72%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2647744      1.20%     98.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2484162      1.13%     99.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       439334      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       141850      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    220196629                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         416267     59.70%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     59.70% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        143207     20.54%     80.23% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137821     19.77%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    116012867     84.09%     84.09% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978385      1.43%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16907      0.01%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12789618      9.27%     94.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7161653      5.19%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137959430                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.580770                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             697295                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005054                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    496929476                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    168091596                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    134977922                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138656725                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269314                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2668678                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          210                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        93040                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4024689                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         801179                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       113505                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    146093220                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         8432                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13862099                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7184068                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16907                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         98897                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          210                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1055362                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1101425                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2156787                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135970077                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12338694                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1989352                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19500199                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19195658                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7161505                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.572396                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             134977965                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            134977922                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         77881008                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        216934657                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.568219                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.359007                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129333                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22964259                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33814                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2002599                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    216171940                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.569590                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.369274                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    164317927     76.01%     76.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23870047     11.04%     87.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     12382264      5.73%     92.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3980822      1.84%     94.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5464054      2.53%     97.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1835106      0.85%     98.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1057819      0.49%     98.49% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       937576      0.43%     98.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2326325      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    216171940                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129333                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284449                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193421                       # Number of loads committed
system.switch_cpus0.commit.membars              16907                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772297                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930175                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539549                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2326325                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           359939207                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          296211916                       # The number of ROB writes
system.switch_cpus0.timesIdled                2879533                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               17349040                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129333                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.375457                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.375457                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.420972                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.420972                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       611560576                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      188891015                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      135811534                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33814                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               237545665                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21694539                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     17578804                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1990259                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8827445                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8188114                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2437230                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        90234                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    183553587                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             120591658                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21694539                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10625344                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26418849                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6097314                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       3888640                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         11487267                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1991066                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    217923041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.679919                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.052477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       191504192     87.88%     87.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2458343      1.13%     89.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         1942170      0.89%     89.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4541365      2.08%     91.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          982717      0.45%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1533855      0.70%     93.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1173241      0.54%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          733648      0.34%     94.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13053510      5.99%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    217923041                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.091328                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.507657                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       181518588                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      5982533                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26315207                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        85967                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4020742                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3736365                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41847                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     147882458                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        75883                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4020742                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       182017071                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1534796                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      3059887                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         25872856                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1417685                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     147749065                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        19990                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        271889                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       532501                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents       178055                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    207844697                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    689438257                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    689438257                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    168802389                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39042308                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        37320                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        20962                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4665845                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14357991                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7140054                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       132325                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1582684                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146689065                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        37305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        137802148                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       140985                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24504728                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     50890828                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4601                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    217923041                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.632343                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.303325                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    158519857     72.74%     72.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25460070     11.68%     84.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     12345621      5.67%     90.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8240398      3.78%     93.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7638630      3.51%     97.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2566587      1.18%     98.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2649047      1.22%     99.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       374743      0.17%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       128088      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    217923041                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         396029     59.14%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.14% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        135937     20.30%     79.44% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       137658     20.56%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115732417     83.98%     83.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2089612      1.52%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16351      0.01%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     12881531      9.35%     94.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7082237      5.14%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     137802148                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.580108                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             669624                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    494337946                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171231572                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134262965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138471772                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       345713                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3248518                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          474                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       192039                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4020742                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         996268                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        94580                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146726370                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        25416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14357991                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7140054                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        20953                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         80236                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          474                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1084356                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1125686                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2210042                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135289213                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12437743                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2512935                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19518602                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19176295                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7080859                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.569529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134263851                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134262965                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         79520748                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        219476828                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.565209                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.362320                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98890883                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    121447577                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     25279999                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32704                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1993810                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    213902299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.567771                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.372220                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    162897600     76.16%     76.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     24004183     11.22%     87.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10482311      4.90%     92.28% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5955640      2.78%     95.06% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4311444      2.02%     97.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1695052      0.79%     97.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1306831      0.61%     98.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       944074      0.44%     98.92% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2305164      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    213902299                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98890883                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     121447577                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18057488                       # Number of memory references committed
system.switch_cpus1.commit.loads             11109473                       # Number of loads committed
system.switch_cpus1.commit.membars              16352                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17449666                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        109428703                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2472505                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2305164                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           358324711                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297475988                       # The number of ROB writes
system.switch_cpus1.timesIdled                2970735                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               19622624                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98890883                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            121447577                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98890883                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.402099                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.402099                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.416303                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.416303                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       609413227                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186987847                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136588004                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32704                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               237545669                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21255483                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     17441198                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1986357                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      8997848                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8367649                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2120916                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93515                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    190663004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             116607122                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21255483                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     10488565                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             25142088                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5496949                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5336029                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11528502                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1977578                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    224634503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.636733                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.998422                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       199492415     88.81%     88.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1872423      0.83%     89.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3393002      1.51%     91.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2005133      0.89%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1644233      0.73%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1463204      0.65%     93.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          811222      0.36%     93.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2024784      0.90%     94.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        11928087      5.31%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    224634503                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.089480                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.490883                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       189094407                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6916580                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         25068675                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        61655                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3493175                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3494252                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          207                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     142971838                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1184                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3493175                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       189374022                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         657136                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      5403791                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         24834365                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       872005                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     142927809                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95399                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       503518                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    201384872                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    663314754                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    663314754                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    171217618                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        30167216                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34068                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17058                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2520808                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     13261111                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7160581                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        69680                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1621599                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         141846663                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34070                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        135332173                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        63519                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     16682453                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     34341869                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           46                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    224634503                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.602455                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.289435                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    168272364     74.91%     74.91% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     22433820      9.99%     84.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11739321      5.23%     90.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8268046      3.68%     93.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8273686      3.68%     97.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2959243      1.32%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2257595      1.01%     99.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       264380      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       166048      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    224634503                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          49679     13.71%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     13.71% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        161626     44.61%     58.32% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       151015     41.68%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    114187334     84.38%     84.38% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1851539      1.37%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17010      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12133880      8.97%     94.72% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7142410      5.28%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     135332173                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.569710                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             362320                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002677                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    495724687                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    158563418                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    133022947                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     135694493                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       276044                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      2135303                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          232                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        85426                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3493175                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         459942                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53822                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    141880733                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        15870                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     13261111                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7160581                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17058                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         44710                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          232                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1145234                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1035970                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2181204                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    133789092                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12041546                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1543080                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19183949                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        18958675                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7142403                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.563214                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             133023002                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            133022947                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         77842866                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        211960892                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.559989                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.367251                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99551078                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    122711097                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     19169901                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34024                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2003208                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    221141328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.554899                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.406590                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    171047060     77.35%     77.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24430868     11.05%     88.40% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9376354      4.24%     92.64% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4936306      2.23%     94.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4191249      1.90%     96.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1991747      0.90%     97.66% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       936754      0.42%     98.09% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1473572      0.67%     98.75% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2757418      1.25%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    221141328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99551078                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     122711097                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18200963                       # Number of memory references committed
system.switch_cpus2.commit.loads             11125808                       # Number of loads committed
system.switch_cpus2.commit.membars              17012                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17804083                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        110471668                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2538059                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2757418                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           360264908                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          287255188                       # The number of ROB writes
system.switch_cpus2.timesIdled                2809451                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               12911166                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99551078                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            122711097                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99551078                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.386169                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.386169                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.419082                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.419082                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       601596008                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      185815856                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      132418597                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34024                       # number of misc regfile writes
system.l2.replacements                          23935                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                          1457741                       # Total number of references to valid blocks.
system.l2.sampled_refs                          56703                       # Sample count of references to valid blocks.
system.l2.avg_refs                          25.708358                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           721.349411                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.189667                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2205.290104                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.680786                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5348.807587                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.955731                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   1947.649487                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7735.519009                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           8788.195047                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5987.363172                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.022014                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.067300                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000326                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.163233                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000365                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.059438                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.236069                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.268194                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.182720                       # Average percentage of cache occupancy
system.l2.occ_percent::total                        1                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33996                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        57965                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        28366                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  120327                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            39428                       # number of Writeback hits
system.l2.Writeback_hits::total                 39428                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33996                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        57965                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        28366                       # number of demand (read+write) hits
system.l2.demand_hits::total                   120327                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33996                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        57965                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        28366                       # number of overall hits
system.l2.overall_hits::total                  120327                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4942                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        14573                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         4377                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 23934                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4942                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        14573                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         4377                       # number of demand (read+write) misses
system.l2.demand_misses::total                  23934                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4942                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        14573                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         4377                       # number of overall misses
system.l2.overall_misses::total                 23934                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2117573                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    829154865                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1974734                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2378173104                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2260450                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    733901091                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      3947581817                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2117573                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    829154865                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1974734                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2378173104                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2260450                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    733901091                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3947581817                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2117573                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    829154865                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1974734                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2378173104                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2260450                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    733901091                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3947581817                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38938                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        72538                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        32743                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              144261                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        39428                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             39428                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        72538                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        32743                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               144261                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        72538                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        32743                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              144261                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.126920                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.200902                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.133677                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.165908                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.126920                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.200902                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.133677                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165908                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.126920                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.200902                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.133677                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165908                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 167777.188385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 151902.615385                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 163190.359157                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 150696.666667                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 167672.170665                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 164936.150121                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 167777.188385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 151902.615385                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 163190.359157                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 150696.666667                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 167672.170665                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164936.150121                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 151255.214286                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 167777.188385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 151902.615385                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 163190.359157                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 150696.666667                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 167672.170665                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164936.150121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10007                       # number of writebacks
system.l2.writebacks::total                     10007                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4942                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        14573                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         4377                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            23934                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4942                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        14573                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         4377                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             23934                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4942                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        14573                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         4377                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            23934                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    541328017                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1219184                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1529020879                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1385715                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    478923947                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   2553179759                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    541328017                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1219184                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1529020879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1385715                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    478923947                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2553179759                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1302017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    541328017                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1219184                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1529020879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1385715                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    478923947                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2553179759                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.200902                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.133677                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.165908                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.200902                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.133677                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.126920                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.200902                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.133677                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165908                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 109536.223594                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 93783.384615                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104921.490359                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst        92381                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 109418.310944                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 106675.848542                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 109536.223594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 93783.384615                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 104921.490359                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst        92381                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 109418.310944                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 106675.848542                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 93001.214286                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 109536.223594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 93783.384615                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 104921.490359                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst        92381                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 109418.310944                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 106675.848542                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996999                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011516459                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2184700.775378                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996999                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022431                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11508808                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11508808                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11508808                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11508808                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11508808                       # number of overall hits
system.cpu0.icache.overall_hits::total       11508808                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2656557                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2656557                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2656557                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2656557                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11508824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11508824                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11508824                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11508824                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11508824                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11508824                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 166034.812500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 166034.812500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 166034.812500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2233773                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2233773                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2233773                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 159555.214286                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 159555.214286                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38938                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168087172                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39194                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4288.594479                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   232.577944                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    23.422056                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.908508                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.091492                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9269940                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9269940                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7058902                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7058902                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16907                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16907                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16907                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16328842                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16328842                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16328842                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16328842                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117379                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117379                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117379                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117379                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117379                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117379                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  11769167963                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  11769167963                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  11769167963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  11769167963                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  11769167963                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  11769167963                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9387319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9387319                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7058902                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16907                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16907                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16446221                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16446221                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16446221                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16446221                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012504                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007137                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007137                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 100266.384643                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 100266.384643                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 100266.384643                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 100266.384643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 100266.384643                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 100266.384643                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9201                       # number of writebacks
system.cpu0.dcache.writebacks::total             9201                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78441                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78441                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78441                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78441                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78441                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38938                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38938                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38938                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38938                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3090864606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3090864606                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3090864606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3090864606                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3090864606                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3090864606                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004148                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002368                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002368                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 79379.131080                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 79379.131080                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 79379.131080                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79379.131080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 79379.131080                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79379.131080                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               490.991321                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1013609350                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   491                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2064377.494908                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.991321                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          478                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020819                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.766026                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.786845                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11487252                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11487252                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11487252                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11487252                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11487252                       # number of overall hits
system.cpu1.icache.overall_hits::total       11487252                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2451936                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2451936                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2451936                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2451936                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2451936                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2451936                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11487267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11487267                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11487267                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11487267                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11487267                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11487267                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 163462.400000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 163462.400000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 163462.400000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 163462.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 163462.400000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 163462.400000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2082634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2082634                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2082634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2082634                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2082634                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2082634                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 160202.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 160202.615385                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 160202.615385                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 160202.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 160202.615385                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 160202.615385                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 72538                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               179627023                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 72794                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2467.607536                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.966143                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.033857                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.902211                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.097789                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9317263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9317263                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6915312                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6915312                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20762                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20762                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16352                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16352                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16232575                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16232575                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16232575                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16232575                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       177003                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       177003                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       177003                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        177003                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       177003                       # number of overall misses
system.cpu1.dcache.overall_misses::total       177003                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  17902303306                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  17902303306                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  17902303306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  17902303306                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  17902303306                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  17902303306                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9494266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9494266                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6915312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6915312                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20762                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16352                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16409578                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16409578                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16409578                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16409578                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.018643                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.018643                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.010787                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.010787                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.010787                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.010787                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 101141.242273                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 101141.242273                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 101141.242273                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 101141.242273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 101141.242273                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 101141.242273                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        20914                       # number of writebacks
system.cpu1.dcache.writebacks::total            20914                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       104465                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       104465                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       104465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       104465                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       104465                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       104465                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        72538                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        72538                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        72538                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        72538                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        72538                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        72538                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6313746064                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6313746064                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6313746064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6313746064                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6313746064                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6313746064                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.007640                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004420                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004420                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004420                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004420                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 87040.531363                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 87040.531363                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 87040.531363                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 87040.531363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 87040.531363                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 87040.531363                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997598                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1014929399                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2201582.210412                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997598                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024035                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11528486                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11528486                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11528486                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11528486                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11528486                       # number of overall hits
system.cpu2.icache.overall_hits::total       11528486                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2655590                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2655590                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2655590                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2655590                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2655590                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2655590                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11528502                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11528502                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11528502                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11528502                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11528502                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11528502                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 165974.375000                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 165974.375000                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 165974.375000                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 165974.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 165974.375000                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 165974.375000                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2385876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2385876                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2385876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2385876                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2385876                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2385876                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 159058.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 159058.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 159058.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 159058.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 159058.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 159058.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 32743                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162813881                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32999                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4933.903482                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.175163                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.824837                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.903028                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.096972                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      8972880                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        8972880                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7041133                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7041133                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17032                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17032                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17012                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17012                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16014013                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16014013                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16014013                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16014013                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        84140                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        84140                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        84140                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         84140                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        84140                       # number of overall misses
system.cpu2.dcache.overall_misses::total        84140                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7561212604                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7561212604                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7561212604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7561212604                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7561212604                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7561212604                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9057020                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9057020                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7041133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7041133                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17032                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17012                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17012                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16098153                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16098153                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16098153                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16098153                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009290                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009290                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005227                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005227                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005227                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005227                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 89864.661326                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 89864.661326                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 89864.661326                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 89864.661326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 89864.661326                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 89864.661326                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9313                       # number of writebacks
system.cpu2.dcache.writebacks::total             9313                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51397                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51397                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51397                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51397                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51397                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51397                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        32743                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        32743                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        32743                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        32743                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        32743                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        32743                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2627471225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2627471225                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2627471225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2627471225                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2627471225                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2627471225                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003615                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 80245.280671                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 80245.280671                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 80245.280671                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 80245.280671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 80245.280671                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 80245.280671                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
