
sync-firmware.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007dbc  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000f4  08007ff4  08007ff4  00008ff4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  080080e8  080080e8  000090e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  080080f0  080080f0  000090f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  080080f4  080080f4  000090f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000070  20000000  080080f8  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000339  20000070  08008168  0000a070  2**2
                  ALLOC
  8 ._user_heap_stack 00000607  200003a9  08008168  0000a3a9  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000a070  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001904b  00000000  00000000  0000a0a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 0000309b  00000000  00000000  000230f1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 000015b0  00000000  00000000  00026190  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000010d9  00000000  00000000  00027740  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  0002fa65  00000000  00000000  00028819  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001bbb2  00000000  00000000  0005827e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0012a4e4  00000000  00000000  00073e30  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  0019e314  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005ebc  00000000  00000000  0019e358  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000072  00000000  00000000  001a4214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000070 	.word	0x20000070
 8000254:	00000000 	.word	0x00000000
 8000258:	08007fdc 	.word	0x08007fdc

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000074 	.word	0x20000074
 8000274:	08007fdc 	.word	0x08007fdc

08000278 <__aeabi_uldivmod>:
 8000278:	b953      	cbnz	r3, 8000290 <__aeabi_uldivmod+0x18>
 800027a:	b94a      	cbnz	r2, 8000290 <__aeabi_uldivmod+0x18>
 800027c:	2900      	cmp	r1, #0
 800027e:	bf08      	it	eq
 8000280:	2800      	cmpeq	r0, #0
 8000282:	bf1c      	itt	ne
 8000284:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000288:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800028c:	f000 b9b0 	b.w	80005f0 <__aeabi_idiv0>
 8000290:	f1ad 0c08 	sub.w	ip, sp, #8
 8000294:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000298:	f000 f806 	bl	80002a8 <__udivmoddi4>
 800029c:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002a4:	b004      	add	sp, #16
 80002a6:	4770      	bx	lr

080002a8 <__udivmoddi4>:
 80002a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80002ac:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80002ae:	4688      	mov	r8, r1
 80002b0:	4604      	mov	r4, r0
 80002b2:	468e      	mov	lr, r1
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d14a      	bne.n	800034e <__udivmoddi4+0xa6>
 80002b8:	428a      	cmp	r2, r1
 80002ba:	4617      	mov	r7, r2
 80002bc:	d95f      	bls.n	800037e <__udivmoddi4+0xd6>
 80002be:	fab2 f682 	clz	r6, r2
 80002c2:	b14e      	cbz	r6, 80002d8 <__udivmoddi4+0x30>
 80002c4:	f1c6 0320 	rsb	r3, r6, #32
 80002c8:	fa01 fe06 	lsl.w	lr, r1, r6
 80002cc:	40b7      	lsls	r7, r6
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	fa20 f303 	lsr.w	r3, r0, r3
 80002d4:	ea43 0e0e 	orr.w	lr, r3, lr
 80002d8:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002dc:	fa1f fc87 	uxth.w	ip, r7
 80002e0:	0c23      	lsrs	r3, r4, #16
 80002e2:	fbbe f1f8 	udiv	r1, lr, r8
 80002e6:	fb08 ee11 	mls	lr, r8, r1, lr
 80002ea:	fb01 f20c 	mul.w	r2, r1, ip
 80002ee:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 80002f2:	429a      	cmp	r2, r3
 80002f4:	d907      	bls.n	8000306 <__udivmoddi4+0x5e>
 80002f6:	18fb      	adds	r3, r7, r3
 80002f8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002fc:	d202      	bcs.n	8000304 <__udivmoddi4+0x5c>
 80002fe:	429a      	cmp	r2, r3
 8000300:	f200 8154 	bhi.w	80005ac <__udivmoddi4+0x304>
 8000304:	4601      	mov	r1, r0
 8000306:	1a9b      	subs	r3, r3, r2
 8000308:	b2a2      	uxth	r2, r4
 800030a:	fbb3 f0f8 	udiv	r0, r3, r8
 800030e:	fb08 3310 	mls	r3, r8, r0, r3
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800031a:	4594      	cmp	ip, r2
 800031c:	d90b      	bls.n	8000336 <__udivmoddi4+0x8e>
 800031e:	18ba      	adds	r2, r7, r2
 8000320:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000324:	bf2c      	ite	cs
 8000326:	2401      	movcs	r4, #1
 8000328:	2400      	movcc	r4, #0
 800032a:	4594      	cmp	ip, r2
 800032c:	d902      	bls.n	8000334 <__udivmoddi4+0x8c>
 800032e:	2c00      	cmp	r4, #0
 8000330:	f000 813f 	beq.w	80005b2 <__udivmoddi4+0x30a>
 8000334:	4618      	mov	r0, r3
 8000336:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800033a:	eba2 020c 	sub.w	r2, r2, ip
 800033e:	2100      	movs	r1, #0
 8000340:	b11d      	cbz	r5, 800034a <__udivmoddi4+0xa2>
 8000342:	40f2      	lsrs	r2, r6
 8000344:	2300      	movs	r3, #0
 8000346:	e9c5 2300 	strd	r2, r3, [r5]
 800034a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800034e:	428b      	cmp	r3, r1
 8000350:	d905      	bls.n	800035e <__udivmoddi4+0xb6>
 8000352:	b10d      	cbz	r5, 8000358 <__udivmoddi4+0xb0>
 8000354:	e9c5 0100 	strd	r0, r1, [r5]
 8000358:	2100      	movs	r1, #0
 800035a:	4608      	mov	r0, r1
 800035c:	e7f5      	b.n	800034a <__udivmoddi4+0xa2>
 800035e:	fab3 f183 	clz	r1, r3
 8000362:	2900      	cmp	r1, #0
 8000364:	d14e      	bne.n	8000404 <__udivmoddi4+0x15c>
 8000366:	4543      	cmp	r3, r8
 8000368:	f0c0 8112 	bcc.w	8000590 <__udivmoddi4+0x2e8>
 800036c:	4282      	cmp	r2, r0
 800036e:	f240 810f 	bls.w	8000590 <__udivmoddi4+0x2e8>
 8000372:	4608      	mov	r0, r1
 8000374:	2d00      	cmp	r5, #0
 8000376:	d0e8      	beq.n	800034a <__udivmoddi4+0xa2>
 8000378:	e9c5 4e00 	strd	r4, lr, [r5]
 800037c:	e7e5      	b.n	800034a <__udivmoddi4+0xa2>
 800037e:	2a00      	cmp	r2, #0
 8000380:	f000 80ac 	beq.w	80004dc <__udivmoddi4+0x234>
 8000384:	fab2 f682 	clz	r6, r2
 8000388:	2e00      	cmp	r6, #0
 800038a:	f040 80bb 	bne.w	8000504 <__udivmoddi4+0x25c>
 800038e:	1a8b      	subs	r3, r1, r2
 8000390:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8000394:	b2bc      	uxth	r4, r7
 8000396:	2101      	movs	r1, #1
 8000398:	0c02      	lsrs	r2, r0, #16
 800039a:	b280      	uxth	r0, r0
 800039c:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a0:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a4:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80003a8:	fb04 f20c 	mul.w	r2, r4, ip
 80003ac:	429a      	cmp	r2, r3
 80003ae:	d90e      	bls.n	80003ce <__udivmoddi4+0x126>
 80003b0:	18fb      	adds	r3, r7, r3
 80003b2:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 80003b6:	bf2c      	ite	cs
 80003b8:	f04f 0901 	movcs.w	r9, #1
 80003bc:	f04f 0900 	movcc.w	r9, #0
 80003c0:	429a      	cmp	r2, r3
 80003c2:	d903      	bls.n	80003cc <__udivmoddi4+0x124>
 80003c4:	f1b9 0f00 	cmp.w	r9, #0
 80003c8:	f000 80ec 	beq.w	80005a4 <__udivmoddi4+0x2fc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f8fe 	udiv	r8, r3, lr
 80003d4:	fb0e 3318 	mls	r3, lr, r8, r3
 80003d8:	fb04 f408 	mul.w	r4, r4, r8
 80003dc:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 80003e0:	4294      	cmp	r4, r2
 80003e2:	d90b      	bls.n	80003fc <__udivmoddi4+0x154>
 80003e4:	18ba      	adds	r2, r7, r2
 80003e6:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 80003ea:	bf2c      	ite	cs
 80003ec:	2001      	movcs	r0, #1
 80003ee:	2000      	movcc	r0, #0
 80003f0:	4294      	cmp	r4, r2
 80003f2:	d902      	bls.n	80003fa <__udivmoddi4+0x152>
 80003f4:	2800      	cmp	r0, #0
 80003f6:	f000 80d1 	beq.w	800059c <__udivmoddi4+0x2f4>
 80003fa:	4698      	mov	r8, r3
 80003fc:	1b12      	subs	r2, r2, r4
 80003fe:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 8000402:	e79d      	b.n	8000340 <__udivmoddi4+0x98>
 8000404:	f1c1 0620 	rsb	r6, r1, #32
 8000408:	408b      	lsls	r3, r1
 800040a:	fa08 f401 	lsl.w	r4, r8, r1
 800040e:	fa00 f901 	lsl.w	r9, r0, r1
 8000412:	fa22 f706 	lsr.w	r7, r2, r6
 8000416:	fa28 f806 	lsr.w	r8, r8, r6
 800041a:	408a      	lsls	r2, r1
 800041c:	431f      	orrs	r7, r3
 800041e:	fa20 f306 	lsr.w	r3, r0, r6
 8000422:	0c38      	lsrs	r0, r7, #16
 8000424:	4323      	orrs	r3, r4
 8000426:	fa1f fc87 	uxth.w	ip, r7
 800042a:	0c1c      	lsrs	r4, r3, #16
 800042c:	fbb8 fef0 	udiv	lr, r8, r0
 8000430:	fb00 881e 	mls	r8, r0, lr, r8
 8000434:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000438:	fb0e f80c 	mul.w	r8, lr, ip
 800043c:	45a0      	cmp	r8, r4
 800043e:	d90e      	bls.n	800045e <__udivmoddi4+0x1b6>
 8000440:	193c      	adds	r4, r7, r4
 8000442:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000446:	bf2c      	ite	cs
 8000448:	f04f 0b01 	movcs.w	fp, #1
 800044c:	f04f 0b00 	movcc.w	fp, #0
 8000450:	45a0      	cmp	r8, r4
 8000452:	d903      	bls.n	800045c <__udivmoddi4+0x1b4>
 8000454:	f1bb 0f00 	cmp.w	fp, #0
 8000458:	f000 80b8 	beq.w	80005cc <__udivmoddi4+0x324>
 800045c:	46d6      	mov	lr, sl
 800045e:	eba4 0408 	sub.w	r4, r4, r8
 8000462:	fa1f f883 	uxth.w	r8, r3
 8000466:	fbb4 f3f0 	udiv	r3, r4, r0
 800046a:	fb00 4413 	mls	r4, r0, r3, r4
 800046e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000472:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 8000476:	45a4      	cmp	ip, r4
 8000478:	d90e      	bls.n	8000498 <__udivmoddi4+0x1f0>
 800047a:	193c      	adds	r4, r7, r4
 800047c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000480:	bf2c      	ite	cs
 8000482:	f04f 0801 	movcs.w	r8, #1
 8000486:	f04f 0800 	movcc.w	r8, #0
 800048a:	45a4      	cmp	ip, r4
 800048c:	d903      	bls.n	8000496 <__udivmoddi4+0x1ee>
 800048e:	f1b8 0f00 	cmp.w	r8, #0
 8000492:	f000 809f 	beq.w	80005d4 <__udivmoddi4+0x32c>
 8000496:	4603      	mov	r3, r0
 8000498:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800049c:	eba4 040c 	sub.w	r4, r4, ip
 80004a0:	fba0 ec02 	umull	lr, ip, r0, r2
 80004a4:	4564      	cmp	r4, ip
 80004a6:	4673      	mov	r3, lr
 80004a8:	46e0      	mov	r8, ip
 80004aa:	d302      	bcc.n	80004b2 <__udivmoddi4+0x20a>
 80004ac:	d107      	bne.n	80004be <__udivmoddi4+0x216>
 80004ae:	45f1      	cmp	r9, lr
 80004b0:	d205      	bcs.n	80004be <__udivmoddi4+0x216>
 80004b2:	ebbe 0302 	subs.w	r3, lr, r2
 80004b6:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004ba:	3801      	subs	r0, #1
 80004bc:	46e0      	mov	r8, ip
 80004be:	b15d      	cbz	r5, 80004d8 <__udivmoddi4+0x230>
 80004c0:	ebb9 0203 	subs.w	r2, r9, r3
 80004c4:	eb64 0408 	sbc.w	r4, r4, r8
 80004c8:	fa04 f606 	lsl.w	r6, r4, r6
 80004cc:	fa22 f301 	lsr.w	r3, r2, r1
 80004d0:	40cc      	lsrs	r4, r1
 80004d2:	431e      	orrs	r6, r3
 80004d4:	e9c5 6400 	strd	r6, r4, [r5]
 80004d8:	2100      	movs	r1, #0
 80004da:	e736      	b.n	800034a <__udivmoddi4+0xa2>
 80004dc:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e0:	0c01      	lsrs	r1, r0, #16
 80004e2:	4614      	mov	r4, r2
 80004e4:	b280      	uxth	r0, r0
 80004e6:	4696      	mov	lr, r2
 80004e8:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 80004ec:	2620      	movs	r6, #32
 80004ee:	4690      	mov	r8, r2
 80004f0:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 80004f4:	4610      	mov	r0, r2
 80004f6:	fbb1 f1f2 	udiv	r1, r1, r2
 80004fa:	eba3 0308 	sub.w	r3, r3, r8
 80004fe:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000502:	e74b      	b.n	800039c <__udivmoddi4+0xf4>
 8000504:	40b7      	lsls	r7, r6
 8000506:	f1c6 0320 	rsb	r3, r6, #32
 800050a:	fa01 f206 	lsl.w	r2, r1, r6
 800050e:	fa21 f803 	lsr.w	r8, r1, r3
 8000512:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000516:	fa20 f303 	lsr.w	r3, r0, r3
 800051a:	b2bc      	uxth	r4, r7
 800051c:	40b0      	lsls	r0, r6
 800051e:	4313      	orrs	r3, r2
 8000520:	0c02      	lsrs	r2, r0, #16
 8000522:	0c19      	lsrs	r1, r3, #16
 8000524:	b280      	uxth	r0, r0
 8000526:	fbb8 f9fe 	udiv	r9, r8, lr
 800052a:	fb0e 8819 	mls	r8, lr, r9, r8
 800052e:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000532:	fb09 f804 	mul.w	r8, r9, r4
 8000536:	4588      	cmp	r8, r1
 8000538:	d951      	bls.n	80005de <__udivmoddi4+0x336>
 800053a:	1879      	adds	r1, r7, r1
 800053c:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 8000540:	bf2c      	ite	cs
 8000542:	f04f 0a01 	movcs.w	sl, #1
 8000546:	f04f 0a00 	movcc.w	sl, #0
 800054a:	4588      	cmp	r8, r1
 800054c:	d902      	bls.n	8000554 <__udivmoddi4+0x2ac>
 800054e:	f1ba 0f00 	cmp.w	sl, #0
 8000552:	d031      	beq.n	80005b8 <__udivmoddi4+0x310>
 8000554:	eba1 0108 	sub.w	r1, r1, r8
 8000558:	fbb1 f9fe 	udiv	r9, r1, lr
 800055c:	fb09 f804 	mul.w	r8, r9, r4
 8000560:	fb0e 1119 	mls	r1, lr, r9, r1
 8000564:	b29b      	uxth	r3, r3
 8000566:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800056a:	4543      	cmp	r3, r8
 800056c:	d235      	bcs.n	80005da <__udivmoddi4+0x332>
 800056e:	18fb      	adds	r3, r7, r3
 8000570:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000574:	bf2c      	ite	cs
 8000576:	f04f 0a01 	movcs.w	sl, #1
 800057a:	f04f 0a00 	movcc.w	sl, #0
 800057e:	4543      	cmp	r3, r8
 8000580:	d2bb      	bcs.n	80004fa <__udivmoddi4+0x252>
 8000582:	f1ba 0f00 	cmp.w	sl, #0
 8000586:	d1b8      	bne.n	80004fa <__udivmoddi4+0x252>
 8000588:	f1a9 0102 	sub.w	r1, r9, #2
 800058c:	443b      	add	r3, r7
 800058e:	e7b4      	b.n	80004fa <__udivmoddi4+0x252>
 8000590:	1a84      	subs	r4, r0, r2
 8000592:	eb68 0203 	sbc.w	r2, r8, r3
 8000596:	2001      	movs	r0, #1
 8000598:	4696      	mov	lr, r2
 800059a:	e6eb      	b.n	8000374 <__udivmoddi4+0xcc>
 800059c:	443a      	add	r2, r7
 800059e:	f1a8 0802 	sub.w	r8, r8, #2
 80005a2:	e72b      	b.n	80003fc <__udivmoddi4+0x154>
 80005a4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005a8:	443b      	add	r3, r7
 80005aa:	e710      	b.n	80003ce <__udivmoddi4+0x126>
 80005ac:	3902      	subs	r1, #2
 80005ae:	443b      	add	r3, r7
 80005b0:	e6a9      	b.n	8000306 <__udivmoddi4+0x5e>
 80005b2:	443a      	add	r2, r7
 80005b4:	3802      	subs	r0, #2
 80005b6:	e6be      	b.n	8000336 <__udivmoddi4+0x8e>
 80005b8:	eba7 0808 	sub.w	r8, r7, r8
 80005bc:	f1a9 0c02 	sub.w	ip, r9, #2
 80005c0:	4441      	add	r1, r8
 80005c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80005c6:	fb09 f804 	mul.w	r8, r9, r4
 80005ca:	e7c9      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005cc:	f1ae 0e02 	sub.w	lr, lr, #2
 80005d0:	443c      	add	r4, r7
 80005d2:	e744      	b.n	800045e <__udivmoddi4+0x1b6>
 80005d4:	3b02      	subs	r3, #2
 80005d6:	443c      	add	r4, r7
 80005d8:	e75e      	b.n	8000498 <__udivmoddi4+0x1f0>
 80005da:	4649      	mov	r1, r9
 80005dc:	e78d      	b.n	80004fa <__udivmoddi4+0x252>
 80005de:	eba1 0108 	sub.w	r1, r1, r8
 80005e2:	46cc      	mov	ip, r9
 80005e4:	fbb1 f9fe 	udiv	r9, r1, lr
 80005e8:	fb09 f804 	mul.w	r8, r9, r4
 80005ec:	e7b8      	b.n	8000560 <__udivmoddi4+0x2b8>
 80005ee:	bf00      	nop

080005f0 <__aeabi_idiv0>:
 80005f0:	4770      	bx	lr
 80005f2:	bf00      	nop

080005f4 <BSP_LED_Init>:
  *     @arg  LED2
  *     @arg  LED3
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 80005f4:	b580      	push	{r7, lr}
 80005f6:	b08a      	sub	sp, #40	@ 0x28
 80005f8:	af00      	add	r7, sp, #0
 80005fa:	4603      	mov	r3, r0
 80005fc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80005fe:	2300      	movs	r3, #0
 8000600:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitTypeDef  gpio_init_structure;
#if defined (USE_NUCLEO_144)
  uint32_t pwrenabled = 0U;
#endif /* USE_NUCLEO_144 */

  if ((Led != LED2)
 8000602:	79fb      	ldrb	r3, [r7, #7]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d003      	beq.n	8000610 <BSP_LED_Init+0x1c>
#if defined (USE_NUCLEO_144)
      && (Led != LED1) && (Led != LED3)
#endif /* defined (USE_NUCLEO_144) */
     )
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000608:	f06f 0301 	mvn.w	r3, #1
 800060c:	627b      	str	r3, [r7, #36]	@ 0x24
 800060e:	e023      	b.n	8000658 <BSP_LED_Init+0x64>
  }
  else
  {
    /* Enable the GPIO LED Clock */
    if (Led == LED2)
 8000610:	79fb      	ldrb	r3, [r7, #7]
 8000612:	2b00      	cmp	r3, #0
 8000614:	d10e      	bne.n	8000634 <BSP_LED_Init+0x40>
    {
      LED2_GPIO_CLK_ENABLE();
 8000616:	4b13      	ldr	r3, [pc, #76]	@ (8000664 <BSP_LED_Init+0x70>)
 8000618:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800061c:	4a11      	ldr	r2, [pc, #68]	@ (8000664 <BSP_LED_Init+0x70>)
 800061e:	f043 0301 	orr.w	r3, r3, #1
 8000622:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000626:	4b0f      	ldr	r3, [pc, #60]	@ (8000664 <BSP_LED_Init+0x70>)
 8000628:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800062c:	f003 0301 	and.w	r3, r3, #1
 8000630:	60fb      	str	r3, [r7, #12]
 8000632:	68fb      	ldr	r3, [r7, #12]

      LED3_GPIO_CLK_ENABLE();
    }
#endif /* defined (USE_NUCLEO_144) */
    /* Configure the GPIO_LED pin */
    gpio_init_structure.Pin   = LED_PIN[Led];
 8000634:	2320      	movs	r3, #32
 8000636:	613b      	str	r3, [r7, #16]
    gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000638:	2301      	movs	r3, #1
 800063a:	617b      	str	r3, [r7, #20]
    gpio_init_structure.Pull  = GPIO_NOPULL;
 800063c:	2300      	movs	r3, #0
 800063e:	61bb      	str	r3, [r7, #24]
    gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000640:	2303      	movs	r3, #3
 8000642:	61fb      	str	r3, [r7, #28]

    HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000644:	79fb      	ldrb	r3, [r7, #7]
 8000646:	4a08      	ldr	r2, [pc, #32]	@ (8000668 <BSP_LED_Init+0x74>)
 8000648:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800064c:	f107 0210 	add.w	r2, r7, #16
 8000650:	4611      	mov	r1, r2
 8000652:	4618      	mov	r0, r3
 8000654:	f001 fcd6 	bl	8002004 <HAL_GPIO_Init>
  }

  return ret;
 8000658:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800065a:	4618      	mov	r0, r3
 800065c:	3728      	adds	r7, #40	@ 0x28
 800065e:	46bd      	mov	sp, r7
 8000660:	bd80      	pop	{r7, pc}
 8000662:	bf00      	nop
 8000664:	46020c00 	.word	0x46020c00
 8000668:	20000004 	.word	0x20000004

0800066c <BSP_PB_Init>:
  *            @arg  BUTTON_MODE_GPIO: Button will be used as simple IO
  *            @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                    with interrupt generation capability
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800066c:	b580      	push	{r7, lr}
 800066e:	b088      	sub	sp, #32
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	460a      	mov	r2, r1
 8000676:	71fb      	strb	r3, [r7, #7]
 8000678:	4613      	mov	r3, r2
 800067a:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t  BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {BUTTON_USER_EXTI_LINE};

  /* Enable the BUTTON clock */
  BUTTON_USER_GPIO_CLK_ENABLE();
 800067c:	4b30      	ldr	r3, [pc, #192]	@ (8000740 <BSP_PB_Init+0xd4>)
 800067e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000682:	4a2f      	ldr	r2, [pc, #188]	@ (8000740 <BSP_PB_Init+0xd4>)
 8000684:	f043 0304 	orr.w	r3, r3, #4
 8000688:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800068c:	4b2c      	ldr	r3, [pc, #176]	@ (8000740 <BSP_PB_Init+0xd4>)
 800068e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000692:	f003 0304 	and.w	r3, r3, #4
 8000696:	60bb      	str	r3, [r7, #8]
 8000698:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN [Button];
 800069a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800069e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 80006a0:	2302      	movs	r3, #2
 80006a2:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 80006a4:	2302      	movs	r3, #2
 80006a6:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == BUTTON_MODE_GPIO)
 80006a8:	79bb      	ldrb	r3, [r7, #6]
 80006aa:	2b00      	cmp	r3, #0
 80006ac:	d10c      	bne.n	80006c8 <BSP_PB_Init+0x5c>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 80006ae:	2300      	movs	r3, #0
 80006b0:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT [Button], &gpio_init_structure);
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	4a23      	ldr	r2, [pc, #140]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006ba:	f107 020c 	add.w	r2, r7, #12
 80006be:	4611      	mov	r1, r2
 80006c0:	4618      	mov	r0, r3
 80006c2:	f001 fc9f 	bl	8002004 <HAL_GPIO_Init>
 80006c6:	e036      	b.n	8000736 <BSP_PB_Init+0xca>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 80006c8:	4b1f      	ldr	r3, [pc, #124]	@ (8000748 <BSP_PB_Init+0xdc>)
 80006ca:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 80006cc:	79fb      	ldrb	r3, [r7, #7]
 80006ce:	4a1d      	ldr	r2, [pc, #116]	@ (8000744 <BSP_PB_Init+0xd8>)
 80006d0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80006d4:	f107 020c 	add.w	r2, r7, #12
 80006d8:	4611      	mov	r1, r2
 80006da:	4618      	mov	r0, r3
 80006dc:	f001 fc92 	bl	8002004 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 80006e0:	79fa      	ldrb	r2, [r7, #7]
 80006e2:	4613      	mov	r3, r2
 80006e4:	005b      	lsls	r3, r3, #1
 80006e6:	4413      	add	r3, r2
 80006e8:	009b      	lsls	r3, r3, #2
 80006ea:	4a18      	ldr	r2, [pc, #96]	@ (800074c <BSP_PB_Init+0xe0>)
 80006ec:	441a      	add	r2, r3
 80006ee:	79fb      	ldrb	r3, [r7, #7]
 80006f0:	4917      	ldr	r1, [pc, #92]	@ (8000750 <BSP_PB_Init+0xe4>)
 80006f2:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 80006f6:	4619      	mov	r1, r3
 80006f8:	4610      	mov	r0, r2
 80006fa:	f001 fc26 	bl	8001f4a <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 80006fe:	79fa      	ldrb	r2, [r7, #7]
 8000700:	4613      	mov	r3, r2
 8000702:	005b      	lsls	r3, r3, #1
 8000704:	4413      	add	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4a10      	ldr	r2, [pc, #64]	@ (800074c <BSP_PB_Init+0xe0>)
 800070a:	1898      	adds	r0, r3, r2
 800070c:	79fb      	ldrb	r3, [r7, #7]
 800070e:	4a11      	ldr	r2, [pc, #68]	@ (8000754 <BSP_PB_Init+0xe8>)
 8000710:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000714:	461a      	mov	r2, r3
 8000716:	2100      	movs	r1, #0
 8000718:	f001 fbeb 	bl	8001ef2 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 800071c:	2018      	movs	r0, #24
 800071e:	79fb      	ldrb	r3, [r7, #7]
 8000720:	4a0d      	ldr	r2, [pc, #52]	@ (8000758 <BSP_PB_Init+0xec>)
 8000722:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000726:	2200      	movs	r2, #0
 8000728:	4619      	mov	r1, r3
 800072a:	f000 fa7b 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 800072e:	2318      	movs	r3, #24
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fa91 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000736:	2300      	movs	r3, #0
}
 8000738:	4618      	mov	r0, r3
 800073a:	3720      	adds	r7, #32
 800073c:	46bd      	mov	sp, r7
 800073e:	bd80      	pop	{r7, pc}
 8000740:	46020c00 	.word	0x46020c00
 8000744:	20000008 	.word	0x20000008
 8000748:	10110000 	.word	0x10110000
 800074c:	2000008c 	.word	0x2000008c
 8000750:	08007ff4 	.word	0x08007ff4
 8000754:	2000000c 	.word	0x2000000c
 8000758:	20000010 	.word	0x20000010

0800075c <BSP_PB_IRQHandler>:
  * @brief  BSP Button IRQ handler
  * @param  Button Can only be BUTTON_USER
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b082      	sub	sp, #8
 8000760:	af00      	add	r7, sp, #0
 8000762:	4603      	mov	r3, r0
 8000764:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000766:	79fa      	ldrb	r2, [r7, #7]
 8000768:	4613      	mov	r3, r2
 800076a:	005b      	lsls	r3, r3, #1
 800076c:	4413      	add	r3, r2
 800076e:	009b      	lsls	r3, r3, #2
 8000770:	4a04      	ldr	r2, [pc, #16]	@ (8000784 <BSP_PB_IRQHandler+0x28>)
 8000772:	4413      	add	r3, r2
 8000774:	4618      	mov	r0, r3
 8000776:	f001 fbfd 	bl	8001f74 <HAL_EXTI_IRQHandler>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}
 8000782:	bf00      	nop
 8000784:	2000008c 	.word	0x2000008c

08000788 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
__weak void BSP_PB_Callback(Button_TypeDef Button)
{
 8000788:	b480      	push	{r7}
 800078a:	b083      	sub	sp, #12
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered. */
}
 8000792:	bf00      	nop
 8000794:	370c      	adds	r7, #12
 8000796:	46bd      	mov	sp, r7
 8000798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800079c:	4770      	bx	lr
	...

080007a0 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b084      	sub	sp, #16
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	4603      	mov	r3, r0
 80007a8:	6039      	str	r1, [r7, #0]
 80007aa:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60fb      	str	r3, [r7, #12]

  if (COM >= COMn)
 80007b0:	79fb      	ldrb	r3, [r7, #7]
 80007b2:	2b00      	cmp	r3, #0
 80007b4:	d003      	beq.n	80007be <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80007b6:	f06f 0301 	mvn.w	r3, #1
 80007ba:	60fb      	str	r3, [r7, #12]
 80007bc:	e018      	b.n	80007f0 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 80007be:	79fb      	ldrb	r3, [r7, #7]
 80007c0:	2294      	movs	r2, #148	@ 0x94
 80007c2:	fb02 f303 	mul.w	r3, r2, r3
 80007c6:	4a0d      	ldr	r2, [pc, #52]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007c8:	4413      	add	r3, r2
 80007ca:	4618      	mov	r0, r3
 80007cc:	f000 f854 	bl	8000878 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS == 0) */

    if (MX_USART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 80007d0:	79fb      	ldrb	r3, [r7, #7]
 80007d2:	2294      	movs	r2, #148	@ 0x94
 80007d4:	fb02 f303 	mul.w	r3, r2, r3
 80007d8:	4a08      	ldr	r2, [pc, #32]	@ (80007fc <BSP_COM_Init+0x5c>)
 80007da:	4413      	add	r3, r2
 80007dc:	6839      	ldr	r1, [r7, #0]
 80007de:	4618      	mov	r0, r3
 80007e0:	f000 f80e 	bl	8000800 <MX_USART1_Init>
 80007e4:	4603      	mov	r3, r0
 80007e6:	2b00      	cmp	r3, #0
 80007e8:	d002      	beq.n	80007f0 <BSP_COM_Init+0x50>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80007ea:	f06f 0303 	mvn.w	r3, #3
 80007ee:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 80007f0:	68fb      	ldr	r3, [r7, #12]
}
 80007f2:	4618      	mov	r0, r3
 80007f4:	3710      	adds	r7, #16
 80007f6:	46bd      	mov	sp, r7
 80007f8:	bd80      	pop	{r7, pc}
 80007fa:	bf00      	nop
 80007fc:	20000098 	.word	0x20000098

08000800 <MX_USART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_USART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
 8000808:	6039      	str	r1, [r7, #0]
  /* USART configuration */
  huart->Instance                = COM_USART[COM1];
 800080a:	4b16      	ldr	r3, [pc, #88]	@ (8000864 <MX_USART1_Init+0x64>)
 800080c:	681a      	ldr	r2, [r3, #0]
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate           = COM_Init->BaudRate;
 8000812:	683b      	ldr	r3, [r7, #0]
 8000814:	681a      	ldr	r2, [r3, #0]
 8000816:	687b      	ldr	r3, [r7, #4]
 8000818:	605a      	str	r2, [r3, #4]
  huart->Init.Mode               = UART_MODE_TX_RX;
 800081a:	687b      	ldr	r3, [r7, #4]
 800081c:	220c      	movs	r2, #12
 800081e:	615a      	str	r2, [r3, #20]
  huart->Init.Parity             = (uint32_t)COM_Init->Parity;
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	895b      	ldrh	r3, [r3, #10]
 8000824:	461a      	mov	r2, r3
 8000826:	687b      	ldr	r3, [r7, #4]
 8000828:	611a      	str	r2, [r3, #16]
  huart->Init.WordLength         = (uint32_t)COM_Init->WordLength;
 800082a:	683b      	ldr	r3, [r7, #0]
 800082c:	685a      	ldr	r2, [r3, #4]
 800082e:	687b      	ldr	r3, [r7, #4]
 8000830:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits           = (uint32_t)COM_Init->StopBits;
 8000832:	683b      	ldr	r3, [r7, #0]
 8000834:	891b      	ldrh	r3, [r3, #8]
 8000836:	461a      	mov	r2, r3
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	60da      	str	r2, [r3, #12]
  huart->Init.HwFlowCtl          = (uint32_t)COM_Init->HwFlowCtl;
 800083c:	683b      	ldr	r3, [r7, #0]
 800083e:	899b      	ldrh	r3, [r3, #12]
 8000840:	461a      	mov	r2, r3
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling       = UART_OVERSAMPLING_8;
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 800084c:	61da      	str	r2, [r3, #28]
  huart->Init.ClockPrescaler     = UART_PRESCALER_DIV1;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	2200      	movs	r2, #0
 8000852:	625a      	str	r2, [r3, #36]	@ 0x24
  return HAL_UART_Init(huart);
 8000854:	6878      	ldr	r0, [r7, #4]
 8000856:	f006 fa53 	bl	8006d00 <HAL_UART_Init>
 800085a:	4603      	mov	r3, r0
}
 800085c:	4618      	mov	r0, r3
 800085e:	3708      	adds	r7, #8
 8000860:	46bd      	mov	sp, r7
 8000862:	bd80      	pop	{r7, pc}
 8000864:	20000000 	.word	0x20000000

08000868 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000868:	b580      	push	{r7, lr}
 800086a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800086c:	2000      	movs	r0, #0
 800086e:	f7ff ff8b 	bl	8000788 <BSP_PB_Callback>
}
 8000872:	bf00      	nop
 8000874:	bd80      	pop	{r7, pc}
	...

08000878 <COM1_MspInit>:
  * @brief  Initializes UART MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b08a      	sub	sp, #40	@ 0x28
 800087c:	af00      	add	r7, sp, #0
 800087e:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000880:	4b27      	ldr	r3, [pc, #156]	@ (8000920 <COM1_MspInit+0xa8>)
 8000882:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000886:	4a26      	ldr	r2, [pc, #152]	@ (8000920 <COM1_MspInit+0xa8>)
 8000888:	f043 0301 	orr.w	r3, r3, #1
 800088c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000890:	4b23      	ldr	r3, [pc, #140]	@ (8000920 <COM1_MspInit+0xa8>)
 8000892:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000896:	f003 0301 	and.w	r3, r3, #1
 800089a:	613b      	str	r3, [r7, #16]
 800089c:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 800089e:	4b20      	ldr	r3, [pc, #128]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008a4:	4a1e      	ldr	r2, [pc, #120]	@ (8000920 <COM1_MspInit+0xa8>)
 80008a6:	f043 0301 	orr.w	r3, r3, #1
 80008aa:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80008ae:	4b1c      	ldr	r3, [pc, #112]	@ (8000920 <COM1_MspInit+0xa8>)
 80008b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80008b4:	f003 0301 	and.w	r3, r3, #1
 80008b8:	60fb      	str	r3, [r7, #12]
 80008ba:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 80008bc:	4b18      	ldr	r3, [pc, #96]	@ (8000920 <COM1_MspInit+0xa8>)
 80008be:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008c2:	4a17      	ldr	r2, [pc, #92]	@ (8000920 <COM1_MspInit+0xa8>)
 80008c4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008c8:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 80008cc:	4b14      	ldr	r3, [pc, #80]	@ (8000920 <COM1_MspInit+0xa8>)
 80008ce:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 80008d2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008d6:	60bb      	str	r3, [r7, #8]
 80008d8:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 80008da:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80008de:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 80008e0:	2302      	movs	r3, #2
 80008e2:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 80008e4:	2302      	movs	r3, #2
 80008e6:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 80008e8:	2301      	movs	r3, #1
 80008ea:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 80008ec:	2307      	movs	r3, #7
 80008ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 80008f0:	f107 0314 	add.w	r3, r7, #20
 80008f4:	4619      	mov	r1, r3
 80008f6:	480b      	ldr	r0, [pc, #44]	@ (8000924 <COM1_MspInit+0xac>)
 80008f8:	f001 fb84 	bl	8002004 <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin       = COM1_RX_PIN;
 80008fc:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000900:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000902:	2302      	movs	r3, #2
 8000904:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000906:	2307      	movs	r3, #7
 8000908:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 800090a:	f107 0314 	add.w	r3, r7, #20
 800090e:	4619      	mov	r1, r3
 8000910:	4804      	ldr	r0, [pc, #16]	@ (8000924 <COM1_MspInit+0xac>)
 8000912:	f001 fb77 	bl	8002004 <HAL_GPIO_Init>
}
 8000916:	bf00      	nop
 8000918:	3728      	adds	r7, #40	@ 0x28
 800091a:	46bd      	mov	sp, r7
 800091c:	bd80      	pop	{r7, pc}
 800091e:	bf00      	nop
 8000920:	46020c00 	.word	0x46020c00
 8000924:	42020000 	.word	0x42020000

08000928 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800092c:	4b12      	ldr	r3, [pc, #72]	@ (8000978 <HAL_Init+0x50>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a11      	ldr	r2, [pc, #68]	@ (8000978 <HAL_Init+0x50>)
 8000932:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000936:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000938:	2003      	movs	r0, #3
 800093a:	f000 f968 	bl	8000c0e <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800093e:	f002 ff13 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8000942:	4602      	mov	r2, r0
 8000944:	4b0d      	ldr	r3, [pc, #52]	@ (800097c <HAL_Init+0x54>)
 8000946:	6a1b      	ldr	r3, [r3, #32]
 8000948:	f003 030f 	and.w	r3, r3, #15
 800094c:	490c      	ldr	r1, [pc, #48]	@ (8000980 <HAL_Init+0x58>)
 800094e:	5ccb      	ldrb	r3, [r1, r3]
 8000950:	fa22 f303 	lsr.w	r3, r2, r3
 8000954:	4a0b      	ldr	r2, [pc, #44]	@ (8000984 <HAL_Init+0x5c>)
 8000956:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8000958:	2004      	movs	r0, #4
 800095a:	f000 f9ad 	bl	8000cb8 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800095e:	200f      	movs	r0, #15
 8000960:	f000 f812 	bl	8000988 <HAL_InitTick>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <HAL_Init+0x46>
  {
    return HAL_ERROR;
 800096a:	2301      	movs	r3, #1
 800096c:	e002      	b.n	8000974 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800096e:	f006 fef9 	bl	8007764 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000972:	2300      	movs	r3, #0
}
 8000974:	4618      	mov	r0, r3
 8000976:	bd80      	pop	{r7, pc}
 8000978:	40022000 	.word	0x40022000
 800097c:	46020c00 	.word	0x46020c00
 8000980:	08008090 	.word	0x08008090
 8000984:	2000001c 	.word	0x2000001c

08000988 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b084      	sub	sp, #16
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 8000990:	2300      	movs	r3, #0
 8000992:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 8000994:	4b33      	ldr	r3, [pc, #204]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000996:	781b      	ldrb	r3, [r3, #0]
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 800099c:	2301      	movs	r3, #1
 800099e:	e05c      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80009a0:	4b31      	ldr	r3, [pc, #196]	@ (8000a68 <HAL_InitTick+0xe0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	f003 0304 	and.w	r3, r3, #4
 80009a8:	2b04      	cmp	r3, #4
 80009aa:	d10c      	bne.n	80009c6 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80009ac:	4b2f      	ldr	r3, [pc, #188]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009ae:	681a      	ldr	r2, [r3, #0]
 80009b0:	4b2c      	ldr	r3, [pc, #176]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009b2:	781b      	ldrb	r3, [r3, #0]
 80009b4:	4619      	mov	r1, r3
 80009b6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80009ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80009be:	fbb2 f3f3 	udiv	r3, r2, r3
 80009c2:	60fb      	str	r3, [r7, #12]
 80009c4:	e037      	b.n	8000a36 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80009c6:	f000 f9cf 	bl	8000d68 <HAL_SYSTICK_GetCLKSourceConfig>
 80009ca:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80009cc:	68bb      	ldr	r3, [r7, #8]
 80009ce:	2b02      	cmp	r3, #2
 80009d0:	d023      	beq.n	8000a1a <HAL_InitTick+0x92>
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	2b02      	cmp	r3, #2
 80009d6:	d82d      	bhi.n	8000a34 <HAL_InitTick+0xac>
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d003      	beq.n	80009e6 <HAL_InitTick+0x5e>
 80009de:	68bb      	ldr	r3, [r7, #8]
 80009e0:	2b01      	cmp	r3, #1
 80009e2:	d00d      	beq.n	8000a00 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 80009e4:	e026      	b.n	8000a34 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 80009e6:	4b21      	ldr	r3, [pc, #132]	@ (8000a6c <HAL_InitTick+0xe4>)
 80009e8:	681a      	ldr	r2, [r3, #0]
 80009ea:	4b1e      	ldr	r3, [pc, #120]	@ (8000a64 <HAL_InitTick+0xdc>)
 80009ec:	781b      	ldrb	r3, [r3, #0]
 80009ee:	4619      	mov	r1, r3
 80009f0:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 80009f4:	fbb3 f3f1 	udiv	r3, r3, r1
 80009f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80009fc:	60fb      	str	r3, [r7, #12]
        break;
 80009fe:	e01a      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a00:	4b18      	ldr	r3, [pc, #96]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a02:	781b      	ldrb	r3, [r3, #0]
 8000a04:	461a      	mov	r2, r3
 8000a06:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a0a:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a0e:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 8000a12:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a16:	60fb      	str	r3, [r7, #12]
        break;
 8000a18:	e00d      	b.n	8000a36 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8000a1a:	4b12      	ldr	r3, [pc, #72]	@ (8000a64 <HAL_InitTick+0xdc>)
 8000a1c:	781b      	ldrb	r3, [r3, #0]
 8000a1e:	461a      	mov	r2, r3
 8000a20:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000a24:	fbb3 f3f2 	udiv	r3, r3, r2
 8000a28:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000a2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a30:	60fb      	str	r3, [r7, #12]
        break;
 8000a32:	e000      	b.n	8000a36 <HAL_InitTick+0xae>
        break;
 8000a34:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8000a36:	68f8      	ldr	r0, [r7, #12]
 8000a38:	f000 f91c 	bl	8000c74 <HAL_SYSTICK_Config>
 8000a3c:	4603      	mov	r3, r0
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d001      	beq.n	8000a46 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 8000a42:	2301      	movs	r3, #1
 8000a44:	e009      	b.n	8000a5a <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a46:	2200      	movs	r2, #0
 8000a48:	6879      	ldr	r1, [r7, #4]
 8000a4a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000a4e:	f000 f8e9 	bl	8000c24 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 8000a52:	4a07      	ldr	r2, [pc, #28]	@ (8000a70 <HAL_InitTick+0xe8>)
 8000a54:	687b      	ldr	r3, [r7, #4]
 8000a56:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8000a58:	2300      	movs	r3, #0
}
 8000a5a:	4618      	mov	r0, r3
 8000a5c:	3710      	adds	r7, #16
 8000a5e:	46bd      	mov	sp, r7
 8000a60:	bd80      	pop	{r7, pc}
 8000a62:	bf00      	nop
 8000a64:	20000018 	.word	0x20000018
 8000a68:	e000e010 	.word	0xe000e010
 8000a6c:	2000001c 	.word	0x2000001c
 8000a70:	20000014 	.word	0x20000014

08000a74 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000a78:	4b06      	ldr	r3, [pc, #24]	@ (8000a94 <HAL_IncTick+0x20>)
 8000a7a:	781b      	ldrb	r3, [r3, #0]
 8000a7c:	461a      	mov	r2, r3
 8000a7e:	4b06      	ldr	r3, [pc, #24]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	4413      	add	r3, r2
 8000a84:	4a04      	ldr	r2, [pc, #16]	@ (8000a98 <HAL_IncTick+0x24>)
 8000a86:	6013      	str	r3, [r2, #0]
}
 8000a88:	bf00      	nop
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr
 8000a92:	bf00      	nop
 8000a94:	20000018 	.word	0x20000018
 8000a98:	2000012c 	.word	0x2000012c

08000a9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000a9c:	b480      	push	{r7}
 8000a9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000aa0:	4b03      	ldr	r3, [pc, #12]	@ (8000ab0 <HAL_GetTick+0x14>)
 8000aa2:	681b      	ldr	r3, [r3, #0]
}
 8000aa4:	4618      	mov	r0, r3
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000aac:	4770      	bx	lr
 8000aae:	bf00      	nop
 8000ab0:	2000012c 	.word	0x2000012c

08000ab4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ab4:	b480      	push	{r7}
 8000ab6:	b085      	sub	sp, #20
 8000ab8:	af00      	add	r7, sp, #0
 8000aba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000abc:	687b      	ldr	r3, [r7, #4]
 8000abe:	f003 0307 	and.w	r3, r3, #7
 8000ac2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ac4:	4b0c      	ldr	r3, [pc, #48]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ac6:	68db      	ldr	r3, [r3, #12]
 8000ac8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000aca:	68ba      	ldr	r2, [r7, #8]
 8000acc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ad0:	4013      	ands	r3, r2
 8000ad2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ad4:	68fb      	ldr	r3, [r7, #12]
 8000ad6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ad8:	68bb      	ldr	r3, [r7, #8]
 8000ada:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000adc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ae0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ae4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ae6:	4a04      	ldr	r2, [pc, #16]	@ (8000af8 <__NVIC_SetPriorityGrouping+0x44>)
 8000ae8:	68bb      	ldr	r3, [r7, #8]
 8000aea:	60d3      	str	r3, [r2, #12]
}
 8000aec:	bf00      	nop
 8000aee:	3714      	adds	r7, #20
 8000af0:	46bd      	mov	sp, r7
 8000af2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af6:	4770      	bx	lr
 8000af8:	e000ed00 	.word	0xe000ed00

08000afc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000afc:	b480      	push	{r7}
 8000afe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000b00:	4b04      	ldr	r3, [pc, #16]	@ (8000b14 <__NVIC_GetPriorityGrouping+0x18>)
 8000b02:	68db      	ldr	r3, [r3, #12]
 8000b04:	0a1b      	lsrs	r3, r3, #8
 8000b06:	f003 0307 	and.w	r3, r3, #7
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	46bd      	mov	sp, r7
 8000b0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b12:	4770      	bx	lr
 8000b14:	e000ed00 	.word	0xe000ed00

08000b18 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000b18:	b480      	push	{r7}
 8000b1a:	b083      	sub	sp, #12
 8000b1c:	af00      	add	r7, sp, #0
 8000b1e:	4603      	mov	r3, r0
 8000b20:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	db0b      	blt.n	8000b42 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000b2a:	79fb      	ldrb	r3, [r7, #7]
 8000b2c:	f003 021f 	and.w	r2, r3, #31
 8000b30:	4907      	ldr	r1, [pc, #28]	@ (8000b50 <__NVIC_EnableIRQ+0x38>)
 8000b32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b36:	095b      	lsrs	r3, r3, #5
 8000b38:	2001      	movs	r0, #1
 8000b3a:	fa00 f202 	lsl.w	r2, r0, r2
 8000b3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000b42:	bf00      	nop
 8000b44:	370c      	adds	r7, #12
 8000b46:	46bd      	mov	sp, r7
 8000b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop
 8000b50:	e000e100 	.word	0xe000e100

08000b54 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b54:	b480      	push	{r7}
 8000b56:	b083      	sub	sp, #12
 8000b58:	af00      	add	r7, sp, #0
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	6039      	str	r1, [r7, #0]
 8000b5e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b60:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b64:	2b00      	cmp	r3, #0
 8000b66:	db0a      	blt.n	8000b7e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b68:	683b      	ldr	r3, [r7, #0]
 8000b6a:	b2da      	uxtb	r2, r3
 8000b6c:	490c      	ldr	r1, [pc, #48]	@ (8000ba0 <__NVIC_SetPriority+0x4c>)
 8000b6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b72:	0112      	lsls	r2, r2, #4
 8000b74:	b2d2      	uxtb	r2, r2
 8000b76:	440b      	add	r3, r1
 8000b78:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b7c:	e00a      	b.n	8000b94 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b7e:	683b      	ldr	r3, [r7, #0]
 8000b80:	b2da      	uxtb	r2, r3
 8000b82:	4908      	ldr	r1, [pc, #32]	@ (8000ba4 <__NVIC_SetPriority+0x50>)
 8000b84:	79fb      	ldrb	r3, [r7, #7]
 8000b86:	f003 030f 	and.w	r3, r3, #15
 8000b8a:	3b04      	subs	r3, #4
 8000b8c:	0112      	lsls	r2, r2, #4
 8000b8e:	b2d2      	uxtb	r2, r2
 8000b90:	440b      	add	r3, r1
 8000b92:	761a      	strb	r2, [r3, #24]
}
 8000b94:	bf00      	nop
 8000b96:	370c      	adds	r7, #12
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr
 8000ba0:	e000e100 	.word	0xe000e100
 8000ba4:	e000ed00 	.word	0xe000ed00

08000ba8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000ba8:	b480      	push	{r7}
 8000baa:	b089      	sub	sp, #36	@ 0x24
 8000bac:	af00      	add	r7, sp, #0
 8000bae:	60f8      	str	r0, [r7, #12]
 8000bb0:	60b9      	str	r1, [r7, #8]
 8000bb2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000bb4:	68fb      	ldr	r3, [r7, #12]
 8000bb6:	f003 0307 	and.w	r3, r3, #7
 8000bba:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000bbc:	69fb      	ldr	r3, [r7, #28]
 8000bbe:	f1c3 0307 	rsb	r3, r3, #7
 8000bc2:	2b04      	cmp	r3, #4
 8000bc4:	bf28      	it	cs
 8000bc6:	2304      	movcs	r3, #4
 8000bc8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000bca:	69fb      	ldr	r3, [r7, #28]
 8000bcc:	3304      	adds	r3, #4
 8000bce:	2b06      	cmp	r3, #6
 8000bd0:	d902      	bls.n	8000bd8 <NVIC_EncodePriority+0x30>
 8000bd2:	69fb      	ldr	r3, [r7, #28]
 8000bd4:	3b03      	subs	r3, #3
 8000bd6:	e000      	b.n	8000bda <NVIC_EncodePriority+0x32>
 8000bd8:	2300      	movs	r3, #0
 8000bda:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bdc:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000be0:	69bb      	ldr	r3, [r7, #24]
 8000be2:	fa02 f303 	lsl.w	r3, r2, r3
 8000be6:	43da      	mvns	r2, r3
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	401a      	ands	r2, r3
 8000bec:	697b      	ldr	r3, [r7, #20]
 8000bee:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bf0:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000bf4:	697b      	ldr	r3, [r7, #20]
 8000bf6:	fa01 f303 	lsl.w	r3, r1, r3
 8000bfa:	43d9      	mvns	r1, r3
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000c00:	4313      	orrs	r3, r2
         );
}
 8000c02:	4618      	mov	r0, r3
 8000c04:	3724      	adds	r7, #36	@ 0x24
 8000c06:	46bd      	mov	sp, r7
 8000c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c0c:	4770      	bx	lr

08000c0e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c0e:	b580      	push	{r7, lr}
 8000c10:	b082      	sub	sp, #8
 8000c12:	af00      	add	r7, sp, #0
 8000c14:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c16:	6878      	ldr	r0, [r7, #4]
 8000c18:	f7ff ff4c 	bl	8000ab4 <__NVIC_SetPriorityGrouping>
}
 8000c1c:	bf00      	nop
 8000c1e:	3708      	adds	r7, #8
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c24:	b580      	push	{r7, lr}
 8000c26:	b086      	sub	sp, #24
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	4603      	mov	r3, r0
 8000c2c:	60b9      	str	r1, [r7, #8]
 8000c2e:	607a      	str	r2, [r7, #4]
 8000c30:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000c32:	f7ff ff63 	bl	8000afc <__NVIC_GetPriorityGrouping>
 8000c36:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c38:	687a      	ldr	r2, [r7, #4]
 8000c3a:	68b9      	ldr	r1, [r7, #8]
 8000c3c:	6978      	ldr	r0, [r7, #20]
 8000c3e:	f7ff ffb3 	bl	8000ba8 <NVIC_EncodePriority>
 8000c42:	4602      	mov	r2, r0
 8000c44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c48:	4611      	mov	r1, r2
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	f7ff ff82 	bl	8000b54 <__NVIC_SetPriority>
}
 8000c50:	bf00      	nop
 8000c52:	3718      	adds	r7, #24
 8000c54:	46bd      	mov	sp, r7
 8000c56:	bd80      	pop	{r7, pc}

08000c58 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate
  *          CMSIS device file (stm32u5xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c58:	b580      	push	{r7, lr}
 8000c5a:	b082      	sub	sp, #8
 8000c5c:	af00      	add	r7, sp, #0
 8000c5e:	4603      	mov	r3, r0
 8000c60:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c62:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c66:	4618      	mov	r0, r3
 8000c68:	f7ff ff56 	bl	8000b18 <__NVIC_EnableIRQ>
}
 8000c6c:	bf00      	nop
 8000c6e:	3708      	adds	r7, #8
 8000c70:	46bd      	mov	sp, r7
 8000c72:	bd80      	pop	{r7, pc}

08000c74 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c74:	b480      	push	{r7}
 8000c76:	b083      	sub	sp, #12
 8000c78:	af00      	add	r7, sp, #0
 8000c7a:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	3b01      	subs	r3, #1
 8000c80:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000c84:	d301      	bcc.n	8000c8a <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8000c86:	2301      	movs	r3, #1
 8000c88:	e00d      	b.n	8000ca6 <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8000c8a:	4a0a      	ldr	r2, [pc, #40]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	3b01      	subs	r3, #1
 8000c90:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8000c92:	4b08      	ldr	r3, [pc, #32]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c94:	2200      	movs	r2, #0
 8000c96:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8000c98:	4b06      	ldr	r3, [pc, #24]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a05      	ldr	r2, [pc, #20]	@ (8000cb4 <HAL_SYSTICK_Config+0x40>)
 8000c9e:	f043 0303 	orr.w	r3, r3, #3
 8000ca2:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	370c      	adds	r7, #12
 8000caa:	46bd      	mov	sp, r7
 8000cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb0:	4770      	bx	lr
 8000cb2:	bf00      	nop
 8000cb4:	e000e010 	.word	0xe000e010

08000cb8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000cb8:	b480      	push	{r7}
 8000cba:	b083      	sub	sp, #12
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b04      	cmp	r3, #4
 8000cc4:	d844      	bhi.n	8000d50 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8000cc6:	a201      	add	r2, pc, #4	@ (adr r2, 8000ccc <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8000cc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ccc:	08000cef 	.word	0x08000cef
 8000cd0:	08000d0d 	.word	0x08000d0d
 8000cd4:	08000d2f 	.word	0x08000d2f
 8000cd8:	08000d51 	.word	0x08000d51
 8000cdc:	08000ce1 	.word	0x08000ce1
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000ce0:	4b1f      	ldr	r3, [pc, #124]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	4a1e      	ldr	r2, [pc, #120]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000ce6:	f043 0304 	orr.w	r3, r3, #4
 8000cea:	6013      	str	r3, [r2, #0]
      break;
 8000cec:	e031      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000cee:	4b1c      	ldr	r3, [pc, #112]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	4a1b      	ldr	r2, [pc, #108]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000cf4:	f023 0304 	bic.w	r3, r3, #4
 8000cf8:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8000cfa:	4b1a      	ldr	r3, [pc, #104]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000cfc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d00:	4a18      	ldr	r2, [pc, #96]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d02:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d06:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d0a:	e022      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d0c:	4b14      	ldr	r3, [pc, #80]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d0e:	681b      	ldr	r3, [r3, #0]
 8000d10:	4a13      	ldr	r2, [pc, #76]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d12:	f023 0304 	bic.w	r3, r3, #4
 8000d16:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8000d18:	4b12      	ldr	r3, [pc, #72]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d1a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d1e:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d22:	4a10      	ldr	r2, [pc, #64]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d24:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8000d28:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d2c:	e011      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8000d2e:	4b0c      	ldr	r3, [pc, #48]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d30:	681b      	ldr	r3, [r3, #0]
 8000d32:	4a0b      	ldr	r2, [pc, #44]	@ (8000d60 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8000d34:	f023 0304 	bic.w	r3, r3, #4
 8000d38:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8000d3a:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d3c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d40:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8000d44:	4a07      	ldr	r2, [pc, #28]	@ (8000d64 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8000d46:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8000d4a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8000d4e:	e000      	b.n	8000d52 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8000d50:	bf00      	nop
  }
}
 8000d52:	bf00      	nop
 8000d54:	370c      	adds	r7, #12
 8000d56:	46bd      	mov	sp, r7
 8000d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d5c:	4770      	bx	lr
 8000d5e:	bf00      	nop
 8000d60:	e000e010 	.word	0xe000e010
 8000d64:	46020c00 	.word	0x46020c00

08000d68 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8000d68:	b480      	push	{r7}
 8000d6a:	b083      	sub	sp, #12
 8000d6c:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8000d6e:	4b19      	ldr	r3, [pc, #100]	@ (8000dd4 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8000d70:	681b      	ldr	r3, [r3, #0]
 8000d72:	f003 0304 	and.w	r3, r3, #4
 8000d76:	2b00      	cmp	r3, #0
 8000d78:	d002      	beq.n	8000d80 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8000d7a:	2304      	movs	r3, #4
 8000d7c:	607b      	str	r3, [r7, #4]
 8000d7e:	e021      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8000d80:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8000d82:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d86:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8000d8a:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8000d8c:	683b      	ldr	r3, [r7, #0]
 8000d8e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d92:	d011      	beq.n	8000db8 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8000d94:	683b      	ldr	r3, [r7, #0]
 8000d96:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8000d9a:	d810      	bhi.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8000d9c:	683b      	ldr	r3, [r7, #0]
 8000d9e:	2b00      	cmp	r3, #0
 8000da0:	d004      	beq.n	8000dac <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8000da2:	683b      	ldr	r3, [r7, #0]
 8000da4:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8000da8:	d003      	beq.n	8000db2 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8000daa:	e008      	b.n	8000dbe <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dac:	2300      	movs	r3, #0
 8000dae:	607b      	str	r3, [r7, #4]
        break;
 8000db0:	e008      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8000db2:	2301      	movs	r3, #1
 8000db4:	607b      	str	r3, [r7, #4]
        break;
 8000db6:	e005      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8000db8:	2302      	movs	r3, #2
 8000dba:	607b      	str	r3, [r7, #4]
        break;
 8000dbc:	e002      	b.n	8000dc4 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	607b      	str	r3, [r7, #4]
        break;
 8000dc2:	bf00      	nop
    }
  }
  return systick_source;
 8000dc4:	687b      	ldr	r3, [r7, #4]
}
 8000dc6:	4618      	mov	r0, r3
 8000dc8:	370c      	adds	r7, #12
 8000dca:	46bd      	mov	sp, r7
 8000dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dd0:	4770      	bx	lr
 8000dd2:	bf00      	nop
 8000dd4:	e000e010 	.word	0xe000e010
 8000dd8:	46020c00 	.word	0x46020c00

08000ddc <HAL_DMA_IRQHandler>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *const hdma)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b086      	sub	sp, #24
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  const DMA_TypeDef *p_dma_instance = GET_DMA_INSTANCE(hdma);
 8000de4:	687b      	ldr	r3, [r7, #4]
 8000de6:	681b      	ldr	r3, [r3, #0]
 8000de8:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 8000dec:	f023 030f 	bic.w	r3, r3, #15
 8000df0:	617b      	str	r3, [r7, #20]
  uint32_t global_it_flag =  1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8000dfa:	3b50      	subs	r3, #80	@ 0x50
 8000dfc:	09db      	lsrs	r3, r3, #7
 8000dfe:	f003 031f 	and.w	r3, r3, #31
 8000e02:	2201      	movs	r2, #1
 8000e04:	fa02 f303 	lsl.w	r3, r2, r3
 8000e08:	613b      	str	r3, [r7, #16]
  uint32_t global_active_flag_ns = IS_DMA_GLOBAL_ACTIVE_FLAG_NS(p_dma_instance, global_it_flag);
 8000e0a:	697b      	ldr	r3, [r7, #20]
 8000e0c:	68db      	ldr	r3, [r3, #12]
 8000e0e:	693a      	ldr	r2, [r7, #16]
 8000e10:	4013      	ands	r3, r2
 8000e12:	60fb      	str	r3, [r7, #12]

  /* Global Interrupt Flag management *********************************************************************************/
#if defined (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U)
  if ((global_active_flag_s == 0U) && (global_active_flag_ns == 0U))
#else
  if (global_active_flag_ns == 0U)
 8000e14:	68fb      	ldr	r3, [r7, #12]
 8000e16:	2b00      	cmp	r3, #0
 8000e18:	f000 813b 	beq.w	8001092 <HAL_DMA_IRQHandler+0x2b6>
  {
    return; /* the global interrupt flag for the current channel is down , nothing to do */
  }

  /* Data Transfer Error Interrupt management *************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_DTE) != 0U))
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	681b      	ldr	r3, [r3, #0]
 8000e20:	691b      	ldr	r3, [r3, #16]
 8000e22:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d011      	beq.n	8000e4e <HAL_DMA_IRQHandler+0x72>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DTE) != 0U)
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	695b      	ldr	r3, [r3, #20]
 8000e30:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d00a      	beq.n	8000e4e <HAL_DMA_IRQHandler+0x72>
    {
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_DTE);
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000e40:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DTE;
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e46:	f043 0201 	orr.w	r2, r3, #1
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Update Linked-list Error Interrupt management ********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_ULE) != 0U))
 8000e4e:	687b      	ldr	r3, [r7, #4]
 8000e50:	681b      	ldr	r3, [r3, #0]
 8000e52:	691b      	ldr	r3, [r3, #16]
 8000e54:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d011      	beq.n	8000e80 <HAL_DMA_IRQHandler+0xa4>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_ULE) != 0U)
 8000e5c:	687b      	ldr	r3, [r7, #4]
 8000e5e:	681b      	ldr	r3, [r3, #0]
 8000e60:	695b      	ldr	r3, [r3, #20]
 8000e62:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000e66:	2b00      	cmp	r3, #0
 8000e68:	d00a      	beq.n	8000e80 <HAL_DMA_IRQHandler+0xa4>
    {
      /* Clear the update linked-list error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_ULE);
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	681b      	ldr	r3, [r3, #0]
 8000e6e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8000e72:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_ULE;
 8000e74:	687b      	ldr	r3, [r7, #4]
 8000e76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000e78:	f043 0202 	orr.w	r2, r3, #2
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* User Setting Error Interrupt management **************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_USE) != 0U))
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	681b      	ldr	r3, [r3, #0]
 8000e84:	691b      	ldr	r3, [r3, #16]
 8000e86:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e8a:	2b00      	cmp	r3, #0
 8000e8c:	d011      	beq.n	8000eb2 <HAL_DMA_IRQHandler+0xd6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_USE) != 0U)
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	681b      	ldr	r3, [r3, #0]
 8000e92:	695b      	ldr	r3, [r3, #20]
 8000e94:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d00a      	beq.n	8000eb2 <HAL_DMA_IRQHandler+0xd6>
    {
      /* Clear the user setting error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_USE);
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	681b      	ldr	r3, [r3, #0]
 8000ea0:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8000ea4:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_USE;
 8000ea6:	687b      	ldr	r3, [r7, #4]
 8000ea8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000eaa:	f043 0204 	orr.w	r2, r3, #4
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Trigger Overrun Interrupt management *****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TO) != 0U))
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	691b      	ldr	r3, [r3, #16]
 8000eb8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ebc:	2b00      	cmp	r3, #0
 8000ebe:	d011      	beq.n	8000ee4 <HAL_DMA_IRQHandler+0x108>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TO) != 0U)
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	695b      	ldr	r3, [r3, #20]
 8000ec6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000eca:	2b00      	cmp	r3, #0
 8000ecc:	d00a      	beq.n	8000ee4 <HAL_DMA_IRQHandler+0x108>
    {
      /* Clear the trigger overrun flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_TO);
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	681b      	ldr	r3, [r3, #0]
 8000ed2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000ed6:	60da      	str	r2, [r3, #12]

      /* Update the DMA channel error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TO;
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8000edc:	f043 0208 	orr.w	r2, r3, #8
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	659a      	str	r2, [r3, #88]	@ 0x58
    }
  }

  /* Half Transfer Complete Interrupt management **********************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_HT) != 0U))
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	691b      	ldr	r3, [r3, #16]
 8000eea:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000eee:	2b00      	cmp	r3, #0
 8000ef0:	d013      	beq.n	8000f1a <HAL_DMA_IRQHandler+0x13e>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	695b      	ldr	r3, [r3, #20]
 8000ef8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d00c      	beq.n	8000f1a <HAL_DMA_IRQHandler+0x13e>
    {
      /* Clear the half transfer flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_HT);
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	681b      	ldr	r3, [r3, #0]
 8000f04:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000f08:	60da      	str	r2, [r3, #12]

      /* Check half transfer complete callback */
      if (hdma->XferHalfCpltCallback != NULL)
 8000f0a:	687b      	ldr	r3, [r7, #4]
 8000f0c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d003      	beq.n	8000f1a <HAL_DMA_IRQHandler+0x13e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	4798      	blx	r3
      }
    }
  }

  /* Suspend Transfer Interrupt management ****************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_SUSP) != 0U))
 8000f1a:	687b      	ldr	r3, [r7, #4]
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	691b      	ldr	r3, [r3, #16]
 8000f20:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f24:	2b00      	cmp	r3, #0
 8000f26:	d04c      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0x1e6>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_SUSP) != 0U)
 8000f28:	687b      	ldr	r3, [r7, #4]
 8000f2a:	681b      	ldr	r3, [r3, #0]
 8000f2c:	695b      	ldr	r3, [r3, #20]
 8000f2e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d045      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Clear the block transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, DMA_FLAG_SUSP);
 8000f36:	687b      	ldr	r3, [r7, #4]
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000f3e:	60da      	str	r2, [r3, #12]

      /* Check DMA channel state */
      if (hdma->State == HAL_DMA_STATE_ABORT)
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8000f46:	b2db      	uxtb	r3, r3
 8000f48:	2b04      	cmp	r3, #4
 8000f4a:	d12e      	bne.n	8000faa <HAL_DMA_IRQHandler+0x1ce>
      {
        /* Disable the suspend transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_SUSP);
 8000f4c:	687b      	ldr	r3, [r7, #4]
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	695a      	ldr	r2, [r3, #20]
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	681b      	ldr	r3, [r3, #0]
 8000f56:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8000f5a:	615a      	str	r2, [r3, #20]

        /* Reset the channel internal state and reset the FIFO */
        hdma->Instance->CCR |= DMA_CCR_RESET;
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	681b      	ldr	r3, [r3, #0]
 8000f60:	695a      	ldr	r2, [r3, #20]
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	681b      	ldr	r3, [r3, #0]
 8000f66:	f042 0202 	orr.w	r2, r2, #2
 8000f6a:	615a      	str	r2, [r3, #20]

        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_READY;
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2201      	movs	r2, #1
 8000f70:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check DMA channel transfer mode */
        if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000f78:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d007      	beq.n	8000f90 <HAL_DMA_IRQHandler+0x1b4>
        {
          /* Update the linked-list queue state */
          hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000f84:	2201      	movs	r2, #1
 8000f86:	731a      	strb	r2, [r3, #12]

          /* Clear remaining data size to ensure loading linked-list from memory next start */
          hdma->Instance->CBR1 = 0U;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	649a      	str	r2, [r3, #72]	@ 0x48
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

        /* Check transfer abort callback */
        if (hdma->XferAbortCallback != NULL)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d07a      	beq.n	8001096 <HAL_DMA_IRQHandler+0x2ba>
        {
          /* Transfer abort callback */
          hdma->XferAbortCallback(hdma);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	4798      	blx	r3
        }

        return;
 8000fa8:	e075      	b.n	8001096 <HAL_DMA_IRQHandler+0x2ba>
      }
      else
      {
        /* Update the DMA channel state */
        hdma->State = HAL_DMA_STATE_SUSPEND;
 8000faa:	687b      	ldr	r3, [r7, #4]
 8000fac:	2205      	movs	r2, #5
 8000fae:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

        /* Check transfer suspend callback */
        if (hdma->XferSuspendCallback != NULL)
 8000fb2:	687b      	ldr	r3, [r7, #4]
 8000fb4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fb6:	2b00      	cmp	r3, #0
 8000fb8:	d003      	beq.n	8000fc2 <HAL_DMA_IRQHandler+0x1e6>
        {
          /* Transfer suspend callback */
          hdma->XferSuspendCallback(hdma);
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000fbe:	6878      	ldr	r0, [r7, #4]
 8000fc0:	4798      	blx	r3
      }
    }
  }

  /* Transfer Complete Interrupt management ***************************************************************************/
  if ((__HAL_DMA_GET_FLAG(hdma, DMA_FLAG_TC) != 0U))
 8000fc2:	687b      	ldr	r3, [r7, #4]
 8000fc4:	681b      	ldr	r3, [r3, #0]
 8000fc6:	691b      	ldr	r3, [r3, #16]
 8000fc8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fcc:	2b00      	cmp	r3, #0
 8000fce:	d039      	beq.n	8001044 <HAL_DMA_IRQHandler+0x268>
  {
    /* Check if interrupt source is enabled */
    if (__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	695b      	ldr	r3, [r3, #20]
 8000fd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d032      	beq.n	8001044 <HAL_DMA_IRQHandler+0x268>
    {
      /* Check DMA channel transfer mode */
      if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8000fe2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d012      	beq.n	8001010 <HAL_DMA_IRQHandler+0x234>
      {
        /* If linked-list transfer */
        if (hdma->Instance->CLLR == 0U)
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8000ff0:	2b00      	cmp	r3, #0
 8000ff2:	d116      	bne.n	8001022 <HAL_DMA_IRQHandler+0x246>
        {
          if (hdma->Instance->CBR1 == 0U)
 8000ff4:	687b      	ldr	r3, [r7, #4]
 8000ff6:	681b      	ldr	r3, [r3, #0]
 8000ff8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8000ffa:	2b00      	cmp	r3, #0
 8000ffc:	d111      	bne.n	8001022 <HAL_DMA_IRQHandler+0x246>
          {
            /* Update the DMA channel state */
            hdma->State = HAL_DMA_STATE_READY;
 8000ffe:	687b      	ldr	r3, [r7, #4]
 8001000:	2201      	movs	r2, #1
 8001002:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

            /* Update the linked-list queue state */
            hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001006:	687b      	ldr	r3, [r7, #4]
 8001008:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800100a:	2201      	movs	r2, #1
 800100c:	731a      	strb	r2, [r3, #12]
 800100e:	e008      	b.n	8001022 <HAL_DMA_IRQHandler+0x246>
        }
      }
      else
      {
        /* If normal transfer */
        if (hdma->Instance->CBR1 == 0U)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001016:	2b00      	cmp	r3, #0
 8001018:	d103      	bne.n	8001022 <HAL_DMA_IRQHandler+0x246>
        {
          /* Update the DMA channel state */
          hdma->State = HAL_DMA_STATE_READY;
 800101a:	687b      	ldr	r3, [r7, #4]
 800101c:	2201      	movs	r2, #1
 800101e:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54
        }
      }

      /* Clear TC and HT transfer flags */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC | DMA_FLAG_HT));
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	681b      	ldr	r3, [r3, #0]
 8001026:	f44f 7240 	mov.w	r2, #768	@ 0x300
 800102a:	60da      	str	r2, [r3, #12]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	2200      	movs	r2, #0
 8001030:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

      /* Check transfer complete callback */
      if (hdma->XferCpltCallback != NULL)
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001038:	2b00      	cmp	r3, #0
 800103a:	d003      	beq.n	8001044 <HAL_DMA_IRQHandler+0x268>
      {
        /* Channel Transfer Complete callback */
        hdma->XferCpltCallback(hdma);
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001040:	6878      	ldr	r0, [r7, #4]
 8001042:	4798      	blx	r3
      }
    }
  }

  /* Manage error case ************************************************************************************************/
  if (hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001044:	687b      	ldr	r3, [r7, #4]
 8001046:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001048:	2b00      	cmp	r3, #0
 800104a:	d025      	beq.n	8001098 <HAL_DMA_IRQHandler+0x2bc>
  {
    /* Reset the channel internal state and reset the FIFO */
    hdma->Instance->CCR |= DMA_CCR_RESET;
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	695a      	ldr	r2, [r3, #20]
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	681b      	ldr	r3, [r3, #0]
 8001056:	f042 0202 	orr.w	r2, r2, #2
 800105a:	615a      	str	r2, [r3, #20]

    /* Update the DMA channel state */
    hdma->State = HAL_DMA_STATE_READY;
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	2201      	movs	r2, #1
 8001060:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

    /* Check DMA channel transfer mode */
    if ((hdma->Mode & DMA_LINKEDLIST) == DMA_LINKEDLIST)
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001068:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800106c:	2b00      	cmp	r3, #0
 800106e:	d003      	beq.n	8001078 <HAL_DMA_IRQHandler+0x29c>
    {
      /* Update the linked-list queue state */
      hdma->LinkedListQueue->State = HAL_DMA_QUEUE_STATE_READY;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001074:	2201      	movs	r2, #1
 8001076:	731a      	strb	r2, [r3, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2200      	movs	r2, #0
 800107c:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    /* Check transfer error callback */
    if (hdma->XferErrorCallback != NULL)
 8001080:	687b      	ldr	r3, [r7, #4]
 8001082:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001084:	2b00      	cmp	r3, #0
 8001086:	d007      	beq.n	8001098 <HAL_DMA_IRQHandler+0x2bc>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800108c:	6878      	ldr	r0, [r7, #4]
 800108e:	4798      	blx	r3
 8001090:	e002      	b.n	8001098 <HAL_DMA_IRQHandler+0x2bc>
    return; /* the global interrupt flag for the current channel is down , nothing to do */
 8001092:	bf00      	nop
 8001094:	e000      	b.n	8001098 <HAL_DMA_IRQHandler+0x2bc>
        return;
 8001096:	bf00      	nop
    }
  }
}
 8001098:	3718      	adds	r7, #24
 800109a:	46bd      	mov	sp, r7
 800109c:	bd80      	pop	{r7, pc}

0800109e <HAL_DMA_ConfigChannelAttributes>:
  * @param  ChannelAttributes : Specifies the DMA channel secure/privilege attributes.
  *                             This parameter can be a one or a combination of @ref DMA_Channel_Attributes.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_DMA_ConfigChannelAttributes(DMA_HandleTypeDef *const hdma, uint32_t ChannelAttributes)
{
 800109e:	b480      	push	{r7}
 80010a0:	b085      	sub	sp, #20
 80010a2:	af00      	add	r7, sp, #0
 80010a4:	6078      	str	r0, [r7, #4]
 80010a6:	6039      	str	r1, [r7, #0]
  DMA_TypeDef *p_dma_instance;
  uint32_t channel_idx;

  /* Check the DMA peripheral handle parameter */
  if (hdma == NULL)
 80010a8:	687b      	ldr	r3, [r7, #4]
 80010aa:	2b00      	cmp	r3, #0
 80010ac:	d101      	bne.n	80010b2 <HAL_DMA_ConfigChannelAttributes+0x14>
  {
    return HAL_ERROR;
 80010ae:	2301      	movs	r3, #1
 80010b0:	e02b      	b.n	800110a <HAL_DMA_ConfigChannelAttributes+0x6c>

  /* Check the parameters */
  assert_param(IS_DMA_ATTRIBUTES(ChannelAttributes));

  /* Get DMA instance */
  p_dma_instance = GET_DMA_INSTANCE(hdma);
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	681b      	ldr	r3, [r3, #0]
 80010b6:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 80010ba:	f023 030f 	bic.w	r3, r3, #15
 80010be:	60fb      	str	r3, [r7, #12]

  /* Get channel index */
  channel_idx = 1UL << (GET_DMA_CHANNEL(hdma) & 0x1FU);
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80010c8:	3b50      	subs	r3, #80	@ 0x50
 80010ca:	09db      	lsrs	r3, r3, #7
 80010cc:	f003 031f 	and.w	r3, r3, #31
 80010d0:	2201      	movs	r2, #1
 80010d2:	fa02 f303 	lsl.w	r3, r2, r3
 80010d6:	60bb      	str	r3, [r7, #8]

  /* Check DMA channel privilege attribute management */
  if ((ChannelAttributes & DMA_CHANNEL_ATTR_PRIV_MASK) == DMA_CHANNEL_ATTR_PRIV_MASK)
 80010d8:	683b      	ldr	r3, [r7, #0]
 80010da:	f003 0310 	and.w	r3, r3, #16
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d012      	beq.n	8001108 <HAL_DMA_ConfigChannelAttributes+0x6a>
  {
    /* Configure DMA channel privilege attribute */
    if ((ChannelAttributes & DMA_CHANNEL_PRIV) == DMA_CHANNEL_PRIV)
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	f003 0311 	and.w	r3, r3, #17
 80010e8:	2b11      	cmp	r3, #17
 80010ea:	d106      	bne.n	80010fa <HAL_DMA_ConfigChannelAttributes+0x5c>
    {
      p_dma_instance->PRIVCFGR |= channel_idx;
 80010ec:	68fb      	ldr	r3, [r7, #12]
 80010ee:	685a      	ldr	r2, [r3, #4]
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	431a      	orrs	r2, r3
 80010f4:	68fb      	ldr	r3, [r7, #12]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	e006      	b.n	8001108 <HAL_DMA_ConfigChannelAttributes+0x6a>
    }
    else
    {
      p_dma_instance->PRIVCFGR &= (~channel_idx);
 80010fa:	68fb      	ldr	r3, [r7, #12]
 80010fc:	685a      	ldr	r2, [r3, #4]
 80010fe:	68bb      	ldr	r3, [r7, #8]
 8001100:	43db      	mvns	r3, r3
 8001102:	401a      	ands	r2, r3
 8001104:	68fb      	ldr	r3, [r7, #12]
 8001106:	605a      	str	r2, [r3, #4]
      hdma->Instance->CTR1 &= (~DMA_CTR1_DSEC);
    }
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  return HAL_OK;
 8001108:	2300      	movs	r3, #0
}
 800110a:	4618      	mov	r0, r3
 800110c:	3714      	adds	r7, #20
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <HAL_DMAEx_List_Init>:
  * @param  hdma : Pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_Init(DMA_HandleTypeDef *const hdma)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b084      	sub	sp, #16
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  /* Get tick number */
  uint32_t tickstart = HAL_GetTick();
 8001120:	f7ff fcbc 	bl	8000a9c <HAL_GetTick>
 8001124:	60f8      	str	r0, [r7, #12]

  /* Check the DMA channel handle parameter */
  if (hdma == NULL)
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d101      	bne.n	8001130 <HAL_DMAEx_List_Init+0x18>
  {
    return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e0db      	b.n	80012e8 <HAL_DMAEx_List_Init+0x1d0>
  assert_param(IS_DMA_PRIORITY(hdma->InitLinkedList.Priority));
  assert_param(IS_DMA_LINK_STEP_MODE(hdma->InitLinkedList.LinkStepMode));
  assert_param(IS_DMA_TCEM_LINKEDLIST_EVENT_MODE(hdma->InitLinkedList.TransferEventMode));
  assert_param(IS_DMA_LINKEDLIST_MODE(hdma->InitLinkedList.LinkedListMode));
  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	4a6e      	ldr	r2, [pc, #440]	@ (80012f0 <HAL_DMAEx_List_Init+0x1d8>)
 8001136:	4293      	cmp	r3, r2
 8001138:	f000 809f 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	681b      	ldr	r3, [r3, #0]
 8001140:	4a6c      	ldr	r2, [pc, #432]	@ (80012f4 <HAL_DMAEx_List_Init+0x1dc>)
 8001142:	4293      	cmp	r3, r2
 8001144:	f000 8099 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	4a6a      	ldr	r2, [pc, #424]	@ (80012f8 <HAL_DMAEx_List_Init+0x1e0>)
 800114e:	4293      	cmp	r3, r2
 8001150:	f000 8093 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a68      	ldr	r2, [pc, #416]	@ (80012fc <HAL_DMAEx_List_Init+0x1e4>)
 800115a:	4293      	cmp	r3, r2
 800115c:	f000 808d 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	681b      	ldr	r3, [r3, #0]
 8001164:	4a66      	ldr	r2, [pc, #408]	@ (8001300 <HAL_DMAEx_List_Init+0x1e8>)
 8001166:	4293      	cmp	r3, r2
 8001168:	f000 8087 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a64      	ldr	r2, [pc, #400]	@ (8001304 <HAL_DMAEx_List_Init+0x1ec>)
 8001172:	4293      	cmp	r3, r2
 8001174:	f000 8081 	beq.w	800127a <HAL_DMAEx_List_Init+0x162>
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a62      	ldr	r2, [pc, #392]	@ (8001308 <HAL_DMAEx_List_Init+0x1f0>)
 800117e:	4293      	cmp	r3, r2
 8001180:	d07b      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	4a61      	ldr	r2, [pc, #388]	@ (800130c <HAL_DMAEx_List_Init+0x1f4>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d076      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4a5f      	ldr	r2, [pc, #380]	@ (8001310 <HAL_DMAEx_List_Init+0x1f8>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d071      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a5e      	ldr	r2, [pc, #376]	@ (8001314 <HAL_DMAEx_List_Init+0x1fc>)
 800119c:	4293      	cmp	r3, r2
 800119e:	d06c      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	4a5c      	ldr	r2, [pc, #368]	@ (8001318 <HAL_DMAEx_List_Init+0x200>)
 80011a6:	4293      	cmp	r3, r2
 80011a8:	d067      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	681b      	ldr	r3, [r3, #0]
 80011ae:	4a5b      	ldr	r2, [pc, #364]	@ (800131c <HAL_DMAEx_List_Init+0x204>)
 80011b0:	4293      	cmp	r3, r2
 80011b2:	d062      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	4a59      	ldr	r2, [pc, #356]	@ (8001320 <HAL_DMAEx_List_Init+0x208>)
 80011ba:	4293      	cmp	r3, r2
 80011bc:	d05d      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	4a58      	ldr	r2, [pc, #352]	@ (8001324 <HAL_DMAEx_List_Init+0x20c>)
 80011c4:	4293      	cmp	r3, r2
 80011c6:	d058      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4a56      	ldr	r2, [pc, #344]	@ (8001328 <HAL_DMAEx_List_Init+0x210>)
 80011ce:	4293      	cmp	r3, r2
 80011d0:	d053      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	681b      	ldr	r3, [r3, #0]
 80011d6:	4a55      	ldr	r2, [pc, #340]	@ (800132c <HAL_DMAEx_List_Init+0x214>)
 80011d8:	4293      	cmp	r3, r2
 80011da:	d04e      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011dc:	687b      	ldr	r3, [r7, #4]
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a53      	ldr	r2, [pc, #332]	@ (8001330 <HAL_DMAEx_List_Init+0x218>)
 80011e2:	4293      	cmp	r3, r2
 80011e4:	d049      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	4a52      	ldr	r2, [pc, #328]	@ (8001334 <HAL_DMAEx_List_Init+0x21c>)
 80011ec:	4293      	cmp	r3, r2
 80011ee:	d044      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011f0:	687b      	ldr	r3, [r7, #4]
 80011f2:	681b      	ldr	r3, [r3, #0]
 80011f4:	4a50      	ldr	r2, [pc, #320]	@ (8001338 <HAL_DMAEx_List_Init+0x220>)
 80011f6:	4293      	cmp	r3, r2
 80011f8:	d03f      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	681b      	ldr	r3, [r3, #0]
 80011fe:	4a4f      	ldr	r2, [pc, #316]	@ (800133c <HAL_DMAEx_List_Init+0x224>)
 8001200:	4293      	cmp	r3, r2
 8001202:	d03a      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	4a4d      	ldr	r2, [pc, #308]	@ (8001340 <HAL_DMAEx_List_Init+0x228>)
 800120a:	4293      	cmp	r3, r2
 800120c:	d035      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	4a4c      	ldr	r2, [pc, #304]	@ (8001344 <HAL_DMAEx_List_Init+0x22c>)
 8001214:	4293      	cmp	r3, r2
 8001216:	d030      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	681b      	ldr	r3, [r3, #0]
 800121c:	4a4a      	ldr	r2, [pc, #296]	@ (8001348 <HAL_DMAEx_List_Init+0x230>)
 800121e:	4293      	cmp	r3, r2
 8001220:	d02b      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	681b      	ldr	r3, [r3, #0]
 8001226:	4a49      	ldr	r2, [pc, #292]	@ (800134c <HAL_DMAEx_List_Init+0x234>)
 8001228:	4293      	cmp	r3, r2
 800122a:	d026      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	681b      	ldr	r3, [r3, #0]
 8001230:	4a47      	ldr	r2, [pc, #284]	@ (8001350 <HAL_DMAEx_List_Init+0x238>)
 8001232:	4293      	cmp	r3, r2
 8001234:	d021      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001236:	687b      	ldr	r3, [r7, #4]
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	4a46      	ldr	r2, [pc, #280]	@ (8001354 <HAL_DMAEx_List_Init+0x23c>)
 800123c:	4293      	cmp	r3, r2
 800123e:	d01c      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a44      	ldr	r2, [pc, #272]	@ (8001358 <HAL_DMAEx_List_Init+0x240>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d017      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	4a43      	ldr	r2, [pc, #268]	@ (800135c <HAL_DMAEx_List_Init+0x244>)
 8001250:	4293      	cmp	r3, r2
 8001252:	d012      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4a41      	ldr	r2, [pc, #260]	@ (8001360 <HAL_DMAEx_List_Init+0x248>)
 800125a:	4293      	cmp	r3, r2
 800125c:	d00d      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	681b      	ldr	r3, [r3, #0]
 8001262:	4a40      	ldr	r2, [pc, #256]	@ (8001364 <HAL_DMAEx_List_Init+0x24c>)
 8001264:	4293      	cmp	r3, r2
 8001266:	d008      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	4a3e      	ldr	r2, [pc, #248]	@ (8001368 <HAL_DMAEx_List_Init+0x250>)
 800126e:	4293      	cmp	r3, r2
 8001270:	d003      	beq.n	800127a <HAL_DMAEx_List_Init+0x162>
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a3d      	ldr	r2, [pc, #244]	@ (800136c <HAL_DMAEx_List_Init+0x254>)
 8001278:	4293      	cmp	r3, r2
  {
    assert_param(IS_DMA_LINK_ALLOCATED_PORT(hdma->InitLinkedList.LinkAllocatedPort));
  }

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	2200      	movs	r2, #0
 800127e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	2202      	movs	r2, #2
 8001286:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  /* Disable the DMA channel */
  __HAL_DMA_DISABLE(hdma);
 800128a:	687b      	ldr	r3, [r7, #4]
 800128c:	681b      	ldr	r3, [r3, #0]
 800128e:	695a      	ldr	r2, [r3, #20]
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	f042 0206 	orr.w	r2, r2, #6
 8001298:	615a      	str	r2, [r3, #20]

  /* Check if the DMA channel is effectively disabled */
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 800129a:	e00f      	b.n	80012bc <HAL_DMAEx_List_Init+0x1a4>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > HAL_TIMEOUT_DMA_ABORT)
 800129c:	f7ff fbfe 	bl	8000a9c <HAL_GetTick>
 80012a0:	4602      	mov	r2, r0
 80012a2:	68fb      	ldr	r3, [r7, #12]
 80012a4:	1ad3      	subs	r3, r2, r3
 80012a6:	2b05      	cmp	r3, #5
 80012a8:	d908      	bls.n	80012bc <HAL_DMAEx_List_Init+0x1a4>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	2210      	movs	r2, #16
 80012ae:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	2203      	movs	r2, #3
 80012b4:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

      return HAL_ERROR;
 80012b8:	2301      	movs	r3, #1
 80012ba:	e015      	b.n	80012e8 <HAL_DMAEx_List_Init+0x1d0>
  while ((hdma->Instance->CCR & DMA_CCR_EN) != 0U)
 80012bc:	687b      	ldr	r3, [r7, #4]
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	f003 0301 	and.w	r3, r3, #1
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d1e8      	bne.n	800129c <HAL_DMAEx_List_Init+0x184>
    }
  }

  /* Initialize the DMA channel registers */
  DMA_List_Init(hdma);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f000 fa26 	bl	800171c <DMA_List_Init>

  /* Update DMA channel operation mode */
  hdma->Mode = hdma->InitLinkedList.LinkedListMode;
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Update the DMA channel error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	2200      	movs	r2, #0
 80012dc:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Update the DMA channel state */
  hdma->State = HAL_DMA_STATE_READY;
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2201      	movs	r2, #1
 80012e2:	f883 2054 	strb.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 80012e6:	2300      	movs	r3, #0
}
 80012e8:	4618      	mov	r0, r3
 80012ea:	3710      	adds	r7, #16
 80012ec:	46bd      	mov	sp, r7
 80012ee:	bd80      	pop	{r7, pc}
 80012f0:	40020050 	.word	0x40020050
 80012f4:	50020050 	.word	0x50020050
 80012f8:	400200d0 	.word	0x400200d0
 80012fc:	500200d0 	.word	0x500200d0
 8001300:	40020150 	.word	0x40020150
 8001304:	50020150 	.word	0x50020150
 8001308:	400201d0 	.word	0x400201d0
 800130c:	500201d0 	.word	0x500201d0
 8001310:	40020250 	.word	0x40020250
 8001314:	50020250 	.word	0x50020250
 8001318:	400202d0 	.word	0x400202d0
 800131c:	500202d0 	.word	0x500202d0
 8001320:	40020350 	.word	0x40020350
 8001324:	50020350 	.word	0x50020350
 8001328:	400203d0 	.word	0x400203d0
 800132c:	500203d0 	.word	0x500203d0
 8001330:	40020450 	.word	0x40020450
 8001334:	50020450 	.word	0x50020450
 8001338:	400204d0 	.word	0x400204d0
 800133c:	500204d0 	.word	0x500204d0
 8001340:	40020550 	.word	0x40020550
 8001344:	50020550 	.word	0x50020550
 8001348:	400205d0 	.word	0x400205d0
 800134c:	500205d0 	.word	0x500205d0
 8001350:	40020650 	.word	0x40020650
 8001354:	50020650 	.word	0x50020650
 8001358:	400206d0 	.word	0x400206d0
 800135c:	500206d0 	.word	0x500206d0
 8001360:	40020750 	.word	0x40020750
 8001364:	50020750 	.word	0x50020750
 8001368:	400207d0 	.word	0x400207d0
 800136c:	500207d0 	.word	0x500207d0

08001370 <HAL_DMAEx_List_BuildNode>:
  *         addressable space.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                                           DMA_NodeTypeDef *const pNode)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
 8001376:	6078      	str	r0, [r7, #4]
 8001378:	6039      	str	r1, [r7, #0]
  /* Check the node configuration and physical node parameters */
  if ((pNodeConfig == NULL) || (pNode == NULL))
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d002      	beq.n	8001386 <HAL_DMAEx_List_BuildNode+0x16>
 8001380:	683b      	ldr	r3, [r7, #0]
 8001382:	2b00      	cmp	r3, #0
 8001384:	d101      	bne.n	800138a <HAL_DMAEx_List_BuildNode+0x1a>
  {
    return HAL_ERROR;
 8001386:	2301      	movs	r3, #1
 8001388:	e004      	b.n	8001394 <HAL_DMAEx_List_BuildNode+0x24>
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->SrcSecure));
  assert_param(IS_DMA_ATTRIBUTES(pNodeConfig->DestSecure));
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Build the DMA channel node */
  DMA_List_BuildNode(pNodeConfig, pNode);
 800138a:	6839      	ldr	r1, [r7, #0]
 800138c:	6878      	ldr	r0, [r7, #4]
 800138e:	f000 fb1d 	bl	80019cc <DMA_List_BuildNode>

  return HAL_OK;
 8001392:	2300      	movs	r3, #0
}
 8001394:	4618      	mov	r0, r3
 8001396:	3708      	adds	r7, #8
 8001398:	46bd      	mov	sp, r7
 800139a:	bd80      	pop	{r7, pc}

0800139c <HAL_DMAEx_List_InsertNode>:
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_InsertNode(DMA_QListTypeDef *const pQList,
                                            DMA_NodeTypeDef *const pPrevNode,
                                            DMA_NodeTypeDef *const pNewNode)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08c      	sub	sp, #48	@ 0x30
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue and the new node parameters */
  if ((pQList == NULL) || (pNewNode == NULL))
 80013a8:	68fb      	ldr	r3, [r7, #12]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d002      	beq.n	80013b4 <HAL_DMAEx_List_InsertNode+0x18>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d101      	bne.n	80013b8 <HAL_DMAEx_List_InsertNode+0x1c>
  {
    return HAL_ERROR;
 80013b4:	2301      	movs	r3, #1
 80013b6:	e0b6      	b.n	8001526 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	695b      	ldr	r3, [r3, #20]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d104      	bne.n	80013ca <HAL_DMAEx_List_InsertNode+0x2e>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2204      	movs	r2, #4
 80013c4:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80013c6:	2301      	movs	r3, #1
 80013c8:	e0ad      	b.n	8001526 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes base addresses */
  if (DMA_List_CheckNodesBaseAddresses(pQList->Head, pPrevNode, pNewNode) != 0U)
 80013ca:	68fb      	ldr	r3, [r7, #12]
 80013cc:	681b      	ldr	r3, [r3, #0]
 80013ce:	687a      	ldr	r2, [r7, #4]
 80013d0:	68b9      	ldr	r1, [r7, #8]
 80013d2:	4618      	mov	r0, r3
 80013d4:	f000 fc52 	bl	8001c7c <DMA_List_CheckNodesBaseAddresses>
 80013d8:	4603      	mov	r3, r0
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d004      	beq.n	80013e8 <HAL_DMAEx_List_InsertNode+0x4c>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_OUTOFRANGE;
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2205      	movs	r2, #5
 80013e2:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80013e4:	2301      	movs	r3, #1
 80013e6:	e09e      	b.n	8001526 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Check nodes types compatibility */
  if (DMA_List_CheckNodesTypes(pQList->Head, pPrevNode, pNewNode) != 0U)
 80013e8:	68fb      	ldr	r3, [r7, #12]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	687a      	ldr	r2, [r7, #4]
 80013ee:	68b9      	ldr	r1, [r7, #8]
 80013f0:	4618      	mov	r0, r3
 80013f2:	f000 fc73 	bl	8001cdc <DMA_List_CheckNodesTypes>
 80013f6:	4603      	mov	r3, r0
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d004      	beq.n	8001406 <HAL_DMAEx_List_InsertNode+0x6a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	2204      	movs	r2, #4
 8001400:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001402:	2301      	movs	r3, #1
 8001404:	e08f      	b.n	8001526 <HAL_DMAEx_List_InsertNode+0x18a>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	2202      	movs	r2, #2
 800140a:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800140c:	68fb      	ldr	r3, [r7, #12]
 800140e:	2200      	movs	r2, #0
 8001410:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pNewNode, &cllr_mask, &cllr_offset);
 8001412:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8001416:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800141a:	4619      	mov	r1, r3
 800141c:	6878      	ldr	r0, [r7, #4]
 800141e:	f000 fc99 	bl	8001d54 <DMA_List_GetCLLRNodeInfo>

  /* Empty queue */
  if (pQList->Head == NULL)
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	2b00      	cmp	r3, #0
 8001428:	d11a      	bne.n	8001460 <HAL_DMAEx_List_InsertNode+0xc4>
  {
    /* Add only new node to queue */
    if (pPrevNode == NULL)
 800142a:	68bb      	ldr	r3, [r7, #8]
 800142c:	2b00      	cmp	r3, #0
 800142e:	d106      	bne.n	800143e <HAL_DMAEx_List_InsertNode+0xa2>
    {
      pQList->Head       = pNewNode;
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	601a      	str	r2, [r3, #0]
      pQList->NodeNumber = 1U;
 8001436:	68fb      	ldr	r3, [r7, #12]
 8001438:	2201      	movs	r2, #1
 800143a:	609a      	str	r2, [r3, #8]
 800143c:	e06c      	b.n	8001518 <HAL_DMAEx_List_InsertNode+0x17c>
    }
    /* Add previous node then new node to queue */
    else
    {
      pQList->Head                          = pPrevNode;
 800143e:	68fb      	ldr	r3, [r7, #12]
 8001440:	68ba      	ldr	r2, [r7, #8]
 8001442:	601a      	str	r2, [r3, #0]
      pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 8001444:	687a      	ldr	r2, [r7, #4]
 8001446:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 800144a:	4013      	ands	r3, r2
 800144c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800144e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001450:	4319      	orrs	r1, r3
 8001452:	68bb      	ldr	r3, [r7, #8]
 8001454:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->NodeNumber                    = 2U;
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	2202      	movs	r2, #2
 800145c:	609a      	str	r2, [r3, #8]
 800145e:	e05b      	b.n	8001518 <HAL_DMAEx_List_InsertNode+0x17c>
  }
  /* Not empty queue */
  else
  {
    /* Add new node at the head of queue */
    if (pPrevNode == NULL)
 8001460:	68bb      	ldr	r3, [r7, #8]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d10f      	bne.n	8001486 <HAL_DMAEx_List_InsertNode+0xea>
    {
      pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	461a      	mov	r2, r3
 800146c:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001470:	4013      	ands	r3, r2
 8001472:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8001474:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001476:	4319      	orrs	r1, r3
 8001478:	687b      	ldr	r3, [r7, #4]
 800147a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      pQList->Head                         = pNewNode;
 800147e:	68fb      	ldr	r3, [r7, #12]
 8001480:	687a      	ldr	r2, [r7, #4]
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	e043      	b.n	800150e <HAL_DMAEx_List_InsertNode+0x172>
    }
    /* Add new node according to selected position */
    else
    {
      /* Find node and get its position in selected queue */
      node_info.cllr_offset = cllr_offset;
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	617b      	str	r3, [r7, #20]
      if (DMA_List_FindNode(pQList, pPrevNode, &node_info) == 0U)
 800148a:	f107 0314 	add.w	r3, r7, #20
 800148e:	461a      	mov	r2, r3
 8001490:	68b9      	ldr	r1, [r7, #8]
 8001492:	68f8      	ldr	r0, [r7, #12]
 8001494:	f000 fc8e 	bl	8001db4 <DMA_List_FindNode>
 8001498:	4603      	mov	r3, r0
 800149a:	2b00      	cmp	r3, #0
 800149c:	d132      	bne.n	8001504 <HAL_DMAEx_List_InsertNode+0x168>
      {
        /* Selected node is the last queue node */
        if (node_info.currentnode_pos == pQList->NodeNumber)
 800149e:	69fa      	ldr	r2, [r7, #28]
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	689b      	ldr	r3, [r3, #8]
 80014a4:	429a      	cmp	r2, r3
 80014a6:	d11a      	bne.n	80014de <HAL_DMAEx_List_InsertNode+0x142>
        {
          /* Check if queue is circular */
          if (pQList->FirstCircularNode != NULL)
 80014a8:	68fb      	ldr	r3, [r7, #12]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	2b00      	cmp	r3, #0
 80014ae:	d00b      	beq.n	80014c8 <HAL_DMAEx_List_InsertNode+0x12c>
          {
            pNewNode->LinkRegisters[cllr_offset] = ((uint32_t)pQList->FirstCircularNode & DMA_CLLR_LA) | cllr_mask;
 80014b0:	68fb      	ldr	r3, [r7, #12]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	461a      	mov	r2, r3
 80014b6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80014ba:	4013      	ands	r3, r2
 80014bc:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014be:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014c0:	4319      	orrs	r1, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          }

          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80014ce:	4013      	ands	r3, r2
 80014d0:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014d2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014d4:	4319      	orrs	r1, r3
 80014d6:	68bb      	ldr	r3, [r7, #8]
 80014d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 80014dc:	e017      	b.n	800150e <HAL_DMAEx_List_InsertNode+0x172>
        }
        /* Selected node is not the last queue node */
        else
        {
          pNewNode->LinkRegisters[cllr_offset] = pPrevNode->LinkRegisters[cllr_offset];
 80014de:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80014e0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	f853 1021 	ldr.w	r1, [r3, r1, lsl #2]
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
          pPrevNode->LinkRegisters[cllr_offset] = ((uint32_t)pNewNode & DMA_CLLR_LA) | cllr_mask;
 80014ee:	687a      	ldr	r2, [r7, #4]
 80014f0:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80014f4:	4013      	ands	r3, r2
 80014f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80014f8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80014fa:	4319      	orrs	r1, r3
 80014fc:	68bb      	ldr	r3, [r7, #8]
 80014fe:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8001502:	e004      	b.n	800150e <HAL_DMAEx_List_InsertNode+0x172>
        }
      }
      else
      {
        /* Update the queue error code */
        pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NOTFOUND;
 8001504:	68fb      	ldr	r3, [r7, #12]
 8001506:	2206      	movs	r2, #6
 8001508:	611a      	str	r2, [r3, #16]

        return HAL_ERROR;
 800150a:	2301      	movs	r3, #1
 800150c:	e00b      	b.n	8001526 <HAL_DMAEx_List_InsertNode+0x18a>
      }
    }

    /* Increment queue node number */
    pQList->NodeNumber++;
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	689b      	ldr	r3, [r3, #8]
 8001512:	1c5a      	adds	r2, r3, #1
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	609a      	str	r2, [r3, #8]
  }

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 8001518:	68fb      	ldr	r3, [r7, #12]
 800151a:	2200      	movs	r2, #0
 800151c:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	2201      	movs	r2, #1
 8001522:	731a      	strb	r2, [r3, #12]

  return HAL_OK;
 8001524:	2300      	movs	r3, #0
}
 8001526:	4618      	mov	r0, r3
 8001528:	3730      	adds	r7, #48	@ 0x30
 800152a:	46bd      	mov	sp, r7
 800152c:	bd80      	pop	{r7, pc}

0800152e <HAL_DMAEx_List_SetCircularMode>:
  * @brief  Set circular mode for linked-list queue.
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_SetCircularMode(DMA_QListTypeDef *const pQList)
{
 800152e:	b580      	push	{r7, lr}
 8001530:	b08a      	sub	sp, #40	@ 0x28
 8001532:	af00      	add	r7, sp, #0
 8001534:	6078      	str	r0, [r7, #4]
  uint32_t cllr_mask;
  uint32_t cllr_offset;
  DMA_NodeInQInfoTypeDef node_info;

  /* Check the queue parameter */
  if (pQList == NULL)
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	2b00      	cmp	r3, #0
 800153a:	d101      	bne.n	8001540 <HAL_DMAEx_List_SetCircularMode+0x12>
  {
    return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e052      	b.n	80015e6 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check the queue */
  if (pQList->Head == NULL)
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	2b00      	cmp	r3, #0
 8001546:	d104      	bne.n	8001552 <HAL_DMAEx_List_SetCircularMode+0x24>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_EMPTY;
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	2202      	movs	r2, #2
 800154c:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 800154e:	2301      	movs	r3, #1
 8001550:	e049      	b.n	80015e6 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Check queue circular mode */
  if (pQList->FirstCircularNode != NULL)
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d00c      	beq.n	8001574 <HAL_DMAEx_List_SetCircularMode+0x46>
  {
    if (pQList->FirstCircularNode == pQList->Head)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	685a      	ldr	r2, [r3, #4]
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	429a      	cmp	r2, r3
 8001564:	d101      	bne.n	800156a <HAL_DMAEx_List_SetCircularMode+0x3c>
    {
      return HAL_OK;
 8001566:	2300      	movs	r3, #0
 8001568:	e03d      	b.n	80015e6 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
    else
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2204      	movs	r2, #4
 800156e:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 8001570:	2301      	movs	r3, #1
 8001572:	e038      	b.n	80015e6 <HAL_DMAEx_List_SetCircularMode+0xb8>
    }
  }

  /* Check queue type */
  if (pQList->Type == QUEUE_TYPE_DYNAMIC)
 8001574:	687b      	ldr	r3, [r7, #4]
 8001576:	695b      	ldr	r3, [r3, #20]
 8001578:	2b01      	cmp	r3, #1
 800157a:	d104      	bne.n	8001586 <HAL_DMAEx_List_SetCircularMode+0x58>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	2204      	movs	r2, #4
 8001580:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
 8001584:	e02f      	b.n	80015e6 <HAL_DMAEx_List_SetCircularMode+0xb8>
  }

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_BUSY;
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	2202      	movs	r2, #2
 800158a:	731a      	strb	r2, [r3, #12]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	2200      	movs	r2, #0
 8001590:	611a      	str	r2, [r3, #16]

  /* Get CLLR register mask and offset */
  DMA_List_GetCLLRNodeInfo(pQList->Head, &cllr_mask, &cllr_offset);
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f107 0220 	add.w	r2, r7, #32
 800159a:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 800159e:	4618      	mov	r0, r3
 80015a0:	f000 fbd8 	bl	8001d54 <DMA_List_GetCLLRNodeInfo>

  /* Find the last queue node and get its position in selected queue */
  node_info.cllr_offset = cllr_offset;
 80015a4:	6a3b      	ldr	r3, [r7, #32]
 80015a6:	60fb      	str	r3, [r7, #12]
  (void)DMA_List_FindNode(pQList, NULL, &node_info);
 80015a8:	f107 030c 	add.w	r3, r7, #12
 80015ac:	461a      	mov	r2, r3
 80015ae:	2100      	movs	r1, #0
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f000 fbff 	bl	8001db4 <DMA_List_FindNode>

  /* Set circular mode */
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	681b      	ldr	r3, [r3, #0]
 80015ba:	461a      	mov	r2, r3
 80015bc:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 80015c0:	4013      	ands	r3, r2
 80015c2:	6a79      	ldr	r1, [r7, #36]	@ 0x24
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4610      	mov	r0, r2
 80015c8:	6a3a      	ldr	r2, [r7, #32]
    ((uint32_t)pQList->Head & DMA_CLLR_LA) | cllr_mask;
 80015ca:	430b      	orrs	r3, r1
  ((DMA_NodeTypeDef *)(node_info.currentnode_addr))->LinkRegisters[cllr_offset] =
 80015cc:	f840 3022 	str.w	r3, [r0, r2, lsl #2]

  /* Update linked-list circular state */
  pQList->FirstCircularNode = pQList->Head;
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	605a      	str	r2, [r3, #4]

  /* Update the queue error code */
  pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_NONE;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	2200      	movs	r2, #0
 80015dc:	611a      	str	r2, [r3, #16]

  /* Update the queue state */
  pQList->State = HAL_DMA_QUEUE_STATE_READY;
 80015de:	687b      	ldr	r3, [r7, #4]
 80015e0:	2201      	movs	r2, #1
 80015e2:	731a      	strb	r2, [r3, #12]

  /* Prevent MISRA-C2012-Rule-2.2_b */
  UNUSED(node_info);

  return HAL_OK;
 80015e4:	2300      	movs	r3, #0
}
 80015e6:	4618      	mov	r0, r3
 80015e8:	3728      	adds	r7, #40	@ 0x28
 80015ea:	46bd      	mov	sp, r7
 80015ec:	bd80      	pop	{r7, pc}
	...

080015f0 <HAL_DMAEx_List_LinkQ>:
  * @param  pQList : Pointer to a DMA_QListTypeDef structure that contains queue information.
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_DMAEx_List_LinkQ(DMA_HandleTypeDef *const hdma,
                                       DMA_QListTypeDef *const pQList)
{
 80015f0:	b480      	push	{r7}
 80015f2:	b085      	sub	sp, #20
 80015f4:	af00      	add	r7, sp, #0
 80015f6:	6078      	str	r0, [r7, #4]
 80015f8:	6039      	str	r1, [r7, #0]
  HAL_DMA_StateTypeDef state;

  /* Check the DMA channel handle and the queue parameters */
  if ((hdma == NULL) || (pQList == NULL))
 80015fa:	687b      	ldr	r3, [r7, #4]
 80015fc:	2b00      	cmp	r3, #0
 80015fe:	d002      	beq.n	8001606 <HAL_DMAEx_List_LinkQ+0x16>
 8001600:	683b      	ldr	r3, [r7, #0]
 8001602:	2b00      	cmp	r3, #0
 8001604:	d101      	bne.n	800160a <HAL_DMAEx_List_LinkQ+0x1a>
  {
    return HAL_ERROR;
 8001606:	2301      	movs	r3, #1
 8001608:	e072      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Get DMA state */
  state = hdma->State;
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001610:	73fb      	strb	r3, [r7, #15]

  /* Check DMA channel state */
  if ((hdma->State == HAL_DMA_STATE_BUSY) || (state == HAL_DMA_STATE_SUSPEND))
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	f893 3054 	ldrb.w	r3, [r3, #84]	@ 0x54
 8001618:	b2db      	uxtb	r3, r3
 800161a:	2b02      	cmp	r3, #2
 800161c:	d002      	beq.n	8001624 <HAL_DMAEx_List_LinkQ+0x34>
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	2b05      	cmp	r3, #5
 8001622:	d108      	bne.n	8001636 <HAL_DMAEx_List_LinkQ+0x46>
  {
    /* Update the DMA channel error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2240      	movs	r2, #64	@ 0x40
 8001628:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	2200      	movs	r2, #0
 800162e:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c

    return HAL_ERROR;
 8001632:	2301      	movs	r3, #1
 8001634:	e05c      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check queue state */
  if (pQList->State == HAL_DMA_QUEUE_STATE_BUSY)
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	7b1b      	ldrb	r3, [r3, #12]
 800163a:	b2db      	uxtb	r3, r3
 800163c:	2b02      	cmp	r3, #2
 800163e:	d104      	bne.n	800164a <HAL_DMAEx_List_LinkQ+0x5a>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_BUSY;
 8001640:	683b      	ldr	r3, [r7, #0]
 8001642:	2201      	movs	r2, #1
 8001644:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 8001646:	2301      	movs	r3, #1
 8001648:	e052      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check linearity compatibility */
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	681b      	ldr	r3, [r3, #0]
 800164e:	4a2b      	ldr	r2, [pc, #172]	@ (80016fc <HAL_DMAEx_List_LinkQ+0x10c>)
 8001650:	4293      	cmp	r3, r2
 8001652:	d022      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	4a29      	ldr	r2, [pc, #164]	@ (8001700 <HAL_DMAEx_List_LinkQ+0x110>)
 800165a:	4293      	cmp	r3, r2
 800165c:	d01d      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4a28      	ldr	r2, [pc, #160]	@ (8001704 <HAL_DMAEx_List_LinkQ+0x114>)
 8001664:	4293      	cmp	r3, r2
 8001666:	d018      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4a26      	ldr	r2, [pc, #152]	@ (8001708 <HAL_DMAEx_List_LinkQ+0x118>)
 800166e:	4293      	cmp	r3, r2
 8001670:	d013      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	4a25      	ldr	r2, [pc, #148]	@ (800170c <HAL_DMAEx_List_LinkQ+0x11c>)
 8001678:	4293      	cmp	r3, r2
 800167a:	d00e      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	4a23      	ldr	r2, [pc, #140]	@ (8001710 <HAL_DMAEx_List_LinkQ+0x120>)
 8001682:	4293      	cmp	r3, r2
 8001684:	d009      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	4a22      	ldr	r2, [pc, #136]	@ (8001714 <HAL_DMAEx_List_LinkQ+0x124>)
 800168c:	4293      	cmp	r3, r2
 800168e:	d004      	beq.n	800169a <HAL_DMAEx_List_LinkQ+0xaa>
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	681b      	ldr	r3, [r3, #0]
 8001694:	4a20      	ldr	r2, [pc, #128]	@ (8001718 <HAL_DMAEx_List_LinkQ+0x128>)
 8001696:	4293      	cmp	r3, r2
 8001698:	d101      	bne.n	800169e <HAL_DMAEx_List_LinkQ+0xae>
 800169a:	2301      	movs	r3, #1
 800169c:	e000      	b.n	80016a0 <HAL_DMAEx_List_LinkQ+0xb0>
 800169e:	2300      	movs	r3, #0
 80016a0:	2b00      	cmp	r3, #0
 80016a2:	d10b      	bne.n	80016bc <HAL_DMAEx_List_LinkQ+0xcc>
      ((pQList->Head->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR))
 80016a4:	683b      	ldr	r3, [r7, #0]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	6a1b      	ldr	r3, [r3, #32]
 80016aa:	f003 0302 	and.w	r3, r3, #2
  if ((IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) == 0U) &&
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	d004      	beq.n	80016bc <HAL_DMAEx_List_LinkQ+0xcc>
  {
    /* Update the queue error code */
    pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_UNSUPPORTED;
 80016b2:	683b      	ldr	r3, [r7, #0]
 80016b4:	2203      	movs	r2, #3
 80016b6:	611a      	str	r2, [r3, #16]

    return HAL_ERROR;
 80016b8:	2301      	movs	r3, #1
 80016ba:	e019      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
  }

  /* Check circularity compatibility */
  if (hdma->Mode == DMA_LINKEDLIST_CIRCULAR)
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80016c0:	2b81      	cmp	r3, #129	@ 0x81
 80016c2:	d108      	bne.n	80016d6 <HAL_DMAEx_List_LinkQ+0xe6>
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode == NULL)
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	685b      	ldr	r3, [r3, #4]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d10d      	bne.n	80016e8 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80016cc:	683b      	ldr	r3, [r7, #0]
 80016ce:	2204      	movs	r2, #4
 80016d0:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80016d2:	2301      	movs	r3, #1
 80016d4:	e00c      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }
  else
  {
    /* Check first circular node */
    if (pQList->FirstCircularNode != NULL)
 80016d6:	683b      	ldr	r3, [r7, #0]
 80016d8:	685b      	ldr	r3, [r3, #4]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d004      	beq.n	80016e8 <HAL_DMAEx_List_LinkQ+0xf8>
    {
      /* Update the queue error code */
      pQList->ErrorCode = HAL_DMA_QUEUE_ERROR_INVALIDTYPE;
 80016de:	683b      	ldr	r3, [r7, #0]
 80016e0:	2204      	movs	r2, #4
 80016e2:	611a      	str	r2, [r3, #16]

      return HAL_ERROR;
 80016e4:	2301      	movs	r3, #1
 80016e6:	e003      	b.n	80016f0 <HAL_DMAEx_List_LinkQ+0x100>
    }
  }

  /* Register queue to DMA handle */
  hdma->LinkedListQueue = pQList;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	683a      	ldr	r2, [r7, #0]
 80016ec:	675a      	str	r2, [r3, #116]	@ 0x74

  return HAL_OK;
 80016ee:	2300      	movs	r3, #0
}
 80016f0:	4618      	mov	r0, r3
 80016f2:	3714      	adds	r7, #20
 80016f4:	46bd      	mov	sp, r7
 80016f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016fa:	4770      	bx	lr
 80016fc:	40020650 	.word	0x40020650
 8001700:	50020650 	.word	0x50020650
 8001704:	400206d0 	.word	0x400206d0
 8001708:	500206d0 	.word	0x500206d0
 800170c:	40020750 	.word	0x40020750
 8001710:	50020750 	.word	0x50020750
 8001714:	400207d0 	.word	0x400207d0
 8001718:	500207d0 	.word	0x500207d0

0800171c <DMA_List_Init>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains the configuration information for the
  *                specified DMA Channel.
  * @retval None.
  */
static void DMA_List_Init(DMA_HandleTypeDef const *const hdma)
{
 800171c:	b480      	push	{r7}
 800171e:	b085      	sub	sp, #20
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  /* Prepare DMA Channel Control Register (CCR) value */
  tmpreg = hdma->InitLinkedList.Priority | hdma->InitLinkedList.LinkStepMode;
 8001724:	687b      	ldr	r3, [r7, #4]
 8001726:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800172c:	4313      	orrs	r3, r2
 800172e:	60fb      	str	r3, [r7, #12]

  /* Check DMA channel instance */
  if (IS_GPDMA_INSTANCE(hdma->Instance) != 0U)
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	681b      	ldr	r3, [r3, #0]
 8001734:	4a85      	ldr	r2, [pc, #532]	@ (800194c <DMA_List_Init+0x230>)
 8001736:	4293      	cmp	r3, r2
 8001738:	f000 80a0 	beq.w	800187c <DMA_List_Init+0x160>
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	4a83      	ldr	r2, [pc, #524]	@ (8001950 <DMA_List_Init+0x234>)
 8001742:	4293      	cmp	r3, r2
 8001744:	f000 809a 	beq.w	800187c <DMA_List_Init+0x160>
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	4a81      	ldr	r2, [pc, #516]	@ (8001954 <DMA_List_Init+0x238>)
 800174e:	4293      	cmp	r3, r2
 8001750:	f000 8094 	beq.w	800187c <DMA_List_Init+0x160>
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4a7f      	ldr	r2, [pc, #508]	@ (8001958 <DMA_List_Init+0x23c>)
 800175a:	4293      	cmp	r3, r2
 800175c:	f000 808e 	beq.w	800187c <DMA_List_Init+0x160>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4a7d      	ldr	r2, [pc, #500]	@ (800195c <DMA_List_Init+0x240>)
 8001766:	4293      	cmp	r3, r2
 8001768:	f000 8088 	beq.w	800187c <DMA_List_Init+0x160>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4a7b      	ldr	r2, [pc, #492]	@ (8001960 <DMA_List_Init+0x244>)
 8001772:	4293      	cmp	r3, r2
 8001774:	f000 8082 	beq.w	800187c <DMA_List_Init+0x160>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4a79      	ldr	r2, [pc, #484]	@ (8001964 <DMA_List_Init+0x248>)
 800177e:	4293      	cmp	r3, r2
 8001780:	d07c      	beq.n	800187c <DMA_List_Init+0x160>
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a78      	ldr	r2, [pc, #480]	@ (8001968 <DMA_List_Init+0x24c>)
 8001788:	4293      	cmp	r3, r2
 800178a:	d077      	beq.n	800187c <DMA_List_Init+0x160>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	681b      	ldr	r3, [r3, #0]
 8001790:	4a76      	ldr	r2, [pc, #472]	@ (800196c <DMA_List_Init+0x250>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d072      	beq.n	800187c <DMA_List_Init+0x160>
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	4a75      	ldr	r2, [pc, #468]	@ (8001970 <DMA_List_Init+0x254>)
 800179c:	4293      	cmp	r3, r2
 800179e:	d06d      	beq.n	800187c <DMA_List_Init+0x160>
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	4a73      	ldr	r2, [pc, #460]	@ (8001974 <DMA_List_Init+0x258>)
 80017a6:	4293      	cmp	r3, r2
 80017a8:	d068      	beq.n	800187c <DMA_List_Init+0x160>
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	4a72      	ldr	r2, [pc, #456]	@ (8001978 <DMA_List_Init+0x25c>)
 80017b0:	4293      	cmp	r3, r2
 80017b2:	d063      	beq.n	800187c <DMA_List_Init+0x160>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4a70      	ldr	r2, [pc, #448]	@ (800197c <DMA_List_Init+0x260>)
 80017ba:	4293      	cmp	r3, r2
 80017bc:	d05e      	beq.n	800187c <DMA_List_Init+0x160>
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	681b      	ldr	r3, [r3, #0]
 80017c2:	4a6f      	ldr	r2, [pc, #444]	@ (8001980 <DMA_List_Init+0x264>)
 80017c4:	4293      	cmp	r3, r2
 80017c6:	d059      	beq.n	800187c <DMA_List_Init+0x160>
 80017c8:	687b      	ldr	r3, [r7, #4]
 80017ca:	681b      	ldr	r3, [r3, #0]
 80017cc:	4a6d      	ldr	r2, [pc, #436]	@ (8001984 <DMA_List_Init+0x268>)
 80017ce:	4293      	cmp	r3, r2
 80017d0:	d054      	beq.n	800187c <DMA_List_Init+0x160>
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	4a6c      	ldr	r2, [pc, #432]	@ (8001988 <DMA_List_Init+0x26c>)
 80017d8:	4293      	cmp	r3, r2
 80017da:	d04f      	beq.n	800187c <DMA_List_Init+0x160>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a6a      	ldr	r2, [pc, #424]	@ (800198c <DMA_List_Init+0x270>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d04a      	beq.n	800187c <DMA_List_Init+0x160>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a69      	ldr	r2, [pc, #420]	@ (8001990 <DMA_List_Init+0x274>)
 80017ec:	4293      	cmp	r3, r2
 80017ee:	d045      	beq.n	800187c <DMA_List_Init+0x160>
 80017f0:	687b      	ldr	r3, [r7, #4]
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	4a67      	ldr	r2, [pc, #412]	@ (8001994 <DMA_List_Init+0x278>)
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d040      	beq.n	800187c <DMA_List_Init+0x160>
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	681b      	ldr	r3, [r3, #0]
 80017fe:	4a66      	ldr	r2, [pc, #408]	@ (8001998 <DMA_List_Init+0x27c>)
 8001800:	4293      	cmp	r3, r2
 8001802:	d03b      	beq.n	800187c <DMA_List_Init+0x160>
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	4a64      	ldr	r2, [pc, #400]	@ (800199c <DMA_List_Init+0x280>)
 800180a:	4293      	cmp	r3, r2
 800180c:	d036      	beq.n	800187c <DMA_List_Init+0x160>
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	4a63      	ldr	r2, [pc, #396]	@ (80019a0 <DMA_List_Init+0x284>)
 8001814:	4293      	cmp	r3, r2
 8001816:	d031      	beq.n	800187c <DMA_List_Init+0x160>
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	681b      	ldr	r3, [r3, #0]
 800181c:	4a61      	ldr	r2, [pc, #388]	@ (80019a4 <DMA_List_Init+0x288>)
 800181e:	4293      	cmp	r3, r2
 8001820:	d02c      	beq.n	800187c <DMA_List_Init+0x160>
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	681b      	ldr	r3, [r3, #0]
 8001826:	4a60      	ldr	r2, [pc, #384]	@ (80019a8 <DMA_List_Init+0x28c>)
 8001828:	4293      	cmp	r3, r2
 800182a:	d027      	beq.n	800187c <DMA_List_Init+0x160>
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	681b      	ldr	r3, [r3, #0]
 8001830:	4a5e      	ldr	r2, [pc, #376]	@ (80019ac <DMA_List_Init+0x290>)
 8001832:	4293      	cmp	r3, r2
 8001834:	d022      	beq.n	800187c <DMA_List_Init+0x160>
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	681b      	ldr	r3, [r3, #0]
 800183a:	4a5d      	ldr	r2, [pc, #372]	@ (80019b0 <DMA_List_Init+0x294>)
 800183c:	4293      	cmp	r3, r2
 800183e:	d01d      	beq.n	800187c <DMA_List_Init+0x160>
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4a5b      	ldr	r2, [pc, #364]	@ (80019b4 <DMA_List_Init+0x298>)
 8001846:	4293      	cmp	r3, r2
 8001848:	d018      	beq.n	800187c <DMA_List_Init+0x160>
 800184a:	687b      	ldr	r3, [r7, #4]
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	4a5a      	ldr	r2, [pc, #360]	@ (80019b8 <DMA_List_Init+0x29c>)
 8001850:	4293      	cmp	r3, r2
 8001852:	d013      	beq.n	800187c <DMA_List_Init+0x160>
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a58      	ldr	r2, [pc, #352]	@ (80019bc <DMA_List_Init+0x2a0>)
 800185a:	4293      	cmp	r3, r2
 800185c:	d00e      	beq.n	800187c <DMA_List_Init+0x160>
 800185e:	687b      	ldr	r3, [r7, #4]
 8001860:	681b      	ldr	r3, [r3, #0]
 8001862:	4a57      	ldr	r2, [pc, #348]	@ (80019c0 <DMA_List_Init+0x2a4>)
 8001864:	4293      	cmp	r3, r2
 8001866:	d009      	beq.n	800187c <DMA_List_Init+0x160>
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	4a55      	ldr	r2, [pc, #340]	@ (80019c4 <DMA_List_Init+0x2a8>)
 800186e:	4293      	cmp	r3, r2
 8001870:	d004      	beq.n	800187c <DMA_List_Init+0x160>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4a54      	ldr	r2, [pc, #336]	@ (80019c8 <DMA_List_Init+0x2ac>)
 8001878:	4293      	cmp	r3, r2
 800187a:	d101      	bne.n	8001880 <DMA_List_Init+0x164>
 800187c:	2301      	movs	r3, #1
 800187e:	e000      	b.n	8001882 <DMA_List_Init+0x166>
 8001880:	2300      	movs	r3, #0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d004      	beq.n	8001890 <DMA_List_Init+0x174>
  {
    tmpreg |= hdma->InitLinkedList.LinkAllocatedPort;
 8001886:	687b      	ldr	r3, [r7, #4]
 8001888:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	4313      	orrs	r3, r2
 800188e:	60fb      	str	r3, [r7, #12]
  }

  /* Write DMA Channel Control Register (CCR) */
  MODIFY_REG(hdma->Instance->CCR, DMA_CCR_PRIO | DMA_CCR_LAP | DMA_CCR_LSM, tmpreg);
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	695b      	ldr	r3, [r3, #20]
 8001896:	f423 0143 	bic.w	r1, r3, #12779520	@ 0xc30000
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	681b      	ldr	r3, [r3, #0]
 800189e:	68fa      	ldr	r2, [r7, #12]
 80018a0:	430a      	orrs	r2, r1
 80018a2:	615a      	str	r2, [r3, #20]

  /* Write DMA Channel Control Register (CTR1) */
  WRITE_REG(hdma->Instance->CTR1, 0U);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	2200      	movs	r2, #0
 80018aa:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write DMA Channel Control Register (CTR2) */
  WRITE_REG(hdma->Instance->CTR2, hdma->InitLinkedList.TransferEventMode);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80018b4:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Write DMA Channel Control Register (CBR1) */
  WRITE_REG(hdma->Instance->CBR1, 0U);
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	2200      	movs	r2, #0
 80018bc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write DMA Channel Control Register (CSAR) */
  WRITE_REG(hdma->Instance->CSAR, 0U);
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	2200      	movs	r2, #0
 80018c4:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write DMA Channel Control Register (CDAR) */
  WRITE_REG(hdma->Instance->CDAR, 0U);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	2200      	movs	r2, #0
 80018cc:	651a      	str	r2, [r3, #80]	@ 0x50

  /* If 2D Addressing is supported by current channel */
  if (IS_DMA_2D_ADDRESSING_INSTANCE(hdma->Instance) != 0U)
 80018ce:	687b      	ldr	r3, [r7, #4]
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	4a36      	ldr	r2, [pc, #216]	@ (80019ac <DMA_List_Init+0x290>)
 80018d4:	4293      	cmp	r3, r2
 80018d6:	d022      	beq.n	800191e <DMA_List_Init+0x202>
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	681b      	ldr	r3, [r3, #0]
 80018dc:	4a34      	ldr	r2, [pc, #208]	@ (80019b0 <DMA_List_Init+0x294>)
 80018de:	4293      	cmp	r3, r2
 80018e0:	d01d      	beq.n	800191e <DMA_List_Init+0x202>
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4a33      	ldr	r2, [pc, #204]	@ (80019b4 <DMA_List_Init+0x298>)
 80018e8:	4293      	cmp	r3, r2
 80018ea:	d018      	beq.n	800191e <DMA_List_Init+0x202>
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a31      	ldr	r2, [pc, #196]	@ (80019b8 <DMA_List_Init+0x29c>)
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d013      	beq.n	800191e <DMA_List_Init+0x202>
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	4a30      	ldr	r2, [pc, #192]	@ (80019bc <DMA_List_Init+0x2a0>)
 80018fc:	4293      	cmp	r3, r2
 80018fe:	d00e      	beq.n	800191e <DMA_List_Init+0x202>
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	4a2e      	ldr	r2, [pc, #184]	@ (80019c0 <DMA_List_Init+0x2a4>)
 8001906:	4293      	cmp	r3, r2
 8001908:	d009      	beq.n	800191e <DMA_List_Init+0x202>
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	4a2d      	ldr	r2, [pc, #180]	@ (80019c4 <DMA_List_Init+0x2a8>)
 8001910:	4293      	cmp	r3, r2
 8001912:	d004      	beq.n	800191e <DMA_List_Init+0x202>
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	4a2b      	ldr	r2, [pc, #172]	@ (80019c8 <DMA_List_Init+0x2ac>)
 800191a:	4293      	cmp	r3, r2
 800191c:	d101      	bne.n	8001922 <DMA_List_Init+0x206>
 800191e:	2301      	movs	r3, #1
 8001920:	e000      	b.n	8001924 <DMA_List_Init+0x208>
 8001922:	2300      	movs	r3, #0
 8001924:	2b00      	cmp	r3, #0
 8001926:	d007      	beq.n	8001938 <DMA_List_Init+0x21c>
  {
    /* Write DMA Channel Control Register (CTR3) */
    WRITE_REG(hdma->Instance->CTR3, 0U);
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	681b      	ldr	r3, [r3, #0]
 800192c:	2200      	movs	r2, #0
 800192e:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Write DMA Channel Control Register (CBR2) */
    WRITE_REG(hdma->Instance->CBR2, 0U);
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2200      	movs	r2, #0
 8001936:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Write DMA Channel linked-list address register (CLLR) */
  WRITE_REG(hdma->Instance->CLLR, 0U);
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2200      	movs	r2, #0
 800193e:	67da      	str	r2, [r3, #124]	@ 0x7c
}
 8001940:	bf00      	nop
 8001942:	3714      	adds	r7, #20
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr
 800194c:	40020050 	.word	0x40020050
 8001950:	50020050 	.word	0x50020050
 8001954:	400200d0 	.word	0x400200d0
 8001958:	500200d0 	.word	0x500200d0
 800195c:	40020150 	.word	0x40020150
 8001960:	50020150 	.word	0x50020150
 8001964:	400201d0 	.word	0x400201d0
 8001968:	500201d0 	.word	0x500201d0
 800196c:	40020250 	.word	0x40020250
 8001970:	50020250 	.word	0x50020250
 8001974:	400202d0 	.word	0x400202d0
 8001978:	500202d0 	.word	0x500202d0
 800197c:	40020350 	.word	0x40020350
 8001980:	50020350 	.word	0x50020350
 8001984:	400203d0 	.word	0x400203d0
 8001988:	500203d0 	.word	0x500203d0
 800198c:	40020450 	.word	0x40020450
 8001990:	50020450 	.word	0x50020450
 8001994:	400204d0 	.word	0x400204d0
 8001998:	500204d0 	.word	0x500204d0
 800199c:	40020550 	.word	0x40020550
 80019a0:	50020550 	.word	0x50020550
 80019a4:	400205d0 	.word	0x400205d0
 80019a8:	500205d0 	.word	0x500205d0
 80019ac:	40020650 	.word	0x40020650
 80019b0:	50020650 	.word	0x50020650
 80019b4:	400206d0 	.word	0x400206d0
 80019b8:	500206d0 	.word	0x500206d0
 80019bc:	40020750 	.word	0x40020750
 80019c0:	50020750 	.word	0x50020750
 80019c4:	400207d0 	.word	0x400207d0
 80019c8:	500207d0 	.word	0x500207d0

080019cc <DMA_List_BuildNode>:
  *                       configurations.
  * @retval None.
  */
static void DMA_List_BuildNode(DMA_NodeConfTypeDef const *const pNodeConfig,
                               DMA_NodeTypeDef *const pNode)
{
 80019cc:	b480      	push	{r7}
 80019ce:	b085      	sub	sp, #20
 80019d0:	af00      	add	r7, sp, #0
 80019d2:	6078      	str	r0, [r7, #4]
 80019d4:	6039      	str	r1, [r7, #0]
  int32_t blockoffset;

  /* Update CTR1 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register (CTR1) value */
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	695a      	ldr	r2, [r3, #20]
                                                   pNodeConfig->Init.DestDataWidth               |
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	69db      	ldr	r3, [r3, #28]
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80019de:	431a      	orrs	r2, r3
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80019e0:	687b      	ldr	r3, [r7, #4]
 80019e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
                                                   pNodeConfig->Init.DestDataWidth               |
 80019e4:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcInc                      |
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	691b      	ldr	r3, [r3, #16]
                                                   pNodeConfig->DataHandlingConfig.DataAlignment |
 80019ea:	431a      	orrs	r2, r3
                                                   pNodeConfig->Init.SrcDataWidth;
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	699b      	ldr	r3, [r3, #24]
                                                   pNodeConfig->Init.SrcInc                      |
 80019f0:	431a      	orrs	r2, r3
  pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] = pNodeConfig->Init.DestInc                     |
 80019f2:	683b      	ldr	r3, [r7, #0]
 80019f4:	601a      	str	r2, [r3, #0]
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |= DMA_CTR1_DSEC;
  }
#endif /* (__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3U) */

  /* Add parameters related to DMA configuration */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	f003 0320 	and.w	r3, r3, #32
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d017      	beq.n	8001a32 <DMA_List_BuildNode+0x66>
  {
    /* Prepare DMA channel transfer register (CTR1) value */
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	681a      	ldr	r2, [r3, #0]
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8001a06:	687b      	ldr	r3, [r7, #4]
 8001a08:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a0e:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001a14:	3b01      	subs	r3, #1
 8001a16:	051b      	lsls	r3, r3, #20
 8001a18:	f003 737c 	and.w	r3, r3, #66060288	@ 0x3f00000
      (pNodeConfig->Init.TransferAllocatedPort | pNodeConfig->DataHandlingConfig.DataExchange |
 8001a1c:	4319      	orrs	r1, r3
       (((pNodeConfig->Init.SrcBurstLength - 1U) << DMA_CTR1_SBL_1_Pos) & DMA_CTR1_SBL_1));
 8001a1e:	687b      	ldr	r3, [r7, #4]
 8001a20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a22:	3b01      	subs	r3, #1
 8001a24:	011b      	lsls	r3, r3, #4
 8001a26:	f403 737c 	and.w	r3, r3, #1008	@ 0x3f0
       (((pNodeConfig->Init.DestBurstLength - 1U) << DMA_CTR1_DBL_1_Pos) & DMA_CTR1_DBL_1)    |
 8001a2a:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR1_DEFAULT_OFFSET] |=
 8001a2c:	431a      	orrs	r2, r3
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	601a      	str	r2, [r3, #0]
  /*********************************************************************************** CTR1 register value is updated */


  /* Update CTR2 register value ***************************************************************************************/
  /* Prepare DMA channel transfer register 2 (CTR2) value */
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8001a32:	687b      	ldr	r3, [r7, #4]
 8001a34:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
                                                   (pNodeConfig->Init.Request & (DMA_CTR2_REQSEL | DMA_CTR2_SWREQ));
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	6859      	ldr	r1, [r3, #4]
 8001a3a:	f240 237f 	movw	r3, #639	@ 0x27f
 8001a3e:	400b      	ands	r3, r1
  pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] = pNodeConfig->Init.TransferEventMode |
 8001a40:	431a      	orrs	r2, r3
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	605a      	str	r2, [r3, #4]

  /* Check for memory to peripheral transfer */
  if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	68db      	ldr	r3, [r3, #12]
 8001a4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001a4e:	d10c      	bne.n	8001a6a <DMA_List_BuildNode+0x9e>
  {
    /* Check for GPDMA */
    if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_GPDMA) == DMA_CHANNEL_TYPE_GPDMA)
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f003 0320 	and.w	r3, r3, #32
 8001a58:	2b00      	cmp	r3, #0
 8001a5a:	d011      	beq.n	8001a80 <DMA_List_BuildNode+0xb4>
    {
      pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_DREQ;
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	685b      	ldr	r3, [r3, #4]
 8001a60:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 8001a64:	683b      	ldr	r3, [r7, #0]
 8001a66:	605a      	str	r2, [r3, #4]
 8001a68:	e00a      	b.n	8001a80 <DMA_List_BuildNode+0xb4>
    }
  }
  /* Memory to memory transfer */
  else if ((pNodeConfig->Init.Direction) == DMA_MEMORY_TO_MEMORY)
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001a72:	d105      	bne.n	8001a80 <DMA_List_BuildNode+0xb4>
  {
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |= DMA_CTR2_SWREQ;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	685b      	ldr	r3, [r3, #4]
 8001a78:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001a7c:	683b      	ldr	r3, [r7, #0]
 8001a7e:	605a      	str	r2, [r3, #4]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check if trigger feature is active */
  if (pNodeConfig->TriggerConfig.TriggerPolarity != DMA_TRIG_POLARITY_MASKED)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d00f      	beq.n	8001aa8 <DMA_List_BuildNode+0xdc>
  {
    /* Prepare DMA channel transfer register 2 (CTR2) value */
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	685a      	ldr	r2, [r3, #4]
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001a94:	4319      	orrs	r1, r3
      ((pNodeConfig->TriggerConfig.TriggerSelection << DMA_CTR2_TRIGSEL_Pos) & DMA_CTR2_TRIGSEL);
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a9a:	041b      	lsls	r3, r3, #16
 8001a9c:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
      pNodeConfig->TriggerConfig.TriggerMode | pNodeConfig->TriggerConfig.TriggerPolarity |
 8001aa0:	430b      	orrs	r3, r1
    pNode->LinkRegisters[NODE_CTR2_DEFAULT_OFFSET] |=
 8001aa2:	431a      	orrs	r2, r3
 8001aa4:	683b      	ldr	r3, [r7, #0]
 8001aa6:	605a      	str	r2, [r3, #4]
  /*********************************************************************************** CTR2 register value is updated */


  /* Update CBR1 register value ***************************************************************************************/
  /* Prepare DMA channel block register 1 (CBR1) value */
  pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] = (pNodeConfig->DataSize & DMA_CBR1_BNDT);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8001aac:	b29a      	uxth	r2, r3
 8001aae:	683b      	ldr	r3, [r7, #0]
 8001ab0:	609a      	str	r2, [r3, #8]

  /* If 2D addressing is supported by the selected DMA channel */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	681b      	ldr	r3, [r3, #0]
 8001ab6:	f003 0302 	and.w	r3, r3, #2
 8001aba:	2b00      	cmp	r3, #0
 8001abc:	d04e      	beq.n	8001b5c <DMA_List_BuildNode+0x190>
  {
    /* Set the new CBR1 Register value */
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8001abe:	683b      	ldr	r3, [r7, #0]
 8001ac0:	689a      	ldr	r2, [r3, #8]
      (((pNodeConfig->RepeatBlockConfig.RepeatCount - 1U) << DMA_CBR1_BRC_Pos) & DMA_CBR1_BRC);
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ac6:	3b01      	subs	r3, #1
 8001ac8:	0419      	lsls	r1, r3, #16
 8001aca:	4b6a      	ldr	r3, [pc, #424]	@ (8001c74 <DMA_List_BuildNode+0x2a8>)
 8001acc:	400b      	ands	r3, r1
    pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |=
 8001ace:	431a      	orrs	r2, r3
 8001ad0:	683b      	ldr	r3, [r7, #0]
 8001ad2:	609a      	str	r2, [r3, #8]

    /* If the source address offset is negative, set SDEC bit */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	da06      	bge.n	8001aea <DMA_List_BuildNode+0x11e>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_SDEC;
 8001adc:	683b      	ldr	r3, [r7, #0]
 8001ade:	689b      	ldr	r3, [r3, #8]
 8001ae0:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8001ae4:	683b      	ldr	r3, [r7, #0]
 8001ae6:	609a      	str	r2, [r3, #8]
 8001ae8:	e005      	b.n	8001af6 <DMA_List_BuildNode+0x12a>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_SDEC);
 8001aea:	683b      	ldr	r3, [r7, #0]
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	609a      	str	r2, [r3, #8]
    }

    /* If the destination address offset is negative, set DDEC bit */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	da06      	bge.n	8001b0c <DMA_List_BuildNode+0x140>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_DDEC;
 8001afe:	683b      	ldr	r3, [r7, #0]
 8001b00:	689b      	ldr	r3, [r3, #8]
 8001b02:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	609a      	str	r2, [r3, #8]
 8001b0a:	e005      	b.n	8001b18 <DMA_List_BuildNode+0x14c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_DDEC);
 8001b0c:	683b      	ldr	r3, [r7, #0]
 8001b0e:	689b      	ldr	r3, [r3, #8]
 8001b10:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	609a      	str	r2, [r3, #8]
    }

    /* If the repeated block source address offset is negative, set BRSEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	da06      	bge.n	8001b2e <DMA_List_BuildNode+0x162>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRSDEC;
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	689b      	ldr	r3, [r3, #8]
 8001b24:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8001b28:	683b      	ldr	r3, [r7, #0]
 8001b2a:	609a      	str	r2, [r3, #8]
 8001b2c:	e005      	b.n	8001b3a <DMA_List_BuildNode+0x16e>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRSDEC);
 8001b2e:	683b      	ldr	r3, [r7, #0]
 8001b30:	689b      	ldr	r3, [r3, #8]
 8001b32:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	609a      	str	r2, [r3, #8]
    }

    /* if the repeated block destination address offset is negative, set BRDEC bit */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	da06      	bge.n	8001b50 <DMA_List_BuildNode+0x184>
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] |= DMA_CBR1_BRDDEC;
 8001b42:	683b      	ldr	r3, [r7, #0]
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	609a      	str	r2, [r3, #8]
 8001b4e:	e005      	b.n	8001b5c <DMA_List_BuildNode+0x190>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR1_DEFAULT_OFFSET] &= (~DMA_CBR1_BRDDEC);
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8001b58:	683b      	ldr	r3, [r7, #0]
 8001b5a:	609a      	str	r2, [r3, #8]
  }
  /*********************************************************************************** CBR1 register value is updated */


  /* Update CSAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CSAR_DEFAULT_OFFSET] = pNodeConfig->SrcAddress;
 8001b5c:	687b      	ldr	r3, [r7, #4]
 8001b5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	60da      	str	r2, [r3, #12]
  /*********************************************************************************** CSAR register value is updated */


  /* Update CDAR register value ***************************************************************************************/
  pNode->LinkRegisters[NODE_CDAR_DEFAULT_OFFSET] = pNodeConfig->DstAddress;
 8001b64:	687b      	ldr	r3, [r7, #4]
 8001b66:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 8001b68:	683b      	ldr	r3, [r7, #0]
 8001b6a:	611a      	str	r2, [r3, #16]
  /*********************************************************************************** CDAR register value is updated */

  /* Check if the selected channel is 2D addressing */
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	f003 0302 	and.w	r3, r3, #2
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	d05d      	beq.n	8001c34 <DMA_List_BuildNode+0x268>
  {
    /* Update CTR3 register value *************************************************************************************/
    /* Write new CTR3 Register value : source address offset */
    if (pNodeConfig->RepeatBlockConfig.SrcAddrOffset < 0)
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	da09      	bge.n	8001b94 <DMA_List_BuildNode+0x1c8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.SrcAddrOffset);
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b84:	425b      	negs	r3, r3
 8001b86:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CTR3_SAO);
 8001b88:	68fb      	ldr	r3, [r7, #12]
 8001b8a:	f3c3 020c 	ubfx	r2, r3, #0, #13
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	615a      	str	r2, [r3, #20]
 8001b92:	e005      	b.n	8001ba0 <DMA_List_BuildNode+0x1d4>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.SrcAddrOffset & DMA_CTR3_SAO);
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001b98:	f3c3 020c 	ubfx	r2, r3, #0, #13
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] =
 8001b9c:	683b      	ldr	r3, [r7, #0]
 8001b9e:	615a      	str	r2, [r3, #20]
    }

    /* Write new CTR3 Register value : destination address offset */
    if (pNodeConfig->RepeatBlockConfig.DestAddrOffset < 0)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	da0d      	bge.n	8001bc4 <DMA_List_BuildNode+0x1f8>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.DestAddrOffset);
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bac:	425b      	negs	r3, r3
 8001bae:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |= (((uint32_t)blockoffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8001bb0:	683b      	ldr	r3, [r7, #0]
 8001bb2:	695a      	ldr	r2, [r3, #20]
 8001bb4:	68fb      	ldr	r3, [r7, #12]
 8001bb6:	0419      	lsls	r1, r3, #16
 8001bb8:	4b2f      	ldr	r3, [pc, #188]	@ (8001c78 <DMA_List_BuildNode+0x2ac>)
 8001bba:	400b      	ands	r3, r1
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	615a      	str	r2, [r3, #20]
 8001bc2:	e009      	b.n	8001bd8 <DMA_List_BuildNode+0x20c>
    }
    else
    {
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	695a      	ldr	r2, [r3, #20]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.DestAddrOffset << DMA_CTR3_DAO_Pos) & DMA_CTR3_DAO);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bcc:	0419      	lsls	r1, r3, #16
 8001bce:	4b2a      	ldr	r3, [pc, #168]	@ (8001c78 <DMA_List_BuildNode+0x2ac>)
 8001bd0:	400b      	ands	r3, r1
      pNode->LinkRegisters[NODE_CTR3_DEFAULT_OFFSET] |=
 8001bd2:	431a      	orrs	r2, r3
 8001bd4:	683b      	ldr	r3, [r7, #0]
 8001bd6:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CTR3 register value is updated */


    /* Update CBR2 register value *************************************************************************************/
    /* Write new CBR2 Register value : repeated block source address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset < 0)
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bdc:	2b00      	cmp	r3, #0
 8001bde:	da08      	bge.n	8001bf2 <DMA_List_BuildNode+0x226>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001be4:	425b      	negs	r3, r3
 8001be6:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] = ((uint32_t)blockoffset & DMA_CBR2_BRSAO);
 8001be8:	68fb      	ldr	r3, [r7, #12]
 8001bea:	b29a      	uxth	r2, r3
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	619a      	str	r2, [r3, #24]
 8001bf0:	e004      	b.n	8001bfc <DMA_List_BuildNode+0x230>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
        ((uint32_t)pNodeConfig->RepeatBlockConfig.BlkSrcAddrOffset & DMA_CBR2_BRSAO);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bf6:	b29a      	uxth	r2, r3
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] =
 8001bf8:	683b      	ldr	r3, [r7, #0]
 8001bfa:	619a      	str	r2, [r3, #24]
    }

    /* Write new CBR2 Register value : repeated block destination address offset */
    if (pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset < 0)
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	da0b      	bge.n	8001c1c <DMA_List_BuildNode+0x250>
    {
      blockoffset = (- pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	425b      	negs	r3, r3
 8001c0a:	60fb      	str	r3, [r7, #12]
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8001c0c:	683b      	ldr	r3, [r7, #0]
 8001c0e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)blockoffset & DMA_CBR2_BRSAO) << DMA_CBR2_BRDAO_Pos);
 8001c10:	68fb      	ldr	r3, [r7, #12]
 8001c12:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8001c14:	431a      	orrs	r2, r3
 8001c16:	683b      	ldr	r3, [r7, #0]
 8001c18:	619a      	str	r2, [r3, #24]
 8001c1a:	e007      	b.n	8001c2c <DMA_List_BuildNode+0x260>
    }
    else
    {
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	699a      	ldr	r2, [r3, #24]
        (((uint32_t)pNodeConfig->RepeatBlockConfig.BlkDestAddrOffset << DMA_CBR2_BRDAO_Pos) & DMA_CBR2_BRDAO);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c24:	041b      	lsls	r3, r3, #16
      pNode->LinkRegisters[NODE_CBR2_DEFAULT_OFFSET] |=
 8001c26:	431a      	orrs	r2, r3
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	619a      	str	r2, [r3, #24]
    /********************************************************************************* CBR2 register value is updated */


    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_2D_DEFAULT_OFFSET] = 0U;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	61da      	str	r2, [r3, #28]
 8001c32:	e002      	b.n	8001c3a <DMA_List_BuildNode+0x26e>
  }
  else
  {
    /* Update CLLR register value *************************************************************************************/
    /* Reset CLLR Register value : channel linked-list address register offset */
    pNode->LinkRegisters[NODE_CLLR_LINEAR_DEFAULT_OFFSET] = 0U;
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	2200      	movs	r2, #0
 8001c38:	615a      	str	r2, [r3, #20]
    /********************************************************************************* CLLR register value is cleared */
  }

  /* Update node information value ************************************************************************************/
  /* Set node information */
  pNode->NodeInfo = pNodeConfig->NodeType;
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681a      	ldr	r2, [r3, #0]
 8001c3e:	683b      	ldr	r3, [r7, #0]
 8001c40:	621a      	str	r2, [r3, #32]
  if ((pNodeConfig->NodeType & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	681b      	ldr	r3, [r3, #0]
 8001c46:	f003 0302 	and.w	r3, r3, #2
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d006      	beq.n	8001c5c <DMA_List_BuildNode+0x290>
  {
    pNode->NodeInfo |= (NODE_CLLR_2D_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	6a1b      	ldr	r3, [r3, #32]
 8001c52:	f443 62e0 	orr.w	r2, r3, #1792	@ 0x700
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	621a      	str	r2, [r3, #32]
  else
  {
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
  }
  /******************************************************************************** Node information value is updated */
}
 8001c5a:	e005      	b.n	8001c68 <DMA_List_BuildNode+0x29c>
    pNode->NodeInfo |= (NODE_CLLR_LINEAR_DEFAULT_OFFSET << NODE_CLLR_IDX_POS);
 8001c5c:	683b      	ldr	r3, [r7, #0]
 8001c5e:	6a1b      	ldr	r3, [r3, #32]
 8001c60:	f443 62a0 	orr.w	r2, r3, #1280	@ 0x500
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	621a      	str	r2, [r3, #32]
}
 8001c68:	bf00      	nop
 8001c6a:	3714      	adds	r7, #20
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c72:	4770      	bx	lr
 8001c74:	07ff0000 	.word	0x07ff0000
 8001c78:	1fff0000 	.word	0x1fff0000

08001c7c <DMA_List_CheckNodesBaseAddresses>:
  * @retval Return 0 when nodes addresses are compatible, 1 otherwise.
  */
static uint32_t DMA_List_CheckNodesBaseAddresses(DMA_NodeTypeDef const *const pNode1,
                                                 DMA_NodeTypeDef const *const pNode2,
                                                 DMA_NodeTypeDef const *const pNode3)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	b087      	sub	sp, #28
 8001c80:	af00      	add	r7, sp, #0
 8001c82:	60f8      	str	r0, [r7, #12]
 8001c84:	60b9      	str	r1, [r7, #8]
 8001c86:	607a      	str	r2, [r7, #4]
  uint32_t temp = (((uint32_t)pNode1 | (uint32_t)pNode2 | (uint32_t)pNode3) & DMA_CLBAR_LBA);
 8001c88:	68fa      	ldr	r2, [r7, #12]
 8001c8a:	68bb      	ldr	r3, [r7, #8]
 8001c8c:	431a      	orrs	r2, r3
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	4313      	orrs	r3, r2
 8001c92:	0c1b      	lsrs	r3, r3, #16
 8001c94:	041b      	lsls	r3, r3, #16
 8001c96:	613b      	str	r3, [r7, #16]
  uint32_t ref  = 0U;
 8001c98:	2300      	movs	r3, #0
 8001c9a:	617b      	str	r3, [r7, #20]

  /* Check node 1 address */
  if ((uint32_t)pNode1 != 0U)
 8001c9c:	68fb      	ldr	r3, [r7, #12]
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d002      	beq.n	8001ca8 <DMA_List_CheckNodesBaseAddresses+0x2c>
  {
    ref = (uint32_t)pNode1;
 8001ca2:	68fb      	ldr	r3, [r7, #12]
 8001ca4:	617b      	str	r3, [r7, #20]
 8001ca6:	e00a      	b.n	8001cbe <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 2 address */
  else if ((uint32_t)pNode2 != 0U)
 8001ca8:	68bb      	ldr	r3, [r7, #8]
 8001caa:	2b00      	cmp	r3, #0
 8001cac:	d002      	beq.n	8001cb4 <DMA_List_CheckNodesBaseAddresses+0x38>
  {
    ref = (uint32_t)pNode2;
 8001cae:	68bb      	ldr	r3, [r7, #8]
 8001cb0:	617b      	str	r3, [r7, #20]
 8001cb2:	e004      	b.n	8001cbe <DMA_List_CheckNodesBaseAddresses+0x42>
  }
  /* Check node 3 address */
  else if ((uint32_t)pNode3 != 0U)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	2b00      	cmp	r3, #0
 8001cb8:	d001      	beq.n	8001cbe <DMA_List_CheckNodesBaseAddresses+0x42>
  {
    ref = (uint32_t)pNode3;
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check addresses compatibility */
  if (temp != ((uint32_t)ref & DMA_CLBAR_LBA))
 8001cbe:	697b      	ldr	r3, [r7, #20]
 8001cc0:	0c1b      	lsrs	r3, r3, #16
 8001cc2:	041b      	lsls	r3, r3, #16
 8001cc4:	693a      	ldr	r2, [r7, #16]
 8001cc6:	429a      	cmp	r2, r3
 8001cc8:	d001      	beq.n	8001cce <DMA_List_CheckNodesBaseAddresses+0x52>
  {
    return 1U;
 8001cca:	2301      	movs	r3, #1
 8001ccc:	e000      	b.n	8001cd0 <DMA_List_CheckNodesBaseAddresses+0x54>
  }

  return 0U;
 8001cce:	2300      	movs	r3, #0
}
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	371c      	adds	r7, #28
 8001cd4:	46bd      	mov	sp, r7
 8001cd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cda:	4770      	bx	lr

08001cdc <DMA_List_CheckNodesTypes>:
  * @retval Return 0 when nodes types are compatible, otherwise nodes types are not compatible.
  */
static uint32_t DMA_List_CheckNodesTypes(DMA_NodeTypeDef const *const pNode1,
                                         DMA_NodeTypeDef const *const pNode2,
                                         DMA_NodeTypeDef const *const pNode3)
{
 8001cdc:	b480      	push	{r7}
 8001cde:	b087      	sub	sp, #28
 8001ce0:	af00      	add	r7, sp, #0
 8001ce2:	60f8      	str	r0, [r7, #12]
 8001ce4:	60b9      	str	r1, [r7, #8]
 8001ce6:	607a      	str	r2, [r7, #4]
  uint32_t ref = 0U;
 8001ce8:	2300      	movs	r3, #0
 8001cea:	617b      	str	r3, [r7, #20]

  /* Check node 1 parameter */
  if (pNode1 != NULL)
 8001cec:	68fb      	ldr	r3, [r7, #12]
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d004      	beq.n	8001cfc <DMA_List_CheckNodesTypes+0x20>
  {
    ref = pNode1->NodeInfo & NODE_TYPE_MASK;
 8001cf2:	68fb      	ldr	r3, [r7, #12]
 8001cf4:	6a1b      	ldr	r3, [r3, #32]
 8001cf6:	b2db      	uxtb	r3, r3
 8001cf8:	617b      	str	r3, [r7, #20]
 8001cfa:	e00e      	b.n	8001d1a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 2 parameter */
  else if (pNode2 != NULL)
 8001cfc:	68bb      	ldr	r3, [r7, #8]
 8001cfe:	2b00      	cmp	r3, #0
 8001d00:	d004      	beq.n	8001d0c <DMA_List_CheckNodesTypes+0x30>
  {
    ref = pNode2->NodeInfo & NODE_TYPE_MASK;
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	6a1b      	ldr	r3, [r3, #32]
 8001d06:	b2db      	uxtb	r3, r3
 8001d08:	617b      	str	r3, [r7, #20]
 8001d0a:	e006      	b.n	8001d1a <DMA_List_CheckNodesTypes+0x3e>
  }
  /* Check node 3 parameter */
  else if (pNode3 != NULL)
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d003      	beq.n	8001d1a <DMA_List_CheckNodesTypes+0x3e>
  {
    ref = pNode3->NodeInfo & NODE_TYPE_MASK;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6a1b      	ldr	r3, [r3, #32]
 8001d16:	b2db      	uxtb	r3, r3
 8001d18:	617b      	str	r3, [r7, #20]
  {
    /* Prevent MISRA-C2012-Rule-15.7 */
  }

  /* Check node 2 parameter */
  if (pNode2 != NULL)
 8001d1a:	68bb      	ldr	r3, [r7, #8]
 8001d1c:	2b00      	cmp	r3, #0
 8001d1e:	d007      	beq.n	8001d30 <DMA_List_CheckNodesTypes+0x54>
  {
    /* Check node type compatibility */
    if (ref != (pNode2->NodeInfo & NODE_TYPE_MASK))
 8001d20:	68bb      	ldr	r3, [r7, #8]
 8001d22:	6a1b      	ldr	r3, [r3, #32]
 8001d24:	b2db      	uxtb	r3, r3
 8001d26:	697a      	ldr	r2, [r7, #20]
 8001d28:	429a      	cmp	r2, r3
 8001d2a:	d001      	beq.n	8001d30 <DMA_List_CheckNodesTypes+0x54>
    {
      return 2U;
 8001d2c:	2302      	movs	r3, #2
 8001d2e:	e00b      	b.n	8001d48 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  /* Check node 3 parameter */
  if (pNode3 != NULL)
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	2b00      	cmp	r3, #0
 8001d34:	d007      	beq.n	8001d46 <DMA_List_CheckNodesTypes+0x6a>
  {
    /* Check node type compatibility */
    if (ref != (pNode3->NodeInfo & NODE_TYPE_MASK))
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a1b      	ldr	r3, [r3, #32]
 8001d3a:	b2db      	uxtb	r3, r3
 8001d3c:	697a      	ldr	r2, [r7, #20]
 8001d3e:	429a      	cmp	r2, r3
 8001d40:	d001      	beq.n	8001d46 <DMA_List_CheckNodesTypes+0x6a>
    {
      return 3U;
 8001d42:	2303      	movs	r3, #3
 8001d44:	e000      	b.n	8001d48 <DMA_List_CheckNodesTypes+0x6c>
    }
  }

  return 0U;
 8001d46:	2300      	movs	r3, #0
}
 8001d48:	4618      	mov	r0, r3
 8001d4a:	371c      	adds	r7, #28
 8001d4c:	46bd      	mov	sp, r7
 8001d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d52:	4770      	bx	lr

08001d54 <DMA_List_GetCLLRNodeInfo>:
  * @retval None.
  */
static void DMA_List_GetCLLRNodeInfo(DMA_NodeTypeDef const *const pNode,
                                     uint32_t *const cllr_mask,
                                     uint32_t *const cllr_offset)
{
 8001d54:	b480      	push	{r7}
 8001d56:	b085      	sub	sp, #20
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
  /* Check node type */
  if ((pNode->NodeInfo & DMA_CHANNEL_TYPE_2D_ADDR) == DMA_CHANNEL_TYPE_2D_ADDR)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	6a1b      	ldr	r3, [r3, #32]
 8001d64:	f003 0302 	and.w	r3, r3, #2
 8001d68:	2b00      	cmp	r3, #0
 8001d6a:	d00c      	beq.n	8001d86 <DMA_List_GetCLLRNodeInfo+0x32>
  {
    /* Update CLLR register mask value */
    if (cllr_mask != NULL)
 8001d6c:	68bb      	ldr	r3, [r7, #8]
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d002      	beq.n	8001d78 <DMA_List_GetCLLRNodeInfo+0x24>
    {
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_UT3 |
 8001d72:	68bb      	ldr	r3, [r7, #8]
 8001d74:	4a0d      	ldr	r2, [pc, #52]	@ (8001dac <DMA_List_GetCLLRNodeInfo+0x58>)
 8001d76:	601a      	str	r2, [r3, #0]
                   DMA_CLLR_UB2 | DMA_CLLR_ULL;
    }

    /* Update CLLR register offset */
    if (cllr_offset != NULL)
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2b00      	cmp	r3, #0
 8001d7c:	d00f      	beq.n	8001d9e <DMA_List_GetCLLRNodeInfo+0x4a>
    {
      *cllr_offset = NODE_CLLR_2D_DEFAULT_OFFSET;
 8001d7e:	687b      	ldr	r3, [r7, #4]
 8001d80:	2207      	movs	r2, #7
 8001d82:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
    {
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
    }
  }
}
 8001d84:	e00b      	b.n	8001d9e <DMA_List_GetCLLRNodeInfo+0x4a>
    if (cllr_mask != NULL)
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	2b00      	cmp	r3, #0
 8001d8a:	d002      	beq.n	8001d92 <DMA_List_GetCLLRNodeInfo+0x3e>
      *cllr_mask = DMA_CLLR_UT1 | DMA_CLLR_UT2 | DMA_CLLR_UB1 | DMA_CLLR_USA | DMA_CLLR_UDA | DMA_CLLR_ULL;
 8001d8c:	68bb      	ldr	r3, [r7, #8]
 8001d8e:	4a08      	ldr	r2, [pc, #32]	@ (8001db0 <DMA_List_GetCLLRNodeInfo+0x5c>)
 8001d90:	601a      	str	r2, [r3, #0]
    if (cllr_offset != NULL)
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	2b00      	cmp	r3, #0
 8001d96:	d002      	beq.n	8001d9e <DMA_List_GetCLLRNodeInfo+0x4a>
      *cllr_offset = NODE_CLLR_LINEAR_DEFAULT_OFFSET;
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	2205      	movs	r2, #5
 8001d9c:	601a      	str	r2, [r3, #0]
}
 8001d9e:	bf00      	nop
 8001da0:	3714      	adds	r7, #20
 8001da2:	46bd      	mov	sp, r7
 8001da4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da8:	4770      	bx	lr
 8001daa:	bf00      	nop
 8001dac:	fe010000 	.word	0xfe010000
 8001db0:	f8010000 	.word	0xf8010000

08001db4 <DMA_List_FindNode>:
  * @retval Return 0 when node is found in selected queue, otherwise node is not found.
  */
static uint32_t DMA_List_FindNode(DMA_QListTypeDef const *const pQList,
                                  DMA_NodeTypeDef const *const pNode,
                                  DMA_NodeInQInfoTypeDef *const NodeInfo)
{
 8001db4:	b480      	push	{r7}
 8001db6:	b089      	sub	sp, #36	@ 0x24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	60f8      	str	r0, [r7, #12]
 8001dbc:	60b9      	str	r1, [r7, #8]
 8001dbe:	607a      	str	r2, [r7, #4]
  uint32_t node_idx = 0U;
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	61fb      	str	r3, [r7, #28]
  uint32_t currentnode_address  = 0U;
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	61bb      	str	r3, [r7, #24]
  uint32_t previousnode_address  = 0U;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	617b      	str	r3, [r7, #20]
  uint32_t cllr_offset = NodeInfo->cllr_offset;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	681b      	ldr	r3, [r3, #0]
 8001dd0:	613b      	str	r3, [r7, #16]

  /* Find last node in queue */
  if (pNode ==  NULL)
 8001dd2:	68bb      	ldr	r3, [r7, #8]
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d142      	bne.n	8001e5e <DMA_List_FindNode+0xaa>
  {
    /* Check that previous node is linked to the selected queue */
    while (node_idx < pQList->NodeNumber)
 8001dd8:	e01d      	b.n	8001e16 <DMA_List_FindNode+0x62>
    {
      /* Get head node address */
      if (node_idx == 0U)
 8001dda:	69fb      	ldr	r3, [r7, #28]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d107      	bne.n	8001df0 <DMA_List_FindNode+0x3c>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8001de0:	68fb      	ldr	r3, [r7, #12]
 8001de2:	681b      	ldr	r3, [r3, #0]
 8001de4:	461a      	mov	r2, r3
 8001de6:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001dea:	4013      	ands	r3, r2
 8001dec:	61bb      	str	r3, [r7, #24]
 8001dee:	e00f      	b.n	8001e10 <DMA_List_FindNode+0x5c>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8001df0:	69bb      	ldr	r3, [r7, #24]
 8001df2:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	0c1b      	lsrs	r3, r3, #16
 8001dfa:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8001dfc:	69ba      	ldr	r2, [r7, #24]
 8001dfe:	4413      	add	r3, r2
 8001e00:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8001e02:	693b      	ldr	r3, [r7, #16]
 8001e04:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8001e08:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001e0c:	4013      	ands	r3, r2
 8001e0e:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	3301      	adds	r3, #1
 8001e14:	61fb      	str	r3, [r7, #28]
    while (node_idx < pQList->NodeNumber)
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	689b      	ldr	r3, [r3, #8]
 8001e1a:	69fa      	ldr	r2, [r7, #28]
 8001e1c:	429a      	cmp	r2, r3
 8001e1e:	d3dc      	bcc.n	8001dda <DMA_List_FindNode+0x26>
 8001e20:	e029      	b.n	8001e76 <DMA_List_FindNode+0xc2>
  {
    /* Check that previous node is linked to the selected queue */
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
    {
      /* Get head node address */
      if (node_idx == 0U)
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	d107      	bne.n	8001e38 <DMA_List_FindNode+0x84>
      {
        currentnode_address = (uint32_t)pQList->Head & DMA_CLLR_LA;
 8001e28:	68fb      	ldr	r3, [r7, #12]
 8001e2a:	681b      	ldr	r3, [r3, #0]
 8001e2c:	461a      	mov	r2, r3
 8001e2e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001e32:	4013      	ands	r3, r2
 8001e34:	61bb      	str	r3, [r7, #24]
 8001e36:	e00f      	b.n	8001e58 <DMA_List_FindNode+0xa4>
      }
      /* Calculate nodes addresses */
      else
      {
        previousnode_address = currentnode_address;
 8001e38:	69bb      	ldr	r3, [r7, #24]
 8001e3a:	617b      	str	r3, [r7, #20]
        currentnode_address =
          ((DMA_NodeTypeDef *)(currentnode_address +
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8001e3c:	68fb      	ldr	r3, [r7, #12]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	0c1b      	lsrs	r3, r3, #16
 8001e42:	041b      	lsls	r3, r3, #16
          ((DMA_NodeTypeDef *)(currentnode_address +
 8001e44:	69ba      	ldr	r2, [r7, #24]
 8001e46:	4413      	add	r3, r2
 8001e48:	461a      	mov	r2, r3
                               ((uint32_t)pQList->Head & DMA_CLBAR_LBA)))->LinkRegisters[cllr_offset] & DMA_CLLR_LA;
 8001e4a:	693b      	ldr	r3, [r7, #16]
 8001e4c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
        currentnode_address =
 8001e50:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001e54:	4013      	ands	r3, r2
 8001e56:	61bb      	str	r3, [r7, #24]
      }

      /* Increment node index */
      node_idx++;
 8001e58:	69fb      	ldr	r3, [r7, #28]
 8001e5a:	3301      	adds	r3, #1
 8001e5c:	61fb      	str	r3, [r7, #28]
    while ((node_idx < pQList->NodeNumber) && (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA)))
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	689b      	ldr	r3, [r3, #8]
 8001e62:	69fa      	ldr	r2, [r7, #28]
 8001e64:	429a      	cmp	r2, r3
 8001e66:	d206      	bcs.n	8001e76 <DMA_List_FindNode+0xc2>
 8001e68:	68ba      	ldr	r2, [r7, #8]
 8001e6a:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001e6e:	4013      	ands	r3, r2
 8001e70:	69ba      	ldr	r2, [r7, #24]
 8001e72:	429a      	cmp	r2, r3
 8001e74:	d1d5      	bne.n	8001e22 <DMA_List_FindNode+0x6e>
    }
  }

  /* Check stored address */
  if (pNode != NULL)
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d008      	beq.n	8001e8e <DMA_List_FindNode+0xda>
  {
    if (currentnode_address != ((uint32_t)pNode & DMA_CLLR_LA))
 8001e7c:	68ba      	ldr	r2, [r7, #8]
 8001e7e:	f64f 73fc 	movw	r3, #65532	@ 0xfffc
 8001e82:	4013      	ands	r3, r2
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	429a      	cmp	r2, r3
 8001e88:	d001      	beq.n	8001e8e <DMA_List_FindNode+0xda>
    {
      return 1U;
 8001e8a:	2301      	movs	r3, #1
 8001e8c:	e02b      	b.n	8001ee6 <DMA_List_FindNode+0x132>
    }
  }

  /* Update current node position */
  NodeInfo->currentnode_pos = node_idx;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	69fa      	ldr	r2, [r7, #28]
 8001e92:	609a      	str	r2, [r3, #8]

  /* Update previous node address */
  NodeInfo->previousnode_addr = previousnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8001e94:	68fb      	ldr	r3, [r7, #12]
 8001e96:	681b      	ldr	r3, [r3, #0]
 8001e98:	0c1b      	lsrs	r3, r3, #16
 8001e9a:	041b      	lsls	r3, r3, #16
 8001e9c:	697a      	ldr	r2, [r7, #20]
 8001e9e:	431a      	orrs	r2, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	605a      	str	r2, [r3, #4]

  /* Update current node address */
  NodeInfo->currentnode_addr = currentnode_address | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8001ea4:	68fb      	ldr	r3, [r7, #12]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	0c1b      	lsrs	r3, r3, #16
 8001eaa:	041b      	lsls	r3, r3, #16
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	431a      	orrs	r2, r3
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	60da      	str	r2, [r3, #12]

  /* Update next node address */
  if (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] != 0U)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	68db      	ldr	r3, [r3, #12]
 8001eb8:	461a      	mov	r2, r3
 8001eba:	693b      	ldr	r3, [r7, #16]
 8001ebc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d00f      	beq.n	8001ee4 <DMA_List_FindNode+0x130>
  {
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	68db      	ldr	r3, [r3, #12]
 8001ec8:	461a      	mov	r2, r3
 8001eca:	693b      	ldr	r3, [r7, #16]
 8001ecc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ed0:	f64f 72fc 	movw	r2, #65532	@ 0xfffc
 8001ed4:	401a      	ands	r2, r3
                               DMA_CLLR_LA) | ((uint32_t)pQList->Head & DMA_CLBAR_LBA);
 8001ed6:	68fb      	ldr	r3, [r7, #12]
 8001ed8:	681b      	ldr	r3, [r3, #0]
 8001eda:	0c1b      	lsrs	r3, r3, #16
 8001edc:	041b      	lsls	r3, r3, #16
 8001ede:	431a      	orrs	r2, r3
    NodeInfo->nextnode_addr = (((DMA_NodeTypeDef *)NodeInfo->currentnode_addr)->LinkRegisters[cllr_offset] &
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	611a      	str	r2, [r3, #16]
  }

  return 0U;
 8001ee4:	2300      	movs	r3, #0
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3724      	adds	r7, #36	@ 0x24
 8001eea:	46bd      	mov	sp, r7
 8001eec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef0:	4770      	bx	lr

08001ef2 <HAL_EXTI_RegisterCallback>:
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID,
                                            void (*pPendingCbfn)(void))
{
 8001ef2:	b480      	push	{r7}
 8001ef4:	b087      	sub	sp, #28
 8001ef6:	af00      	add	r7, sp, #0
 8001ef8:	60f8      	str	r0, [r7, #12]
 8001efa:	460b      	mov	r3, r1
 8001efc:	607a      	str	r2, [r7, #4]
 8001efe:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8001f00:	2300      	movs	r3, #0
 8001f02:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8001f04:	7afb      	ldrb	r3, [r7, #11]
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d011      	beq.n	8001f2e <HAL_EXTI_RegisterCallback+0x3c>
 8001f0a:	2b02      	cmp	r3, #2
 8001f0c:	dc13      	bgt.n	8001f36 <HAL_EXTI_RegisterCallback+0x44>
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d002      	beq.n	8001f18 <HAL_EXTI_RegisterCallback+0x26>
 8001f12:	2b01      	cmp	r3, #1
 8001f14:	d007      	beq.n	8001f26 <HAL_EXTI_RegisterCallback+0x34>
 8001f16:	e00e      	b.n	8001f36 <HAL_EXTI_RegisterCallback+0x44>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001f18:	68fb      	ldr	r3, [r7, #12]
 8001f1a:	687a      	ldr	r2, [r7, #4]
 8001f1c:	605a      	str	r2, [r3, #4]
      hexti->FallingCallback = pPendingCbfn;
 8001f1e:	68fb      	ldr	r3, [r7, #12]
 8001f20:	687a      	ldr	r2, [r7, #4]
 8001f22:	609a      	str	r2, [r3, #8]
      break;
 8001f24:	e00a      	b.n	8001f3c <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_RISING_CB_ID:
      hexti->RisingCallback = pPendingCbfn;
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	687a      	ldr	r2, [r7, #4]
 8001f2a:	605a      	str	r2, [r3, #4]
      break;
 8001f2c:	e006      	b.n	8001f3c <HAL_EXTI_RegisterCallback+0x4a>

    case  HAL_EXTI_FALLING_CB_ID:
      hexti->FallingCallback = pPendingCbfn;
 8001f2e:	68fb      	ldr	r3, [r7, #12]
 8001f30:	687a      	ldr	r2, [r7, #4]
 8001f32:	609a      	str	r2, [r3, #8]
      break;
 8001f34:	e002      	b.n	8001f3c <HAL_EXTI_RegisterCallback+0x4a>

    default:
      status = HAL_ERROR;
 8001f36:	2301      	movs	r3, #1
 8001f38:	75fb      	strb	r3, [r7, #23]
      break;
 8001f3a:	bf00      	nop
  }

  return status;
 8001f3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	371c      	adds	r7, #28
 8001f42:	46bd      	mov	sp, r7
 8001f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f48:	4770      	bx	lr

08001f4a <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	b083      	sub	sp, #12
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
 8001f52:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d101      	bne.n	8001f5e <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001f5a:	2301      	movs	r3, #1
 8001f5c:	e003      	b.n	8001f66 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	683a      	ldr	r2, [r7, #0]
 8001f62:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 8001f64:	2300      	movs	r3, #0
  }
}
 8001f66:	4618      	mov	r0, r3
 8001f68:	370c      	adds	r7, #12
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr
	...

08001f74 <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(const EXTI_HandleTypeDef *hexti)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b086      	sub	sp, #24
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	0c1b      	lsrs	r3, r3, #16
 8001f82:	f003 0301 	and.w	r3, r3, #1
 8001f86:	617b      	str	r3, [r7, #20]
  maskline = (1UL << (hexti->Line & EXTI_PIN_MASK));
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	f003 031f 	and.w	r3, r3, #31
 8001f90:	2201      	movs	r2, #1
 8001f92:	fa02 f303 	lsl.w	r3, r2, r3
 8001f96:	613b      	str	r3, [r7, #16]

  /* Get rising edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->RPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001f98:	697b      	ldr	r3, [r7, #20]
 8001f9a:	015a      	lsls	r2, r3, #5
 8001f9c:	4b17      	ldr	r3, [pc, #92]	@ (8001ffc <HAL_EXTI_IRQHandler+0x88>)
 8001f9e:	4413      	add	r3, r2
 8001fa0:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001fa2:	68fb      	ldr	r3, [r7, #12]
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	4013      	ands	r3, r2
 8001faa:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001fac:	68bb      	ldr	r3, [r7, #8]
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d009      	beq.n	8001fc6 <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001fb2:	68fb      	ldr	r3, [r7, #12]
 8001fb4:	693a      	ldr	r2, [r7, #16]
 8001fb6:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->RisingCallback != NULL)
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d002      	beq.n	8001fc6 <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->RisingCallback();
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	685b      	ldr	r3, [r3, #4]
 8001fc4:	4798      	blx	r3
    }
  }

  /* Get falling edge pending bit  */
  regaddr = (__IO uint32_t *)(&EXTI->FPR1 + (EXTI_CONFIG_OFFSET * offset));
 8001fc6:	697b      	ldr	r3, [r7, #20]
 8001fc8:	015a      	lsls	r2, r3, #5
 8001fca:	4b0d      	ldr	r3, [pc, #52]	@ (8002000 <HAL_EXTI_IRQHandler+0x8c>)
 8001fcc:	4413      	add	r3, r2
 8001fce:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 8001fd0:	68fb      	ldr	r3, [r7, #12]
 8001fd2:	681b      	ldr	r3, [r3, #0]
 8001fd4:	693a      	ldr	r2, [r7, #16]
 8001fd6:	4013      	ands	r3, r2
 8001fd8:	60bb      	str	r3, [r7, #8]

  if (regval != 0U)
 8001fda:	68bb      	ldr	r3, [r7, #8]
 8001fdc:	2b00      	cmp	r3, #0
 8001fde:	d009      	beq.n	8001ff4 <HAL_EXTI_IRQHandler+0x80>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	693a      	ldr	r2, [r7, #16]
 8001fe4:	601a      	str	r2, [r3, #0]

    /* Call rising callback */
    if (hexti->FallingCallback != NULL)
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	689b      	ldr	r3, [r3, #8]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <HAL_EXTI_IRQHandler+0x80>
    {
      hexti->FallingCallback();
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	689b      	ldr	r3, [r3, #8]
 8001ff2:	4798      	blx	r3
    }
  }
}
 8001ff4:	bf00      	nop
 8001ff6:	3718      	adds	r7, #24
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	bd80      	pop	{r7, pc}
 8001ffc:	4602200c 	.word	0x4602200c
 8002000:	46022010 	.word	0x46022010

08002004 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002004:	b480      	push	{r7}
 8002006:	b089      	sub	sp, #36	@ 0x24
 8002008:	af00      	add	r7, sp, #0
 800200a:	6078      	str	r0, [r7, #4]
 800200c:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 800200e:	2300      	movs	r3, #0
 8002010:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002016:	e1ba      	b.n	800238e <HAL_GPIO_Init+0x38a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002018:	683b      	ldr	r3, [r7, #0]
 800201a:	681a      	ldr	r2, [r3, #0]
 800201c:	2101      	movs	r1, #1
 800201e:	697b      	ldr	r3, [r7, #20]
 8002020:	fa01 f303 	lsl.w	r3, r1, r3
 8002024:	4013      	ands	r3, r2
 8002026:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 800202c:	68fb      	ldr	r3, [r7, #12]
 800202e:	2b00      	cmp	r3, #0
 8002030:	f000 81aa 	beq.w	8002388 <HAL_GPIO_Init+0x384>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a55      	ldr	r2, [pc, #340]	@ (800218c <HAL_GPIO_Init+0x188>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d15d      	bne.n	80020f8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002042:	2201      	movs	r2, #1
 8002044:	697b      	ldr	r3, [r7, #20]
 8002046:	fa02 f303 	lsl.w	r3, r2, r3
 800204a:	43db      	mvns	r3, r3
 800204c:	69fa      	ldr	r2, [r7, #28]
 800204e:	4013      	ands	r3, r2
 8002050:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002052:	683b      	ldr	r3, [r7, #0]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	f003 0201 	and.w	r2, r3, #1
 800205a:	697b      	ldr	r3, [r7, #20]
 800205c:	fa02 f303 	lsl.w	r3, r2, r3
 8002060:	69fa      	ldr	r2, [r7, #28]
 8002062:	4313      	orrs	r3, r2
 8002064:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	69fa      	ldr	r2, [r7, #28]
 800206a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 800206c:	4a48      	ldr	r2, [pc, #288]	@ (8002190 <HAL_GPIO_Init+0x18c>)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002074:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002076:	4a46      	ldr	r2, [pc, #280]	@ (8002190 <HAL_GPIO_Init+0x18c>)
 8002078:	697b      	ldr	r3, [r7, #20]
 800207a:	00db      	lsls	r3, r3, #3
 800207c:	4413      	add	r3, r2
 800207e:	685b      	ldr	r3, [r3, #4]
 8002080:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002082:	69bb      	ldr	r3, [r7, #24]
 8002084:	08da      	lsrs	r2, r3, #3
 8002086:	693b      	ldr	r3, [r7, #16]
 8002088:	3208      	adds	r2, #8
 800208a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800208e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002090:	69bb      	ldr	r3, [r7, #24]
 8002092:	f003 0307 	and.w	r3, r3, #7
 8002096:	009b      	lsls	r3, r3, #2
 8002098:	220f      	movs	r2, #15
 800209a:	fa02 f303 	lsl.w	r3, r2, r3
 800209e:	43db      	mvns	r3, r3
 80020a0:	69fa      	ldr	r2, [r7, #28]
 80020a2:	4013      	ands	r3, r2
 80020a4:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 80020a6:	69bb      	ldr	r3, [r7, #24]
 80020a8:	f003 0307 	and.w	r3, r3, #7
 80020ac:	009b      	lsls	r3, r3, #2
 80020ae:	220b      	movs	r2, #11
 80020b0:	fa02 f303 	lsl.w	r3, r2, r3
 80020b4:	69fa      	ldr	r2, [r7, #28]
 80020b6:	4313      	orrs	r3, r2
 80020b8:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 80020ba:	69bb      	ldr	r3, [r7, #24]
 80020bc:	08da      	lsrs	r2, r3, #3
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	3208      	adds	r2, #8
 80020c2:	69f9      	ldr	r1, [r7, #28]
 80020c4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 80020c8:	693b      	ldr	r3, [r7, #16]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 80020ce:	69bb      	ldr	r3, [r7, #24]
 80020d0:	005b      	lsls	r3, r3, #1
 80020d2:	2203      	movs	r2, #3
 80020d4:	fa02 f303 	lsl.w	r3, r2, r3
 80020d8:	43db      	mvns	r3, r3
 80020da:	69fa      	ldr	r2, [r7, #28]
 80020dc:	4013      	ands	r3, r2
 80020de:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80020e0:	69bb      	ldr	r3, [r7, #24]
 80020e2:	005b      	lsls	r3, r3, #1
 80020e4:	2202      	movs	r2, #2
 80020e6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ea:	69fa      	ldr	r2, [r7, #28]
 80020ec:	4313      	orrs	r3, r2
 80020ee:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80020f0:	693b      	ldr	r3, [r7, #16]
 80020f2:	69fa      	ldr	r2, [r7, #28]
 80020f4:	601a      	str	r2, [r3, #0]
 80020f6:	e067      	b.n	80021c8 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020f8:	683b      	ldr	r3, [r7, #0]
 80020fa:	685b      	ldr	r3, [r3, #4]
 80020fc:	2b02      	cmp	r3, #2
 80020fe:	d003      	beq.n	8002108 <HAL_GPIO_Init+0x104>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	2b12      	cmp	r3, #18
 8002106:	d145      	bne.n	8002194 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002108:	697b      	ldr	r3, [r7, #20]
 800210a:	08da      	lsrs	r2, r3, #3
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	3208      	adds	r2, #8
 8002110:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002114:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	f003 0307 	and.w	r3, r3, #7
 800211c:	009b      	lsls	r3, r3, #2
 800211e:	220f      	movs	r2, #15
 8002120:	fa02 f303 	lsl.w	r3, r2, r3
 8002124:	43db      	mvns	r3, r3
 8002126:	69fa      	ldr	r2, [r7, #28]
 8002128:	4013      	ands	r3, r2
 800212a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 800212c:	683b      	ldr	r3, [r7, #0]
 800212e:	691b      	ldr	r3, [r3, #16]
 8002130:	f003 020f 	and.w	r2, r3, #15
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	f003 0307 	and.w	r3, r3, #7
 800213a:	009b      	lsls	r3, r3, #2
 800213c:	fa02 f303 	lsl.w	r3, r2, r3
 8002140:	69fa      	ldr	r2, [r7, #28]
 8002142:	4313      	orrs	r3, r2
 8002144:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002146:	697b      	ldr	r3, [r7, #20]
 8002148:	08da      	lsrs	r2, r3, #3
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	3208      	adds	r2, #8
 800214e:	69f9      	ldr	r1, [r7, #28]
 8002150:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002154:	693b      	ldr	r3, [r7, #16]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800215a:	69bb      	ldr	r3, [r7, #24]
 800215c:	005b      	lsls	r3, r3, #1
 800215e:	2203      	movs	r2, #3
 8002160:	fa02 f303 	lsl.w	r3, r2, r3
 8002164:	43db      	mvns	r3, r3
 8002166:	69fa      	ldr	r2, [r7, #28]
 8002168:	4013      	ands	r3, r2
 800216a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	f003 0203 	and.w	r2, r3, #3
 8002174:	69bb      	ldr	r3, [r7, #24]
 8002176:	005b      	lsls	r3, r3, #1
 8002178:	fa02 f303 	lsl.w	r3, r2, r3
 800217c:	69fa      	ldr	r2, [r7, #28]
 800217e:	4313      	orrs	r3, r2
 8002180:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002182:	693b      	ldr	r3, [r7, #16]
 8002184:	69fa      	ldr	r2, [r7, #28]
 8002186:	601a      	str	r2, [r3, #0]
 8002188:	e01e      	b.n	80021c8 <HAL_GPIO_Init+0x1c4>
 800218a:	bf00      	nop
 800218c:	46020000 	.word	0x46020000
 8002190:	08007ff8 	.word	0x08007ff8
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	681b      	ldr	r3, [r3, #0]
 8002198:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800219a:	69bb      	ldr	r3, [r7, #24]
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	2203      	movs	r2, #3
 80021a0:	fa02 f303 	lsl.w	r3, r2, r3
 80021a4:	43db      	mvns	r3, r3
 80021a6:	69fa      	ldr	r2, [r7, #28]
 80021a8:	4013      	ands	r3, r2
 80021aa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 80021ac:	683b      	ldr	r3, [r7, #0]
 80021ae:	685b      	ldr	r3, [r3, #4]
 80021b0:	f003 0203 	and.w	r2, r3, #3
 80021b4:	69bb      	ldr	r3, [r7, #24]
 80021b6:	005b      	lsls	r3, r3, #1
 80021b8:	fa02 f303 	lsl.w	r3, r2, r3
 80021bc:	69fa      	ldr	r2, [r7, #28]
 80021be:	4313      	orrs	r3, r2
 80021c0:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80021c2:	693b      	ldr	r3, [r7, #16]
 80021c4:	69fa      	ldr	r2, [r7, #28]
 80021c6:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021c8:	683b      	ldr	r3, [r7, #0]
 80021ca:	685b      	ldr	r3, [r3, #4]
 80021cc:	2b01      	cmp	r3, #1
 80021ce:	d00b      	beq.n	80021e8 <HAL_GPIO_Init+0x1e4>
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	685b      	ldr	r3, [r3, #4]
 80021d4:	2b02      	cmp	r3, #2
 80021d6:	d007      	beq.n	80021e8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021dc:	2b11      	cmp	r3, #17
 80021de:	d003      	beq.n	80021e8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	685b      	ldr	r3, [r3, #4]
 80021e4:	2b12      	cmp	r3, #18
 80021e6:	d130      	bne.n	800224a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	689b      	ldr	r3, [r3, #8]
 80021ec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80021ee:	69bb      	ldr	r3, [r7, #24]
 80021f0:	005b      	lsls	r3, r3, #1
 80021f2:	2203      	movs	r2, #3
 80021f4:	fa02 f303 	lsl.w	r3, r2, r3
 80021f8:	43db      	mvns	r3, r3
 80021fa:	69fa      	ldr	r2, [r7, #28]
 80021fc:	4013      	ands	r3, r2
 80021fe:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002200:	683b      	ldr	r3, [r7, #0]
 8002202:	68da      	ldr	r2, [r3, #12]
 8002204:	69bb      	ldr	r3, [r7, #24]
 8002206:	005b      	lsls	r3, r3, #1
 8002208:	fa02 f303 	lsl.w	r3, r2, r3
 800220c:	69fa      	ldr	r2, [r7, #28]
 800220e:	4313      	orrs	r3, r2
 8002210:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002212:	693b      	ldr	r3, [r7, #16]
 8002214:	69fa      	ldr	r2, [r7, #28]
 8002216:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 800221e:	2201      	movs	r2, #1
 8002220:	69bb      	ldr	r3, [r7, #24]
 8002222:	fa02 f303 	lsl.w	r3, r2, r3
 8002226:	43db      	mvns	r3, r3
 8002228:	69fa      	ldr	r2, [r7, #28]
 800222a:	4013      	ands	r3, r2
 800222c:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 800222e:	683b      	ldr	r3, [r7, #0]
 8002230:	685b      	ldr	r3, [r3, #4]
 8002232:	091b      	lsrs	r3, r3, #4
 8002234:	f003 0201 	and.w	r2, r3, #1
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	fa02 f303 	lsl.w	r3, r2, r3
 800223e:	69fa      	ldr	r2, [r7, #28]
 8002240:	4313      	orrs	r3, r2
 8002242:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	69fa      	ldr	r2, [r7, #28]
 8002248:	605a      	str	r2, [r3, #4]
      }

      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	685b      	ldr	r3, [r3, #4]
 800224e:	2b03      	cmp	r3, #3
 8002250:	d017      	beq.n	8002282 <HAL_GPIO_Init+0x27e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	68db      	ldr	r3, [r3, #12]
 8002256:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002258:	69bb      	ldr	r3, [r7, #24]
 800225a:	005b      	lsls	r3, r3, #1
 800225c:	2203      	movs	r2, #3
 800225e:	fa02 f303 	lsl.w	r3, r2, r3
 8002262:	43db      	mvns	r3, r3
 8002264:	69fa      	ldr	r2, [r7, #28]
 8002266:	4013      	ands	r3, r2
 8002268:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	689a      	ldr	r2, [r3, #8]
 800226e:	69bb      	ldr	r3, [r7, #24]
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	fa02 f303 	lsl.w	r3, r2, r3
 8002276:	69fa      	ldr	r2, [r7, #28]
 8002278:	4313      	orrs	r3, r2
 800227a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	69fa      	ldr	r2, [r7, #28]
 8002280:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002282:	683b      	ldr	r3, [r7, #0]
 8002284:	685b      	ldr	r3, [r3, #4]
 8002286:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800228a:	2b00      	cmp	r3, #0
 800228c:	d07c      	beq.n	8002388 <HAL_GPIO_Init+0x384>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800228e:	4a47      	ldr	r2, [pc, #284]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 8002290:	697b      	ldr	r3, [r7, #20]
 8002292:	089b      	lsrs	r3, r3, #2
 8002294:	3318      	adds	r3, #24
 8002296:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800229a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800229c:	697b      	ldr	r3, [r7, #20]
 800229e:	f003 0303 	and.w	r3, r3, #3
 80022a2:	00db      	lsls	r3, r3, #3
 80022a4:	220f      	movs	r2, #15
 80022a6:	fa02 f303 	lsl.w	r3, r2, r3
 80022aa:	43db      	mvns	r3, r3
 80022ac:	69fa      	ldr	r2, [r7, #28]
 80022ae:	4013      	ands	r3, r2
 80022b0:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	0a9a      	lsrs	r2, r3, #10
 80022b6:	4b3e      	ldr	r3, [pc, #248]	@ (80023b0 <HAL_GPIO_Init+0x3ac>)
 80022b8:	4013      	ands	r3, r2
 80022ba:	697a      	ldr	r2, [r7, #20]
 80022bc:	f002 0203 	and.w	r2, r2, #3
 80022c0:	00d2      	lsls	r2, r2, #3
 80022c2:	4093      	lsls	r3, r2
 80022c4:	69fa      	ldr	r2, [r7, #28]
 80022c6:	4313      	orrs	r3, r2
 80022c8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80022ca:	4938      	ldr	r1, [pc, #224]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 80022cc:	697b      	ldr	r3, [r7, #20]
 80022ce:	089b      	lsrs	r3, r3, #2
 80022d0:	3318      	adds	r3, #24
 80022d2:	69fa      	ldr	r2, [r7, #28]
 80022d4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80022d8:	4b34      	ldr	r3, [pc, #208]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 80022da:	681b      	ldr	r3, [r3, #0]
 80022dc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	43db      	mvns	r3, r3
 80022e2:	69fa      	ldr	r2, [r7, #28]
 80022e4:	4013      	ands	r3, r2
 80022e6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022e8:	683b      	ldr	r3, [r7, #0]
 80022ea:	685b      	ldr	r3, [r3, #4]
 80022ec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d003      	beq.n	80022fc <HAL_GPIO_Init+0x2f8>
        {
          tmp |= iocurrent;
 80022f4:	69fa      	ldr	r2, [r7, #28]
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	4313      	orrs	r3, r2
 80022fa:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80022fc:	4a2b      	ldr	r2, [pc, #172]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002302:	4b2a      	ldr	r3, [pc, #168]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 8002304:	685b      	ldr	r3, [r3, #4]
 8002306:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	43db      	mvns	r3, r3
 800230c:	69fa      	ldr	r2, [r7, #28]
 800230e:	4013      	ands	r3, r2
 8002310:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800231a:	2b00      	cmp	r3, #0
 800231c:	d003      	beq.n	8002326 <HAL_GPIO_Init+0x322>
        {
          tmp |= iocurrent;
 800231e:	69fa      	ldr	r2, [r7, #28]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	4313      	orrs	r3, r2
 8002324:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002326:	4a21      	ldr	r2, [pc, #132]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 8002328:	69fb      	ldr	r3, [r7, #28]
 800232a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800232c:	4b1f      	ldr	r3, [pc, #124]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 800232e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002332:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002334:	68fb      	ldr	r3, [r7, #12]
 8002336:	43db      	mvns	r3, r3
 8002338:	69fa      	ldr	r2, [r7, #28]
 800233a:	4013      	ands	r3, r2
 800233c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	685b      	ldr	r3, [r3, #4]
 8002342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d003      	beq.n	8002352 <HAL_GPIO_Init+0x34e>
        {
          tmp |= iocurrent;
 800234a:	69fa      	ldr	r2, [r7, #28]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	4313      	orrs	r3, r2
 8002350:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002352:	4a16      	ldr	r2, [pc, #88]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800235a:	4b14      	ldr	r3, [pc, #80]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 800235c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002360:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	43db      	mvns	r3, r3
 8002366:	69fa      	ldr	r2, [r7, #28]
 8002368:	4013      	ands	r3, r2
 800236a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002374:	2b00      	cmp	r3, #0
 8002376:	d003      	beq.n	8002380 <HAL_GPIO_Init+0x37c>
        {
          tmp |= iocurrent;
 8002378:	69fa      	ldr	r2, [r7, #28]
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4313      	orrs	r3, r2
 800237e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002380:	4a0a      	ldr	r2, [pc, #40]	@ (80023ac <HAL_GPIO_Init+0x3a8>)
 8002382:	69fb      	ldr	r3, [r7, #28]
 8002384:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	3301      	adds	r3, #1
 800238c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800238e:	683b      	ldr	r3, [r7, #0]
 8002390:	681a      	ldr	r2, [r3, #0]
 8002392:	697b      	ldr	r3, [r7, #20]
 8002394:	fa22 f303 	lsr.w	r3, r2, r3
 8002398:	2b00      	cmp	r3, #0
 800239a:	f47f ae3d 	bne.w	8002018 <HAL_GPIO_Init+0x14>
  }
}
 800239e:	bf00      	nop
 80023a0:	bf00      	nop
 80023a2:	3724      	adds	r7, #36	@ 0x24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023aa:	4770      	bx	lr
 80023ac:	46022000 	.word	0x46022000
 80023b0:	002f7f7f 	.word	0x002f7f7f

080023b4 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 80023b4:	b480      	push	{r7}
 80023b6:	b085      	sub	sp, #20
 80023b8:	af00      	add	r7, sp, #0
 80023ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023bc:	2300      	movs	r3, #0
 80023be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	f003 0301 	and.w	r3, r3, #1
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d002      	beq.n	80023d2 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 80023cc:	2301      	movs	r3, #1
 80023ce:	73fb      	strb	r3, [r7, #15]
 80023d0:	e007      	b.n	80023e2 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 80023d2:	4b07      	ldr	r3, [pc, #28]	@ (80023f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 0204 	bic.w	r2, r3, #4
 80023da:	4905      	ldr	r1, [pc, #20]	@ (80023f0 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	4313      	orrs	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]
  }

  return status;
 80023e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80023e4:	4618      	mov	r0, r3
 80023e6:	3714      	adds	r7, #20
 80023e8:	46bd      	mov	sp, r7
 80023ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023ee:	4770      	bx	lr
 80023f0:	40030400 	.word	0x40030400

080023f4 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 80023f4:	b480      	push	{r7}
 80023f6:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 80023f8:	4b05      	ldr	r3, [pc, #20]	@ (8002410 <HAL_ICACHE_Enable+0x1c>)
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	4a04      	ldr	r2, [pc, #16]	@ (8002410 <HAL_ICACHE_Enable+0x1c>)
 80023fe:	f043 0301 	orr.w	r3, r3, #1
 8002402:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002404:	2300      	movs	r3, #0
}
 8002406:	4618      	mov	r0, r3
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr
 8002410:	40030400 	.word	0x40030400

08002414 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002414:	b480      	push	{r7}
 8002416:	b085      	sub	sp, #20
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 800241c:	4b39      	ldr	r3, [pc, #228]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800241e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002420:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002424:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8002426:	68ba      	ldr	r2, [r7, #8]
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	429a      	cmp	r2, r3
 800242c:	d10b      	bne.n	8002446 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002434:	d905      	bls.n	8002442 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8002436:	4b33      	ldr	r3, [pc, #204]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002438:	68db      	ldr	r3, [r3, #12]
 800243a:	4a32      	ldr	r2, [pc, #200]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800243c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002440:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8002442:	2300      	movs	r3, #0
 8002444:	e057      	b.n	80024f6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800244c:	d90a      	bls.n	8002464 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 800244e:	4b2d      	ldr	r3, [pc, #180]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002450:	68db      	ldr	r3, [r3, #12]
 8002452:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	4313      	orrs	r3, r2
 800245a:	4a2a      	ldr	r2, [pc, #168]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800245c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002460:	60d3      	str	r3, [r2, #12]
 8002462:	e007      	b.n	8002474 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8002464:	4b27      	ldr	r3, [pc, #156]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002466:	68db      	ldr	r3, [r3, #12]
 8002468:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 800246c:	4925      	ldr	r1, [pc, #148]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4313      	orrs	r3, r2
 8002472:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002474:	4b24      	ldr	r3, [pc, #144]	@ (8002508 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4a24      	ldr	r2, [pc, #144]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800247a:	fba2 2303 	umull	r2, r3, r2, r3
 800247e:	099b      	lsrs	r3, r3, #6
 8002480:	2232      	movs	r2, #50	@ 0x32
 8002482:	fb02 f303 	mul.w	r3, r2, r3
 8002486:	4a21      	ldr	r2, [pc, #132]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8002488:	fba2 2303 	umull	r2, r3, r2, r3
 800248c:	099b      	lsrs	r3, r3, #6
 800248e:	3301      	adds	r3, #1
 8002490:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002492:	e002      	b.n	800249a <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	3b01      	subs	r3, #1
 8002498:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800249a:	4b1a      	ldr	r3, [pc, #104]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800249c:	68db      	ldr	r3, [r3, #12]
 800249e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d102      	bne.n	80024ac <HAL_PWREx_ControlVoltageScaling+0x98>
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	2b00      	cmp	r3, #0
 80024aa:	d1f3      	bne.n	8002494 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d01b      	beq.n	80024ea <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80024b2:	4b15      	ldr	r3, [pc, #84]	@ (8002508 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	4a15      	ldr	r2, [pc, #84]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80024b8:	fba2 2303 	umull	r2, r3, r2, r3
 80024bc:	099b      	lsrs	r3, r3, #6
 80024be:	2232      	movs	r2, #50	@ 0x32
 80024c0:	fb02 f303 	mul.w	r3, r2, r3
 80024c4:	4a11      	ldr	r2, [pc, #68]	@ (800250c <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80024c6:	fba2 2303 	umull	r2, r3, r2, r3
 80024ca:	099b      	lsrs	r3, r3, #6
 80024cc:	3301      	adds	r3, #1
 80024ce:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80024d0:	e002      	b.n	80024d8 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	3b01      	subs	r3, #1
 80024d6:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 80024d8:	4b0a      	ldr	r3, [pc, #40]	@ (8002504 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80024da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80024dc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d102      	bne.n	80024ea <HAL_PWREx_ControlVoltageScaling+0xd6>
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	2b00      	cmp	r3, #0
 80024e8:	d1f3      	bne.n	80024d2 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80024ea:	68fb      	ldr	r3, [r7, #12]
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d101      	bne.n	80024f4 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 80024f0:	2303      	movs	r3, #3
 80024f2:	e000      	b.n	80024f6 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 80024f4:	2300      	movs	r3, #0
}
 80024f6:	4618      	mov	r0, r3
 80024f8:	3714      	adds	r7, #20
 80024fa:	46bd      	mov	sp, r7
 80024fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002500:	4770      	bx	lr
 8002502:	bf00      	nop
 8002504:	46020800 	.word	0x46020800
 8002508:	2000001c 	.word	0x2000001c
 800250c:	10624dd3 	.word	0x10624dd3

08002510 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002510:	b480      	push	{r7}
 8002512:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002514:	4b04      	ldr	r3, [pc, #16]	@ (8002528 <HAL_PWREx_GetVoltageRange+0x18>)
 8002516:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002518:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 800251c:	4618      	mov	r0, r3
 800251e:	46bd      	mov	sp, r7
 8002520:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002524:	4770      	bx	lr
 8002526:	bf00      	nop
 8002528:	46020800 	.word	0x46020800

0800252c <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 800252c:	b480      	push	{r7}
 800252e:	b085      	sub	sp, #20
 8002530:	af00      	add	r7, sp, #0
 8002532:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002534:	4b22      	ldr	r3, [pc, #136]	@ (80025c0 <HAL_PWREx_ConfigSupply+0x94>)
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	4a22      	ldr	r2, [pc, #136]	@ (80025c4 <HAL_PWREx_ConfigSupply+0x98>)
 800253a:	fba2 2303 	umull	r2, r3, r2, r3
 800253e:	099b      	lsrs	r3, r3, #6
 8002540:	2232      	movs	r2, #50	@ 0x32
 8002542:	fb02 f303 	mul.w	r3, r2, r3
 8002546:	4a1f      	ldr	r2, [pc, #124]	@ (80025c4 <HAL_PWREx_ConfigSupply+0x98>)
 8002548:	fba2 2303 	umull	r2, r3, r2, r3
 800254c:	099b      	lsrs	r3, r3, #6
 800254e:	3301      	adds	r3, #1
 8002550:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 8002552:	687b      	ldr	r3, [r7, #4]
 8002554:	2b00      	cmp	r3, #0
 8002556:	d113      	bne.n	8002580 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002558:	4b1b      	ldr	r3, [pc, #108]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 800255a:	689b      	ldr	r3, [r3, #8]
 800255c:	4a1a      	ldr	r2, [pc, #104]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 800255e:	f023 0302 	bic.w	r3, r3, #2
 8002562:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002564:	e002      	b.n	800256c <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 8002566:	68fb      	ldr	r3, [r7, #12]
 8002568:	3b01      	subs	r3, #1
 800256a:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800256c:	4b16      	ldr	r3, [pc, #88]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 800256e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002570:	f003 0302 	and.w	r3, r3, #2
 8002574:	2b02      	cmp	r3, #2
 8002576:	d116      	bne.n	80025a6 <HAL_PWREx_ConfigSupply+0x7a>
 8002578:	68fb      	ldr	r3, [r7, #12]
 800257a:	2b00      	cmp	r3, #0
 800257c:	d1f3      	bne.n	8002566 <HAL_PWREx_ConfigSupply+0x3a>
 800257e:	e012      	b.n	80025a6 <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 8002580:	4b11      	ldr	r3, [pc, #68]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002582:	689b      	ldr	r3, [r3, #8]
 8002584:	4a10      	ldr	r2, [pc, #64]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002586:	f043 0302 	orr.w	r3, r3, #2
 800258a:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 800258c:	e002      	b.n	8002594 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	3b01      	subs	r3, #1
 8002592:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002594:	4b0c      	ldr	r3, [pc, #48]	@ (80025c8 <HAL_PWREx_ConfigSupply+0x9c>)
 8002596:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002598:	f003 0302 	and.w	r3, r3, #2
 800259c:	2b00      	cmp	r3, #0
 800259e:	d102      	bne.n	80025a6 <HAL_PWREx_ConfigSupply+0x7a>
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d1f3      	bne.n	800258e <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 80025a6:	68fb      	ldr	r3, [r7, #12]
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d101      	bne.n	80025b0 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 80025ac:	2303      	movs	r3, #3
 80025ae:	e000      	b.n	80025b2 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 80025b0:	2300      	movs	r3, #0
}
 80025b2:	4618      	mov	r0, r3
 80025b4:	3714      	adds	r7, #20
 80025b6:	46bd      	mov	sp, r7
 80025b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025bc:	4770      	bx	lr
 80025be:	bf00      	nop
 80025c0:	2000001c 	.word	0x2000001c
 80025c4:	10624dd3 	.word	0x10624dd3
 80025c8:	46020800 	.word	0x46020800

080025cc <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	b08e      	sub	sp, #56	@ 0x38
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 80025d4:	2300      	movs	r3, #0
 80025d6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d102      	bne.n	80025e6 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 80025e0:	2301      	movs	r3, #1
 80025e2:	f000 bec8 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80025e6:	4b99      	ldr	r3, [pc, #612]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80025e8:	69db      	ldr	r3, [r3, #28]
 80025ea:	f003 030c 	and.w	r3, r3, #12
 80025ee:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80025f0:	4b96      	ldr	r3, [pc, #600]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80025f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025f4:	f003 0303 	and.w	r3, r3, #3
 80025f8:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	f003 0310 	and.w	r3, r3, #16
 8002602:	2b00      	cmp	r3, #0
 8002604:	f000 816c 	beq.w	80028e0 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800260a:	2b00      	cmp	r3, #0
 800260c:	d007      	beq.n	800261e <HAL_RCC_OscConfig+0x52>
 800260e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002610:	2b0c      	cmp	r3, #12
 8002612:	f040 80de 	bne.w	80027d2 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002616:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002618:	2b01      	cmp	r3, #1
 800261a:	f040 80da 	bne.w	80027d2 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	69db      	ldr	r3, [r3, #28]
 8002622:	2b00      	cmp	r3, #0
 8002624:	d102      	bne.n	800262c <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8002626:	2301      	movs	r3, #1
 8002628:	f000 bea5 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002630:	4b86      	ldr	r3, [pc, #536]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002632:	689b      	ldr	r3, [r3, #8]
 8002634:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002638:	2b00      	cmp	r3, #0
 800263a:	d004      	beq.n	8002646 <HAL_RCC_OscConfig+0x7a>
 800263c:	4b83      	ldr	r3, [pc, #524]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800263e:	689b      	ldr	r3, [r3, #8]
 8002640:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002644:	e005      	b.n	8002652 <HAL_RCC_OscConfig+0x86>
 8002646:	4b81      	ldr	r3, [pc, #516]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002648:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800264c:	041b      	lsls	r3, r3, #16
 800264e:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8002652:	4293      	cmp	r3, r2
 8002654:	d255      	bcs.n	8002702 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002658:	2b00      	cmp	r3, #0
 800265a:	d10a      	bne.n	8002672 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002660:	4618      	mov	r0, r3
 8002662:	f001 f9d9 	bl	8003a18 <RCC_SetFlashLatencyFromMSIRange>
 8002666:	4603      	mov	r3, r0
 8002668:	2b00      	cmp	r3, #0
 800266a:	d002      	beq.n	8002672 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 800266c:	2301      	movs	r3, #1
 800266e:	f000 be82 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002672:	4b76      	ldr	r3, [pc, #472]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002674:	689b      	ldr	r3, [r3, #8]
 8002676:	4a75      	ldr	r2, [pc, #468]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002678:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800267c:	6093      	str	r3, [r2, #8]
 800267e:	4b73      	ldr	r3, [pc, #460]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002680:	689b      	ldr	r3, [r3, #8]
 8002682:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800268a:	4970      	ldr	r1, [pc, #448]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800268c:	4313      	orrs	r3, r2
 800268e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002690:	687b      	ldr	r3, [r7, #4]
 8002692:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002694:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002698:	d309      	bcc.n	80026ae <HAL_RCC_OscConfig+0xe2>
 800269a:	4b6c      	ldr	r3, [pc, #432]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800269c:	68db      	ldr	r3, [r3, #12]
 800269e:	f023 021f 	bic.w	r2, r3, #31
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	6a1b      	ldr	r3, [r3, #32]
 80026a6:	4969      	ldr	r1, [pc, #420]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026a8:	4313      	orrs	r3, r2
 80026aa:	60cb      	str	r3, [r1, #12]
 80026ac:	e07e      	b.n	80027ac <HAL_RCC_OscConfig+0x1e0>
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	da0a      	bge.n	80026cc <HAL_RCC_OscConfig+0x100>
 80026b6:	4b65      	ldr	r3, [pc, #404]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026b8:	68db      	ldr	r3, [r3, #12]
 80026ba:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	015b      	lsls	r3, r3, #5
 80026c4:	4961      	ldr	r1, [pc, #388]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026c6:	4313      	orrs	r3, r2
 80026c8:	60cb      	str	r3, [r1, #12]
 80026ca:	e06f      	b.n	80027ac <HAL_RCC_OscConfig+0x1e0>
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026d4:	d30a      	bcc.n	80026ec <HAL_RCC_OscConfig+0x120>
 80026d6:	4b5d      	ldr	r3, [pc, #372]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026d8:	68db      	ldr	r3, [r3, #12]
 80026da:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6a1b      	ldr	r3, [r3, #32]
 80026e2:	029b      	lsls	r3, r3, #10
 80026e4:	4959      	ldr	r1, [pc, #356]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026e6:	4313      	orrs	r3, r2
 80026e8:	60cb      	str	r3, [r1, #12]
 80026ea:	e05f      	b.n	80027ac <HAL_RCC_OscConfig+0x1e0>
 80026ec:	4b57      	ldr	r3, [pc, #348]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026ee:	68db      	ldr	r3, [r3, #12]
 80026f0:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	6a1b      	ldr	r3, [r3, #32]
 80026f8:	03db      	lsls	r3, r3, #15
 80026fa:	4954      	ldr	r1, [pc, #336]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80026fc:	4313      	orrs	r3, r2
 80026fe:	60cb      	str	r3, [r1, #12]
 8002700:	e054      	b.n	80027ac <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002702:	4b52      	ldr	r3, [pc, #328]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002704:	689b      	ldr	r3, [r3, #8]
 8002706:	4a51      	ldr	r2, [pc, #324]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002708:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800270c:	6093      	str	r3, [r2, #8]
 800270e:	4b4f      	ldr	r3, [pc, #316]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002710:	689b      	ldr	r3, [r3, #8]
 8002712:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800271a:	494c      	ldr	r1, [pc, #304]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800271c:	4313      	orrs	r3, r2
 800271e:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002724:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002728:	d309      	bcc.n	800273e <HAL_RCC_OscConfig+0x172>
 800272a:	4b48      	ldr	r3, [pc, #288]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800272c:	68db      	ldr	r3, [r3, #12]
 800272e:	f023 021f 	bic.w	r2, r3, #31
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	6a1b      	ldr	r3, [r3, #32]
 8002736:	4945      	ldr	r1, [pc, #276]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002738:	4313      	orrs	r3, r2
 800273a:	60cb      	str	r3, [r1, #12]
 800273c:	e028      	b.n	8002790 <HAL_RCC_OscConfig+0x1c4>
 800273e:	687b      	ldr	r3, [r7, #4]
 8002740:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002742:	2b00      	cmp	r3, #0
 8002744:	da0a      	bge.n	800275c <HAL_RCC_OscConfig+0x190>
 8002746:	4b41      	ldr	r3, [pc, #260]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002748:	68db      	ldr	r3, [r3, #12]
 800274a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	6a1b      	ldr	r3, [r3, #32]
 8002752:	015b      	lsls	r3, r3, #5
 8002754:	493d      	ldr	r1, [pc, #244]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002756:	4313      	orrs	r3, r2
 8002758:	60cb      	str	r3, [r1, #12]
 800275a:	e019      	b.n	8002790 <HAL_RCC_OscConfig+0x1c4>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002760:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002764:	d30a      	bcc.n	800277c <HAL_RCC_OscConfig+0x1b0>
 8002766:	4b39      	ldr	r3, [pc, #228]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	6a1b      	ldr	r3, [r3, #32]
 8002772:	029b      	lsls	r3, r3, #10
 8002774:	4935      	ldr	r1, [pc, #212]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002776:	4313      	orrs	r3, r2
 8002778:	60cb      	str	r3, [r1, #12]
 800277a:	e009      	b.n	8002790 <HAL_RCC_OscConfig+0x1c4>
 800277c:	4b33      	ldr	r3, [pc, #204]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a1b      	ldr	r3, [r3, #32]
 8002788:	03db      	lsls	r3, r3, #15
 800278a:	4930      	ldr	r1, [pc, #192]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800278c:	4313      	orrs	r3, r2
 800278e:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002792:	2b00      	cmp	r3, #0
 8002794:	d10a      	bne.n	80027ac <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800279a:	4618      	mov	r0, r3
 800279c:	f001 f93c 	bl	8003a18 <RCC_SetFlashLatencyFromMSIRange>
 80027a0:	4603      	mov	r3, r0
 80027a2:	2b00      	cmp	r3, #0
 80027a4:	d002      	beq.n	80027ac <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
 80027a8:	f000 bde5 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 80027ac:	f001 f8de 	bl	800396c <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80027b0:	4b27      	ldr	r3, [pc, #156]	@ (8002850 <HAL_RCC_OscConfig+0x284>)
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	4618      	mov	r0, r3
 80027b6:	f7fe f8e7 	bl	8000988 <HAL_InitTick>
 80027ba:	4603      	mov	r3, r0
 80027bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 80027c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027c4:	2b00      	cmp	r3, #0
 80027c6:	f000 808a 	beq.w	80028de <HAL_RCC_OscConfig+0x312>
        {
          return status;
 80027ca:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80027ce:	f000 bdd2 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	69db      	ldr	r3, [r3, #28]
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d066      	beq.n	80028a8 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 80027da:	4b1c      	ldr	r3, [pc, #112]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	4a1b      	ldr	r2, [pc, #108]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 80027e0:	f043 0301 	orr.w	r3, r3, #1
 80027e4:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80027e6:	f7fe f959 	bl	8000a9c <HAL_GetTick>
 80027ea:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80027ec:	e009      	b.n	8002802 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80027ee:	f7fe f955 	bl	8000a9c <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d902      	bls.n	8002802 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	f000 bdba 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002802:	4b12      	ldr	r3, [pc, #72]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	f003 0304 	and.w	r3, r3, #4
 800280a:	2b00      	cmp	r3, #0
 800280c:	d0ef      	beq.n	80027ee <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 800280e:	4b0f      	ldr	r3, [pc, #60]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002810:	689b      	ldr	r3, [r3, #8]
 8002812:	4a0e      	ldr	r2, [pc, #56]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002814:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002818:	6093      	str	r3, [r2, #8]
 800281a:	4b0c      	ldr	r3, [pc, #48]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 800281c:	689b      	ldr	r3, [r3, #8]
 800281e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002826:	4909      	ldr	r1, [pc, #36]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002828:	4313      	orrs	r3, r2
 800282a:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002830:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002834:	d30e      	bcc.n	8002854 <HAL_RCC_OscConfig+0x288>
 8002836:	4b05      	ldr	r3, [pc, #20]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002838:	68db      	ldr	r3, [r3, #12]
 800283a:	f023 021f 	bic.w	r2, r3, #31
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	6a1b      	ldr	r3, [r3, #32]
 8002842:	4902      	ldr	r1, [pc, #8]	@ (800284c <HAL_RCC_OscConfig+0x280>)
 8002844:	4313      	orrs	r3, r2
 8002846:	60cb      	str	r3, [r1, #12]
 8002848:	e04a      	b.n	80028e0 <HAL_RCC_OscConfig+0x314>
 800284a:	bf00      	nop
 800284c:	46020c00 	.word	0x46020c00
 8002850:	20000014 	.word	0x20000014
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002858:	2b00      	cmp	r3, #0
 800285a:	da0a      	bge.n	8002872 <HAL_RCC_OscConfig+0x2a6>
 800285c:	4b98      	ldr	r3, [pc, #608]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800285e:	68db      	ldr	r3, [r3, #12]
 8002860:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	6a1b      	ldr	r3, [r3, #32]
 8002868:	015b      	lsls	r3, r3, #5
 800286a:	4995      	ldr	r1, [pc, #596]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800286c:	4313      	orrs	r3, r2
 800286e:	60cb      	str	r3, [r1, #12]
 8002870:	e036      	b.n	80028e0 <HAL_RCC_OscConfig+0x314>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800287a:	d30a      	bcc.n	8002892 <HAL_RCC_OscConfig+0x2c6>
 800287c:	4b90      	ldr	r3, [pc, #576]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800287e:	68db      	ldr	r3, [r3, #12]
 8002880:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6a1b      	ldr	r3, [r3, #32]
 8002888:	029b      	lsls	r3, r3, #10
 800288a:	498d      	ldr	r1, [pc, #564]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800288c:	4313      	orrs	r3, r2
 800288e:	60cb      	str	r3, [r1, #12]
 8002890:	e026      	b.n	80028e0 <HAL_RCC_OscConfig+0x314>
 8002892:	4b8b      	ldr	r3, [pc, #556]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002894:	68db      	ldr	r3, [r3, #12]
 8002896:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	6a1b      	ldr	r3, [r3, #32]
 800289e:	03db      	lsls	r3, r3, #15
 80028a0:	4987      	ldr	r1, [pc, #540]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80028a2:	4313      	orrs	r3, r2
 80028a4:	60cb      	str	r3, [r1, #12]
 80028a6:	e01b      	b.n	80028e0 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 80028a8:	4b85      	ldr	r3, [pc, #532]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a84      	ldr	r2, [pc, #528]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80028ae:	f023 0301 	bic.w	r3, r3, #1
 80028b2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80028b4:	f7fe f8f2 	bl	8000a9c <HAL_GetTick>
 80028b8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80028ba:	e009      	b.n	80028d0 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80028bc:	f7fe f8ee 	bl	8000a9c <HAL_GetTick>
 80028c0:	4602      	mov	r2, r0
 80028c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80028c4:	1ad3      	subs	r3, r2, r3
 80028c6:	2b02      	cmp	r3, #2
 80028c8:	d902      	bls.n	80028d0 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 80028ca:	2303      	movs	r3, #3
 80028cc:	f000 bd53 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 80028d0:	4b7b      	ldr	r3, [pc, #492]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f003 0304 	and.w	r3, r3, #4
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d1ef      	bne.n	80028bc <HAL_RCC_OscConfig+0x2f0>
 80028dc:	e000      	b.n	80028e0 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80028de:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	f003 0301 	and.w	r3, r3, #1
 80028e8:	2b00      	cmp	r3, #0
 80028ea:	f000 808b 	beq.w	8002a04 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80028ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f0:	2b08      	cmp	r3, #8
 80028f2:	d005      	beq.n	8002900 <HAL_RCC_OscConfig+0x334>
 80028f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028f6:	2b0c      	cmp	r3, #12
 80028f8:	d109      	bne.n	800290e <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80028fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028fc:	2b03      	cmp	r3, #3
 80028fe:	d106      	bne.n	800290e <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	685b      	ldr	r3, [r3, #4]
 8002904:	2b00      	cmp	r3, #0
 8002906:	d17d      	bne.n	8002a04 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8002908:	2301      	movs	r3, #1
 800290a:	f000 bd34 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	685b      	ldr	r3, [r3, #4]
 8002912:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002916:	d106      	bne.n	8002926 <HAL_RCC_OscConfig+0x35a>
 8002918:	4b69      	ldr	r3, [pc, #420]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800291a:	681b      	ldr	r3, [r3, #0]
 800291c:	4a68      	ldr	r2, [pc, #416]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800291e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002922:	6013      	str	r3, [r2, #0]
 8002924:	e041      	b.n	80029aa <HAL_RCC_OscConfig+0x3de>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800292e:	d112      	bne.n	8002956 <HAL_RCC_OscConfig+0x38a>
 8002930:	4b63      	ldr	r3, [pc, #396]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	4a62      	ldr	r2, [pc, #392]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002936:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800293a:	6013      	str	r3, [r2, #0]
 800293c:	4b60      	ldr	r3, [pc, #384]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	4a5f      	ldr	r2, [pc, #380]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002942:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002946:	6013      	str	r3, [r2, #0]
 8002948:	4b5d      	ldr	r3, [pc, #372]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	4a5c      	ldr	r2, [pc, #368]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800294e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002952:	6013      	str	r3, [r2, #0]
 8002954:	e029      	b.n	80029aa <HAL_RCC_OscConfig+0x3de>
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800295e:	d112      	bne.n	8002986 <HAL_RCC_OscConfig+0x3ba>
 8002960:	4b57      	ldr	r3, [pc, #348]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	4a56      	ldr	r2, [pc, #344]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002966:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800296a:	6013      	str	r3, [r2, #0]
 800296c:	4b54      	ldr	r3, [pc, #336]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	4a53      	ldr	r2, [pc, #332]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002972:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002976:	6013      	str	r3, [r2, #0]
 8002978:	4b51      	ldr	r3, [pc, #324]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800297a:	681b      	ldr	r3, [r3, #0]
 800297c:	4a50      	ldr	r2, [pc, #320]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800297e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002982:	6013      	str	r3, [r2, #0]
 8002984:	e011      	b.n	80029aa <HAL_RCC_OscConfig+0x3de>
 8002986:	4b4e      	ldr	r3, [pc, #312]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a4d      	ldr	r2, [pc, #308]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 800298c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002990:	6013      	str	r3, [r2, #0]
 8002992:	4b4b      	ldr	r3, [pc, #300]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002994:	681b      	ldr	r3, [r3, #0]
 8002996:	4a4a      	ldr	r2, [pc, #296]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002998:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800299c:	6013      	str	r3, [r2, #0]
 800299e:	4b48      	ldr	r3, [pc, #288]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	4a47      	ldr	r2, [pc, #284]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80029a4:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80029a8:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d014      	beq.n	80029dc <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 80029b2:	f7fe f873 	bl	8000a9c <HAL_GetTick>
 80029b6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029b8:	e009      	b.n	80029ce <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029ba:	f7fe f86f 	bl	8000a9c <HAL_GetTick>
 80029be:	4602      	mov	r2, r0
 80029c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029c2:	1ad3      	subs	r3, r2, r3
 80029c4:	2b64      	cmp	r3, #100	@ 0x64
 80029c6:	d902      	bls.n	80029ce <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 80029c8:	2303      	movs	r3, #3
 80029ca:	f000 bcd4 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80029ce:	4b3c      	ldr	r3, [pc, #240]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	d0ef      	beq.n	80029ba <HAL_RCC_OscConfig+0x3ee>
 80029da:	e013      	b.n	8002a04 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 80029dc:	f7fe f85e 	bl	8000a9c <HAL_GetTick>
 80029e0:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029e2:	e009      	b.n	80029f8 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80029e4:	f7fe f85a 	bl	8000a9c <HAL_GetTick>
 80029e8:	4602      	mov	r2, r0
 80029ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80029ec:	1ad3      	subs	r3, r2, r3
 80029ee:	2b64      	cmp	r3, #100	@ 0x64
 80029f0:	d902      	bls.n	80029f8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	f000 bcbf 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80029f8:	4b31      	ldr	r3, [pc, #196]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1ef      	bne.n	80029e4 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f003 0302 	and.w	r3, r3, #2
 8002a0c:	2b00      	cmp	r3, #0
 8002a0e:	d05f      	beq.n	8002ad0 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a12:	2b04      	cmp	r3, #4
 8002a14:	d005      	beq.n	8002a22 <HAL_RCC_OscConfig+0x456>
 8002a16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a18:	2b0c      	cmp	r3, #12
 8002a1a:	d114      	bne.n	8002a46 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002a1e:	2b02      	cmp	r3, #2
 8002a20:	d111      	bne.n	8002a46 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	68db      	ldr	r3, [r3, #12]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d102      	bne.n	8002a30 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	f000 bca3 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002a30:	4b23      	ldr	r3, [pc, #140]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a32:	691b      	ldr	r3, [r3, #16]
 8002a34:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	691b      	ldr	r3, [r3, #16]
 8002a3c:	041b      	lsls	r3, r3, #16
 8002a3e:	4920      	ldr	r1, [pc, #128]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a40:	4313      	orrs	r3, r2
 8002a42:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a44:	e044      	b.n	8002ad0 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68db      	ldr	r3, [r3, #12]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d024      	beq.n	8002a98 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8002a4e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	4a1b      	ldr	r2, [pc, #108]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a58:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002a5a:	f7fe f81f 	bl	8000a9c <HAL_GetTick>
 8002a5e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a60:	e009      	b.n	8002a76 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002a62:	f7fe f81b 	bl	8000a9c <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	2b02      	cmp	r3, #2
 8002a6e:	d902      	bls.n	8002a76 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002a70:	2303      	movs	r3, #3
 8002a72:	f000 bc80 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002a76:	4b12      	ldr	r3, [pc, #72]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d0ef      	beq.n	8002a62 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002a82:	4b0f      	ldr	r3, [pc, #60]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a84:	691b      	ldr	r3, [r3, #16]
 8002a86:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	691b      	ldr	r3, [r3, #16]
 8002a8e:	041b      	lsls	r3, r3, #16
 8002a90:	490b      	ldr	r1, [pc, #44]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a92:	4313      	orrs	r3, r2
 8002a94:	610b      	str	r3, [r1, #16]
 8002a96:	e01b      	b.n	8002ad0 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8002a98:	4b09      	ldr	r3, [pc, #36]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a9a:	681b      	ldr	r3, [r3, #0]
 8002a9c:	4a08      	ldr	r2, [pc, #32]	@ (8002ac0 <HAL_RCC_OscConfig+0x4f4>)
 8002a9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002aa2:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002aa4:	f7fd fffa 	bl	8000a9c <HAL_GetTick>
 8002aa8:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002aaa:	e00b      	b.n	8002ac4 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002aac:	f7fd fff6 	bl	8000a9c <HAL_GetTick>
 8002ab0:	4602      	mov	r2, r0
 8002ab2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ab4:	1ad3      	subs	r3, r2, r3
 8002ab6:	2b02      	cmp	r3, #2
 8002ab8:	d904      	bls.n	8002ac4 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8002aba:	2303      	movs	r3, #3
 8002abc:	f000 bc5b 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
 8002ac0:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002ac4:	4baf      	ldr	r3, [pc, #700]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d1ed      	bne.n	8002aac <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f003 0308 	and.w	r3, r3, #8
 8002ad8:	2b00      	cmp	r3, #0
 8002ada:	f000 80c8 	beq.w	8002c6e <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8002ade:	2300      	movs	r3, #0
 8002ae0:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002ae4:	4ba7      	ldr	r3, [pc, #668]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002ae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002aea:	f003 0304 	and.w	r3, r3, #4
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d111      	bne.n	8002b16 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002af2:	4ba4      	ldr	r3, [pc, #656]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002af4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002af8:	4aa2      	ldr	r2, [pc, #648]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002afa:	f043 0304 	orr.w	r3, r3, #4
 8002afe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002b02:	4ba0      	ldr	r3, [pc, #640]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002b04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b08:	f003 0304 	and.w	r3, r3, #4
 8002b0c:	617b      	str	r3, [r7, #20]
 8002b0e:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8002b10:	2301      	movs	r3, #1
 8002b12:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002b16:	4b9c      	ldr	r3, [pc, #624]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002b18:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b1a:	f003 0301 	and.w	r3, r3, #1
 8002b1e:	2b00      	cmp	r3, #0
 8002b20:	d119      	bne.n	8002b56 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002b22:	4b99      	ldr	r3, [pc, #612]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002b24:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b26:	4a98      	ldr	r2, [pc, #608]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002b28:	f043 0301 	orr.w	r3, r3, #1
 8002b2c:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002b2e:	f7fd ffb5 	bl	8000a9c <HAL_GetTick>
 8002b32:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002b34:	e009      	b.n	8002b4a <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b36:	f7fd ffb1 	bl	8000a9c <HAL_GetTick>
 8002b3a:	4602      	mov	r2, r0
 8002b3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b3e:	1ad3      	subs	r3, r2, r3
 8002b40:	2b02      	cmp	r3, #2
 8002b42:	d902      	bls.n	8002b4a <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8002b44:	2303      	movs	r3, #3
 8002b46:	f000 bc16 	b.w	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002b4a:	4b8f      	ldr	r3, [pc, #572]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b4e:	f003 0301 	and.w	r3, r3, #1
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d0ef      	beq.n	8002b36 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b56:	687b      	ldr	r3, [r7, #4]
 8002b58:	695b      	ldr	r3, [r3, #20]
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d05f      	beq.n	8002c1e <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8002b5e:	4b89      	ldr	r3, [pc, #548]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002b60:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b64:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	699a      	ldr	r2, [r3, #24]
 8002b6a:	6a3b      	ldr	r3, [r7, #32]
 8002b6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002b70:	429a      	cmp	r2, r3
 8002b72:	d037      	beq.n	8002be4 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002b74:	6a3b      	ldr	r3, [r7, #32]
 8002b76:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d006      	beq.n	8002b8c <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8002b7e:	6a3b      	ldr	r3, [r7, #32]
 8002b80:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002b84:	2b00      	cmp	r3, #0
 8002b86:	d101      	bne.n	8002b8c <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8002b88:	2301      	movs	r3, #1
 8002b8a:	e3f4      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002b8c:	6a3b      	ldr	r3, [r7, #32]
 8002b8e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002b92:	2b00      	cmp	r3, #0
 8002b94:	d01b      	beq.n	8002bce <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8002b96:	4b7b      	ldr	r3, [pc, #492]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002b98:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002b9c:	4a79      	ldr	r2, [pc, #484]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002b9e:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002ba2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8002ba6:	f7fd ff79 	bl	8000a9c <HAL_GetTick>
 8002baa:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002bac:	e008      	b.n	8002bc0 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bae:	f7fd ff75 	bl	8000a9c <HAL_GetTick>
 8002bb2:	4602      	mov	r2, r0
 8002bb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002bb6:	1ad3      	subs	r3, r2, r3
 8002bb8:	2b05      	cmp	r3, #5
 8002bba:	d901      	bls.n	8002bc0 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002bbc:	2303      	movs	r3, #3
 8002bbe:	e3da      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002bc0:	4b70      	ldr	r3, [pc, #448]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002bc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bc6:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d1ef      	bne.n	8002bae <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002bce:	4b6d      	ldr	r3, [pc, #436]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002bd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bd4:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	699b      	ldr	r3, [r3, #24]
 8002bdc:	4969      	ldr	r1, [pc, #420]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002bde:	4313      	orrs	r3, r2
 8002be0:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8002be4:	4b67      	ldr	r3, [pc, #412]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002be6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002bea:	4a66      	ldr	r2, [pc, #408]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002bec:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002bf0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002bf4:	f7fd ff52 	bl	8000a9c <HAL_GetTick>
 8002bf8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002bfa:	e008      	b.n	8002c0e <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bfc:	f7fd ff4e 	bl	8000a9c <HAL_GetTick>
 8002c00:	4602      	mov	r2, r0
 8002c02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c04:	1ad3      	subs	r3, r2, r3
 8002c06:	2b05      	cmp	r3, #5
 8002c08:	d901      	bls.n	8002c0e <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8002c0a:	2303      	movs	r3, #3
 8002c0c:	e3b3      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002c0e:	4b5d      	ldr	r3, [pc, #372]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c10:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c14:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d0ef      	beq.n	8002bfc <HAL_RCC_OscConfig+0x630>
 8002c1c:	e01b      	b.n	8002c56 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8002c1e:	4b59      	ldr	r3, [pc, #356]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c20:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c24:	4a57      	ldr	r2, [pc, #348]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c26:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002c2a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002c2e:	f7fd ff35 	bl	8000a9c <HAL_GetTick>
 8002c32:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002c34:	e008      	b.n	8002c48 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002c36:	f7fd ff31 	bl	8000a9c <HAL_GetTick>
 8002c3a:	4602      	mov	r2, r0
 8002c3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c3e:	1ad3      	subs	r3, r2, r3
 8002c40:	2b05      	cmp	r3, #5
 8002c42:	d901      	bls.n	8002c48 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002c44:	2303      	movs	r3, #3
 8002c46:	e396      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002c48:	4b4e      	ldr	r3, [pc, #312]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c4a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002c4e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d1ef      	bne.n	8002c36 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002c56:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002c5a:	2b01      	cmp	r3, #1
 8002c5c:	d107      	bne.n	8002c6e <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002c5e:	4b49      	ldr	r3, [pc, #292]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c60:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c64:	4a47      	ldr	r2, [pc, #284]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c66:	f023 0304 	bic.w	r3, r3, #4
 8002c6a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f003 0304 	and.w	r3, r3, #4
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	f000 8111 	beq.w	8002e9e <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002c82:	4b40      	ldr	r3, [pc, #256]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c88:	f003 0304 	and.w	r3, r3, #4
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d111      	bne.n	8002cb4 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c90:	4b3c      	ldr	r3, [pc, #240]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002c96:	4a3b      	ldr	r2, [pc, #236]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002c98:	f043 0304 	orr.w	r3, r3, #4
 8002c9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002ca0:	4b38      	ldr	r3, [pc, #224]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002ca2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ca6:	f003 0304 	and.w	r3, r3, #4
 8002caa:	613b      	str	r3, [r7, #16]
 8002cac:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8002cae:	2301      	movs	r3, #1
 8002cb0:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002cb4:	4b34      	ldr	r3, [pc, #208]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002cb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cb8:	f003 0301 	and.w	r3, r3, #1
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d118      	bne.n	8002cf2 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002cc0:	4b31      	ldr	r3, [pc, #196]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002cc2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cc4:	4a30      	ldr	r2, [pc, #192]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002cc6:	f043 0301 	orr.w	r3, r3, #1
 8002cca:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002ccc:	f7fd fee6 	bl	8000a9c <HAL_GetTick>
 8002cd0:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002cd2:	e008      	b.n	8002ce6 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002cd4:	f7fd fee2 	bl	8000a9c <HAL_GetTick>
 8002cd8:	4602      	mov	r2, r0
 8002cda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cdc:	1ad3      	subs	r3, r2, r3
 8002cde:	2b02      	cmp	r3, #2
 8002ce0:	d901      	bls.n	8002ce6 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8002ce2:	2303      	movs	r3, #3
 8002ce4:	e347      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002ce6:	4b28      	ldr	r3, [pc, #160]	@ (8002d88 <HAL_RCC_OscConfig+0x7bc>)
 8002ce8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002cea:	f003 0301 	and.w	r3, r3, #1
 8002cee:	2b00      	cmp	r3, #0
 8002cf0:	d0f0      	beq.n	8002cd4 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	689b      	ldr	r3, [r3, #8]
 8002cf6:	f003 0301 	and.w	r3, r3, #1
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d01f      	beq.n	8002d3e <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	689b      	ldr	r3, [r3, #8]
 8002d02:	f003 0304 	and.w	r3, r3, #4
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d010      	beq.n	8002d2c <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002d0a:	4b1e      	ldr	r3, [pc, #120]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d0c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d10:	4a1c      	ldr	r2, [pc, #112]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d12:	f043 0304 	orr.w	r3, r3, #4
 8002d16:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d1a:	4b1a      	ldr	r3, [pc, #104]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d1c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d20:	4a18      	ldr	r2, [pc, #96]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d22:	f043 0301 	orr.w	r3, r3, #1
 8002d26:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d2a:	e018      	b.n	8002d5e <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d2c:	4b15      	ldr	r3, [pc, #84]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d2e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d32:	4a14      	ldr	r2, [pc, #80]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d34:	f043 0301 	orr.w	r3, r3, #1
 8002d38:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002d3c:	e00f      	b.n	8002d5e <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d3e:	4b11      	ldr	r3, [pc, #68]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d44:	4a0f      	ldr	r2, [pc, #60]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d46:	f023 0301 	bic.w	r3, r3, #1
 8002d4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002d4e:	4b0d      	ldr	r3, [pc, #52]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d50:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d54:	4a0b      	ldr	r2, [pc, #44]	@ (8002d84 <HAL_RCC_OscConfig+0x7b8>)
 8002d56:	f023 0304 	bic.w	r3, r3, #4
 8002d5a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	689b      	ldr	r3, [r3, #8]
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d057      	beq.n	8002e16 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002d66:	f7fd fe99 	bl	8000a9c <HAL_GetTick>
 8002d6a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d6c:	e00e      	b.n	8002d8c <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d6e:	f7fd fe95 	bl	8000a9c <HAL_GetTick>
 8002d72:	4602      	mov	r2, r0
 8002d74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d76:	1ad3      	subs	r3, r2, r3
 8002d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d7c:	4293      	cmp	r3, r2
 8002d7e:	d905      	bls.n	8002d8c <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8002d80:	2303      	movs	r3, #3
 8002d82:	e2f8      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
 8002d84:	46020c00 	.word	0x46020c00
 8002d88:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002d8c:	4b9c      	ldr	r3, [pc, #624]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002d8e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002d92:	f003 0302 	and.w	r3, r3, #2
 8002d96:	2b00      	cmp	r3, #0
 8002d98:	d0e9      	beq.n	8002d6e <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	689b      	ldr	r3, [r3, #8]
 8002d9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d01b      	beq.n	8002dde <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002da6:	4b96      	ldr	r3, [pc, #600]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002da8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dac:	4a94      	ldr	r2, [pc, #592]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002dae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002db2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002db6:	e00a      	b.n	8002dce <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002db8:	f7fd fe70 	bl	8000a9c <HAL_GetTick>
 8002dbc:	4602      	mov	r2, r0
 8002dbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dc0:	1ad3      	subs	r3, r2, r3
 8002dc2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	d901      	bls.n	8002dce <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8002dca:	2303      	movs	r3, #3
 8002dcc:	e2d3      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002dce:	4b8c      	ldr	r3, [pc, #560]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002dd0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002dd4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d0ed      	beq.n	8002db8 <HAL_RCC_OscConfig+0x7ec>
 8002ddc:	e053      	b.n	8002e86 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002dde:	4b88      	ldr	r3, [pc, #544]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002de0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002de4:	4a86      	ldr	r2, [pc, #536]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002de6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002dea:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002dee:	e00a      	b.n	8002e06 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002df0:	f7fd fe54 	bl	8000a9c <HAL_GetTick>
 8002df4:	4602      	mov	r2, r0
 8002df6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002df8:	1ad3      	subs	r3, r2, r3
 8002dfa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d901      	bls.n	8002e06 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8002e02:	2303      	movs	r3, #3
 8002e04:	e2b7      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e06:	4b7e      	ldr	r3, [pc, #504]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e08:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e0c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d1ed      	bne.n	8002df0 <HAL_RCC_OscConfig+0x824>
 8002e14:	e037      	b.n	8002e86 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 8002e16:	f7fd fe41 	bl	8000a9c <HAL_GetTick>
 8002e1a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e1c:	e00a      	b.n	8002e34 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e1e:	f7fd fe3d 	bl	8000a9c <HAL_GetTick>
 8002e22:	4602      	mov	r2, r0
 8002e24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e26:	1ad3      	subs	r3, r2, r3
 8002e28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e2c:	4293      	cmp	r3, r2
 8002e2e:	d901      	bls.n	8002e34 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 8002e30:	2303      	movs	r3, #3
 8002e32:	e2a0      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e34:	4b72      	ldr	r3, [pc, #456]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e3a:	f003 0302 	and.w	r3, r3, #2
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d1ed      	bne.n	8002e1e <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 8002e42:	4b6f      	ldr	r3, [pc, #444]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e44:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e4c:	2b00      	cmp	r3, #0
 8002e4e:	d01a      	beq.n	8002e86 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002e50:	4b6b      	ldr	r3, [pc, #428]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e52:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e56:	4a6a      	ldr	r2, [pc, #424]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e58:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002e5c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e60:	e00a      	b.n	8002e78 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e62:	f7fd fe1b 	bl	8000a9c <HAL_GetTick>
 8002e66:	4602      	mov	r2, r0
 8002e68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e6a:	1ad3      	subs	r3, r2, r3
 8002e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d901      	bls.n	8002e78 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8002e74:	2303      	movs	r3, #3
 8002e76:	e27e      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002e78:	4b61      	ldr	r3, [pc, #388]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e7e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d1ed      	bne.n	8002e62 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002e86:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8002e8a:	2b01      	cmp	r3, #1
 8002e8c:	d107      	bne.n	8002e9e <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002e8e:	4b5c      	ldr	r3, [pc, #368]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e90:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002e94:	4a5a      	ldr	r2, [pc, #360]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002e96:	f023 0304 	bic.w	r3, r3, #4
 8002e9a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0320 	and.w	r3, r3, #32
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d036      	beq.n	8002f18 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d019      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8002eb2:	4b53      	ldr	r3, [pc, #332]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4a52      	ldr	r2, [pc, #328]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002eb8:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002ebc:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002ebe:	f7fd fded 	bl	8000a9c <HAL_GetTick>
 8002ec2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ec4:	e008      	b.n	8002ed8 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ec6:	f7fd fde9 	bl	8000a9c <HAL_GetTick>
 8002eca:	4602      	mov	r2, r0
 8002ecc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ece:	1ad3      	subs	r3, r2, r3
 8002ed0:	2b02      	cmp	r3, #2
 8002ed2:	d901      	bls.n	8002ed8 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8002ed4:	2303      	movs	r3, #3
 8002ed6:	e24e      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8002ed8:	4b49      	ldr	r3, [pc, #292]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d0f0      	beq.n	8002ec6 <HAL_RCC_OscConfig+0x8fa>
 8002ee4:	e018      	b.n	8002f18 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8002ee6:	4b46      	ldr	r3, [pc, #280]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	4a45      	ldr	r2, [pc, #276]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002eec:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002ef0:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002ef2:	f7fd fdd3 	bl	8000a9c <HAL_GetTick>
 8002ef6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002ef8:	e008      	b.n	8002f0c <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002efa:	f7fd fdcf 	bl	8000a9c <HAL_GetTick>
 8002efe:	4602      	mov	r2, r0
 8002f00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f02:	1ad3      	subs	r3, r2, r3
 8002f04:	2b02      	cmp	r3, #2
 8002f06:	d901      	bls.n	8002f0c <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 8002f08:	2303      	movs	r3, #3
 8002f0a:	e234      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 8002f0c:	4b3c      	ldr	r3, [pc, #240]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1f0      	bne.n	8002efa <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d036      	beq.n	8002f92 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d019      	beq.n	8002f60 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 8002f2c:	4b34      	ldr	r3, [pc, #208]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	4a33      	ldr	r2, [pc, #204]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f32:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f36:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002f38:	f7fd fdb0 	bl	8000a9c <HAL_GetTick>
 8002f3c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002f3e:	e008      	b.n	8002f52 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002f40:	f7fd fdac 	bl	8000a9c <HAL_GetTick>
 8002f44:	4602      	mov	r2, r0
 8002f46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f48:	1ad3      	subs	r3, r2, r3
 8002f4a:	2b02      	cmp	r3, #2
 8002f4c:	d901      	bls.n	8002f52 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 8002f4e:	2303      	movs	r3, #3
 8002f50:	e211      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 8002f52:	4b2b      	ldr	r3, [pc, #172]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d0f0      	beq.n	8002f40 <HAL_RCC_OscConfig+0x974>
 8002f5e:	e018      	b.n	8002f92 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 8002f60:	4b27      	ldr	r3, [pc, #156]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f62:	681b      	ldr	r3, [r3, #0]
 8002f64:	4a26      	ldr	r2, [pc, #152]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f66:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002f6a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8002f6c:	f7fd fd96 	bl	8000a9c <HAL_GetTick>
 8002f70:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8002f74:	f7fd fd92 	bl	8000a9c <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e1f7      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8002f86:	4b1e      	ldr	r3, [pc, #120]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d1f0      	bne.n	8002f74 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	681b      	ldr	r3, [r3, #0]
 8002f96:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d07f      	beq.n	800309e <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d062      	beq.n	800306c <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8002fa6:	4b16      	ldr	r3, [pc, #88]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	4a15      	ldr	r2, [pc, #84]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fac:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002fb0:	6093      	str	r3, [r2, #8]
 8002fb2:	4b13      	ldr	r3, [pc, #76]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fb4:	689b      	ldr	r3, [r3, #8]
 8002fb6:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002fbe:	4910      	ldr	r1, [pc, #64]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fc0:	4313      	orrs	r3, r2
 8002fc2:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002fcc:	d309      	bcc.n	8002fe2 <HAL_RCC_OscConfig+0xa16>
 8002fce:	4b0c      	ldr	r3, [pc, #48]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fd0:	68db      	ldr	r3, [r3, #12]
 8002fd2:	f023 021f 	bic.w	r2, r3, #31
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	6a1b      	ldr	r3, [r3, #32]
 8002fda:	4909      	ldr	r1, [pc, #36]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60cb      	str	r3, [r1, #12]
 8002fe0:	e02a      	b.n	8003038 <HAL_RCC_OscConfig+0xa6c>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	da0c      	bge.n	8003004 <HAL_RCC_OscConfig+0xa38>
 8002fea:	4b05      	ldr	r3, [pc, #20]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002fec:	68db      	ldr	r3, [r3, #12]
 8002fee:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6a1b      	ldr	r3, [r3, #32]
 8002ff6:	015b      	lsls	r3, r3, #5
 8002ff8:	4901      	ldr	r1, [pc, #4]	@ (8003000 <HAL_RCC_OscConfig+0xa34>)
 8002ffa:	4313      	orrs	r3, r2
 8002ffc:	60cb      	str	r3, [r1, #12]
 8002ffe:	e01b      	b.n	8003038 <HAL_RCC_OscConfig+0xa6c>
 8003000:	46020c00 	.word	0x46020c00
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003008:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800300c:	d30a      	bcc.n	8003024 <HAL_RCC_OscConfig+0xa58>
 800300e:	4ba1      	ldr	r3, [pc, #644]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003010:	68db      	ldr	r3, [r3, #12]
 8003012:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	6a1b      	ldr	r3, [r3, #32]
 800301a:	029b      	lsls	r3, r3, #10
 800301c:	499d      	ldr	r1, [pc, #628]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800301e:	4313      	orrs	r3, r2
 8003020:	60cb      	str	r3, [r1, #12]
 8003022:	e009      	b.n	8003038 <HAL_RCC_OscConfig+0xa6c>
 8003024:	4b9b      	ldr	r3, [pc, #620]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003026:	68db      	ldr	r3, [r3, #12]
 8003028:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6a1b      	ldr	r3, [r3, #32]
 8003030:	03db      	lsls	r3, r3, #15
 8003032:	4998      	ldr	r1, [pc, #608]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003034:	4313      	orrs	r3, r2
 8003036:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 8003038:	4b96      	ldr	r3, [pc, #600]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	4a95      	ldr	r2, [pc, #596]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800303e:	f043 0310 	orr.w	r3, r3, #16
 8003042:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003044:	f7fd fd2a 	bl	8000a9c <HAL_GetTick>
 8003048:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800304a:	e008      	b.n	800305e <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800304c:	f7fd fd26 	bl	8000a9c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	2b02      	cmp	r3, #2
 8003058:	d901      	bls.n	800305e <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 800305a:	2303      	movs	r3, #3
 800305c:	e18b      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800305e:	4b8d      	ldr	r3, [pc, #564]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f003 0320 	and.w	r3, r3, #32
 8003066:	2b00      	cmp	r3, #0
 8003068:	d0f0      	beq.n	800304c <HAL_RCC_OscConfig+0xa80>
 800306a:	e018      	b.n	800309e <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 800306c:	4b89      	ldr	r3, [pc, #548]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	4a88      	ldr	r2, [pc, #544]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003072:	f023 0310 	bic.w	r3, r3, #16
 8003076:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003078:	f7fd fd10 	bl	8000a9c <HAL_GetTick>
 800307c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003080:	f7fd fd0c 	bl	8000a9c <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e171      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003092:	4b80      	ldr	r3, [pc, #512]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 0320 	and.w	r3, r3, #32
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	f000 8166 	beq.w	8003374 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 80030a8:	2300      	movs	r3, #0
 80030aa:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030ae:	4b79      	ldr	r3, [pc, #484]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80030b0:	69db      	ldr	r3, [r3, #28]
 80030b2:	f003 030c 	and.w	r3, r3, #12
 80030b6:	2b0c      	cmp	r3, #12
 80030b8:	f000 80f2 	beq.w	80032a0 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80030c0:	2b02      	cmp	r3, #2
 80030c2:	f040 80c5 	bne.w	8003250 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80030c6:	4b73      	ldr	r3, [pc, #460]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a72      	ldr	r2, [pc, #456]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80030cc:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80030d0:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80030d2:	f7fd fce3 	bl	8000a9c <HAL_GetTick>
 80030d6:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80030d8:	e008      	b.n	80030ec <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80030da:	f7fd fcdf 	bl	8000a9c <HAL_GetTick>
 80030de:	4602      	mov	r2, r0
 80030e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030e2:	1ad3      	subs	r3, r2, r3
 80030e4:	2b02      	cmp	r3, #2
 80030e6:	d901      	bls.n	80030ec <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 80030e8:	2303      	movs	r3, #3
 80030ea:	e144      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80030ec:	4b69      	ldr	r3, [pc, #420]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d1f0      	bne.n	80030da <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80030f8:	4b66      	ldr	r3, [pc, #408]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80030fa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80030fe:	f003 0304 	and.w	r3, r3, #4
 8003102:	2b00      	cmp	r3, #0
 8003104:	d111      	bne.n	800312a <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 8003106:	4b63      	ldr	r3, [pc, #396]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003108:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800310c:	4a61      	ldr	r2, [pc, #388]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800310e:	f043 0304 	orr.w	r3, r3, #4
 8003112:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003116:	4b5f      	ldr	r3, [pc, #380]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003118:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800311c:	f003 0304 	and.w	r3, r3, #4
 8003120:	60fb      	str	r3, [r7, #12]
 8003122:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 8003124:	2301      	movs	r3, #1
 8003126:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 800312a:	4b5b      	ldr	r3, [pc, #364]	@ (8003298 <HAL_RCC_OscConfig+0xccc>)
 800312c:	68db      	ldr	r3, [r3, #12]
 800312e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003132:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003136:	d102      	bne.n	800313e <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 8003138:	2301      	movs	r3, #1
 800313a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 800313e:	4b56      	ldr	r3, [pc, #344]	@ (8003298 <HAL_RCC_OscConfig+0xccc>)
 8003140:	68db      	ldr	r3, [r3, #12]
 8003142:	4a55      	ldr	r2, [pc, #340]	@ (8003298 <HAL_RCC_OscConfig+0xccc>)
 8003144:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003148:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 800314a:	4b52      	ldr	r3, [pc, #328]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800314c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800314e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003152:	f023 0303 	bic.w	r3, r3, #3
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800315e:	3a01      	subs	r2, #1
 8003160:	0212      	lsls	r2, r2, #8
 8003162:	4311      	orrs	r1, r2
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8003168:	430a      	orrs	r2, r1
 800316a:	494a      	ldr	r1, [pc, #296]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 800316c:	4313      	orrs	r3, r2
 800316e:	628b      	str	r3, [r1, #40]	@ 0x28
 8003170:	4b48      	ldr	r3, [pc, #288]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003172:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003174:	4b49      	ldr	r3, [pc, #292]	@ (800329c <HAL_RCC_OscConfig+0xcd0>)
 8003176:	4013      	ands	r3, r2
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800317c:	3a01      	subs	r2, #1
 800317e:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8003186:	3a01      	subs	r2, #1
 8003188:	0252      	lsls	r2, r2, #9
 800318a:	b292      	uxth	r2, r2
 800318c:	4311      	orrs	r1, r2
 800318e:	687a      	ldr	r2, [r7, #4]
 8003190:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003192:	3a01      	subs	r2, #1
 8003194:	0412      	lsls	r2, r2, #16
 8003196:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800319a:	4311      	orrs	r1, r2
 800319c:	687a      	ldr	r2, [r7, #4]
 800319e:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80031a0:	3a01      	subs	r2, #1
 80031a2:	0612      	lsls	r2, r2, #24
 80031a4:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80031a8:	430a      	orrs	r2, r1
 80031aa:	493a      	ldr	r1, [pc, #232]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031ac:	4313      	orrs	r3, r2
 80031ae:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80031b0:	4b38      	ldr	r3, [pc, #224]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031b4:	4a37      	ldr	r2, [pc, #220]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031b6:	f023 0310 	bic.w	r3, r3, #16
 80031ba:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c0:	4a34      	ldr	r2, [pc, #208]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031c2:	00db      	lsls	r3, r3, #3
 80031c4:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80031c6:	4b33      	ldr	r3, [pc, #204]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031ca:	4a32      	ldr	r2, [pc, #200]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031cc:	f043 0310 	orr.w	r3, r3, #16
 80031d0:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 80031d2:	4b30      	ldr	r3, [pc, #192]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80031d6:	f023 020c 	bic.w	r2, r3, #12
 80031da:	687b      	ldr	r3, [r7, #4]
 80031dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80031de:	492d      	ldr	r1, [pc, #180]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 80031e0:	4313      	orrs	r3, r2
 80031e2:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 80031e4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d105      	bne.n	80031f8 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80031ec:	4b2a      	ldr	r3, [pc, #168]	@ (8003298 <HAL_RCC_OscConfig+0xccc>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	4a29      	ldr	r2, [pc, #164]	@ (8003298 <HAL_RCC_OscConfig+0xccc>)
 80031f2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80031f6:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 80031f8:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80031fc:	2b01      	cmp	r3, #1
 80031fe:	d107      	bne.n	8003210 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003200:	4b24      	ldr	r3, [pc, #144]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003206:	4a23      	ldr	r2, [pc, #140]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003208:	f023 0304 	bic.w	r3, r3, #4
 800320c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8003210:	4b20      	ldr	r3, [pc, #128]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	4a1f      	ldr	r2, [pc, #124]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003216:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800321a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800321c:	f7fd fc3e 	bl	8000a9c <HAL_GetTick>
 8003220:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003222:	e008      	b.n	8003236 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003224:	f7fd fc3a 	bl	8000a9c <HAL_GetTick>
 8003228:	4602      	mov	r2, r0
 800322a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800322c:	1ad3      	subs	r3, r2, r3
 800322e:	2b02      	cmp	r3, #2
 8003230:	d901      	bls.n	8003236 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8003232:	2303      	movs	r3, #3
 8003234:	e09f      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003236:	4b17      	ldr	r3, [pc, #92]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d0f0      	beq.n	8003224 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8003242:	4b14      	ldr	r3, [pc, #80]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003244:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003246:	4a13      	ldr	r2, [pc, #76]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003248:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800324c:	6293      	str	r3, [r2, #40]	@ 0x28
 800324e:	e091      	b.n	8003374 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8003250:	4b10      	ldr	r3, [pc, #64]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a0f      	ldr	r2, [pc, #60]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003256:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800325a:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800325c:	f7fd fc1e 	bl	8000a9c <HAL_GetTick>
 8003260:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003262:	e008      	b.n	8003276 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003264:	f7fd fc1a 	bl	8000a9c <HAL_GetTick>
 8003268:	4602      	mov	r2, r0
 800326a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800326c:	1ad3      	subs	r3, r2, r3
 800326e:	2b02      	cmp	r3, #2
 8003270:	d901      	bls.n	8003276 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003272:	2303      	movs	r3, #3
 8003274:	e07f      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003276:	4b07      	ldr	r3, [pc, #28]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800327e:	2b00      	cmp	r3, #0
 8003280:	d1f0      	bne.n	8003264 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003282:	4b04      	ldr	r3, [pc, #16]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003284:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003286:	4a03      	ldr	r2, [pc, #12]	@ (8003294 <HAL_RCC_OscConfig+0xcc8>)
 8003288:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 800328c:	f023 0303 	bic.w	r3, r3, #3
 8003290:	6293      	str	r3, [r2, #40]	@ 0x28
 8003292:	e06f      	b.n	8003374 <HAL_RCC_OscConfig+0xda8>
 8003294:	46020c00 	.word	0x46020c00
 8003298:	46020800 	.word	0x46020800
 800329c:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 80032a0:	4b37      	ldr	r3, [pc, #220]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 80032a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80032a4:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 80032a6:	4b36      	ldr	r3, [pc, #216]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 80032a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80032aa:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032b0:	2b01      	cmp	r3, #1
 80032b2:	d039      	beq.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80032b4:	69fb      	ldr	r3, [r7, #28]
 80032b6:	f003 0203 	and.w	r2, r3, #3
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80032be:	429a      	cmp	r2, r3
 80032c0:	d132      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 80032c2:	69fb      	ldr	r3, [r7, #28]
 80032c4:	0a1b      	lsrs	r3, r3, #8
 80032c6:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ce:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 80032d0:	429a      	cmp	r2, r3
 80032d2:	d129      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80032d4:	69fb      	ldr	r3, [r7, #28]
 80032d6:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 80032de:	429a      	cmp	r2, r3
 80032e0:	d122      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80032e2:	69bb      	ldr	r3, [r7, #24]
 80032e4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032ec:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d11a      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 80032f2:	69bb      	ldr	r3, [r7, #24]
 80032f4:	0a5b      	lsrs	r3, r3, #9
 80032f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032fe:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003300:	429a      	cmp	r2, r3
 8003302:	d111      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003304:	69bb      	ldr	r3, [r7, #24]
 8003306:	0c1b      	lsrs	r3, r3, #16
 8003308:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003310:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8003312:	429a      	cmp	r2, r3
 8003314:	d108      	bne.n	8003328 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8003316:	69bb      	ldr	r3, [r7, #24]
 8003318:	0e1b      	lsrs	r3, r3, #24
 800331a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003322:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8003324:	429a      	cmp	r2, r3
 8003326:	d001      	beq.n	800332c <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8003328:	2301      	movs	r3, #1
 800332a:	e024      	b.n	8003376 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800332c:	4b14      	ldr	r3, [pc, #80]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 800332e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003330:	08db      	lsrs	r3, r3, #3
 8003332:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 800333a:	429a      	cmp	r2, r3
 800333c:	d01a      	beq.n	8003374 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 800333e:	4b10      	ldr	r3, [pc, #64]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 8003340:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003342:	4a0f      	ldr	r2, [pc, #60]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 8003344:	f023 0310 	bic.w	r3, r3, #16
 8003348:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800334a:	f7fd fba7 	bl	8000a9c <HAL_GetTick>
 800334e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8003350:	bf00      	nop
 8003352:	f7fd fba3 	bl	8000a9c <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800335a:	4293      	cmp	r3, r2
 800335c:	d0f9      	beq.n	8003352 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003362:	4a07      	ldr	r2, [pc, #28]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 8003364:	00db      	lsls	r3, r3, #3
 8003366:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8003368:	4b05      	ldr	r3, [pc, #20]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 800336a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800336c:	4a04      	ldr	r2, [pc, #16]	@ (8003380 <HAL_RCC_OscConfig+0xdb4>)
 800336e:	f043 0310 	orr.w	r3, r3, #16
 8003372:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003374:	2300      	movs	r3, #0
}
 8003376:	4618      	mov	r0, r3
 8003378:	3738      	adds	r7, #56	@ 0x38
 800337a:	46bd      	mov	sp, r7
 800337c:	bd80      	pop	{r7, pc}
 800337e:	bf00      	nop
 8003380:	46020c00 	.word	0x46020c00

08003384 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
 800338c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	2b00      	cmp	r3, #0
 8003392:	d101      	bne.n	8003398 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003394:	2301      	movs	r3, #1
 8003396:	e1d9      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003398:	4b9b      	ldr	r3, [pc, #620]	@ (8003608 <HAL_RCC_ClockConfig+0x284>)
 800339a:	681b      	ldr	r3, [r3, #0]
 800339c:	f003 030f 	and.w	r3, r3, #15
 80033a0:	683a      	ldr	r2, [r7, #0]
 80033a2:	429a      	cmp	r2, r3
 80033a4:	d910      	bls.n	80033c8 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033a6:	4b98      	ldr	r3, [pc, #608]	@ (8003608 <HAL_RCC_ClockConfig+0x284>)
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	f023 020f 	bic.w	r2, r3, #15
 80033ae:	4996      	ldr	r1, [pc, #600]	@ (8003608 <HAL_RCC_ClockConfig+0x284>)
 80033b0:	683b      	ldr	r3, [r7, #0]
 80033b2:	4313      	orrs	r3, r2
 80033b4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80033b6:	4b94      	ldr	r3, [pc, #592]	@ (8003608 <HAL_RCC_ClockConfig+0x284>)
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f003 030f 	and.w	r3, r3, #15
 80033be:	683a      	ldr	r2, [r7, #0]
 80033c0:	429a      	cmp	r2, r3
 80033c2:	d001      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80033c4:	2301      	movs	r3, #1
 80033c6:	e1c1      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	f003 0310 	and.w	r3, r3, #16
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d010      	beq.n	80033f6 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	695a      	ldr	r2, [r3, #20]
 80033d8:	4b8c      	ldr	r3, [pc, #560]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80033da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033dc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80033e0:	429a      	cmp	r2, r3
 80033e2:	d908      	bls.n	80033f6 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 80033e4:	4b89      	ldr	r3, [pc, #548]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80033e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033e8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	695b      	ldr	r3, [r3, #20]
 80033f0:	4986      	ldr	r1, [pc, #536]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80033f2:	4313      	orrs	r3, r2
 80033f4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0308 	and.w	r3, r3, #8
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d012      	beq.n	8003428 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	691a      	ldr	r2, [r3, #16]
 8003406:	4b81      	ldr	r3, [pc, #516]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003408:	6a1b      	ldr	r3, [r3, #32]
 800340a:	091b      	lsrs	r3, r3, #4
 800340c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003410:	429a      	cmp	r2, r3
 8003412:	d909      	bls.n	8003428 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003414:	4b7d      	ldr	r3, [pc, #500]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003416:	6a1b      	ldr	r3, [r3, #32]
 8003418:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	691b      	ldr	r3, [r3, #16]
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	497a      	ldr	r1, [pc, #488]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003424:	4313      	orrs	r3, r2
 8003426:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0304 	and.w	r3, r3, #4
 8003430:	2b00      	cmp	r3, #0
 8003432:	d010      	beq.n	8003456 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	68da      	ldr	r2, [r3, #12]
 8003438:	4b74      	ldr	r3, [pc, #464]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 800343a:	6a1b      	ldr	r3, [r3, #32]
 800343c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003440:	429a      	cmp	r2, r3
 8003442:	d908      	bls.n	8003456 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003444:	4b71      	ldr	r3, [pc, #452]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003446:	6a1b      	ldr	r3, [r3, #32]
 8003448:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	496e      	ldr	r1, [pc, #440]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003452:	4313      	orrs	r3, r2
 8003454:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	f003 0302 	and.w	r3, r3, #2
 800345e:	2b00      	cmp	r3, #0
 8003460:	d010      	beq.n	8003484 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	689a      	ldr	r2, [r3, #8]
 8003466:	4b69      	ldr	r3, [pc, #420]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003468:	6a1b      	ldr	r3, [r3, #32]
 800346a:	f003 030f 	and.w	r3, r3, #15
 800346e:	429a      	cmp	r2, r3
 8003470:	d908      	bls.n	8003484 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003472:	4b66      	ldr	r3, [pc, #408]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003474:	6a1b      	ldr	r3, [r3, #32]
 8003476:	f023 020f 	bic.w	r2, r3, #15
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	4963      	ldr	r1, [pc, #396]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003480:	4313      	orrs	r3, r2
 8003482:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	f003 0301 	and.w	r3, r3, #1
 800348c:	2b00      	cmp	r3, #0
 800348e:	f000 80d2 	beq.w	8003636 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003492:	2300      	movs	r3, #0
 8003494:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	685b      	ldr	r3, [r3, #4]
 800349a:	2b03      	cmp	r3, #3
 800349c:	d143      	bne.n	8003526 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800349e:	4b5b      	ldr	r3, [pc, #364]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80034a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034a4:	f003 0304 	and.w	r3, r3, #4
 80034a8:	2b00      	cmp	r3, #0
 80034aa:	d110      	bne.n	80034ce <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 80034ac:	4b57      	ldr	r3, [pc, #348]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80034ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034b2:	4a56      	ldr	r2, [pc, #344]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80034b4:	f043 0304 	orr.w	r3, r3, #4
 80034b8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80034bc:	4b53      	ldr	r3, [pc, #332]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80034be:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80034c2:	f003 0304 	and.w	r3, r3, #4
 80034c6:	60bb      	str	r3, [r7, #8]
 80034c8:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 80034ca:	2301      	movs	r3, #1
 80034cc:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 80034ce:	f7fd fae5 	bl	8000a9c <HAL_GetTick>
 80034d2:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 80034d4:	4b4e      	ldr	r3, [pc, #312]	@ (8003610 <HAL_RCC_ClockConfig+0x28c>)
 80034d6:	68db      	ldr	r3, [r3, #12]
 80034d8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00f      	beq.n	8003500 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80034e0:	e008      	b.n	80034f4 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 80034e2:	f7fd fadb 	bl	8000a9c <HAL_GetTick>
 80034e6:	4602      	mov	r2, r0
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	1ad3      	subs	r3, r2, r3
 80034ec:	2b02      	cmp	r3, #2
 80034ee:	d901      	bls.n	80034f4 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 80034f0:	2303      	movs	r3, #3
 80034f2:	e12b      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 80034f4:	4b46      	ldr	r3, [pc, #280]	@ (8003610 <HAL_RCC_ClockConfig+0x28c>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80034fc:	2b00      	cmp	r3, #0
 80034fe:	d0f0      	beq.n	80034e2 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003500:	7dfb      	ldrb	r3, [r7, #23]
 8003502:	2b01      	cmp	r3, #1
 8003504:	d107      	bne.n	8003516 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8003506:	4b41      	ldr	r3, [pc, #260]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003508:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800350c:	4a3f      	ldr	r2, [pc, #252]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 800350e:	f023 0304 	bic.w	r3, r3, #4
 8003512:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8003516:	4b3d      	ldr	r3, [pc, #244]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800351e:	2b00      	cmp	r3, #0
 8003520:	d121      	bne.n	8003566 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8003522:	2301      	movs	r3, #1
 8003524:	e112      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	685b      	ldr	r3, [r3, #4]
 800352a:	2b02      	cmp	r3, #2
 800352c:	d107      	bne.n	800353e <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800352e:	4b37      	ldr	r3, [pc, #220]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003530:	681b      	ldr	r3, [r3, #0]
 8003532:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003536:	2b00      	cmp	r3, #0
 8003538:	d115      	bne.n	8003566 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 800353a:	2301      	movs	r3, #1
 800353c:	e106      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	685b      	ldr	r3, [r3, #4]
 8003542:	2b00      	cmp	r3, #0
 8003544:	d107      	bne.n	8003556 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8003546:	4b31      	ldr	r3, [pc, #196]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f003 0304 	and.w	r3, r3, #4
 800354e:	2b00      	cmp	r3, #0
 8003550:	d109      	bne.n	8003566 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003552:	2301      	movs	r3, #1
 8003554:	e0fa      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003556:	4b2d      	ldr	r3, [pc, #180]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800355e:	2b00      	cmp	r3, #0
 8003560:	d101      	bne.n	8003566 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8003562:	2301      	movs	r3, #1
 8003564:	e0f2      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8003566:	4b29      	ldr	r3, [pc, #164]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003568:	69db      	ldr	r3, [r3, #28]
 800356a:	f023 0203 	bic.w	r2, r3, #3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	4926      	ldr	r1, [pc, #152]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 8003574:	4313      	orrs	r3, r2
 8003576:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8003578:	f7fd fa90 	bl	8000a9c <HAL_GetTick>
 800357c:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	685b      	ldr	r3, [r3, #4]
 8003582:	2b03      	cmp	r3, #3
 8003584:	d112      	bne.n	80035ac <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003586:	e00a      	b.n	800359e <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003588:	f7fd fa88 	bl	8000a9c <HAL_GetTick>
 800358c:	4602      	mov	r2, r0
 800358e:	693b      	ldr	r3, [r7, #16]
 8003590:	1ad3      	subs	r3, r2, r3
 8003592:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003596:	4293      	cmp	r3, r2
 8003598:	d901      	bls.n	800359e <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800359a:	2303      	movs	r3, #3
 800359c:	e0d6      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800359e:	4b1b      	ldr	r3, [pc, #108]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80035a0:	69db      	ldr	r3, [r3, #28]
 80035a2:	f003 030c 	and.w	r3, r3, #12
 80035a6:	2b0c      	cmp	r3, #12
 80035a8:	d1ee      	bne.n	8003588 <HAL_RCC_ClockConfig+0x204>
 80035aa:	e044      	b.n	8003636 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	685b      	ldr	r3, [r3, #4]
 80035b0:	2b02      	cmp	r3, #2
 80035b2:	d112      	bne.n	80035da <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80035b4:	e00a      	b.n	80035cc <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035b6:	f7fd fa71 	bl	8000a9c <HAL_GetTick>
 80035ba:	4602      	mov	r2, r0
 80035bc:	693b      	ldr	r3, [r7, #16]
 80035be:	1ad3      	subs	r3, r2, r3
 80035c0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035c4:	4293      	cmp	r3, r2
 80035c6:	d901      	bls.n	80035cc <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 80035c8:	2303      	movs	r3, #3
 80035ca:	e0bf      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 80035cc:	4b0f      	ldr	r3, [pc, #60]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80035ce:	69db      	ldr	r3, [r3, #28]
 80035d0:	f003 030c 	and.w	r3, r3, #12
 80035d4:	2b08      	cmp	r3, #8
 80035d6:	d1ee      	bne.n	80035b6 <HAL_RCC_ClockConfig+0x232>
 80035d8:	e02d      	b.n	8003636 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	685b      	ldr	r3, [r3, #4]
 80035de:	2b00      	cmp	r3, #0
 80035e0:	d123      	bne.n	800362a <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80035e2:	e00a      	b.n	80035fa <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035e4:	f7fd fa5a 	bl	8000a9c <HAL_GetTick>
 80035e8:	4602      	mov	r2, r0
 80035ea:	693b      	ldr	r3, [r7, #16]
 80035ec:	1ad3      	subs	r3, r2, r3
 80035ee:	f241 3288 	movw	r2, #5000	@ 0x1388
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d901      	bls.n	80035fa <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 80035f6:	2303      	movs	r3, #3
 80035f8:	e0a8      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 80035fa:	4b04      	ldr	r3, [pc, #16]	@ (800360c <HAL_RCC_ClockConfig+0x288>)
 80035fc:	69db      	ldr	r3, [r3, #28]
 80035fe:	f003 030c 	and.w	r3, r3, #12
 8003602:	2b00      	cmp	r3, #0
 8003604:	d1ee      	bne.n	80035e4 <HAL_RCC_ClockConfig+0x260>
 8003606:	e016      	b.n	8003636 <HAL_RCC_ClockConfig+0x2b2>
 8003608:	40022000 	.word	0x40022000
 800360c:	46020c00 	.word	0x46020c00
 8003610:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003614:	f7fd fa42 	bl	8000a9c <HAL_GetTick>
 8003618:	4602      	mov	r2, r0
 800361a:	693b      	ldr	r3, [r7, #16]
 800361c:	1ad3      	subs	r3, r2, r3
 800361e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003622:	4293      	cmp	r3, r2
 8003624:	d901      	bls.n	800362a <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8003626:	2303      	movs	r3, #3
 8003628:	e090      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 800362a:	4b4a      	ldr	r3, [pc, #296]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 800362c:	69db      	ldr	r3, [r3, #28]
 800362e:	f003 030c 	and.w	r3, r3, #12
 8003632:	2b04      	cmp	r3, #4
 8003634:	d1ee      	bne.n	8003614 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	f003 0302 	and.w	r3, r3, #2
 800363e:	2b00      	cmp	r3, #0
 8003640:	d010      	beq.n	8003664 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689a      	ldr	r2, [r3, #8]
 8003646:	4b43      	ldr	r3, [pc, #268]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 8003648:	6a1b      	ldr	r3, [r3, #32]
 800364a:	f003 030f 	and.w	r3, r3, #15
 800364e:	429a      	cmp	r2, r3
 8003650:	d208      	bcs.n	8003664 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003652:	4b40      	ldr	r3, [pc, #256]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 8003654:	6a1b      	ldr	r3, [r3, #32]
 8003656:	f023 020f 	bic.w	r2, r3, #15
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	689b      	ldr	r3, [r3, #8]
 800365e:	493d      	ldr	r1, [pc, #244]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 8003660:	4313      	orrs	r3, r2
 8003662:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003664:	4b3c      	ldr	r3, [pc, #240]	@ (8003758 <HAL_RCC_ClockConfig+0x3d4>)
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	f003 030f 	and.w	r3, r3, #15
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d210      	bcs.n	8003694 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003672:	4b39      	ldr	r3, [pc, #228]	@ (8003758 <HAL_RCC_ClockConfig+0x3d4>)
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	f023 020f 	bic.w	r2, r3, #15
 800367a:	4937      	ldr	r1, [pc, #220]	@ (8003758 <HAL_RCC_ClockConfig+0x3d4>)
 800367c:	683b      	ldr	r3, [r7, #0]
 800367e:	4313      	orrs	r3, r2
 8003680:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003682:	4b35      	ldr	r3, [pc, #212]	@ (8003758 <HAL_RCC_ClockConfig+0x3d4>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	f003 030f 	and.w	r3, r3, #15
 800368a:	683a      	ldr	r2, [r7, #0]
 800368c:	429a      	cmp	r2, r3
 800368e:	d001      	beq.n	8003694 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8003690:	2301      	movs	r3, #1
 8003692:	e05b      	b.n	800374c <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	f003 0304 	and.w	r3, r3, #4
 800369c:	2b00      	cmp	r3, #0
 800369e:	d010      	beq.n	80036c2 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	68da      	ldr	r2, [r3, #12]
 80036a4:	4b2b      	ldr	r3, [pc, #172]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036a6:	6a1b      	ldr	r3, [r3, #32]
 80036a8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036ac:	429a      	cmp	r2, r3
 80036ae:	d208      	bcs.n	80036c2 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80036b0:	4b28      	ldr	r3, [pc, #160]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036b2:	6a1b      	ldr	r3, [r3, #32]
 80036b4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	68db      	ldr	r3, [r3, #12]
 80036bc:	4925      	ldr	r1, [pc, #148]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036be:	4313      	orrs	r3, r2
 80036c0:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	f003 0308 	and.w	r3, r3, #8
 80036ca:	2b00      	cmp	r3, #0
 80036cc:	d012      	beq.n	80036f4 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	691a      	ldr	r2, [r3, #16]
 80036d2:	4b20      	ldr	r3, [pc, #128]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036d4:	6a1b      	ldr	r3, [r3, #32]
 80036d6:	091b      	lsrs	r3, r3, #4
 80036d8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036dc:	429a      	cmp	r2, r3
 80036de:	d209      	bcs.n	80036f4 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80036e0:	4b1c      	ldr	r3, [pc, #112]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036e2:	6a1b      	ldr	r3, [r3, #32]
 80036e4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	691b      	ldr	r3, [r3, #16]
 80036ec:	011b      	lsls	r3, r3, #4
 80036ee:	4919      	ldr	r1, [pc, #100]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 80036f0:	4313      	orrs	r3, r2
 80036f2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	f003 0310 	and.w	r3, r3, #16
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d010      	beq.n	8003722 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	695a      	ldr	r2, [r3, #20]
 8003704:	4b13      	ldr	r3, [pc, #76]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 8003706:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003708:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 800370c:	429a      	cmp	r2, r3
 800370e:	d208      	bcs.n	8003722 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8003710:	4b10      	ldr	r3, [pc, #64]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 8003712:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003714:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	695b      	ldr	r3, [r3, #20]
 800371c:	490d      	ldr	r1, [pc, #52]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 800371e:	4313      	orrs	r3, r2
 8003720:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003722:	f000 f821 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8003726:	4602      	mov	r2, r0
 8003728:	4b0a      	ldr	r3, [pc, #40]	@ (8003754 <HAL_RCC_ClockConfig+0x3d0>)
 800372a:	6a1b      	ldr	r3, [r3, #32]
 800372c:	f003 030f 	and.w	r3, r3, #15
 8003730:	490a      	ldr	r1, [pc, #40]	@ (800375c <HAL_RCC_ClockConfig+0x3d8>)
 8003732:	5ccb      	ldrb	r3, [r1, r3]
 8003734:	fa22 f303 	lsr.w	r3, r2, r3
 8003738:	4a09      	ldr	r2, [pc, #36]	@ (8003760 <HAL_RCC_ClockConfig+0x3dc>)
 800373a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800373c:	4b09      	ldr	r3, [pc, #36]	@ (8003764 <HAL_RCC_ClockConfig+0x3e0>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	4618      	mov	r0, r3
 8003742:	f7fd f921 	bl	8000988 <HAL_InitTick>
 8003746:	4603      	mov	r3, r0
 8003748:	73fb      	strb	r3, [r7, #15]

  return status;
 800374a:	7bfb      	ldrb	r3, [r7, #15]
}
 800374c:	4618      	mov	r0, r3
 800374e:	3718      	adds	r7, #24
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	46020c00 	.word	0x46020c00
 8003758:	40022000 	.word	0x40022000
 800375c:	08008090 	.word	0x08008090
 8003760:	2000001c 	.word	0x2000001c
 8003764:	20000014 	.word	0x20000014

08003768 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003768:	b480      	push	{r7}
 800376a:	b08b      	sub	sp, #44	@ 0x2c
 800376c:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800376e:	2300      	movs	r3, #0
 8003770:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003772:	2300      	movs	r3, #0
 8003774:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003776:	4b78      	ldr	r3, [pc, #480]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003778:	69db      	ldr	r3, [r3, #28]
 800377a:	f003 030c 	and.w	r3, r3, #12
 800377e:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003780:	4b75      	ldr	r3, [pc, #468]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003782:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003784:	f003 0303 	and.w	r3, r3, #3
 8003788:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800378a:	69bb      	ldr	r3, [r7, #24]
 800378c:	2b00      	cmp	r3, #0
 800378e:	d005      	beq.n	800379c <HAL_RCC_GetSysClockFreq+0x34>
 8003790:	69bb      	ldr	r3, [r7, #24]
 8003792:	2b0c      	cmp	r3, #12
 8003794:	d121      	bne.n	80037da <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	2b01      	cmp	r3, #1
 800379a:	d11e      	bne.n	80037da <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 800379c:	4b6e      	ldr	r3, [pc, #440]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800379e:	689b      	ldr	r3, [r3, #8]
 80037a0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d107      	bne.n	80037b8 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 80037a8:	4b6b      	ldr	r3, [pc, #428]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037aa:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80037ae:	0b1b      	lsrs	r3, r3, #12
 80037b0:	f003 030f 	and.w	r3, r3, #15
 80037b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80037b6:	e005      	b.n	80037c4 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 80037b8:	4b67      	ldr	r3, [pc, #412]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	0f1b      	lsrs	r3, r3, #28
 80037be:	f003 030f 	and.w	r3, r3, #15
 80037c2:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80037c4:	4a65      	ldr	r2, [pc, #404]	@ (800395c <HAL_RCC_GetSysClockFreq+0x1f4>)
 80037c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80037cc:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80037ce:	69bb      	ldr	r3, [r7, #24]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d110      	bne.n	80037f6 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80037d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80037d6:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80037d8:	e00d      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80037da:	4b5f      	ldr	r3, [pc, #380]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80037dc:	69db      	ldr	r3, [r3, #28]
 80037de:	f003 030c 	and.w	r3, r3, #12
 80037e2:	2b04      	cmp	r3, #4
 80037e4:	d102      	bne.n	80037ec <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80037e6:	4b5e      	ldr	r3, [pc, #376]	@ (8003960 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80037e8:	623b      	str	r3, [r7, #32]
 80037ea:	e004      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 80037ec:	69bb      	ldr	r3, [r7, #24]
 80037ee:	2b08      	cmp	r3, #8
 80037f0:	d101      	bne.n	80037f6 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80037f2:	4b5b      	ldr	r3, [pc, #364]	@ (8003960 <HAL_RCC_GetSysClockFreq+0x1f8>)
 80037f4:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80037f6:	69bb      	ldr	r3, [r7, #24]
 80037f8:	2b0c      	cmp	r3, #12
 80037fa:	f040 80a5 	bne.w	8003948 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80037fe:	4b56      	ldr	r3, [pc, #344]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003800:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003802:	f003 0303 	and.w	r3, r3, #3
 8003806:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003808:	4b53      	ldr	r3, [pc, #332]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800380a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800380c:	0a1b      	lsrs	r3, r3, #8
 800380e:	f003 030f 	and.w	r3, r3, #15
 8003812:	3301      	adds	r3, #1
 8003814:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003816:	4b50      	ldr	r3, [pc, #320]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003818:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800381a:	091b      	lsrs	r3, r3, #4
 800381c:	f003 0301 	and.w	r3, r3, #1
 8003820:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003822:	4b4d      	ldr	r3, [pc, #308]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003824:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003826:	08db      	lsrs	r3, r3, #3
 8003828:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800382c:	68ba      	ldr	r2, [r7, #8]
 800382e:	fb02 f303 	mul.w	r3, r2, r3
 8003832:	ee07 3a90 	vmov	s15, r3
 8003836:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800383a:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 800383e:	693b      	ldr	r3, [r7, #16]
 8003840:	2b02      	cmp	r3, #2
 8003842:	d003      	beq.n	800384c <HAL_RCC_GetSysClockFreq+0xe4>
 8003844:	693b      	ldr	r3, [r7, #16]
 8003846:	2b03      	cmp	r3, #3
 8003848:	d022      	beq.n	8003890 <HAL_RCC_GetSysClockFreq+0x128>
 800384a:	e043      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	ee07 3a90 	vmov	s15, r3
 8003852:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003856:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003964 <HAL_RCC_GetSysClockFreq+0x1fc>
 800385a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800385e:	4b3e      	ldr	r3, [pc, #248]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003860:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003862:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003866:	ee07 3a90 	vmov	s15, r3
 800386a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800386e:	ed97 6a01 	vldr	s12, [r7, #4]
 8003872:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003968 <HAL_RCC_GetSysClockFreq+0x200>
 8003876:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800387a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800387e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003882:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003886:	ee67 7a27 	vmul.f32	s15, s14, s15
 800388a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800388e:	e046      	b.n	800391e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003890:	68fb      	ldr	r3, [r7, #12]
 8003892:	ee07 3a90 	vmov	s15, r3
 8003896:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800389a:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003964 <HAL_RCC_GetSysClockFreq+0x1fc>
 800389e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038a2:	4b2d      	ldr	r3, [pc, #180]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80038a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038aa:	ee07 3a90 	vmov	s15, r3
 80038ae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80038b2:	ed97 6a01 	vldr	s12, [r7, #4]
 80038b6:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003968 <HAL_RCC_GetSysClockFreq+0x200>
 80038ba:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80038be:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80038c2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80038c6:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80038ca:	ee67 7a27 	vmul.f32	s15, s14, s15
 80038ce:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80038d2:	e024      	b.n	800391e <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80038d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80038d6:	ee07 3a90 	vmov	s15, r3
 80038da:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	ee07 3a90 	vmov	s15, r3
 80038e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80038e8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80038ec:	4b1a      	ldr	r3, [pc, #104]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80038ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038f0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80038f4:	ee07 3a90 	vmov	s15, r3
 80038f8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80038fc:	ed97 6a01 	vldr	s12, [r7, #4]
 8003900:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003968 <HAL_RCC_GetSysClockFreq+0x200>
 8003904:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003908:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800390c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003910:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003914:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003918:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800391c:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 800391e:	4b0e      	ldr	r3, [pc, #56]	@ (8003958 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003920:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003922:	0e1b      	lsrs	r3, r3, #24
 8003924:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003928:	3301      	adds	r3, #1
 800392a:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	ee07 3a90 	vmov	s15, r3
 8003932:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003936:	edd7 6a07 	vldr	s13, [r7, #28]
 800393a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800393e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003942:	ee17 3a90 	vmov	r3, s15
 8003946:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003948:	6a3b      	ldr	r3, [r7, #32]
}
 800394a:	4618      	mov	r0, r3
 800394c:	372c      	adds	r7, #44	@ 0x2c
 800394e:	46bd      	mov	sp, r7
 8003950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003954:	4770      	bx	lr
 8003956:	bf00      	nop
 8003958:	46020c00 	.word	0x46020c00
 800395c:	080080a8 	.word	0x080080a8
 8003960:	00f42400 	.word	0x00f42400
 8003964:	4b742400 	.word	0x4b742400
 8003968:	46000000 	.word	0x46000000

0800396c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800396c:	b580      	push	{r7, lr}
 800396e:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003970:	f7ff fefa 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8003974:	4602      	mov	r2, r0
 8003976:	4b07      	ldr	r3, [pc, #28]	@ (8003994 <HAL_RCC_GetHCLKFreq+0x28>)
 8003978:	6a1b      	ldr	r3, [r3, #32]
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	4906      	ldr	r1, [pc, #24]	@ (8003998 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003980:	5ccb      	ldrb	r3, [r1, r3]
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	4a05      	ldr	r2, [pc, #20]	@ (800399c <HAL_RCC_GetHCLKFreq+0x30>)
 8003988:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 800398a:	4b04      	ldr	r3, [pc, #16]	@ (800399c <HAL_RCC_GetHCLKFreq+0x30>)
 800398c:	681b      	ldr	r3, [r3, #0]
}
 800398e:	4618      	mov	r0, r3
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	46020c00 	.word	0x46020c00
 8003998:	08008090 	.word	0x08008090
 800399c:	2000001c 	.word	0x2000001c

080039a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 80039a4:	f7ff ffe2 	bl	800396c <HAL_RCC_GetHCLKFreq>
 80039a8:	4602      	mov	r2, r0
 80039aa:	4b05      	ldr	r3, [pc, #20]	@ (80039c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80039ac:	6a1b      	ldr	r3, [r3, #32]
 80039ae:	091b      	lsrs	r3, r3, #4
 80039b0:	f003 0307 	and.w	r3, r3, #7
 80039b4:	4903      	ldr	r1, [pc, #12]	@ (80039c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80039b6:	5ccb      	ldrb	r3, [r1, r3]
 80039b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039bc:	4618      	mov	r0, r3
 80039be:	bd80      	pop	{r7, pc}
 80039c0:	46020c00 	.word	0x46020c00
 80039c4:	080080a0 	.word	0x080080a0

080039c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80039c8:	b580      	push	{r7, lr}
 80039ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 80039cc:	f7ff ffce 	bl	800396c <HAL_RCC_GetHCLKFreq>
 80039d0:	4602      	mov	r2, r0
 80039d2:	4b05      	ldr	r3, [pc, #20]	@ (80039e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80039d4:	6a1b      	ldr	r3, [r3, #32]
 80039d6:	0a1b      	lsrs	r3, r3, #8
 80039d8:	f003 0307 	and.w	r3, r3, #7
 80039dc:	4903      	ldr	r1, [pc, #12]	@ (80039ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80039de:	5ccb      	ldrb	r3, [r1, r3]
 80039e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80039e4:	4618      	mov	r0, r3
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	46020c00 	.word	0x46020c00
 80039ec:	080080a0 	.word	0x080080a0

080039f0 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 80039f4:	f7ff ffba 	bl	800396c <HAL_RCC_GetHCLKFreq>
 80039f8:	4602      	mov	r2, r0
 80039fa:	4b05      	ldr	r3, [pc, #20]	@ (8003a10 <HAL_RCC_GetPCLK3Freq+0x20>)
 80039fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039fe:	091b      	lsrs	r3, r3, #4
 8003a00:	f003 0307 	and.w	r3, r3, #7
 8003a04:	4903      	ldr	r1, [pc, #12]	@ (8003a14 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003a06:	5ccb      	ldrb	r3, [r1, r3]
 8003a08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003a0c:	4618      	mov	r0, r3
 8003a0e:	bd80      	pop	{r7, pc}
 8003a10:	46020c00 	.word	0x46020c00
 8003a14:	080080a0 	.word	0x080080a0

08003a18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003a18:	b580      	push	{r7, lr}
 8003a1a:	b086      	sub	sp, #24
 8003a1c:	af00      	add	r7, sp, #0
 8003a1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003a20:	4b3e      	ldr	r3, [pc, #248]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a22:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a26:	f003 0304 	and.w	r3, r3, #4
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d003      	beq.n	8003a36 <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003a2e:	f7fe fd6f 	bl	8002510 <HAL_PWREx_GetVoltageRange>
 8003a32:	6178      	str	r0, [r7, #20]
 8003a34:	e019      	b.n	8003a6a <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003a36:	4b39      	ldr	r3, [pc, #228]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a38:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a3c:	4a37      	ldr	r2, [pc, #220]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a3e:	f043 0304 	orr.w	r3, r3, #4
 8003a42:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003a46:	4b35      	ldr	r3, [pc, #212]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a48:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a4c:	f003 0304 	and.w	r3, r3, #4
 8003a50:	60fb      	str	r3, [r7, #12]
 8003a52:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003a54:	f7fe fd5c 	bl	8002510 <HAL_PWREx_GetVoltageRange>
 8003a58:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003a5a:	4b30      	ldr	r3, [pc, #192]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a5c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003a60:	4a2e      	ldr	r2, [pc, #184]	@ (8003b1c <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003a62:	f023 0304 	bic.w	r3, r3, #4
 8003a66:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8003a6a:	697b      	ldr	r3, [r7, #20]
 8003a6c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003a70:	d003      	beq.n	8003a7a <RCC_SetFlashLatencyFromMSIRange+0x62>
 8003a72:	697b      	ldr	r3, [r7, #20]
 8003a74:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003a78:	d109      	bne.n	8003a8e <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a80:	d202      	bcs.n	8003a88 <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8003a82:	2301      	movs	r3, #1
 8003a84:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003a86:	e033      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8003a88:	2300      	movs	r3, #0
 8003a8a:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003a8c:	e030      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003a94:	d208      	bcs.n	8003aa8 <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003a96:	697b      	ldr	r3, [r7, #20]
 8003a98:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a9c:	d102      	bne.n	8003aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8003a9e:	2303      	movs	r3, #3
 8003aa0:	613b      	str	r3, [r7, #16]
 8003aa2:	e025      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8003aa4:	2301      	movs	r3, #1
 8003aa6:	e035      	b.n	8003b14 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003aae:	d90f      	bls.n	8003ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8003ab0:	697b      	ldr	r3, [r7, #20]
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	d109      	bne.n	8003aca <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003abc:	d902      	bls.n	8003ac4 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8003abe:	2300      	movs	r3, #0
 8003ac0:	613b      	str	r3, [r7, #16]
 8003ac2:	e015      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8003ac4:	2301      	movs	r3, #1
 8003ac6:	613b      	str	r3, [r7, #16]
 8003ac8:	e012      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8003aca:	2300      	movs	r3, #0
 8003acc:	613b      	str	r3, [r7, #16]
 8003ace:	e00f      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003ad6:	d109      	bne.n	8003aec <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ade:	d102      	bne.n	8003ae6 <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8003ae0:	2301      	movs	r3, #1
 8003ae2:	613b      	str	r3, [r7, #16]
 8003ae4:	e004      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	613b      	str	r3, [r7, #16]
 8003aea:	e001      	b.n	8003af0 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8003aec:	2301      	movs	r3, #1
 8003aee:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003af0:	4b0b      	ldr	r3, [pc, #44]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f023 020f 	bic.w	r2, r3, #15
 8003af8:	4909      	ldr	r1, [pc, #36]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	4313      	orrs	r3, r2
 8003afe:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003b00:	4b07      	ldr	r3, [pc, #28]	@ (8003b20 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	f003 030f 	and.w	r3, r3, #15
 8003b08:	693a      	ldr	r2, [r7, #16]
 8003b0a:	429a      	cmp	r2, r3
 8003b0c:	d001      	beq.n	8003b12 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8003b0e:	2301      	movs	r3, #1
 8003b10:	e000      	b.n	8003b14 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8003b12:	2300      	movs	r3, #0
}
 8003b14:	4618      	mov	r0, r3
 8003b16:	3718      	adds	r7, #24
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}
 8003b1c:	46020c00 	.word	0x46020c00
 8003b20:	40022000 	.word	0x40022000

08003b24 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8003b24:	b480      	push	{r7}
 8003b26:	b089      	sub	sp, #36	@ 0x24
 8003b28:	af00      	add	r7, sp, #0
 8003b2a:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8003b2c:	4ba6      	ldr	r3, [pc, #664]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b34:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003b36:	4ba4      	ldr	r3, [pc, #656]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b3a:	f003 0303 	and.w	r3, r3, #3
 8003b3e:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003b40:	4ba1      	ldr	r3, [pc, #644]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b44:	0a1b      	lsrs	r3, r3, #8
 8003b46:	f003 030f 	and.w	r3, r3, #15
 8003b4a:	3301      	adds	r3, #1
 8003b4c:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003b4e:	4b9e      	ldr	r3, [pc, #632]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b52:	091b      	lsrs	r3, r3, #4
 8003b54:	f003 0301 	and.w	r3, r3, #1
 8003b58:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003b5a:	4b9b      	ldr	r3, [pc, #620]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003b5c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003b5e:	08db      	lsrs	r3, r3, #3
 8003b60:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003b64:	68fa      	ldr	r2, [r7, #12]
 8003b66:	fb02 f303 	mul.w	r3, r2, r3
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b72:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 8003b76:	697b      	ldr	r3, [r7, #20]
 8003b78:	2b03      	cmp	r3, #3
 8003b7a:	d062      	beq.n	8003c42 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8003b7c:	697b      	ldr	r3, [r7, #20]
 8003b7e:	2b03      	cmp	r3, #3
 8003b80:	f200 8081 	bhi.w	8003c86 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8003b84:	697b      	ldr	r3, [r7, #20]
 8003b86:	2b01      	cmp	r3, #1
 8003b88:	d024      	beq.n	8003bd4 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 8003b8a:	697b      	ldr	r3, [r7, #20]
 8003b8c:	2b02      	cmp	r3, #2
 8003b8e:	d17a      	bne.n	8003c86 <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b90:	693b      	ldr	r3, [r7, #16]
 8003b92:	ee07 3a90 	vmov	s15, r3
 8003b96:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b9a:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8003dcc <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003b9e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003ba2:	4b89      	ldr	r3, [pc, #548]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ba4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003ba6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003baa:	ee07 3a90 	vmov	s15, r3
 8003bae:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bb2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003bb6:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8003dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003bba:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bbe:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003bc2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003bc6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003bca:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bce:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003bd2:	e08f      	b.n	8003cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003bd4:	4b7c      	ldr	r3, [pc, #496]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003bd6:	689b      	ldr	r3, [r3, #8]
 8003bd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003bdc:	2b00      	cmp	r3, #0
 8003bde:	d005      	beq.n	8003bec <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 8003be0:	4b79      	ldr	r3, [pc, #484]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003be2:	689b      	ldr	r3, [r3, #8]
 8003be4:	0f1b      	lsrs	r3, r3, #28
 8003be6:	f003 030f 	and.w	r3, r3, #15
 8003bea:	e006      	b.n	8003bfa <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8003bec:	4b76      	ldr	r3, [pc, #472]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003bee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003bf2:	041b      	lsls	r3, r3, #16
 8003bf4:	0f1b      	lsrs	r3, r3, #28
 8003bf6:	f003 030f 	and.w	r3, r3, #15
 8003bfa:	4a76      	ldr	r2, [pc, #472]	@ (8003dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003bfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003c00:	ee07 3a90 	vmov	s15, r3
 8003c04:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c08:	693b      	ldr	r3, [r7, #16]
 8003c0a:	ee07 3a90 	vmov	s15, r3
 8003c0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c12:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c16:	69bb      	ldr	r3, [r7, #24]
 8003c18:	ee07 3a90 	vmov	s15, r3
 8003c1c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c20:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c24:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8003dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003c28:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003c2c:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003c30:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c34:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003c38:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c3c:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c40:	e058      	b.n	8003cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003c42:	693b      	ldr	r3, [r7, #16]
 8003c44:	ee07 3a90 	vmov	s15, r3
 8003c48:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003c4c:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8003dcc <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8003c50:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003c54:	4b5c      	ldr	r3, [pc, #368]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003c56:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c58:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003c5c:	ee07 3a90 	vmov	s15, r3
 8003c60:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c64:	ed97 6a02 	vldr	s12, [r7, #8]
 8003c68:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8003dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003c6c:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003c70:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8003c74:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003c78:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003c7c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003c80:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003c84:	e036      	b.n	8003cf4 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003c86:	4b50      	ldr	r3, [pc, #320]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003c88:	689b      	ldr	r3, [r3, #8]
 8003c8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d005      	beq.n	8003c9e <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8003c92:	4b4d      	ldr	r3, [pc, #308]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003c94:	689b      	ldr	r3, [r3, #8]
 8003c96:	0f1b      	lsrs	r3, r3, #28
 8003c98:	f003 030f 	and.w	r3, r3, #15
 8003c9c:	e006      	b.n	8003cac <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8003c9e:	4b4a      	ldr	r3, [pc, #296]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003ca0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ca4:	041b      	lsls	r3, r3, #16
 8003ca6:	0f1b      	lsrs	r3, r3, #28
 8003ca8:	f003 030f 	and.w	r3, r3, #15
 8003cac:	4a49      	ldr	r2, [pc, #292]	@ (8003dd4 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8003cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003cb2:	ee07 3a90 	vmov	s15, r3
 8003cb6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cba:	693b      	ldr	r3, [r7, #16]
 8003cbc:	ee07 3a90 	vmov	s15, r3
 8003cc0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003cc4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8003cc8:	69bb      	ldr	r3, [r7, #24]
 8003cca:	ee07 3a90 	vmov	s15, r3
 8003cce:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003cd2:	ed97 6a02 	vldr	s12, [r7, #8]
 8003cd6:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8003dd0 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8003cda:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003cde:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ce2:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ce6:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8003cea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003cee:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003cf2:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8003cf4:	4b34      	ldr	r3, [pc, #208]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003cf6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cf8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d017      	beq.n	8003d30 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d00:	4b31      	ldr	r3, [pc, #196]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003d02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d04:	0a5b      	lsrs	r3, r3, #9
 8003d06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d0a:	ee07 3a90 	vmov	s15, r3
 8003d0e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8003d12:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d16:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d1a:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d1e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d26:	ee17 2a90 	vmov	r2, s15
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	601a      	str	r2, [r3, #0]
 8003d2e:	e002      	b.n	8003d36 <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2200      	movs	r2, #0
 8003d34:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8003d36:	4b24      	ldr	r3, [pc, #144]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003d38:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003d3e:	2b00      	cmp	r3, #0
 8003d40:	d017      	beq.n	8003d72 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d42:	4b21      	ldr	r3, [pc, #132]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003d44:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d46:	0c1b      	lsrs	r3, r3, #16
 8003d48:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d4c:	ee07 3a90 	vmov	s15, r3
 8003d50:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8003d54:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d58:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d5c:	edd7 6a07 	vldr	s13, [r7, #28]
 8003d60:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003d64:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003d68:	ee17 2a90 	vmov	r2, s15
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	605a      	str	r2, [r3, #4]
 8003d70:	e002      	b.n	8003d78 <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	2200      	movs	r2, #0
 8003d76:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8003d78:	4b13      	ldr	r3, [pc, #76]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003d7a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d7c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d80:	2b00      	cmp	r3, #0
 8003d82:	d017      	beq.n	8003db4 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d84:	4b10      	ldr	r3, [pc, #64]	@ (8003dc8 <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8003d86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d88:	0e1b      	lsrs	r3, r3, #24
 8003d8a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003d8e:	ee07 3a90 	vmov	s15, r3
 8003d92:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8003d96:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003d9a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8003d9e:	edd7 6a07 	vldr	s13, [r7, #28]
 8003da2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003da6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003daa:	ee17 2a90 	vmov	r2, s15
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8003db2:	e002      	b.n	8003dba <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	2200      	movs	r2, #0
 8003db8:	609a      	str	r2, [r3, #8]
}
 8003dba:	bf00      	nop
 8003dbc:	3724      	adds	r7, #36	@ 0x24
 8003dbe:	46bd      	mov	sp, r7
 8003dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc4:	4770      	bx	lr
 8003dc6:	bf00      	nop
 8003dc8:	46020c00 	.word	0x46020c00
 8003dcc:	4b742400 	.word	0x4b742400
 8003dd0:	46000000 	.word	0x46000000
 8003dd4:	080080a8 	.word	0x080080a8

08003dd8 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b089      	sub	sp, #36	@ 0x24
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8003de0:	4ba6      	ldr	r3, [pc, #664]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003de2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003de4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003de8:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8003dea:	4ba4      	ldr	r3, [pc, #656]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003dec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003dee:	f003 0303 	and.w	r3, r3, #3
 8003df2:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8003df4:	4ba1      	ldr	r3, [pc, #644]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003df8:	0a1b      	lsrs	r3, r3, #8
 8003dfa:	f003 030f 	and.w	r3, r3, #15
 8003dfe:	3301      	adds	r3, #1
 8003e00:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8003e02:	4b9e      	ldr	r3, [pc, #632]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e06:	091b      	lsrs	r3, r3, #4
 8003e08:	f003 0301 	and.w	r3, r3, #1
 8003e0c:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8003e0e:	4b9b      	ldr	r3, [pc, #620]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e12:	08db      	lsrs	r3, r3, #3
 8003e14:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003e18:	68fa      	ldr	r2, [r7, #12]
 8003e1a:	fb02 f303 	mul.w	r3, r2, r3
 8003e1e:	ee07 3a90 	vmov	s15, r3
 8003e22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e26:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b03      	cmp	r3, #3
 8003e2e:	d062      	beq.n	8003ef6 <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b03      	cmp	r3, #3
 8003e34:	f200 8081 	bhi.w	8003f3a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	2b01      	cmp	r3, #1
 8003e3c:	d024      	beq.n	8003e88 <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	2b02      	cmp	r3, #2
 8003e42:	d17a      	bne.n	8003f3a <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003e44:	693b      	ldr	r3, [r7, #16]
 8003e46:	ee07 3a90 	vmov	s15, r3
 8003e4a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003e4e:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004080 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003e52:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003e56:	4b89      	ldr	r3, [pc, #548]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e5a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e5e:	ee07 3a90 	vmov	s15, r3
 8003e62:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e66:	ed97 6a02 	vldr	s12, [r7, #8]
 8003e6a:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004084 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003e6e:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003e72:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003e76:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e7a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003e7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003e82:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003e86:	e08f      	b.n	8003fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003e88:	4b7c      	ldr	r3, [pc, #496]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d005      	beq.n	8003ea0 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8003e94:	4b79      	ldr	r3, [pc, #484]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003e96:	689b      	ldr	r3, [r3, #8]
 8003e98:	0f1b      	lsrs	r3, r3, #28
 8003e9a:	f003 030f 	and.w	r3, r3, #15
 8003e9e:	e006      	b.n	8003eae <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8003ea0:	4b76      	ldr	r3, [pc, #472]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ea2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003ea6:	041b      	lsls	r3, r3, #16
 8003ea8:	0f1b      	lsrs	r3, r3, #28
 8003eaa:	f003 030f 	and.w	r3, r3, #15
 8003eae:	4a76      	ldr	r2, [pc, #472]	@ (8004088 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003eb0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eb4:	ee07 3a90 	vmov	s15, r3
 8003eb8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ebc:	693b      	ldr	r3, [r7, #16]
 8003ebe:	ee07 3a90 	vmov	s15, r3
 8003ec2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ec6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003eca:	69bb      	ldr	r3, [r7, #24]
 8003ecc:	ee07 3a90 	vmov	s15, r3
 8003ed0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003ed4:	ed97 6a02 	vldr	s12, [r7, #8]
 8003ed8:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004084 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003edc:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003ee0:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003ee4:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ee8:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8003eec:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003ef0:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003ef4:	e058      	b.n	8003fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003ef6:	693b      	ldr	r3, [r7, #16]
 8003ef8:	ee07 3a90 	vmov	s15, r3
 8003efc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f00:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004080 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8003f04:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003f08:	4b5c      	ldr	r3, [pc, #368]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f0c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f10:	ee07 3a90 	vmov	s15, r3
 8003f14:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f18:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f1c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004084 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003f20:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003f24:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f28:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f2c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8003f30:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003f34:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003f38:	e036      	b.n	8003fa8 <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003f3a:	4b50      	ldr	r3, [pc, #320]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003f3c:	689b      	ldr	r3, [r3, #8]
 8003f3e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d005      	beq.n	8003f52 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8003f46:	4b4d      	ldr	r3, [pc, #308]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	0f1b      	lsrs	r3, r3, #28
 8003f4c:	f003 030f 	and.w	r3, r3, #15
 8003f50:	e006      	b.n	8003f60 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8003f52:	4b4a      	ldr	r3, [pc, #296]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003f54:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003f58:	041b      	lsls	r3, r3, #16
 8003f5a:	0f1b      	lsrs	r3, r3, #28
 8003f5c:	f003 030f 	and.w	r3, r3, #15
 8003f60:	4a49      	ldr	r2, [pc, #292]	@ (8004088 <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8003f62:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f66:	ee07 3a90 	vmov	s15, r3
 8003f6a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f6e:	693b      	ldr	r3, [r7, #16]
 8003f70:	ee07 3a90 	vmov	s15, r3
 8003f74:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003f78:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8003f7c:	69bb      	ldr	r3, [r7, #24]
 8003f7e:	ee07 3a90 	vmov	s15, r3
 8003f82:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003f86:	ed97 6a02 	vldr	s12, [r7, #8]
 8003f8a:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004084 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8003f8e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8003f92:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003f96:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f9a:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8003f9e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003fa2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8003fa6:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8003fa8:	4b34      	ldr	r3, [pc, #208]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003faa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fac:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb0:	2b00      	cmp	r3, #0
 8003fb2:	d017      	beq.n	8003fe4 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003fb4:	4b31      	ldr	r3, [pc, #196]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003fb6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fb8:	0a5b      	lsrs	r3, r3, #9
 8003fba:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003fbe:	ee07 3a90 	vmov	s15, r3
 8003fc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8003fc6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8003fca:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003fce:	edd7 6a07 	vldr	s13, [r7, #28]
 8003fd2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003fd6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003fda:	ee17 2a90 	vmov	r2, s15
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	601a      	str	r2, [r3, #0]
 8003fe2:	e002      	b.n	8003fea <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2200      	movs	r2, #0
 8003fe8:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8003fea:	4b24      	ldr	r3, [pc, #144]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003fec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d017      	beq.n	8004026 <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8003ff6:	4b21      	ldr	r3, [pc, #132]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8003ff8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ffa:	0c1b      	lsrs	r3, r3, #16
 8003ffc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004000:	ee07 3a90 	vmov	s15, r3
 8004004:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004008:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800400c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004010:	edd7 6a07 	vldr	s13, [r7, #28]
 8004014:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004018:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800401c:	ee17 2a90 	vmov	r2, s15
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	605a      	str	r2, [r3, #4]
 8004024:	e002      	b.n	800402c <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 800402c:	4b13      	ldr	r3, [pc, #76]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800402e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004030:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004034:	2b00      	cmp	r3, #0
 8004036:	d017      	beq.n	8004068 <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004038:	4b10      	ldr	r3, [pc, #64]	@ (800407c <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 800403a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800403c:	0e1b      	lsrs	r3, r3, #24
 800403e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004042:	ee07 3a90 	vmov	s15, r3
 8004046:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 800404a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800404e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004052:	edd7 6a07 	vldr	s13, [r7, #28]
 8004056:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800405a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800405e:	ee17 2a90 	vmov	r2, s15
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004066:	e002      	b.n	800406e <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	2200      	movs	r2, #0
 800406c:	609a      	str	r2, [r3, #8]
}
 800406e:	bf00      	nop
 8004070:	3724      	adds	r7, #36	@ 0x24
 8004072:	46bd      	mov	sp, r7
 8004074:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004078:	4770      	bx	lr
 800407a:	bf00      	nop
 800407c:	46020c00 	.word	0x46020c00
 8004080:	4b742400 	.word	0x4b742400
 8004084:	46000000 	.word	0x46000000
 8004088:	080080a8 	.word	0x080080a8

0800408c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800408c:	b480      	push	{r7}
 800408e:	b089      	sub	sp, #36	@ 0x24
 8004090:	af00      	add	r7, sp, #0
 8004092:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004094:	4ba6      	ldr	r3, [pc, #664]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004096:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409c:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 800409e:	4ba4      	ldr	r3, [pc, #656]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040a2:	f003 0303 	and.w	r3, r3, #3
 80040a6:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 80040a8:	4ba1      	ldr	r3, [pc, #644]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040aa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ac:	0a1b      	lsrs	r3, r3, #8
 80040ae:	f003 030f 	and.w	r3, r3, #15
 80040b2:	3301      	adds	r3, #1
 80040b4:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 80040b6:	4b9e      	ldr	r3, [pc, #632]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80040ba:	091b      	lsrs	r3, r3, #4
 80040bc:	f003 0301 	and.w	r3, r3, #1
 80040c0:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 80040c2:	4b9b      	ldr	r3, [pc, #620]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80040c4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80040c6:	08db      	lsrs	r3, r3, #3
 80040c8:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80040cc:	68fa      	ldr	r2, [r7, #12]
 80040ce:	fb02 f303 	mul.w	r3, r2, r3
 80040d2:	ee07 3a90 	vmov	s15, r3
 80040d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80040da:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 80040de:	697b      	ldr	r3, [r7, #20]
 80040e0:	2b03      	cmp	r3, #3
 80040e2:	d062      	beq.n	80041aa <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 80040e4:	697b      	ldr	r3, [r7, #20]
 80040e6:	2b03      	cmp	r3, #3
 80040e8:	f200 8081 	bhi.w	80041ee <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 80040ec:	697b      	ldr	r3, [r7, #20]
 80040ee:	2b01      	cmp	r3, #1
 80040f0:	d024      	beq.n	800413c <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 80040f2:	697b      	ldr	r3, [r7, #20]
 80040f4:	2b02      	cmp	r3, #2
 80040f6:	d17a      	bne.n	80041ee <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	ee07 3a90 	vmov	s15, r3
 80040fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004102:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800410a:	4b89      	ldr	r3, [pc, #548]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800410c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004112:	ee07 3a90 	vmov	s15, r3
 8004116:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800411a:	ed97 6a02 	vldr	s12, [r7, #8]
 800411e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004338 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004122:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004126:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 800412a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800412e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004136:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 800413a:	e08f      	b.n	800425c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 800413c:	4b7c      	ldr	r3, [pc, #496]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800413e:	689b      	ldr	r3, [r3, #8]
 8004140:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004144:	2b00      	cmp	r3, #0
 8004146:	d005      	beq.n	8004154 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004148:	4b79      	ldr	r3, [pc, #484]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	0f1b      	lsrs	r3, r3, #28
 800414e:	f003 030f 	and.w	r3, r3, #15
 8004152:	e006      	b.n	8004162 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8004154:	4b76      	ldr	r3, [pc, #472]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004156:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800415a:	041b      	lsls	r3, r3, #16
 800415c:	0f1b      	lsrs	r3, r3, #28
 800415e:	f003 030f 	and.w	r3, r3, #15
 8004162:	4a76      	ldr	r2, [pc, #472]	@ (800433c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004164:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004168:	ee07 3a90 	vmov	s15, r3
 800416c:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004170:	693b      	ldr	r3, [r7, #16]
 8004172:	ee07 3a90 	vmov	s15, r3
 8004176:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800417a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 800417e:	69bb      	ldr	r3, [r7, #24]
 8004180:	ee07 3a90 	vmov	s15, r3
 8004184:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004188:	ed97 6a02 	vldr	s12, [r7, #8]
 800418c:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004338 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004190:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004194:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004198:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800419c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80041a0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041a4:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041a8:	e058      	b.n	800425c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80041aa:	693b      	ldr	r3, [r7, #16]
 80041ac:	ee07 3a90 	vmov	s15, r3
 80041b0:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80041b4:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004334 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 80041b8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80041bc:	4b5c      	ldr	r3, [pc, #368]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80041be:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80041c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80041c4:	ee07 3a90 	vmov	s15, r3
 80041c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80041cc:	ed97 6a02 	vldr	s12, [r7, #8]
 80041d0:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004338 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 80041d4:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80041d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 80041dc:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80041e0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 80041e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80041e8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80041ec:	e036      	b.n	800425c <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 80041ee:	4b50      	ldr	r3, [pc, #320]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80041f0:	689b      	ldr	r3, [r3, #8]
 80041f2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d005      	beq.n	8004206 <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 80041fa:	4b4d      	ldr	r3, [pc, #308]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80041fc:	689b      	ldr	r3, [r3, #8]
 80041fe:	0f1b      	lsrs	r3, r3, #28
 8004200:	f003 030f 	and.w	r3, r3, #15
 8004204:	e006      	b.n	8004214 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 8004206:	4b4a      	ldr	r3, [pc, #296]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004208:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800420c:	041b      	lsls	r3, r3, #16
 800420e:	0f1b      	lsrs	r3, r3, #28
 8004210:	f003 030f 	and.w	r3, r3, #15
 8004214:	4a49      	ldr	r2, [pc, #292]	@ (800433c <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004216:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800421a:	ee07 3a90 	vmov	s15, r3
 800421e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004222:	693b      	ldr	r3, [r7, #16]
 8004224:	ee07 3a90 	vmov	s15, r3
 8004228:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800422c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004230:	69bb      	ldr	r3, [r7, #24]
 8004232:	ee07 3a90 	vmov	s15, r3
 8004236:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800423a:	ed97 6a02 	vldr	s12, [r7, #8]
 800423e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004338 <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004242:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004246:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800424a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800424e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004252:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004256:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800425a:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 800425c:	4b34      	ldr	r3, [pc, #208]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800425e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004260:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004264:	2b00      	cmp	r3, #0
 8004266:	d017      	beq.n	8004298 <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004268:	4b31      	ldr	r3, [pc, #196]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800426a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800426c:	0a5b      	lsrs	r3, r3, #9
 800426e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004272:	ee07 3a90 	vmov	s15, r3
 8004276:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800427a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800427e:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004282:	edd7 6a07 	vldr	s13, [r7, #28]
 8004286:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800428a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800428e:	ee17 2a90 	vmov	r2, s15
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	601a      	str	r2, [r3, #0]
 8004296:	e002      	b.n	800429e <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2200      	movs	r2, #0
 800429c:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 800429e:	4b24      	ldr	r3, [pc, #144]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80042a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80042a6:	2b00      	cmp	r3, #0
 80042a8:	d017      	beq.n	80042da <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80042aa:	4b21      	ldr	r3, [pc, #132]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80042ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042ae:	0c1b      	lsrs	r3, r3, #16
 80042b0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042b4:	ee07 3a90 	vmov	s15, r3
 80042b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80042bc:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80042c0:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80042c4:	edd7 6a07 	vldr	s13, [r7, #28]
 80042c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80042cc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80042d0:	ee17 2a90 	vmov	r2, s15
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	605a      	str	r2, [r3, #4]
 80042d8:	e002      	b.n	80042e0 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	2200      	movs	r2, #0
 80042de:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80042e0:	4b13      	ldr	r3, [pc, #76]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80042e2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80042e4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d017      	beq.n	800431c <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80042ec:	4b10      	ldr	r3, [pc, #64]	@ (8004330 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80042ee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042f0:	0e1b      	lsrs	r3, r3, #24
 80042f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80042f6:	ee07 3a90 	vmov	s15, r3
 80042fa:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 80042fe:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004302:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8004306:	edd7 6a07 	vldr	s13, [r7, #28]
 800430a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800430e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004312:	ee17 2a90 	vmov	r2, s15
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800431a:	e002      	b.n	8004322 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2200      	movs	r2, #0
 8004320:	609a      	str	r2, [r3, #8]
}
 8004322:	bf00      	nop
 8004324:	3724      	adds	r7, #36	@ 0x24
 8004326:	46bd      	mov	sp, r7
 8004328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432c:	4770      	bx	lr
 800432e:	bf00      	nop
 8004330:	46020c00 	.word	0x46020c00
 8004334:	4b742400 	.word	0x4b742400
 8004338:	46000000 	.word	0x46000000
 800433c:	080080a8 	.word	0x080080a8

08004340 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b08e      	sub	sp, #56	@ 0x38
 8004344:	af00      	add	r7, sp, #0
 8004346:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800434a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800434e:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8004352:	430b      	orrs	r3, r1
 8004354:	d145      	bne.n	80043e2 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 8004356:	4b9b      	ldr	r3, [pc, #620]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004358:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800435c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004360:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8004362:	4b98      	ldr	r3, [pc, #608]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004364:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004368:	f003 0302 	and.w	r3, r3, #2
 800436c:	2b02      	cmp	r3, #2
 800436e:	d108      	bne.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8004370:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004372:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004376:	d104      	bne.n	8004382 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 8004378:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800437c:	637b      	str	r3, [r7, #52]	@ 0x34
 800437e:	f001 b912 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8004382:	4b90      	ldr	r3, [pc, #576]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004384:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004388:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800438c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004390:	d114      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 8004392:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004394:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004398:	d110      	bne.n	80043bc <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800439a:	4b8a      	ldr	r3, [pc, #552]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800439c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80043a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043a4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80043a8:	d103      	bne.n	80043b2 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80043aa:	23fa      	movs	r3, #250	@ 0xfa
 80043ac:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80043ae:	f001 b8fa 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80043b2:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80043b6:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80043b8:	f001 b8f5 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80043bc:	4b81      	ldr	r3, [pc, #516]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043c4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80043c8:	d107      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80043ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80043d0:	d103      	bne.n	80043da <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80043d2:	4b7d      	ldr	r3, [pc, #500]	@ (80045c8 <HAL_RCCEx_GetPeriphCLKFreq+0x288>)
 80043d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80043d6:	f001 b8e6 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80043da:	2300      	movs	r3, #0
 80043dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80043de:	f001 b8e2 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80043e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80043e6:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80043ea:	430b      	orrs	r3, r1
 80043ec:	d151      	bne.n	8004492 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 80043ee:	4b75      	ldr	r3, [pc, #468]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80043f0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80043f4:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 80043f8:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80043fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043fc:	2b80      	cmp	r3, #128	@ 0x80
 80043fe:	d035      	beq.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8004400:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004402:	2b80      	cmp	r3, #128	@ 0x80
 8004404:	d841      	bhi.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004408:	2b60      	cmp	r3, #96	@ 0x60
 800440a:	d02a      	beq.n	8004462 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 800440c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800440e:	2b60      	cmp	r3, #96	@ 0x60
 8004410:	d83b      	bhi.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8004412:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004414:	2b40      	cmp	r3, #64	@ 0x40
 8004416:	d009      	beq.n	800442c <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 8004418:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800441a:	2b40      	cmp	r3, #64	@ 0x40
 800441c:	d835      	bhi.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800441e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004420:	2b00      	cmp	r3, #0
 8004422:	d00c      	beq.n	800443e <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8004424:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004426:	2b20      	cmp	r3, #32
 8004428:	d012      	beq.n	8004450 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800442a:	e02e      	b.n	800448a <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800442c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff fb77 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004436:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004438:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800443a:	f001 b8b4 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800443e:	f107 0318 	add.w	r3, r7, #24
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff fcc8 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800444c:	f001 b8ab 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004450:	f107 030c 	add.w	r3, r7, #12
 8004454:	4618      	mov	r0, r3
 8004456:	f7ff fe19 	bl	800408c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800445e:	f001 b8a2 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004462:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004466:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004468:	f001 b89d 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800446c:	4b55      	ldr	r3, [pc, #340]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004474:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004478:	d103      	bne.n	8004482 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800447a:	4b54      	ldr	r3, [pc, #336]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 800447c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800447e:	f001 b892 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004482:	2300      	movs	r3, #0
 8004484:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004486:	f001 b88e 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :
      {
        frequency = 0U;
 800448a:	2300      	movs	r3, #0
 800448c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800448e:	f001 b88a 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        break;
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8004492:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004496:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800449a:	430b      	orrs	r3, r1
 800449c:	d126      	bne.n	80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x1ac>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 800449e:	4b49      	ldr	r3, [pc, #292]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80044a0:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80044a4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80044a8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 80044aa:	4b46      	ldr	r3, [pc, #280]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044b2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044b6:	d106      	bne.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
 80044b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d103      	bne.n	80044c6 <HAL_RCCEx_GetPeriphCLKFreq+0x186>
    {
      frequency = HSI_VALUE;
 80044be:	4b43      	ldr	r3, [pc, #268]	@ (80045cc <HAL_RCCEx_GetPeriphCLKFreq+0x28c>)
 80044c0:	637b      	str	r3, [r7, #52]	@ 0x34
 80044c2:	f001 b870 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 80044c6:	4b3f      	ldr	r3, [pc, #252]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80044ce:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80044d2:	d107      	bne.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
 80044d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044d6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80044da:	d103      	bne.n	80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1a4>
    {
      frequency = HSI_VALUE >> 1U;
 80044dc:	4b3c      	ldr	r3, [pc, #240]	@ (80045d0 <HAL_RCCEx_GetPeriphCLKFreq+0x290>)
 80044de:	637b      	str	r3, [r7, #52]	@ 0x34
 80044e0:	f001 b861 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80044e4:	2300      	movs	r3, #0
 80044e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80044e8:	f001 b85d 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80044ec:	e9d7 2300 	ldrd	r2, r3, [r7]
 80044f0:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80044f4:	430b      	orrs	r3, r1
 80044f6:	d171      	bne.n	80045dc <HAL_RCCEx_GetPeriphCLKFreq+0x29c>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80044f8:	4b32      	ldr	r3, [pc, #200]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 80044fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80044fe:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004502:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004504:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004506:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800450a:	d034      	beq.n	8004576 <HAL_RCCEx_GetPeriphCLKFreq+0x236>
 800450c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450e:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004512:	d853      	bhi.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8004514:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004516:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800451a:	d00b      	beq.n	8004534 <HAL_RCCEx_GetPeriphCLKFreq+0x1f4>
 800451c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800451e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004522:	d84b      	bhi.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
 8004524:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004526:	2b00      	cmp	r3, #0
 8004528:	d016      	beq.n	8004558 <HAL_RCCEx_GetPeriphCLKFreq+0x218>
 800452a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452c:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004530:	d009      	beq.n	8004546 <HAL_RCCEx_GetPeriphCLKFreq+0x206>
 8004532:	e043      	b.n	80045bc <HAL_RCCEx_GetPeriphCLKFreq+0x27c>
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004534:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004538:	4618      	mov	r0, r3
 800453a:	f7ff faf3 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800453e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004540:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004542:	f001 b830 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004546:	f107 0318 	add.w	r3, r7, #24
 800454a:	4618      	mov	r0, r3
 800454c:	f7ff fc44 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8004550:	69fb      	ldr	r3, [r7, #28]
 8004552:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004554:	f001 b827 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8004558:	4b1a      	ldr	r3, [pc, #104]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004560:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004564:	d103      	bne.n	800456e <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
        {
          frequency = HSI48_VALUE;
 8004566:	4b1b      	ldr	r3, [pc, #108]	@ (80045d4 <HAL_RCCEx_GetPeriphCLKFreq+0x294>)
 8004568:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800456a:	f001 b81c 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800456e:	2300      	movs	r3, #0
 8004570:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004572:	f001 b818 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004576:	4b13      	ldr	r3, [pc, #76]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f003 0320 	and.w	r3, r3, #32
 800457e:	2b20      	cmp	r3, #32
 8004580:	d118      	bne.n	80045b4 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004582:	4b10      	ldr	r3, [pc, #64]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004584:	689b      	ldr	r3, [r3, #8]
 8004586:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800458a:	2b00      	cmp	r3, #0
 800458c:	d005      	beq.n	800459a <HAL_RCCEx_GetPeriphCLKFreq+0x25a>
 800458e:	4b0d      	ldr	r3, [pc, #52]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 8004590:	689b      	ldr	r3, [r3, #8]
 8004592:	0e1b      	lsrs	r3, r3, #24
 8004594:	f003 030f 	and.w	r3, r3, #15
 8004598:	e006      	b.n	80045a8 <HAL_RCCEx_GetPeriphCLKFreq+0x268>
 800459a:	4b0a      	ldr	r3, [pc, #40]	@ (80045c4 <HAL_RCCEx_GetPeriphCLKFreq+0x284>)
 800459c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80045a0:	041b      	lsls	r3, r3, #16
 80045a2:	0e1b      	lsrs	r3, r3, #24
 80045a4:	f003 030f 	and.w	r3, r3, #15
 80045a8:	4a0b      	ldr	r2, [pc, #44]	@ (80045d8 <HAL_RCCEx_GetPeriphCLKFreq+0x298>)
 80045aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80045ae:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80045b0:	f000 bff9 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80045b4:	2300      	movs	r3, #0
 80045b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80045b8:	f000 bff5 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default :

        frequency = 0U;
 80045bc:	2300      	movs	r3, #0
 80045be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80045c0:	f000 bff1 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 80045c4:	46020c00 	.word	0x46020c00
 80045c8:	0007a120 	.word	0x0007a120
 80045cc:	00f42400 	.word	0x00f42400
 80045d0:	007a1200 	.word	0x007a1200
 80045d4:	02dc6c00 	.word	0x02dc6c00
 80045d8:	080080a8 	.word	0x080080a8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80045dc:	e9d7 2300 	ldrd	r2, r3, [r7]
 80045e0:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80045e4:	430b      	orrs	r3, r1
 80045e6:	d17f      	bne.n	80046e8 <HAL_RCCEx_GetPeriphCLKFreq+0x3a8>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80045e8:	4ba8      	ldr	r3, [pc, #672]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80045ea:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80045ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80045f2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80045f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d165      	bne.n	80046c6 <HAL_RCCEx_GetPeriphCLKFreq+0x386>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80045fa:	4ba4      	ldr	r3, [pc, #656]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80045fc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004600:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 8004604:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 8004606:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004608:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 800460c:	d034      	beq.n	8004678 <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800460e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004610:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8004614:	d853      	bhi.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8004616:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004618:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800461c:	d00b      	beq.n	8004636 <HAL_RCCEx_GetPeriphCLKFreq+0x2f6>
 800461e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004620:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004624:	d84b      	bhi.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
 8004626:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004628:	2b00      	cmp	r3, #0
 800462a:	d016      	beq.n	800465a <HAL_RCCEx_GetPeriphCLKFreq+0x31a>
 800462c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800462e:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8004632:	d009      	beq.n	8004648 <HAL_RCCEx_GetPeriphCLKFreq+0x308>
 8004634:	e043      	b.n	80046be <HAL_RCCEx_GetPeriphCLKFreq+0x37e>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004636:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800463a:	4618      	mov	r0, r3
 800463c:	f7ff fa72 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 8004640:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004642:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004644:	f000 bfaf 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8004648:	f107 0318 	add.w	r3, r7, #24
 800464c:	4618      	mov	r0, r3
 800464e:	f7ff fbc3 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 8004652:	69fb      	ldr	r3, [r7, #28]
 8004654:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004656:	f000 bfa6 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800465a:	4b8c      	ldr	r3, [pc, #560]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004662:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004666:	d103      	bne.n	8004670 <HAL_RCCEx_GetPeriphCLKFreq+0x330>
          {
            frequency = HSI48_VALUE;
 8004668:	4b89      	ldr	r3, [pc, #548]	@ (8004890 <HAL_RCCEx_GetPeriphCLKFreq+0x550>)
 800466a:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800466c:	f000 bf9b 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 8004670:	2300      	movs	r3, #0
 8004672:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8004674:	f000 bf97 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004678:	4b84      	ldr	r3, [pc, #528]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0320 	and.w	r3, r3, #32
 8004680:	2b20      	cmp	r3, #32
 8004682:	d118      	bne.n	80046b6 <HAL_RCCEx_GetPeriphCLKFreq+0x376>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004684:	4b81      	ldr	r3, [pc, #516]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800468c:	2b00      	cmp	r3, #0
 800468e:	d005      	beq.n	800469c <HAL_RCCEx_GetPeriphCLKFreq+0x35c>
 8004690:	4b7e      	ldr	r3, [pc, #504]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004692:	689b      	ldr	r3, [r3, #8]
 8004694:	0e1b      	lsrs	r3, r3, #24
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	e006      	b.n	80046aa <HAL_RCCEx_GetPeriphCLKFreq+0x36a>
 800469c:	4b7b      	ldr	r3, [pc, #492]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800469e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80046a2:	041b      	lsls	r3, r3, #16
 80046a4:	0e1b      	lsrs	r3, r3, #24
 80046a6:	f003 030f 	and.w	r3, r3, #15
 80046aa:	4a7a      	ldr	r2, [pc, #488]	@ (8004894 <HAL_RCCEx_GetPeriphCLKFreq+0x554>)
 80046ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80046b0:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 80046b2:	f000 bf78 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
            frequency = 0U;
 80046b6:	2300      	movs	r3, #0
 80046b8:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80046ba:	f000 bf74 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
        default :
        {
          frequency = 0U;
 80046be:	2300      	movs	r3, #0
 80046c0:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 80046c2:	f000 bf70 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 80046c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046c8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80046cc:	d108      	bne.n	80046e0 <HAL_RCCEx_GetPeriphCLKFreq+0x3a0>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80046ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80046d2:	4618      	mov	r0, r3
 80046d4:	f7ff fa26 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80046d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046da:	637b      	str	r3, [r7, #52]	@ 0x34
 80046dc:	f000 bf63 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else
    {
      frequency = 0U;
 80046e0:	2300      	movs	r3, #0
 80046e2:	637b      	str	r3, [r7, #52]	@ 0x34
 80046e4:	f000 bf5f 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80046e8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80046ec:	1e51      	subs	r1, r2, #1
 80046ee:	430b      	orrs	r3, r1
 80046f0:	d136      	bne.n	8004760 <HAL_RCCEx_GetPeriphCLKFreq+0x420>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80046f2:	4b66      	ldr	r3, [pc, #408]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80046f4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80046f8:	f003 0303 	and.w	r3, r3, #3
 80046fc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80046fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004700:	2b00      	cmp	r3, #0
 8004702:	d104      	bne.n	800470e <HAL_RCCEx_GetPeriphCLKFreq+0x3ce>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 8004704:	f7ff f960 	bl	80039c8 <HAL_RCC_GetPCLK2Freq>
 8004708:	6378      	str	r0, [r7, #52]	@ 0x34
 800470a:	f000 bf4c 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 800470e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004710:	2b01      	cmp	r3, #1
 8004712:	d104      	bne.n	800471e <HAL_RCCEx_GetPeriphCLKFreq+0x3de>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004714:	f7ff f828 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004718:	6378      	str	r0, [r7, #52]	@ 0x34
 800471a:	f000 bf44 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 800471e:	4b5b      	ldr	r3, [pc, #364]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004720:	681b      	ldr	r3, [r3, #0]
 8004722:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004726:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800472a:	d106      	bne.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 800472c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800472e:	2b02      	cmp	r3, #2
 8004730:	d103      	bne.n	800473a <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
    {
      frequency = HSI_VALUE;
 8004732:	4b59      	ldr	r3, [pc, #356]	@ (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004734:	637b      	str	r3, [r7, #52]	@ 0x34
 8004736:	f000 bf36 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 800473a:	4b54      	ldr	r3, [pc, #336]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800473c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004740:	f003 0302 	and.w	r3, r3, #2
 8004744:	2b02      	cmp	r3, #2
 8004746:	d107      	bne.n	8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
 8004748:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800474a:	2b03      	cmp	r3, #3
 800474c:	d104      	bne.n	8004758 <HAL_RCCEx_GetPeriphCLKFreq+0x418>
    {
      frequency = LSE_VALUE;
 800474e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004752:	637b      	str	r3, [r7, #52]	@ 0x34
 8004754:	f000 bf27 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8004758:	2300      	movs	r3, #0
 800475a:	637b      	str	r3, [r7, #52]	@ 0x34
 800475c:	f000 bf23 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 8004760:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004764:	1f11      	subs	r1, r2, #4
 8004766:	430b      	orrs	r3, r1
 8004768:	d136      	bne.n	80047d8 <HAL_RCCEx_GetPeriphCLKFreq+0x498>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 800476a:	4b48      	ldr	r3, [pc, #288]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800476c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004770:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004774:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 8004776:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004778:	2b00      	cmp	r3, #0
 800477a:	d104      	bne.n	8004786 <HAL_RCCEx_GetPeriphCLKFreq+0x446>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800477c:	f7ff f910 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8004780:	6378      	str	r0, [r7, #52]	@ 0x34
 8004782:	f000 bf10 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 8004786:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004788:	2b10      	cmp	r3, #16
 800478a:	d104      	bne.n	8004796 <HAL_RCCEx_GetPeriphCLKFreq+0x456>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800478c:	f7fe ffec 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004790:	6378      	str	r0, [r7, #52]	@ 0x34
 8004792:	f000 bf08 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 8004796:	4b3d      	ldr	r3, [pc, #244]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800479e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80047a2:	d106      	bne.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 80047a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047a6:	2b20      	cmp	r3, #32
 80047a8:	d103      	bne.n	80047b2 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    {
      frequency = HSI_VALUE;
 80047aa:	4b3b      	ldr	r3, [pc, #236]	@ (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 80047ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80047ae:	f000 befa 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 80047b2:	4b36      	ldr	r3, [pc, #216]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80047b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80047b8:	f003 0302 	and.w	r3, r3, #2
 80047bc:	2b02      	cmp	r3, #2
 80047be:	d107      	bne.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
 80047c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047c2:	2b30      	cmp	r3, #48	@ 0x30
 80047c4:	d104      	bne.n	80047d0 <HAL_RCCEx_GetPeriphCLKFreq+0x490>
    {
      frequency = LSE_VALUE;
 80047c6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80047ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80047cc:	f000 beeb 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 80047d0:	2300      	movs	r3, #0
 80047d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80047d4:	f000 bee7 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 80047d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80047dc:	f1a2 0108 	sub.w	r1, r2, #8
 80047e0:	430b      	orrs	r3, r1
 80047e2:	d136      	bne.n	8004852 <HAL_RCCEx_GetPeriphCLKFreq+0x512>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 80047e4:	4b29      	ldr	r3, [pc, #164]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 80047e6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80047ea:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80047ee:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 80047f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d104      	bne.n	8004800 <HAL_RCCEx_GetPeriphCLKFreq+0x4c0>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80047f6:	f7ff f8d3 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80047fa:	6378      	str	r0, [r7, #52]	@ 0x34
 80047fc:	f000 bed3 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8004800:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004802:	2b40      	cmp	r3, #64	@ 0x40
 8004804:	d104      	bne.n	8004810 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004806:	f7fe ffaf 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 800480a:	6378      	str	r0, [r7, #52]	@ 0x34
 800480c:	f000 becb 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8004810:	4b1e      	ldr	r3, [pc, #120]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004818:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800481c:	d106      	bne.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
 800481e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004820:	2b80      	cmp	r3, #128	@ 0x80
 8004822:	d103      	bne.n	800482c <HAL_RCCEx_GetPeriphCLKFreq+0x4ec>
    {
      frequency = HSI_VALUE;
 8004824:	4b1c      	ldr	r3, [pc, #112]	@ (8004898 <HAL_RCCEx_GetPeriphCLKFreq+0x558>)
 8004826:	637b      	str	r3, [r7, #52]	@ 0x34
 8004828:	f000 bebd 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 800482c:	4b17      	ldr	r3, [pc, #92]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 800482e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004832:	f003 0302 	and.w	r3, r3, #2
 8004836:	2b02      	cmp	r3, #2
 8004838:	d107      	bne.n	800484a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
 800483a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483c:	2bc0      	cmp	r3, #192	@ 0xc0
 800483e:	d104      	bne.n	800484a <HAL_RCCEx_GetPeriphCLKFreq+0x50a>
    {
      frequency = LSE_VALUE;
 8004840:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004844:	637b      	str	r3, [r7, #52]	@ 0x34
 8004846:	f000 beae 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 800484a:	2300      	movs	r3, #0
 800484c:	637b      	str	r3, [r7, #52]	@ 0x34
 800484e:	f000 beaa 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 8004852:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004856:	f1a2 0110 	sub.w	r1, r2, #16
 800485a:	430b      	orrs	r3, r1
 800485c:	d141      	bne.n	80048e2 <HAL_RCCEx_GetPeriphCLKFreq+0x5a2>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 800485e:	4b0b      	ldr	r3, [pc, #44]	@ (800488c <HAL_RCCEx_GetPeriphCLKFreq+0x54c>)
 8004860:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004864:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004868:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 800486a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800486c:	2b00      	cmp	r3, #0
 800486e:	d104      	bne.n	800487a <HAL_RCCEx_GetPeriphCLKFreq+0x53a>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004870:	f7ff f896 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8004874:	6378      	str	r0, [r7, #52]	@ 0x34
 8004876:	f000 be96 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 800487a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800487c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004880:	d10c      	bne.n	800489c <HAL_RCCEx_GetPeriphCLKFreq+0x55c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004882:	f7fe ff71 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004886:	6378      	str	r0, [r7, #52]	@ 0x34
 8004888:	f000 be8d 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 800488c:	46020c00 	.word	0x46020c00
 8004890:	02dc6c00 	.word	0x02dc6c00
 8004894:	080080a8 	.word	0x080080a8
 8004898:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 800489c:	4baa      	ldr	r3, [pc, #680]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80048a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80048a8:	d107      	bne.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
 80048aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ac:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80048b0:	d103      	bne.n	80048ba <HAL_RCCEx_GetPeriphCLKFreq+0x57a>
    {
      frequency = HSI_VALUE;
 80048b2:	4ba6      	ldr	r3, [pc, #664]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 80048b4:	637b      	str	r3, [r7, #52]	@ 0x34
 80048b6:	f000 be76 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 80048ba:	4ba3      	ldr	r3, [pc, #652]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80048bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80048c0:	f003 0302 	and.w	r3, r3, #2
 80048c4:	2b02      	cmp	r3, #2
 80048c6:	d108      	bne.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80048ce:	d104      	bne.n	80048da <HAL_RCCEx_GetPeriphCLKFreq+0x59a>
    {
      frequency = LSE_VALUE;
 80048d0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048d4:	637b      	str	r3, [r7, #52]	@ 0x34
 80048d6:	f000 be66 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 80048da:	2300      	movs	r3, #0
 80048dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80048de:	f000 be62 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 80048e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80048e6:	f1a2 0120 	sub.w	r1, r2, #32
 80048ea:	430b      	orrs	r3, r1
 80048ec:	d158      	bne.n	80049a0 <HAL_RCCEx_GetPeriphCLKFreq+0x660>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 80048ee:	4b96      	ldr	r3, [pc, #600]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80048f0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80048f4:	f003 0307 	and.w	r3, r3, #7
 80048f8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 80048fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d104      	bne.n	800490a <HAL_RCCEx_GetPeriphCLKFreq+0x5ca>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8004900:	f7ff f876 	bl	80039f0 <HAL_RCC_GetPCLK3Freq>
 8004904:	6378      	str	r0, [r7, #52]	@ 0x34
 8004906:	f000 be4e 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 800490a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800490c:	2b01      	cmp	r3, #1
 800490e:	d104      	bne.n	800491a <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004910:	f7fe ff2a 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004914:	6378      	str	r0, [r7, #52]	@ 0x34
 8004916:	f000 be46 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 800491a:	4b8b      	ldr	r3, [pc, #556]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004922:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004926:	d106      	bne.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
 8004928:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492a:	2b02      	cmp	r3, #2
 800492c:	d103      	bne.n	8004936 <HAL_RCCEx_GetPeriphCLKFreq+0x5f6>
    {
      frequency = HSI_VALUE;
 800492e:	4b87      	ldr	r3, [pc, #540]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004930:	637b      	str	r3, [r7, #52]	@ 0x34
 8004932:	f000 be38 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 8004936:	4b84      	ldr	r3, [pc, #528]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004938:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800493c:	f003 0302 	and.w	r3, r3, #2
 8004940:	2b02      	cmp	r3, #2
 8004942:	d107      	bne.n	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
 8004944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004946:	2b03      	cmp	r3, #3
 8004948:	d104      	bne.n	8004954 <HAL_RCCEx_GetPeriphCLKFreq+0x614>
    {
      frequency = LSE_VALUE;
 800494a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800494e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004950:	f000 be29 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 8004954:	4b7c      	ldr	r3, [pc, #496]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0320 	and.w	r3, r3, #32
 800495c:	2b20      	cmp	r3, #32
 800495e:	d11b      	bne.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
 8004960:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004962:	2b04      	cmp	r3, #4
 8004964:	d118      	bne.n	8004998 <HAL_RCCEx_GetPeriphCLKFreq+0x658>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004966:	4b78      	ldr	r3, [pc, #480]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004968:	689b      	ldr	r3, [r3, #8]
 800496a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800496e:	2b00      	cmp	r3, #0
 8004970:	d005      	beq.n	800497e <HAL_RCCEx_GetPeriphCLKFreq+0x63e>
 8004972:	4b75      	ldr	r3, [pc, #468]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004974:	689b      	ldr	r3, [r3, #8]
 8004976:	0e1b      	lsrs	r3, r3, #24
 8004978:	f003 030f 	and.w	r3, r3, #15
 800497c:	e006      	b.n	800498c <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 800497e:	4b72      	ldr	r3, [pc, #456]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004980:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004984:	041b      	lsls	r3, r3, #16
 8004986:	0e1b      	lsrs	r3, r3, #24
 8004988:	f003 030f 	and.w	r3, r3, #15
 800498c:	4a70      	ldr	r2, [pc, #448]	@ (8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 800498e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004992:	637b      	str	r3, [r7, #52]	@ 0x34
 8004994:	f000 be07 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	637b      	str	r3, [r7, #52]	@ 0x34
 800499c:	f000 be03 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80049a0:	e9d7 2300 	ldrd	r2, r3, [r7]
 80049a4:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80049a8:	430b      	orrs	r3, r1
 80049aa:	d16c      	bne.n	8004a86 <HAL_RCCEx_GetPeriphCLKFreq+0x746>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80049ac:	4b66      	ldr	r3, [pc, #408]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80049ae:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80049b2:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80049b6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80049b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80049be:	d104      	bne.n	80049ca <HAL_RCCEx_GetPeriphCLKFreq+0x68a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80049c0:	f7fe fed2 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 80049c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80049c6:	f000 bdee 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 80049ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049cc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80049d0:	d108      	bne.n	80049e4 <HAL_RCCEx_GetPeriphCLKFreq+0x6a4>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80049d2:	f107 0318 	add.w	r3, r7, #24
 80049d6:	4618      	mov	r0, r3
 80049d8:	f7ff f9fe 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 80049dc:	6a3b      	ldr	r3, [r7, #32]
 80049de:	637b      	str	r3, [r7, #52]	@ 0x34
 80049e0:	f000 bde1 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 80049e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d104      	bne.n	80049f4 <HAL_RCCEx_GetPeriphCLKFreq+0x6b4>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 80049ea:	f7fe ffbf 	bl	800396c <HAL_RCC_GetHCLKFreq>
 80049ee:	6378      	str	r0, [r7, #52]	@ 0x34
 80049f0:	f000 bdd9 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 80049f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f6:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 80049fa:	d122      	bne.n	8004a42 <HAL_RCCEx_GetPeriphCLKFreq+0x702>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80049fc:	4b52      	ldr	r3, [pc, #328]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	f003 0320 	and.w	r3, r3, #32
 8004a04:	2b20      	cmp	r3, #32
 8004a06:	d118      	bne.n	8004a3a <HAL_RCCEx_GetPeriphCLKFreq+0x6fa>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004a08:	4b4f      	ldr	r3, [pc, #316]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a0a:	689b      	ldr	r3, [r3, #8]
 8004a0c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d005      	beq.n	8004a20 <HAL_RCCEx_GetPeriphCLKFreq+0x6e0>
 8004a14:	4b4c      	ldr	r3, [pc, #304]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a16:	689b      	ldr	r3, [r3, #8]
 8004a18:	0e1b      	lsrs	r3, r3, #24
 8004a1a:	f003 030f 	and.w	r3, r3, #15
 8004a1e:	e006      	b.n	8004a2e <HAL_RCCEx_GetPeriphCLKFreq+0x6ee>
 8004a20:	4b49      	ldr	r3, [pc, #292]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a22:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a26:	041b      	lsls	r3, r3, #16
 8004a28:	0e1b      	lsrs	r3, r3, #24
 8004a2a:	f003 030f 	and.w	r3, r3, #15
 8004a2e:	4a48      	ldr	r2, [pc, #288]	@ (8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a34:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a36:	f000 bdb6 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8004a3a:	2300      	movs	r3, #0
 8004a3c:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a3e:	f000 bdb2 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8004a42:	4b41      	ldr	r3, [pc, #260]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004a4a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004a4e:	d107      	bne.n	8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
 8004a50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a52:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004a56:	d103      	bne.n	8004a60 <HAL_RCCEx_GetPeriphCLKFreq+0x720>
    {
      frequency = HSE_VALUE;
 8004a58:	4b3c      	ldr	r3, [pc, #240]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004a5a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a5c:	f000 bda3 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 8004a60:	4b39      	ldr	r3, [pc, #228]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a6c:	d107      	bne.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
 8004a6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a70:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004a74:	d103      	bne.n	8004a7e <HAL_RCCEx_GetPeriphCLKFreq+0x73e>
    {
      frequency = HSI_VALUE;
 8004a76:	4b35      	ldr	r3, [pc, #212]	@ (8004b4c <HAL_RCCEx_GetPeriphCLKFreq+0x80c>)
 8004a78:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a7a:	f000 bd94 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 8004a7e:	2300      	movs	r3, #0
 8004a80:	637b      	str	r3, [r7, #52]	@ 0x34
 8004a82:	f000 bd90 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 8004a86:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004a8a:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 8004a8e:	430b      	orrs	r3, r1
 8004a90:	d160      	bne.n	8004b54 <HAL_RCCEx_GetPeriphCLKFreq+0x814>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 8004a92:	4b2d      	ldr	r3, [pc, #180]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004a94:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004a98:	f003 0307 	and.w	r3, r3, #7
 8004a9c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004a9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aa0:	2b04      	cmp	r3, #4
 8004aa2:	d84c      	bhi.n	8004b3e <HAL_RCCEx_GetPeriphCLKFreq+0x7fe>
 8004aa4:	a201      	add	r2, pc, #4	@ (adr r2, 8004aac <HAL_RCCEx_GetPeriphCLKFreq+0x76c>)
 8004aa6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004aaa:	bf00      	nop
 8004aac:	08004ae5 	.word	0x08004ae5
 8004ab0:	08004ac1 	.word	0x08004ac1
 8004ab4:	08004ad3 	.word	0x08004ad3
 8004ab8:	08004aef 	.word	0x08004aef
 8004abc:	08004af9 	.word	0x08004af9
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004ac0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f7ff f82d 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004aca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004acc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ace:	f000 bd6a 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004ad2:	f107 030c 	add.w	r3, r7, #12
 8004ad6:	4618      	mov	r0, r3
 8004ad8:	f7ff fad8 	bl	800408c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004adc:	693b      	ldr	r3, [r7, #16]
 8004ade:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004ae0:	f000 bd61 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004ae4:	f7fe ff42 	bl	800396c <HAL_RCC_GetHCLKFreq>
 8004ae8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004aea:	f000 bd5c 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004aee:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004af2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004af4:	f000 bd57 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004af8:	4b13      	ldr	r3, [pc, #76]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f003 0320 	and.w	r3, r3, #32
 8004b00:	2b20      	cmp	r3, #32
 8004b02:	d118      	bne.n	8004b36 <HAL_RCCEx_GetPeriphCLKFreq+0x7f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004b04:	4b10      	ldr	r3, [pc, #64]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004b06:	689b      	ldr	r3, [r3, #8]
 8004b08:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d005      	beq.n	8004b1c <HAL_RCCEx_GetPeriphCLKFreq+0x7dc>
 8004b10:	4b0d      	ldr	r3, [pc, #52]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004b12:	689b      	ldr	r3, [r3, #8]
 8004b14:	0e1b      	lsrs	r3, r3, #24
 8004b16:	f003 030f 	and.w	r3, r3, #15
 8004b1a:	e006      	b.n	8004b2a <HAL_RCCEx_GetPeriphCLKFreq+0x7ea>
 8004b1c:	4b0a      	ldr	r3, [pc, #40]	@ (8004b48 <HAL_RCCEx_GetPeriphCLKFreq+0x808>)
 8004b1e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004b22:	041b      	lsls	r3, r3, #16
 8004b24:	0e1b      	lsrs	r3, r3, #24
 8004b26:	f003 030f 	and.w	r3, r3, #15
 8004b2a:	4a09      	ldr	r2, [pc, #36]	@ (8004b50 <HAL_RCCEx_GetPeriphCLKFreq+0x810>)
 8004b2c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004b30:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004b32:	f000 bd38 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004b36:	2300      	movs	r3, #0
 8004b38:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b3a:	f000 bd34 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004b3e:	2300      	movs	r3, #0
 8004b40:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004b42:	f000 bd30 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004b46:	bf00      	nop
 8004b48:	46020c00 	.word	0x46020c00
 8004b4c:	00f42400 	.word	0x00f42400
 8004b50:	080080a8 	.word	0x080080a8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8004b54:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004b58:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8004b5c:	430b      	orrs	r3, r1
 8004b5e:	d167      	bne.n	8004c30 <HAL_RCCEx_GetPeriphCLKFreq+0x8f0>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8004b60:	4ba0      	ldr	r3, [pc, #640]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004b62:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004b66:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8004b6a:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004b6c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b6e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b72:	d036      	beq.n	8004be2 <HAL_RCCEx_GetPeriphCLKFreq+0x8a2>
 8004b74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b76:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004b7a:	d855      	bhi.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004b7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b7e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b82:	d029      	beq.n	8004bd8 <HAL_RCCEx_GetPeriphCLKFreq+0x898>
 8004b84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b86:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004b8a:	d84d      	bhi.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004b8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b8e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b92:	d013      	beq.n	8004bbc <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 8004b94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004b9a:	d845      	bhi.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
 8004b9c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d015      	beq.n	8004bce <HAL_RCCEx_GetPeriphCLKFreq+0x88e>
 8004ba2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ba4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ba8:	d13e      	bne.n	8004c28 <HAL_RCCEx_GetPeriphCLKFreq+0x8e8>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8004baa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8004bae:	4618      	mov	r0, r3
 8004bb0:	f7fe ffb8 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8004bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bb6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004bb8:	f000 bcf5 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8004bbc:	f107 030c 	add.w	r3, r7, #12
 8004bc0:	4618      	mov	r0, r3
 8004bc2:	f7ff fa63 	bl	800408c <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8004bc6:	693b      	ldr	r3, [r7, #16]
 8004bc8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004bca:	f000 bcec 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8004bce:	f7fe fecd 	bl	800396c <HAL_RCC_GetHCLKFreq>
 8004bd2:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004bd4:	f000 bce7 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8004bd8:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8004bdc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004bde:	f000 bce2 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004be2:	4b80      	ldr	r3, [pc, #512]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f003 0320 	and.w	r3, r3, #32
 8004bea:	2b20      	cmp	r3, #32
 8004bec:	d118      	bne.n	8004c20 <HAL_RCCEx_GetPeriphCLKFreq+0x8e0>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004bee:	4b7d      	ldr	r3, [pc, #500]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004bf0:	689b      	ldr	r3, [r3, #8]
 8004bf2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d005      	beq.n	8004c06 <HAL_RCCEx_GetPeriphCLKFreq+0x8c6>
 8004bfa:	4b7a      	ldr	r3, [pc, #488]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	0e1b      	lsrs	r3, r3, #24
 8004c00:	f003 030f 	and.w	r3, r3, #15
 8004c04:	e006      	b.n	8004c14 <HAL_RCCEx_GetPeriphCLKFreq+0x8d4>
 8004c06:	4b77      	ldr	r3, [pc, #476]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004c08:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004c0c:	041b      	lsls	r3, r3, #16
 8004c0e:	0e1b      	lsrs	r3, r3, #24
 8004c10:	f003 030f 	and.w	r3, r3, #15
 8004c14:	4a74      	ldr	r2, [pc, #464]	@ (8004de8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004c16:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004c1a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004c1c:	f000 bcc3 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004c20:	2300      	movs	r3, #0
 8004c22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c24:	f000 bcbf 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004c2c:	f000 bcbb 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8004c30:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004c34:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8004c38:	430b      	orrs	r3, r1
 8004c3a:	d14c      	bne.n	8004cd6 <HAL_RCCEx_GetPeriphCLKFreq+0x996>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8004c3c:	4b69      	ldr	r3, [pc, #420]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004c3e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004c42:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004c46:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8004c48:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c4a:	2b00      	cmp	r3, #0
 8004c4c:	d104      	bne.n	8004c58 <HAL_RCCEx_GetPeriphCLKFreq+0x918>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004c4e:	f7fe fea7 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8004c52:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c54:	f000 bca7 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8004c58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c5a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c5e:	d104      	bne.n	8004c6a <HAL_RCCEx_GetPeriphCLKFreq+0x92a>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004c60:	f7fe fd82 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004c64:	6378      	str	r0, [r7, #52]	@ 0x34
 8004c66:	f000 bc9e 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8004c6a:	4b5e      	ldr	r3, [pc, #376]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004c72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c76:	d107      	bne.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
 8004c78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c7a:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c7e:	d103      	bne.n	8004c88 <HAL_RCCEx_GetPeriphCLKFreq+0x948>
    {
      frequency = HSI_VALUE;
 8004c80:	4b5a      	ldr	r3, [pc, #360]	@ (8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004c82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004c84:	f000 bc8f 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8004c88:	4b56      	ldr	r3, [pc, #344]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	f003 0320 	and.w	r3, r3, #32
 8004c90:	2b20      	cmp	r3, #32
 8004c92:	d11c      	bne.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
 8004c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c96:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004c9a:	d118      	bne.n	8004cce <HAL_RCCEx_GetPeriphCLKFreq+0x98e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004c9c:	4b51      	ldr	r3, [pc, #324]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x974>
 8004ca8:	4b4e      	ldr	r3, [pc, #312]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	0e1b      	lsrs	r3, r3, #24
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	e006      	b.n	8004cc2 <HAL_RCCEx_GetPeriphCLKFreq+0x982>
 8004cb4:	4b4b      	ldr	r3, [pc, #300]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004cb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cba:	041b      	lsls	r3, r3, #16
 8004cbc:	0e1b      	lsrs	r3, r3, #24
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	4a49      	ldr	r2, [pc, #292]	@ (8004de8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc8:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cca:	f000 bc6c 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8004cce:	2300      	movs	r3, #0
 8004cd0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cd2:	f000 bc68 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8004cd6:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004cda:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8004cde:	430b      	orrs	r3, r1
 8004ce0:	d14c      	bne.n	8004d7c <HAL_RCCEx_GetPeriphCLKFreq+0xa3c>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8004ce2:	4b40      	ldr	r3, [pc, #256]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004ce4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004ce8:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8004cec:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8004cee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d104      	bne.n	8004cfe <HAL_RCCEx_GetPeriphCLKFreq+0x9be>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004cf4:	f7fe fe54 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8004cf8:	6378      	str	r0, [r7, #52]	@ 0x34
 8004cfa:	f000 bc54 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8004cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004d04:	d104      	bne.n	8004d10 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004d06:	f7fe fd2f 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004d0a:	6378      	str	r0, [r7, #52]	@ 0x34
 8004d0c:	f000 bc4b 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8004d10:	4b34      	ldr	r3, [pc, #208]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d18:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d1c:	d107      	bne.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
 8004d1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004d24:	d103      	bne.n	8004d2e <HAL_RCCEx_GetPeriphCLKFreq+0x9ee>
    {
      frequency = HSI_VALUE;
 8004d26:	4b31      	ldr	r3, [pc, #196]	@ (8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004d28:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d2a:	f000 bc3c 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8004d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	f003 0320 	and.w	r3, r3, #32
 8004d36:	2b20      	cmp	r3, #32
 8004d38:	d11c      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
 8004d3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004d40:	d118      	bne.n	8004d74 <HAL_RCCEx_GetPeriphCLKFreq+0xa34>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004d42:	4b28      	ldr	r3, [pc, #160]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d44:	689b      	ldr	r3, [r3, #8]
 8004d46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d005      	beq.n	8004d5a <HAL_RCCEx_GetPeriphCLKFreq+0xa1a>
 8004d4e:	4b25      	ldr	r3, [pc, #148]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	0e1b      	lsrs	r3, r3, #24
 8004d54:	f003 030f 	and.w	r3, r3, #15
 8004d58:	e006      	b.n	8004d68 <HAL_RCCEx_GetPeriphCLKFreq+0xa28>
 8004d5a:	4b22      	ldr	r3, [pc, #136]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d60:	041b      	lsls	r3, r3, #16
 8004d62:	0e1b      	lsrs	r3, r3, #24
 8004d64:	f003 030f 	and.w	r3, r3, #15
 8004d68:	4a1f      	ldr	r2, [pc, #124]	@ (8004de8 <HAL_RCCEx_GetPeriphCLKFreq+0xaa8>)
 8004d6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d70:	f000 bc19 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8004d74:	2300      	movs	r3, #0
 8004d76:	637b      	str	r3, [r7, #52]	@ 0x34
 8004d78:	f000 bc15 	b.w	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8004d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004d80:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8004d84:	430b      	orrs	r3, r1
 8004d86:	d157      	bne.n	8004e38 <HAL_RCCEx_GetPeriphCLKFreq+0xaf8>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8004d88:	4b16      	ldr	r3, [pc, #88]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004d8a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004d8e:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8004d92:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8004d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d96:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d98:	d02a      	beq.n	8004df0 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8004d9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004d9c:	2bc0      	cmp	r3, #192	@ 0xc0
 8004d9e:	d848      	bhi.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8004da0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da2:	2b80      	cmp	r3, #128	@ 0x80
 8004da4:	d00d      	beq.n	8004dc2 <HAL_RCCEx_GetPeriphCLKFreq+0xa82>
 8004da6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004da8:	2b80      	cmp	r3, #128	@ 0x80
 8004daa:	d842      	bhi.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
 8004dac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d003      	beq.n	8004dba <HAL_RCCEx_GetPeriphCLKFreq+0xa7a>
 8004db2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004db4:	2b40      	cmp	r3, #64	@ 0x40
 8004db6:	d011      	beq.n	8004ddc <HAL_RCCEx_GetPeriphCLKFreq+0xa9c>
 8004db8:	e03b      	b.n	8004e32 <HAL_RCCEx_GetPeriphCLKFreq+0xaf2>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8004dba:	f7fe fe19 	bl	80039f0 <HAL_RCC_GetPCLK3Freq>
 8004dbe:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004dc0:	e3f1      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8004dc2:	4b08      	ldr	r3, [pc, #32]	@ (8004de4 <HAL_RCCEx_GetPeriphCLKFreq+0xaa4>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dca:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004dce:	d102      	bne.n	8004dd6 <HAL_RCCEx_GetPeriphCLKFreq+0xa96>
        {
          frequency = HSI_VALUE;
 8004dd0:	4b06      	ldr	r3, [pc, #24]	@ (8004dec <HAL_RCCEx_GetPeriphCLKFreq+0xaac>)
 8004dd2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004dd4:	e3e7      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004dd6:	2300      	movs	r3, #0
 8004dd8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004dda:	e3e4      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8004ddc:	f7fe fcc4 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004de0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8004de2:	e3e0      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8004de4:	46020c00 	.word	0x46020c00
 8004de8:	080080a8 	.word	0x080080a8
 8004dec:	00f42400 	.word	0x00f42400
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004df0:	4ba3      	ldr	r3, [pc, #652]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	f003 0320 	and.w	r3, r3, #32
 8004df8:	2b20      	cmp	r3, #32
 8004dfa:	d117      	bne.n	8004e2c <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004dfc:	4ba0      	ldr	r3, [pc, #640]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004dfe:	689b      	ldr	r3, [r3, #8]
 8004e00:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_RCCEx_GetPeriphCLKFreq+0xad4>
 8004e08:	4b9d      	ldr	r3, [pc, #628]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	0e1b      	lsrs	r3, r3, #24
 8004e0e:	f003 030f 	and.w	r3, r3, #15
 8004e12:	e006      	b.n	8004e22 <HAL_RCCEx_GetPeriphCLKFreq+0xae2>
 8004e14:	4b9a      	ldr	r3, [pc, #616]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004e16:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004e1a:	041b      	lsls	r3, r3, #16
 8004e1c:	0e1b      	lsrs	r3, r3, #24
 8004e1e:	f003 030f 	and.w	r3, r3, #15
 8004e22:	4a98      	ldr	r2, [pc, #608]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8004e24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004e28:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8004e2a:	e3bc      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 8004e2c:	2300      	movs	r3, #0
 8004e2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e30:	e3b9      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      default:
      {
        frequency = 0U;
 8004e32:	2300      	movs	r3, #0
 8004e34:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004e36:	e3b6      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8004e38:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004e3c:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8004e40:	430b      	orrs	r3, r1
 8004e42:	d147      	bne.n	8004ed4 <HAL_RCCEx_GetPeriphCLKFreq+0xb94>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8004e44:	4b8e      	ldr	r3, [pc, #568]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004e46:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004e4a:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004e4e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8004e50:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d103      	bne.n	8004e5e <HAL_RCCEx_GetPeriphCLKFreq+0xb1e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8004e56:	f7fe fda3 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8004e5a:	6378      	str	r0, [r7, #52]	@ 0x34
 8004e5c:	e3a3      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8004e5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e60:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004e64:	d103      	bne.n	8004e6e <HAL_RCCEx_GetPeriphCLKFreq+0xb2e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8004e66:	f7fe fc7f 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8004e6a:	6378      	str	r0, [r7, #52]	@ 0x34
 8004e6c:	e39b      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8004e6e:	4b84      	ldr	r3, [pc, #528]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e76:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e7a:	d106      	bne.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
 8004e7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e82:	d102      	bne.n	8004e8a <HAL_RCCEx_GetPeriphCLKFreq+0xb4a>
    {
      frequency = HSI_VALUE;
 8004e84:	4b80      	ldr	r3, [pc, #512]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8004e86:	637b      	str	r3, [r7, #52]	@ 0x34
 8004e88:	e38d      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8004e8a:	4b7d      	ldr	r3, [pc, #500]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	f003 0320 	and.w	r3, r3, #32
 8004e92:	2b20      	cmp	r3, #32
 8004e94:	d11b      	bne.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
 8004e96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004e98:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004e9c:	d117      	bne.n	8004ece <HAL_RCCEx_GetPeriphCLKFreq+0xb8e>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004e9e:	4b78      	ldr	r3, [pc, #480]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004ea0:	689b      	ldr	r3, [r3, #8]
 8004ea2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d005      	beq.n	8004eb6 <HAL_RCCEx_GetPeriphCLKFreq+0xb76>
 8004eaa:	4b75      	ldr	r3, [pc, #468]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004eac:	689b      	ldr	r3, [r3, #8]
 8004eae:	0e1b      	lsrs	r3, r3, #24
 8004eb0:	f003 030f 	and.w	r3, r3, #15
 8004eb4:	e006      	b.n	8004ec4 <HAL_RCCEx_GetPeriphCLKFreq+0xb84>
 8004eb6:	4b72      	ldr	r3, [pc, #456]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004eb8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ebc:	041b      	lsls	r3, r3, #16
 8004ebe:	0e1b      	lsrs	r3, r3, #24
 8004ec0:	f003 030f 	and.w	r3, r3, #15
 8004ec4:	4a6f      	ldr	r2, [pc, #444]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8004ec6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004eca:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ecc:	e36b      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004ed2:	e368      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8004ed4:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ed8:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8004edc:	430b      	orrs	r3, r1
 8004ede:	d164      	bne.n	8004faa <HAL_RCCEx_GetPeriphCLKFreq+0xc6a>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8004ee0:	4b67      	ldr	r3, [pc, #412]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004ee2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004ee6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004eea:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8004eec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d120      	bne.n	8004f34 <HAL_RCCEx_GetPeriphCLKFreq+0xbf4>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004ef2:	4b63      	ldr	r3, [pc, #396]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	f003 0320 	and.w	r3, r3, #32
 8004efa:	2b20      	cmp	r3, #32
 8004efc:	d117      	bne.n	8004f2e <HAL_RCCEx_GetPeriphCLKFreq+0xbee>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004efe:	4b60      	ldr	r3, [pc, #384]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f00:	689b      	ldr	r3, [r3, #8]
 8004f02:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d005      	beq.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0xbd6>
 8004f0a:	4b5d      	ldr	r3, [pc, #372]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f0c:	689b      	ldr	r3, [r3, #8]
 8004f0e:	0e1b      	lsrs	r3, r3, #24
 8004f10:	f003 030f 	and.w	r3, r3, #15
 8004f14:	e006      	b.n	8004f24 <HAL_RCCEx_GetPeriphCLKFreq+0xbe4>
 8004f16:	4b5a      	ldr	r3, [pc, #360]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f18:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f1c:	041b      	lsls	r3, r3, #16
 8004f1e:	0e1b      	lsrs	r3, r3, #24
 8004f20:	f003 030f 	and.w	r3, r3, #15
 8004f24:	4a57      	ldr	r2, [pc, #348]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8004f26:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f2a:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f2c:	e33b      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8004f2e:	2300      	movs	r3, #0
 8004f30:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f32:	e338      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8004f34:	4b52      	ldr	r3, [pc, #328]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f36:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f3a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004f3e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004f42:	d112      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
 8004f44:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f46:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004f4a:	d10e      	bne.n	8004f6a <HAL_RCCEx_GetPeriphCLKFreq+0xc2a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004f4c:	4b4c      	ldr	r3, [pc, #304]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f4e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004f56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8004f5a:	d102      	bne.n	8004f62 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
      {
        frequency = LSI_VALUE / 128U;
 8004f5c:	23fa      	movs	r3, #250	@ 0xfa
 8004f5e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004f60:	e321      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8004f62:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8004f66:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8004f68:	e31d      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8004f6a:	4b45      	ldr	r3, [pc, #276]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004f76:	d106      	bne.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
 8004f78:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f7a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004f7e:	d102      	bne.n	8004f86 <HAL_RCCEx_GetPeriphCLKFreq+0xc46>
    {
      frequency = HSI_VALUE;
 8004f80:	4b41      	ldr	r3, [pc, #260]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8004f82:	637b      	str	r3, [r7, #52]	@ 0x34
 8004f84:	e30f      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8004f86:	4b3e      	ldr	r3, [pc, #248]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004f88:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004f8c:	f003 0302 	and.w	r3, r3, #2
 8004f90:	2b02      	cmp	r3, #2
 8004f92:	d107      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
 8004f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f96:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004f9a:	d103      	bne.n	8004fa4 <HAL_RCCEx_GetPeriphCLKFreq+0xc64>
    {
      frequency = LSE_VALUE;
 8004f9c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004fa0:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa2:	e300      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8004fa4:	2300      	movs	r3, #0
 8004fa6:	637b      	str	r3, [r7, #52]	@ 0x34
 8004fa8:	e2fd      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8004faa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004fae:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8004fb2:	430b      	orrs	r3, r1
 8004fb4:	d16a      	bne.n	800508c <HAL_RCCEx_GetPeriphCLKFreq+0xd4c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8004fb6:	4b32      	ldr	r3, [pc, #200]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004fb8:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004fbc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004fc0:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8004fc2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d120      	bne.n	800500a <HAL_RCCEx_GetPeriphCLKFreq+0xcca>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8004fc8:	4b2d      	ldr	r3, [pc, #180]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	f003 0320 	and.w	r3, r3, #32
 8004fd0:	2b20      	cmp	r3, #32
 8004fd2:	d117      	bne.n	8005004 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8004fd4:	4b2a      	ldr	r3, [pc, #168]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004fd6:	689b      	ldr	r3, [r3, #8]
 8004fd8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d005      	beq.n	8004fec <HAL_RCCEx_GetPeriphCLKFreq+0xcac>
 8004fe0:	4b27      	ldr	r3, [pc, #156]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004fe2:	689b      	ldr	r3, [r3, #8]
 8004fe4:	0e1b      	lsrs	r3, r3, #24
 8004fe6:	f003 030f 	and.w	r3, r3, #15
 8004fea:	e006      	b.n	8004ffa <HAL_RCCEx_GetPeriphCLKFreq+0xcba>
 8004fec:	4b24      	ldr	r3, [pc, #144]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8004fee:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ff2:	041b      	lsls	r3, r3, #16
 8004ff4:	0e1b      	lsrs	r3, r3, #24
 8004ff6:	f003 030f 	and.w	r3, r3, #15
 8004ffa:	4a22      	ldr	r2, [pc, #136]	@ (8005084 <HAL_RCCEx_GetPeriphCLKFreq+0xd44>)
 8004ffc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005000:	637b      	str	r3, [r7, #52]	@ 0x34
 8005002:	e2d0      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = 0U;
 8005004:	2300      	movs	r3, #0
 8005006:	637b      	str	r3, [r7, #52]	@ 0x34
 8005008:	e2cd      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 800500a:	4b1d      	ldr	r3, [pc, #116]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800500c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005010:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005014:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005018:	d112      	bne.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
 800501a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800501c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005020:	d10e      	bne.n	8005040 <HAL_RCCEx_GetPeriphCLKFreq+0xd00>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005022:	4b17      	ldr	r3, [pc, #92]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005024:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005028:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800502c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005030:	d102      	bne.n	8005038 <HAL_RCCEx_GetPeriphCLKFreq+0xcf8>
      {
        frequency = LSI_VALUE / 128U;
 8005032:	23fa      	movs	r3, #250	@ 0xfa
 8005034:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005036:	e2b6      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8005038:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800503c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800503e:	e2b2      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8005040:	4b0f      	ldr	r3, [pc, #60]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005048:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800504c:	d106      	bne.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
 800504e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005050:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005054:	d102      	bne.n	800505c <HAL_RCCEx_GetPeriphCLKFreq+0xd1c>
    {
      frequency = HSI_VALUE;
 8005056:	4b0c      	ldr	r3, [pc, #48]	@ (8005088 <HAL_RCCEx_GetPeriphCLKFreq+0xd48>)
 8005058:	637b      	str	r3, [r7, #52]	@ 0x34
 800505a:	e2a4      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 800505c:	4b08      	ldr	r3, [pc, #32]	@ (8005080 <HAL_RCCEx_GetPeriphCLKFreq+0xd40>)
 800505e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005062:	f003 0302 	and.w	r3, r3, #2
 8005066:	2b02      	cmp	r3, #2
 8005068:	d107      	bne.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
 800506a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800506c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005070:	d103      	bne.n	800507a <HAL_RCCEx_GetPeriphCLKFreq+0xd3a>
    {
      frequency = LSE_VALUE;
 8005072:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005076:	637b      	str	r3, [r7, #52]	@ 0x34
 8005078:	e295      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 800507a:	2300      	movs	r3, #0
 800507c:	637b      	str	r3, [r7, #52]	@ 0x34
 800507e:	e292      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005080:	46020c00 	.word	0x46020c00
 8005084:	080080a8 	.word	0x080080a8
 8005088:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 800508c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005090:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005094:	430b      	orrs	r3, r1
 8005096:	d147      	bne.n	8005128 <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005098:	4b9a      	ldr	r3, [pc, #616]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800509a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800509e:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 80050a2:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 80050a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d103      	bne.n	80050b2 <HAL_RCCEx_GetPeriphCLKFreq+0xd72>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80050aa:	f7fe fc79 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 80050ae:	6378      	str	r0, [r7, #52]	@ 0x34
 80050b0:	e279      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 80050b2:	4b94      	ldr	r3, [pc, #592]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80050b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80050bc:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80050c0:	d112      	bne.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
 80050c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80050c8:	d10e      	bne.n	80050e8 <HAL_RCCEx_GetPeriphCLKFreq+0xda8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80050ca:	4b8e      	ldr	r3, [pc, #568]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80050cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80050d0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80050d4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80050d8:	d102      	bne.n	80050e0 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
      {
        frequency = LSI_VALUE / 128U;
 80050da:	23fa      	movs	r3, #250	@ 0xfa
 80050dc:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80050de:	e262      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 80050e0:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80050e4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80050e6:	e25e      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 80050e8:	4b86      	ldr	r3, [pc, #536]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80050f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80050f4:	d106      	bne.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80050fc:	d102      	bne.n	8005104 <HAL_RCCEx_GetPeriphCLKFreq+0xdc4>
    {
      frequency = HSI_VALUE;
 80050fe:	4b82      	ldr	r3, [pc, #520]	@ (8005308 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8005100:	637b      	str	r3, [r7, #52]	@ 0x34
 8005102:	e250      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8005104:	4b7f      	ldr	r3, [pc, #508]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005106:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800510a:	f003 0302 	and.w	r3, r3, #2
 800510e:	2b02      	cmp	r3, #2
 8005110:	d107      	bne.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
 8005112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005114:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005118:	d103      	bne.n	8005122 <HAL_RCCEx_GetPeriphCLKFreq+0xde2>
    {
      frequency = LSE_VALUE;
 800511a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800511e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005120:	e241      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8005122:	2300      	movs	r3, #0
 8005124:	637b      	str	r3, [r7, #52]	@ 0x34
 8005126:	e23e      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 8005128:	e9d7 2300 	ldrd	r2, r3, [r7]
 800512c:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8005130:	430b      	orrs	r3, r1
 8005132:	d12d      	bne.n	8005190 <HAL_RCCEx_GetPeriphCLKFreq+0xe50>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8005134:	4b73      	ldr	r3, [pc, #460]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005136:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800513a:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 800513e:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8005140:	4b70      	ldr	r3, [pc, #448]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005148:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800514c:	d105      	bne.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
 800514e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005150:	2b00      	cmp	r3, #0
 8005152:	d102      	bne.n	800515a <HAL_RCCEx_GetPeriphCLKFreq+0xe1a>
    {
      frequency = HSE_VALUE;
 8005154:	4b6c      	ldr	r3, [pc, #432]	@ (8005308 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 8005156:	637b      	str	r3, [r7, #52]	@ 0x34
 8005158:	e225      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800515a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800515c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8005160:	d107      	bne.n	8005172 <HAL_RCCEx_GetPeriphCLKFreq+0xe32>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005162:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005166:	4618      	mov	r0, r3
 8005168:	f7fe fcdc 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 800516c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800516e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005170:	e219      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 8005172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005174:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8005178:	d107      	bne.n	800518a <HAL_RCCEx_GetPeriphCLKFreq+0xe4a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800517a:	f107 0318 	add.w	r3, r7, #24
 800517e:	4618      	mov	r0, r3
 8005180:	f7fe fe2a 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 8005184:	69bb      	ldr	r3, [r7, #24]
 8005186:	637b      	str	r3, [r7, #52]	@ 0x34
 8005188:	e20d      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 800518a:	2300      	movs	r3, #0
 800518c:	637b      	str	r3, [r7, #52]	@ 0x34
 800518e:	e20a      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 8005190:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005194:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 8005198:	430b      	orrs	r3, r1
 800519a:	d156      	bne.n	800524a <HAL_RCCEx_GetPeriphCLKFreq+0xf0a>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 800519c:	4b59      	ldr	r3, [pc, #356]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800519e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80051a2:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80051a6:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80051a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051aa:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051ae:	d028      	beq.n	8005202 <HAL_RCCEx_GetPeriphCLKFreq+0xec2>
 80051b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051b2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80051b6:	d845      	bhi.n	8005244 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80051b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051be:	d013      	beq.n	80051e8 <HAL_RCCEx_GetPeriphCLKFreq+0xea8>
 80051c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051c2:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80051c6:	d83d      	bhi.n	8005244 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
 80051c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d004      	beq.n	80051d8 <HAL_RCCEx_GetPeriphCLKFreq+0xe98>
 80051ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051d0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80051d4:	d004      	beq.n	80051e0 <HAL_RCCEx_GetPeriphCLKFreq+0xea0>
 80051d6:	e035      	b.n	8005244 <HAL_RCCEx_GetPeriphCLKFreq+0xf04>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 80051d8:	f7fe fbf6 	bl	80039c8 <HAL_RCC_GetPCLK2Freq>
 80051dc:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80051de:	e1e2      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80051e0:	f7fe fac2 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 80051e4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80051e6:	e1de      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80051e8:	4b46      	ldr	r3, [pc, #280]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80051f4:	d102      	bne.n	80051fc <HAL_RCCEx_GetPeriphCLKFreq+0xebc>
        {
          frequency = HSI_VALUE;
 80051f6:	4b44      	ldr	r3, [pc, #272]	@ (8005308 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80051f8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80051fa:	e1d4      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80051fc:	2300      	movs	r3, #0
 80051fe:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005200:	e1d1      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005202:	4b40      	ldr	r3, [pc, #256]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	f003 0320 	and.w	r3, r3, #32
 800520a:	2b20      	cmp	r3, #32
 800520c:	d117      	bne.n	800523e <HAL_RCCEx_GetPeriphCLKFreq+0xefe>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800520e:	4b3d      	ldr	r3, [pc, #244]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005210:	689b      	ldr	r3, [r3, #8]
 8005212:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005216:	2b00      	cmp	r3, #0
 8005218:	d005      	beq.n	8005226 <HAL_RCCEx_GetPeriphCLKFreq+0xee6>
 800521a:	4b3a      	ldr	r3, [pc, #232]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 800521c:	689b      	ldr	r3, [r3, #8]
 800521e:	0e1b      	lsrs	r3, r3, #24
 8005220:	f003 030f 	and.w	r3, r3, #15
 8005224:	e006      	b.n	8005234 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 8005226:	4b37      	ldr	r3, [pc, #220]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005228:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800522c:	041b      	lsls	r3, r3, #16
 800522e:	0e1b      	lsrs	r3, r3, #24
 8005230:	f003 030f 	and.w	r3, r3, #15
 8005234:	4a35      	ldr	r2, [pc, #212]	@ (800530c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 8005236:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800523a:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800523c:	e1b3      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 800523e:	2300      	movs	r3, #0
 8005240:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005242:	e1b0      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8005244:	2300      	movs	r3, #0
 8005246:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005248:	e1ad      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800524a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800524e:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 8005252:	430b      	orrs	r3, r1
 8005254:	d15c      	bne.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 8005256:	4b2b      	ldr	r3, [pc, #172]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 8005258:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800525c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005260:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005264:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005268:	d028      	beq.n	80052bc <HAL_RCCEx_GetPeriphCLKFreq+0xf7c>
 800526a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800526c:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005270:	d845      	bhi.n	80052fe <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8005272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005274:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005278:	d013      	beq.n	80052a2 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
 800527a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800527c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005280:	d83d      	bhi.n	80052fe <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
 8005282:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005284:	2b00      	cmp	r3, #0
 8005286:	d004      	beq.n	8005292 <HAL_RCCEx_GetPeriphCLKFreq+0xf52>
 8005288:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800528a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800528e:	d004      	beq.n	800529a <HAL_RCCEx_GetPeriphCLKFreq+0xf5a>
 8005290:	e035      	b.n	80052fe <HAL_RCCEx_GetPeriphCLKFreq+0xfbe>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 8005292:	f7fe fb85 	bl	80039a0 <HAL_RCC_GetPCLK1Freq>
 8005296:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005298:	e185      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 800529a:	f7fe fa65 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 800529e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80052a0:	e181      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80052a2:	4b18      	ldr	r3, [pc, #96]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80052aa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052ae:	d102      	bne.n	80052b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf76>
        {
          frequency = HSI_VALUE;
 80052b0:	4b15      	ldr	r3, [pc, #84]	@ (8005308 <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>)
 80052b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80052b4:	e177      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80052b6:	2300      	movs	r3, #0
 80052b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052ba:	e174      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80052bc:	4b11      	ldr	r3, [pc, #68]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 0320 	and.w	r3, r3, #32
 80052c4:	2b20      	cmp	r3, #32
 80052c6:	d117      	bne.n	80052f8 <HAL_RCCEx_GetPeriphCLKFreq+0xfb8>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80052c8:	4b0e      	ldr	r3, [pc, #56]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80052ca:	689b      	ldr	r3, [r3, #8]
 80052cc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80052d0:	2b00      	cmp	r3, #0
 80052d2:	d005      	beq.n	80052e0 <HAL_RCCEx_GetPeriphCLKFreq+0xfa0>
 80052d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80052d6:	689b      	ldr	r3, [r3, #8]
 80052d8:	0e1b      	lsrs	r3, r3, #24
 80052da:	f003 030f 	and.w	r3, r3, #15
 80052de:	e006      	b.n	80052ee <HAL_RCCEx_GetPeriphCLKFreq+0xfae>
 80052e0:	4b08      	ldr	r3, [pc, #32]	@ (8005304 <HAL_RCCEx_GetPeriphCLKFreq+0xfc4>)
 80052e2:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80052e6:	041b      	lsls	r3, r3, #16
 80052e8:	0e1b      	lsrs	r3, r3, #24
 80052ea:	f003 030f 	and.w	r3, r3, #15
 80052ee:	4a07      	ldr	r2, [pc, #28]	@ (800530c <HAL_RCCEx_GetPeriphCLKFreq+0xfcc>)
 80052f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80052f4:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80052f6:	e156      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80052f8:	2300      	movs	r3, #0
 80052fa:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052fc:	e153      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80052fe:	2300      	movs	r3, #0
 8005300:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005302:	e150      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8005304:	46020c00 	.word	0x46020c00
 8005308:	00f42400 	.word	0x00f42400
 800530c:	080080a8 	.word	0x080080a8
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8005310:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005314:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 8005318:	430b      	orrs	r3, r1
 800531a:	d176      	bne.n	800540a <HAL_RCCEx_GetPeriphCLKFreq+0x10ca>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 800531c:	4ba4      	ldr	r3, [pc, #656]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800531e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005322:	f003 0318 	and.w	r3, r3, #24
 8005326:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 8005328:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800532a:	2b18      	cmp	r3, #24
 800532c:	d86a      	bhi.n	8005404 <HAL_RCCEx_GetPeriphCLKFreq+0x10c4>
 800532e:	a201      	add	r2, pc, #4	@ (adr r2, 8005334 <HAL_RCCEx_GetPeriphCLKFreq+0xff4>)
 8005330:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005334:	08005399 	.word	0x08005399
 8005338:	08005405 	.word	0x08005405
 800533c:	08005405 	.word	0x08005405
 8005340:	08005405 	.word	0x08005405
 8005344:	08005405 	.word	0x08005405
 8005348:	08005405 	.word	0x08005405
 800534c:	08005405 	.word	0x08005405
 8005350:	08005405 	.word	0x08005405
 8005354:	080053a1 	.word	0x080053a1
 8005358:	08005405 	.word	0x08005405
 800535c:	08005405 	.word	0x08005405
 8005360:	08005405 	.word	0x08005405
 8005364:	08005405 	.word	0x08005405
 8005368:	08005405 	.word	0x08005405
 800536c:	08005405 	.word	0x08005405
 8005370:	08005405 	.word	0x08005405
 8005374:	080053a9 	.word	0x080053a9
 8005378:	08005405 	.word	0x08005405
 800537c:	08005405 	.word	0x08005405
 8005380:	08005405 	.word	0x08005405
 8005384:	08005405 	.word	0x08005405
 8005388:	08005405 	.word	0x08005405
 800538c:	08005405 	.word	0x08005405
 8005390:	08005405 	.word	0x08005405
 8005394:	080053c3 	.word	0x080053c3
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 8005398:	f7fe fb2a 	bl	80039f0 <HAL_RCC_GetPCLK3Freq>
 800539c:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800539e:	e102      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80053a0:	f7fe f9e2 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 80053a4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80053a6:	e0fe      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80053a8:	4b81      	ldr	r3, [pc, #516]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053b4:	d102      	bne.n	80053bc <HAL_RCCEx_GetPeriphCLKFreq+0x107c>
        {
          frequency = HSI_VALUE;
 80053b6:	4b7f      	ldr	r3, [pc, #508]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 80053b8:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80053ba:	e0f4      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80053bc:	2300      	movs	r3, #0
 80053be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80053c0:	e0f1      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80053c2:	4b7b      	ldr	r3, [pc, #492]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f003 0320 	and.w	r3, r3, #32
 80053ca:	2b20      	cmp	r3, #32
 80053cc:	d117      	bne.n	80053fe <HAL_RCCEx_GetPeriphCLKFreq+0x10be>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80053ce:	4b78      	ldr	r3, [pc, #480]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80053d0:	689b      	ldr	r3, [r3, #8]
 80053d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80053d6:	2b00      	cmp	r3, #0
 80053d8:	d005      	beq.n	80053e6 <HAL_RCCEx_GetPeriphCLKFreq+0x10a6>
 80053da:	4b75      	ldr	r3, [pc, #468]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80053dc:	689b      	ldr	r3, [r3, #8]
 80053de:	0e1b      	lsrs	r3, r3, #24
 80053e0:	f003 030f 	and.w	r3, r3, #15
 80053e4:	e006      	b.n	80053f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
 80053e6:	4b72      	ldr	r3, [pc, #456]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80053e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80053ec:	041b      	lsls	r3, r3, #16
 80053ee:	0e1b      	lsrs	r3, r3, #24
 80053f0:	f003 030f 	and.w	r3, r3, #15
 80053f4:	4a70      	ldr	r2, [pc, #448]	@ (80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80053f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80053fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80053fc:	e0d3      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80053fe:	2300      	movs	r3, #0
 8005400:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005402:	e0d0      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 8005404:	2300      	movs	r3, #0
 8005406:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005408:	e0cd      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 800540a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800540e:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 8005412:	430b      	orrs	r3, r1
 8005414:	d155      	bne.n	80054c2 <HAL_RCCEx_GetPeriphCLKFreq+0x1182>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 8005416:	4b66      	ldr	r3, [pc, #408]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005418:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800541c:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005420:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005422:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005424:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005428:	d013      	beq.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x1112>
 800542a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800542c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005430:	d844      	bhi.n	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8005432:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005434:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005438:	d013      	beq.n	8005462 <HAL_RCCEx_GetPeriphCLKFreq+0x1122>
 800543a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800543c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005440:	d83c      	bhi.n	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
 8005442:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005444:	2b00      	cmp	r3, #0
 8005446:	d014      	beq.n	8005472 <HAL_RCCEx_GetPeriphCLKFreq+0x1132>
 8005448:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800544a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800544e:	d014      	beq.n	800547a <HAL_RCCEx_GetPeriphCLKFreq+0x113a>
 8005450:	e034      	b.n	80054bc <HAL_RCCEx_GetPeriphCLKFreq+0x117c>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005452:	f107 0318 	add.w	r3, r7, #24
 8005456:	4618      	mov	r0, r3
 8005458:	f7fe fcbe 	bl	8003dd8 <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005460:	e0a1      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005462:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005466:	4618      	mov	r0, r3
 8005468:	f7fe fb5c 	bl	8003b24 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 800546c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800546e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005470:	e099      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8005472:	f7fe f979 	bl	8003768 <HAL_RCC_GetSysClockFreq>
 8005476:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005478:	e095      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800547a:	4b4d      	ldr	r3, [pc, #308]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f003 0320 	and.w	r3, r3, #32
 8005482:	2b20      	cmp	r3, #32
 8005484:	d117      	bne.n	80054b6 <HAL_RCCEx_GetPeriphCLKFreq+0x1176>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005486:	4b4a      	ldr	r3, [pc, #296]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005488:	689b      	ldr	r3, [r3, #8]
 800548a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800548e:	2b00      	cmp	r3, #0
 8005490:	d005      	beq.n	800549e <HAL_RCCEx_GetPeriphCLKFreq+0x115e>
 8005492:	4b47      	ldr	r3, [pc, #284]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005494:	689b      	ldr	r3, [r3, #8]
 8005496:	0e1b      	lsrs	r3, r3, #24
 8005498:	f003 030f 	and.w	r3, r3, #15
 800549c:	e006      	b.n	80054ac <HAL_RCCEx_GetPeriphCLKFreq+0x116c>
 800549e:	4b44      	ldr	r3, [pc, #272]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80054a0:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80054a4:	041b      	lsls	r3, r3, #16
 80054a6:	0e1b      	lsrs	r3, r3, #24
 80054a8:	f003 030f 	and.w	r3, r3, #15
 80054ac:	4a42      	ldr	r2, [pc, #264]	@ (80055b8 <HAL_RCCEx_GetPeriphCLKFreq+0x1278>)
 80054ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80054b2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80054b4:	e077      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
          frequency = 0U;
 80054b6:	2300      	movs	r3, #0
 80054b8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054ba:	e074      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>

      default:

        frequency = 0U;
 80054bc:	2300      	movs	r3, #0
 80054be:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054c0:	e071      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 80054c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054c6:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 80054ca:	430b      	orrs	r3, r1
 80054cc:	d131      	bne.n	8005532 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 80054ce:	4b38      	ldr	r3, [pc, #224]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80054d0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80054d4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80054d8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 80054da:	4b35      	ldr	r3, [pc, #212]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80054dc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054e0:	f003 0302 	and.w	r3, r3, #2
 80054e4:	2b02      	cmp	r3, #2
 80054e6:	d106      	bne.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
 80054e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d103      	bne.n	80054f6 <HAL_RCCEx_GetPeriphCLKFreq+0x11b6>
    {
      frequency = LSE_VALUE;
 80054ee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80054f2:	637b      	str	r3, [r7, #52]	@ 0x34
 80054f4:	e057      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 80054f6:	4b2e      	ldr	r3, [pc, #184]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 80054f8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054fc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005500:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005504:	d112      	bne.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
 8005506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005508:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800550c:	d10e      	bne.n	800552c <HAL_RCCEx_GetPeriphCLKFreq+0x11ec>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800550e:	4b28      	ldr	r3, [pc, #160]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005510:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005514:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005518:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800551c:	d102      	bne.n	8005524 <HAL_RCCEx_GetPeriphCLKFreq+0x11e4>
      {
        frequency = LSI_VALUE / 128U;
 800551e:	23fa      	movs	r3, #250	@ 0xfa
 8005520:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005522:	e040      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
      else
      {
        frequency = LSI_VALUE;
 8005524:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005528:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800552a:	e03c      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 800552c:	2300      	movs	r3, #0
 800552e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005530:	e039      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8005532:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005536:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 800553a:	430b      	orrs	r3, r1
 800553c:	d131      	bne.n	80055a2 <HAL_RCCEx_GetPeriphCLKFreq+0x1262>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 800553e:	4b1c      	ldr	r3, [pc, #112]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005540:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005544:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005548:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 800554a:	4b19      	ldr	r3, [pc, #100]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005552:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005556:	d105      	bne.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
 8005558:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800555a:	2b00      	cmp	r3, #0
 800555c:	d102      	bne.n	8005564 <HAL_RCCEx_GetPeriphCLKFreq+0x1224>
    {
      frequency = HSI48_VALUE;
 800555e:	4b17      	ldr	r3, [pc, #92]	@ (80055bc <HAL_RCCEx_GetPeriphCLKFreq+0x127c>)
 8005560:	637b      	str	r3, [r7, #52]	@ 0x34
 8005562:	e020      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 8005564:	4b12      	ldr	r3, [pc, #72]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800556c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005570:	d106      	bne.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
 8005572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005574:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005578:	d102      	bne.n	8005580 <HAL_RCCEx_GetPeriphCLKFreq+0x1240>
    {
      frequency = HSI48_VALUE >> 1U ;
 800557a:	4b11      	ldr	r3, [pc, #68]	@ (80055c0 <HAL_RCCEx_GetPeriphCLKFreq+0x1280>)
 800557c:	637b      	str	r3, [r7, #52]	@ 0x34
 800557e:	e012      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 8005580:	4b0b      	ldr	r3, [pc, #44]	@ (80055b0 <HAL_RCCEx_GetPeriphCLKFreq+0x1270>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005588:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800558c:	d106      	bne.n	800559c <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
 800558e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005590:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005594:	d102      	bne.n	800559c <HAL_RCCEx_GetPeriphCLKFreq+0x125c>
    {
      frequency = HSI_VALUE;
 8005596:	4b07      	ldr	r3, [pc, #28]	@ (80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0x1274>)
 8005598:	637b      	str	r3, [r7, #52]	@ 0x34
 800559a:	e004      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 800559c:	2300      	movs	r3, #0
 800559e:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a0:	e001      	b.n	80055a6 <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80055a2:	2300      	movs	r3, #0
 80055a4:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80055a6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80055a8:	4618      	mov	r0, r3
 80055aa:	3738      	adds	r7, #56	@ 0x38
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}
 80055b0:	46020c00 	.word	0x46020c00
 80055b4:	00f42400 	.word	0x00f42400
 80055b8:	080080a8 	.word	0x080080a8
 80055bc:	02dc6c00 	.word	0x02dc6c00
 80055c0:	016e3600 	.word	0x016e3600

080055c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80055c4:	b580      	push	{r7, lr}
 80055c6:	b082      	sub	sp, #8
 80055c8:	af00      	add	r7, sp, #0
 80055ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80055cc:	687b      	ldr	r3, [r7, #4]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	d101      	bne.n	80055d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80055d2:	2301      	movs	r3, #1
 80055d4:	e049      	b.n	800566a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80055dc:	b2db      	uxtb	r3, r3
 80055de:	2b00      	cmp	r3, #0
 80055e0:	d106      	bne.n	80055f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	2200      	movs	r2, #0
 80055e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80055ea:	6878      	ldr	r0, [r7, #4]
 80055ec:	f002 fa02 	bl	80079f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80055f0:	687b      	ldr	r3, [r7, #4]
 80055f2:	2202      	movs	r2, #2
 80055f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681a      	ldr	r2, [r3, #0]
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	3304      	adds	r3, #4
 8005600:	4619      	mov	r1, r3
 8005602:	4610      	mov	r0, r2
 8005604:	f000 fcdc 	bl	8005fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2201      	movs	r2, #1
 800560c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2201      	movs	r2, #1
 8005614:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2201      	movs	r2, #1
 8005624:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	2201      	movs	r2, #1
 800562c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2201      	movs	r2, #1
 800563c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	2201      	movs	r2, #1
 8005644:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005648:	687b      	ldr	r3, [r7, #4]
 800564a:	2201      	movs	r2, #1
 800564c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	2201      	movs	r2, #1
 8005654:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2201      	movs	r2, #1
 800565c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2201      	movs	r2, #1
 8005664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005668:	2300      	movs	r3, #0
}
 800566a:	4618      	mov	r0, r3
 800566c:	3708      	adds	r7, #8
 800566e:	46bd      	mov	sp, r7
 8005670:	bd80      	pop	{r7, pc}

08005672 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8005672:	b580      	push	{r7, lr}
 8005674:	b082      	sub	sp, #8
 8005676:	af00      	add	r7, sp, #0
 8005678:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	2b00      	cmp	r3, #0
 800567e:	d101      	bne.n	8005684 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8005680:	2301      	movs	r3, #1
 8005682:	e049      	b.n	8005718 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800568a:	b2db      	uxtb	r3, r3
 800568c:	2b00      	cmp	r3, #0
 800568e:	d106      	bne.n	800569e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	2200      	movs	r2, #0
 8005694:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 f841 	bl	8005720 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	2202      	movs	r2, #2
 80056a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681a      	ldr	r2, [r3, #0]
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	3304      	adds	r3, #4
 80056ae:	4619      	mov	r1, r3
 80056b0:	4610      	mov	r0, r2
 80056b2:	f000 fc85 	bl	8005fc0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2201      	movs	r2, #1
 80056c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2201      	movs	r2, #1
 80056d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2201      	movs	r2, #1
 80056da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	2201      	movs	r2, #1
 80056e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	2201      	movs	r2, #1
 80056ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	2201      	movs	r2, #1
 80056f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2201      	movs	r2, #1
 80056fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80056fe:	687b      	ldr	r3, [r7, #4]
 8005700:	2201      	movs	r2, #1
 8005702:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	2201      	movs	r2, #1
 800570a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	2201      	movs	r2, #1
 8005712:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005716:	2300      	movs	r3, #0
}
 8005718:	4618      	mov	r0, r3
 800571a:	3708      	adds	r7, #8
 800571c:	46bd      	mov	sp, r7
 800571e:	bd80      	pop	{r7, pc}

08005720 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8005720:	b480      	push	{r7}
 8005722:	b083      	sub	sp, #12
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	370c      	adds	r7, #12
 800572c:	46bd      	mov	sp, r7
 800572e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005732:	4770      	bx	lr

08005734 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005734:	b580      	push	{r7, lr}
 8005736:	b084      	sub	sp, #16
 8005738:	af00      	add	r7, sp, #0
 800573a:	6078      	str	r0, [r7, #4]
 800573c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800573e:	683b      	ldr	r3, [r7, #0]
 8005740:	2b00      	cmp	r3, #0
 8005742:	d109      	bne.n	8005758 <HAL_TIM_OC_Start+0x24>
 8005744:	687b      	ldr	r3, [r7, #4]
 8005746:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800574a:	b2db      	uxtb	r3, r3
 800574c:	2b01      	cmp	r3, #1
 800574e:	bf14      	ite	ne
 8005750:	2301      	movne	r3, #1
 8005752:	2300      	moveq	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	e03c      	b.n	80057d2 <HAL_TIM_OC_Start+0x9e>
 8005758:	683b      	ldr	r3, [r7, #0]
 800575a:	2b04      	cmp	r3, #4
 800575c:	d109      	bne.n	8005772 <HAL_TIM_OC_Start+0x3e>
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005764:	b2db      	uxtb	r3, r3
 8005766:	2b01      	cmp	r3, #1
 8005768:	bf14      	ite	ne
 800576a:	2301      	movne	r3, #1
 800576c:	2300      	moveq	r3, #0
 800576e:	b2db      	uxtb	r3, r3
 8005770:	e02f      	b.n	80057d2 <HAL_TIM_OC_Start+0x9e>
 8005772:	683b      	ldr	r3, [r7, #0]
 8005774:	2b08      	cmp	r3, #8
 8005776:	d109      	bne.n	800578c <HAL_TIM_OC_Start+0x58>
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800577e:	b2db      	uxtb	r3, r3
 8005780:	2b01      	cmp	r3, #1
 8005782:	bf14      	ite	ne
 8005784:	2301      	movne	r3, #1
 8005786:	2300      	moveq	r3, #0
 8005788:	b2db      	uxtb	r3, r3
 800578a:	e022      	b.n	80057d2 <HAL_TIM_OC_Start+0x9e>
 800578c:	683b      	ldr	r3, [r7, #0]
 800578e:	2b0c      	cmp	r3, #12
 8005790:	d109      	bne.n	80057a6 <HAL_TIM_OC_Start+0x72>
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005798:	b2db      	uxtb	r3, r3
 800579a:	2b01      	cmp	r3, #1
 800579c:	bf14      	ite	ne
 800579e:	2301      	movne	r3, #1
 80057a0:	2300      	moveq	r3, #0
 80057a2:	b2db      	uxtb	r3, r3
 80057a4:	e015      	b.n	80057d2 <HAL_TIM_OC_Start+0x9e>
 80057a6:	683b      	ldr	r3, [r7, #0]
 80057a8:	2b10      	cmp	r3, #16
 80057aa:	d109      	bne.n	80057c0 <HAL_TIM_OC_Start+0x8c>
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	2b01      	cmp	r3, #1
 80057b6:	bf14      	ite	ne
 80057b8:	2301      	movne	r3, #1
 80057ba:	2300      	moveq	r3, #0
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	e008      	b.n	80057d2 <HAL_TIM_OC_Start+0x9e>
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80057c6:	b2db      	uxtb	r3, r3
 80057c8:	2b01      	cmp	r3, #1
 80057ca:	bf14      	ite	ne
 80057cc:	2301      	movne	r3, #1
 80057ce:	2300      	moveq	r3, #0
 80057d0:	b2db      	uxtb	r3, r3
 80057d2:	2b00      	cmp	r3, #0
 80057d4:	d001      	beq.n	80057da <HAL_TIM_OC_Start+0xa6>
  {
    return HAL_ERROR;
 80057d6:	2301      	movs	r3, #1
 80057d8:	e0d8      	b.n	800598c <HAL_TIM_OC_Start+0x258>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80057da:	683b      	ldr	r3, [r7, #0]
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d104      	bne.n	80057ea <HAL_TIM_OC_Start+0xb6>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2202      	movs	r2, #2
 80057e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057e8:	e023      	b.n	8005832 <HAL_TIM_OC_Start+0xfe>
 80057ea:	683b      	ldr	r3, [r7, #0]
 80057ec:	2b04      	cmp	r3, #4
 80057ee:	d104      	bne.n	80057fa <HAL_TIM_OC_Start+0xc6>
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2202      	movs	r2, #2
 80057f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057f8:	e01b      	b.n	8005832 <HAL_TIM_OC_Start+0xfe>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d104      	bne.n	800580a <HAL_TIM_OC_Start+0xd6>
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2202      	movs	r2, #2
 8005804:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005808:	e013      	b.n	8005832 <HAL_TIM_OC_Start+0xfe>
 800580a:	683b      	ldr	r3, [r7, #0]
 800580c:	2b0c      	cmp	r3, #12
 800580e:	d104      	bne.n	800581a <HAL_TIM_OC_Start+0xe6>
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2202      	movs	r2, #2
 8005814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8005818:	e00b      	b.n	8005832 <HAL_TIM_OC_Start+0xfe>
 800581a:	683b      	ldr	r3, [r7, #0]
 800581c:	2b10      	cmp	r3, #16
 800581e:	d104      	bne.n	800582a <HAL_TIM_OC_Start+0xf6>
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	2202      	movs	r2, #2
 8005824:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005828:	e003      	b.n	8005832 <HAL_TIM_OC_Start+0xfe>
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	2202      	movs	r2, #2
 800582e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	2201      	movs	r2, #1
 8005838:	6839      	ldr	r1, [r7, #0]
 800583a:	4618      	mov	r0, r3
 800583c:	f001 f932 	bl	8006aa4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	681b      	ldr	r3, [r3, #0]
 8005844:	4a53      	ldr	r2, [pc, #332]	@ (8005994 <HAL_TIM_OC_Start+0x260>)
 8005846:	4293      	cmp	r3, r2
 8005848:	d02c      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	4a52      	ldr	r2, [pc, #328]	@ (8005998 <HAL_TIM_OC_Start+0x264>)
 8005850:	4293      	cmp	r3, r2
 8005852:	d027      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a50      	ldr	r2, [pc, #320]	@ (800599c <HAL_TIM_OC_Start+0x268>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d022      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4a4f      	ldr	r2, [pc, #316]	@ (80059a0 <HAL_TIM_OC_Start+0x26c>)
 8005864:	4293      	cmp	r3, r2
 8005866:	d01d      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a4d      	ldr	r2, [pc, #308]	@ (80059a4 <HAL_TIM_OC_Start+0x270>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d018      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a4c      	ldr	r2, [pc, #304]	@ (80059a8 <HAL_TIM_OC_Start+0x274>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d013      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a4a      	ldr	r2, [pc, #296]	@ (80059ac <HAL_TIM_OC_Start+0x278>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00e      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a49      	ldr	r2, [pc, #292]	@ (80059b0 <HAL_TIM_OC_Start+0x27c>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d009      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a47      	ldr	r2, [pc, #284]	@ (80059b4 <HAL_TIM_OC_Start+0x280>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d004      	beq.n	80058a4 <HAL_TIM_OC_Start+0x170>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a46      	ldr	r2, [pc, #280]	@ (80059b8 <HAL_TIM_OC_Start+0x284>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d101      	bne.n	80058a8 <HAL_TIM_OC_Start+0x174>
 80058a4:	2301      	movs	r3, #1
 80058a6:	e000      	b.n	80058aa <HAL_TIM_OC_Start+0x176>
 80058a8:	2300      	movs	r3, #0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d007      	beq.n	80058be <HAL_TIM_OC_Start+0x18a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80058bc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	4a34      	ldr	r2, [pc, #208]	@ (8005994 <HAL_TIM_OC_Start+0x260>)
 80058c4:	4293      	cmp	r3, r2
 80058c6:	d040      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4a32      	ldr	r2, [pc, #200]	@ (8005998 <HAL_TIM_OC_Start+0x264>)
 80058ce:	4293      	cmp	r3, r2
 80058d0:	d03b      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058da:	d036      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	681b      	ldr	r3, [r3, #0]
 80058e0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80058e4:	d031      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	4a34      	ldr	r2, [pc, #208]	@ (80059bc <HAL_TIM_OC_Start+0x288>)
 80058ec:	4293      	cmp	r3, r2
 80058ee:	d02c      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	681b      	ldr	r3, [r3, #0]
 80058f4:	4a32      	ldr	r2, [pc, #200]	@ (80059c0 <HAL_TIM_OC_Start+0x28c>)
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d027      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	681b      	ldr	r3, [r3, #0]
 80058fe:	4a31      	ldr	r2, [pc, #196]	@ (80059c4 <HAL_TIM_OC_Start+0x290>)
 8005900:	4293      	cmp	r3, r2
 8005902:	d022      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a2f      	ldr	r2, [pc, #188]	@ (80059c8 <HAL_TIM_OC_Start+0x294>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d01d      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	4a2e      	ldr	r2, [pc, #184]	@ (80059cc <HAL_TIM_OC_Start+0x298>)
 8005914:	4293      	cmp	r3, r2
 8005916:	d018      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a2c      	ldr	r2, [pc, #176]	@ (80059d0 <HAL_TIM_OC_Start+0x29c>)
 800591e:	4293      	cmp	r3, r2
 8005920:	d013      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4a1d      	ldr	r2, [pc, #116]	@ (800599c <HAL_TIM_OC_Start+0x268>)
 8005928:	4293      	cmp	r3, r2
 800592a:	d00e      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a1b      	ldr	r2, [pc, #108]	@ (80059a0 <HAL_TIM_OC_Start+0x26c>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d009      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	4a1a      	ldr	r2, [pc, #104]	@ (80059a4 <HAL_TIM_OC_Start+0x270>)
 800593c:	4293      	cmp	r3, r2
 800593e:	d004      	beq.n	800594a <HAL_TIM_OC_Start+0x216>
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	4a18      	ldr	r2, [pc, #96]	@ (80059a8 <HAL_TIM_OC_Start+0x274>)
 8005946:	4293      	cmp	r3, r2
 8005948:	d115      	bne.n	8005976 <HAL_TIM_OC_Start+0x242>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	681b      	ldr	r3, [r3, #0]
 800594e:	689a      	ldr	r2, [r3, #8]
 8005950:	4b20      	ldr	r3, [pc, #128]	@ (80059d4 <HAL_TIM_OC_Start+0x2a0>)
 8005952:	4013      	ands	r3, r2
 8005954:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005956:	68fb      	ldr	r3, [r7, #12]
 8005958:	2b06      	cmp	r3, #6
 800595a:	d015      	beq.n	8005988 <HAL_TIM_OC_Start+0x254>
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005962:	d011      	beq.n	8005988 <HAL_TIM_OC_Start+0x254>
    {
      __HAL_TIM_ENABLE(htim);
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	681a      	ldr	r2, [r3, #0]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	681b      	ldr	r3, [r3, #0]
 800596e:	f042 0201 	orr.w	r2, r2, #1
 8005972:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005974:	e008      	b.n	8005988 <HAL_TIM_OC_Start+0x254>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	681a      	ldr	r2, [r3, #0]
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f042 0201 	orr.w	r2, r2, #1
 8005984:	601a      	str	r2, [r3, #0]
 8005986:	e000      	b.n	800598a <HAL_TIM_OC_Start+0x256>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005988:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800598a:	2300      	movs	r3, #0
}
 800598c:	4618      	mov	r0, r3
 800598e:	3710      	adds	r7, #16
 8005990:	46bd      	mov	sp, r7
 8005992:	bd80      	pop	{r7, pc}
 8005994:	40012c00 	.word	0x40012c00
 8005998:	50012c00 	.word	0x50012c00
 800599c:	40013400 	.word	0x40013400
 80059a0:	50013400 	.word	0x50013400
 80059a4:	40014000 	.word	0x40014000
 80059a8:	50014000 	.word	0x50014000
 80059ac:	40014400 	.word	0x40014400
 80059b0:	50014400 	.word	0x50014400
 80059b4:	40014800 	.word	0x40014800
 80059b8:	50014800 	.word	0x50014800
 80059bc:	40000400 	.word	0x40000400
 80059c0:	50000400 	.word	0x50000400
 80059c4:	40000800 	.word	0x40000800
 80059c8:	50000800 	.word	0x50000800
 80059cc:	40000c00 	.word	0x40000c00
 80059d0:	50000c00 	.word	0x50000c00
 80059d4:	00010007 	.word	0x00010007

080059d8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80059d8:	b580      	push	{r7, lr}
 80059da:	b084      	sub	sp, #16
 80059dc:	af00      	add	r7, sp, #0
 80059de:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	681b      	ldr	r3, [r3, #0]
 80059e4:	68db      	ldr	r3, [r3, #12]
 80059e6:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	691b      	ldr	r3, [r3, #16]
 80059ee:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	f003 0302 	and.w	r3, r3, #2
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d020      	beq.n	8005a3c <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f003 0302 	and.w	r3, r3, #2
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d01b      	beq.n	8005a3c <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f06f 0202 	mvn.w	r2, #2
 8005a0c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	2201      	movs	r2, #1
 8005a12:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	699b      	ldr	r3, [r3, #24]
 8005a1a:	f003 0303 	and.w	r3, r3, #3
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d003      	beq.n	8005a2a <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f000 faae 	bl	8005f84 <HAL_TIM_IC_CaptureCallback>
 8005a28:	e005      	b.n	8005a36 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a2a:	6878      	ldr	r0, [r7, #4]
 8005a2c:	f001 fe80 	bl	8007730 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a30:	6878      	ldr	r0, [r7, #4]
 8005a32:	f000 fab1 	bl	8005f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	2200      	movs	r2, #0
 8005a3a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005a3c:	68bb      	ldr	r3, [r7, #8]
 8005a3e:	f003 0304 	and.w	r3, r3, #4
 8005a42:	2b00      	cmp	r3, #0
 8005a44:	d020      	beq.n	8005a88 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	f003 0304 	and.w	r3, r3, #4
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d01b      	beq.n	8005a88 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	f06f 0204 	mvn.w	r2, #4
 8005a58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	2202      	movs	r2, #2
 8005a5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	681b      	ldr	r3, [r3, #0]
 8005a64:	699b      	ldr	r3, [r3, #24]
 8005a66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d003      	beq.n	8005a76 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005a6e:	6878      	ldr	r0, [r7, #4]
 8005a70:	f000 fa88 	bl	8005f84 <HAL_TIM_IC_CaptureCallback>
 8005a74:	e005      	b.n	8005a82 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005a76:	6878      	ldr	r0, [r7, #4]
 8005a78:	f001 fe5a 	bl	8007730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f000 fa8b 	bl	8005f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	f003 0308 	and.w	r3, r3, #8
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d020      	beq.n	8005ad4 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	f003 0308 	and.w	r3, r3, #8
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d01b      	beq.n	8005ad4 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	681b      	ldr	r3, [r3, #0]
 8005aa0:	f06f 0208 	mvn.w	r2, #8
 8005aa4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	2204      	movs	r2, #4
 8005aaa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	69db      	ldr	r3, [r3, #28]
 8005ab2:	f003 0303 	and.w	r3, r3, #3
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d003      	beq.n	8005ac2 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f000 fa62 	bl	8005f84 <HAL_TIM_IC_CaptureCallback>
 8005ac0:	e005      	b.n	8005ace <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005ac2:	6878      	ldr	r0, [r7, #4]
 8005ac4:	f001 fe34 	bl	8007730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ac8:	6878      	ldr	r0, [r7, #4]
 8005aca:	f000 fa65 	bl	8005f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005ad4:	68bb      	ldr	r3, [r7, #8]
 8005ad6:	f003 0310 	and.w	r3, r3, #16
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d020      	beq.n	8005b20 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005ade:	68fb      	ldr	r3, [r7, #12]
 8005ae0:	f003 0310 	and.w	r3, r3, #16
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d01b      	beq.n	8005b20 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	681b      	ldr	r3, [r3, #0]
 8005aec:	f06f 0210 	mvn.w	r2, #16
 8005af0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	2208      	movs	r2, #8
 8005af6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d003      	beq.n	8005b0e <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b06:	6878      	ldr	r0, [r7, #4]
 8005b08:	f000 fa3c 	bl	8005f84 <HAL_TIM_IC_CaptureCallback>
 8005b0c:	e005      	b.n	8005b1a <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b0e:	6878      	ldr	r0, [r7, #4]
 8005b10:	f001 fe0e 	bl	8007730 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b14:	6878      	ldr	r0, [r7, #4]
 8005b16:	f000 fa3f 	bl	8005f98 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	2200      	movs	r2, #0
 8005b1e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005b20:	68bb      	ldr	r3, [r7, #8]
 8005b22:	f003 0301 	and.w	r3, r3, #1
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d00c      	beq.n	8005b44 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	f003 0301 	and.w	r3, r3, #1
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d007      	beq.n	8005b44 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	f06f 0201 	mvn.w	r2, #1
 8005b3c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005b3e:	6878      	ldr	r0, [r7, #4]
 8005b40:	f000 fa16 	bl	8005f70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b44:	68bb      	ldr	r3, [r7, #8]
 8005b46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d104      	bne.n	8005b58 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d00c      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d007      	beq.n	8005b72 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8005b6a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005b6c:	6878      	ldr	r0, [r7, #4]
 8005b6e:	f001 f88b 	bl	8006c88 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8005b72:	68bb      	ldr	r3, [r7, #8]
 8005b74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d00c      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d007      	beq.n	8005b96 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005b8e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005b90:	6878      	ldr	r0, [r7, #4]
 8005b92:	f001 f883 	bl	8006c9c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005b96:	68bb      	ldr	r3, [r7, #8]
 8005b98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b9c:	2b00      	cmp	r3, #0
 8005b9e:	d00c      	beq.n	8005bba <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d007      	beq.n	8005bba <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005bb2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005bb4:	6878      	ldr	r0, [r7, #4]
 8005bb6:	f000 f9f9 	bl	8005fac <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	f003 0320 	and.w	r3, r3, #32
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d00c      	beq.n	8005bde <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005bc4:	68fb      	ldr	r3, [r7, #12]
 8005bc6:	f003 0320 	and.w	r3, r3, #32
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d007      	beq.n	8005bde <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f06f 0220 	mvn.w	r2, #32
 8005bd6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005bd8:	6878      	ldr	r0, [r7, #4]
 8005bda:	f001 f84b 	bl	8006c74 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8005bde:	68bb      	ldr	r3, [r7, #8]
 8005be0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00c      	beq.n	8005c02 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d007      	beq.n	8005c02 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8005bfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8005bfc:	6878      	ldr	r0, [r7, #4]
 8005bfe:	f001 f857 	bl	8006cb0 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8005c02:	68bb      	ldr	r3, [r7, #8]
 8005c04:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d00c      	beq.n	8005c26 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d007      	beq.n	8005c26 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	681b      	ldr	r3, [r3, #0]
 8005c1a:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8005c1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f001 f84f 	bl	8006cc4 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8005c26:	68bb      	ldr	r3, [r7, #8]
 8005c28:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d00c      	beq.n	8005c4a <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d007      	beq.n	8005c4a <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8005c42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8005c44:	6878      	ldr	r0, [r7, #4]
 8005c46:	f001 f847 	bl	8006cd8 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c50:	2b00      	cmp	r3, #0
 8005c52:	d00c      	beq.n	8005c6e <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d007      	beq.n	8005c6e <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8005c66:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8005c68:	6878      	ldr	r0, [r7, #4]
 8005c6a:	f001 f83f 	bl	8006cec <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005c6e:	bf00      	nop
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
	...

08005c78 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8005c78:	b580      	push	{r7, lr}
 8005c7a:	b086      	sub	sp, #24
 8005c7c:	af00      	add	r7, sp, #0
 8005c7e:	60f8      	str	r0, [r7, #12]
 8005c80:	60b9      	str	r1, [r7, #8]
 8005c82:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005c84:	2300      	movs	r3, #0
 8005c86:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c8e:	2b01      	cmp	r3, #1
 8005c90:	d101      	bne.n	8005c96 <HAL_TIM_OC_ConfigChannel+0x1e>
 8005c92:	2302      	movs	r3, #2
 8005c94:	e066      	b.n	8005d64 <HAL_TIM_OC_ConfigChannel+0xec>
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	2201      	movs	r2, #1
 8005c9a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	2b14      	cmp	r3, #20
 8005ca2:	d857      	bhi.n	8005d54 <HAL_TIM_OC_ConfigChannel+0xdc>
 8005ca4:	a201      	add	r2, pc, #4	@ (adr r2, 8005cac <HAL_TIM_OC_ConfigChannel+0x34>)
 8005ca6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005caa:	bf00      	nop
 8005cac:	08005d01 	.word	0x08005d01
 8005cb0:	08005d55 	.word	0x08005d55
 8005cb4:	08005d55 	.word	0x08005d55
 8005cb8:	08005d55 	.word	0x08005d55
 8005cbc:	08005d0f 	.word	0x08005d0f
 8005cc0:	08005d55 	.word	0x08005d55
 8005cc4:	08005d55 	.word	0x08005d55
 8005cc8:	08005d55 	.word	0x08005d55
 8005ccc:	08005d1d 	.word	0x08005d1d
 8005cd0:	08005d55 	.word	0x08005d55
 8005cd4:	08005d55 	.word	0x08005d55
 8005cd8:	08005d55 	.word	0x08005d55
 8005cdc:	08005d2b 	.word	0x08005d2b
 8005ce0:	08005d55 	.word	0x08005d55
 8005ce4:	08005d55 	.word	0x08005d55
 8005ce8:	08005d55 	.word	0x08005d55
 8005cec:	08005d39 	.word	0x08005d39
 8005cf0:	08005d55 	.word	0x08005d55
 8005cf4:	08005d55 	.word	0x08005d55
 8005cf8:	08005d55 	.word	0x08005d55
 8005cfc:	08005d47 	.word	0x08005d47
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	68b9      	ldr	r1, [r7, #8]
 8005d06:	4618      	mov	r0, r3
 8005d08:	f000 fa5a 	bl	80061c0 <TIM_OC1_SetConfig>
      break;
 8005d0c:	e025      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	68b9      	ldr	r1, [r7, #8]
 8005d14:	4618      	mov	r0, r3
 8005d16:	f000 fb15 	bl	8006344 <TIM_OC2_SetConfig>
      break;
 8005d1a:	e01e      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	68b9      	ldr	r1, [r7, #8]
 8005d22:	4618      	mov	r0, r3
 8005d24:	f000 fbbe 	bl	80064a4 <TIM_OC3_SetConfig>
      break;
 8005d28:	e017      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	68b9      	ldr	r1, [r7, #8]
 8005d30:	4618      	mov	r0, r3
 8005d32:	f000 fc65 	bl	8006600 <TIM_OC4_SetConfig>
      break;
 8005d36:	e010      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68b9      	ldr	r1, [r7, #8]
 8005d3e:	4618      	mov	r0, r3
 8005d40:	f000 fd0e 	bl	8006760 <TIM_OC5_SetConfig>
      break;
 8005d44:	e009      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	68b9      	ldr	r1, [r7, #8]
 8005d4c:	4618      	mov	r0, r3
 8005d4e:	f000 fd89 	bl	8006864 <TIM_OC6_SetConfig>
      break;
 8005d52:	e002      	b.n	8005d5a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8005d54:	2301      	movs	r3, #1
 8005d56:	75fb      	strb	r3, [r7, #23]
      break;
 8005d58:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	2200      	movs	r2, #0
 8005d5e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005d62:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d64:	4618      	mov	r0, r3
 8005d66:	3718      	adds	r7, #24
 8005d68:	46bd      	mov	sp, r7
 8005d6a:	bd80      	pop	{r7, pc}

08005d6c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005d6c:	b580      	push	{r7, lr}
 8005d6e:	b084      	sub	sp, #16
 8005d70:	af00      	add	r7, sp, #0
 8005d72:	6078      	str	r0, [r7, #4]
 8005d74:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005d76:	2300      	movs	r3, #0
 8005d78:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005d7a:	687b      	ldr	r3, [r7, #4]
 8005d7c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005d80:	2b01      	cmp	r3, #1
 8005d82:	d101      	bne.n	8005d88 <HAL_TIM_ConfigClockSource+0x1c>
 8005d84:	2302      	movs	r3, #2
 8005d86:	e0e6      	b.n	8005f56 <HAL_TIM_ConfigClockSource+0x1ea>
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2201      	movs	r2, #1
 8005d8c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2202      	movs	r2, #2
 8005d94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005d98:	687b      	ldr	r3, [r7, #4]
 8005d9a:	681b      	ldr	r3, [r3, #0]
 8005d9c:	689b      	ldr	r3, [r3, #8]
 8005d9e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005da0:	68bb      	ldr	r3, [r7, #8]
 8005da2:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8005da6:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8005daa:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005dac:	68bb      	ldr	r3, [r7, #8]
 8005dae:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005db2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	68ba      	ldr	r2, [r7, #8]
 8005dba:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a67      	ldr	r2, [pc, #412]	@ (8005f60 <HAL_TIM_ConfigClockSource+0x1f4>)
 8005dc2:	4293      	cmp	r3, r2
 8005dc4:	f000 80b1 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005dc8:	4a65      	ldr	r2, [pc, #404]	@ (8005f60 <HAL_TIM_ConfigClockSource+0x1f4>)
 8005dca:	4293      	cmp	r3, r2
 8005dcc:	f200 80b6 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005dd0:	4a64      	ldr	r2, [pc, #400]	@ (8005f64 <HAL_TIM_ConfigClockSource+0x1f8>)
 8005dd2:	4293      	cmp	r3, r2
 8005dd4:	f000 80a9 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005dd8:	4a62      	ldr	r2, [pc, #392]	@ (8005f64 <HAL_TIM_ConfigClockSource+0x1f8>)
 8005dda:	4293      	cmp	r3, r2
 8005ddc:	f200 80ae 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005de0:	4a61      	ldr	r2, [pc, #388]	@ (8005f68 <HAL_TIM_ConfigClockSource+0x1fc>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	f000 80a1 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005de8:	4a5f      	ldr	r2, [pc, #380]	@ (8005f68 <HAL_TIM_ConfigClockSource+0x1fc>)
 8005dea:	4293      	cmp	r3, r2
 8005dec:	f200 80a6 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005df0:	4a5e      	ldr	r2, [pc, #376]	@ (8005f6c <HAL_TIM_ConfigClockSource+0x200>)
 8005df2:	4293      	cmp	r3, r2
 8005df4:	f000 8099 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005df8:	4a5c      	ldr	r2, [pc, #368]	@ (8005f6c <HAL_TIM_ConfigClockSource+0x200>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	f200 809e 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e00:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005e04:	f000 8091 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e08:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8005e0c:	f200 8096 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e10:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e14:	f000 8089 	beq.w	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005e1c:	f200 808e 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e24:	d03e      	beq.n	8005ea4 <HAL_TIM_ConfigClockSource+0x138>
 8005e26:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005e2a:	f200 8087 	bhi.w	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e2e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e32:	f000 8086 	beq.w	8005f42 <HAL_TIM_ConfigClockSource+0x1d6>
 8005e36:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e3a:	d87f      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e3c:	2b70      	cmp	r3, #112	@ 0x70
 8005e3e:	d01a      	beq.n	8005e76 <HAL_TIM_ConfigClockSource+0x10a>
 8005e40:	2b70      	cmp	r3, #112	@ 0x70
 8005e42:	d87b      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e44:	2b60      	cmp	r3, #96	@ 0x60
 8005e46:	d050      	beq.n	8005eea <HAL_TIM_ConfigClockSource+0x17e>
 8005e48:	2b60      	cmp	r3, #96	@ 0x60
 8005e4a:	d877      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e4c:	2b50      	cmp	r3, #80	@ 0x50
 8005e4e:	d03c      	beq.n	8005eca <HAL_TIM_ConfigClockSource+0x15e>
 8005e50:	2b50      	cmp	r3, #80	@ 0x50
 8005e52:	d873      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e54:	2b40      	cmp	r3, #64	@ 0x40
 8005e56:	d058      	beq.n	8005f0a <HAL_TIM_ConfigClockSource+0x19e>
 8005e58:	2b40      	cmp	r3, #64	@ 0x40
 8005e5a:	d86f      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e5c:	2b30      	cmp	r3, #48	@ 0x30
 8005e5e:	d064      	beq.n	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e60:	2b30      	cmp	r3, #48	@ 0x30
 8005e62:	d86b      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e64:	2b20      	cmp	r3, #32
 8005e66:	d060      	beq.n	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e68:	2b20      	cmp	r3, #32
 8005e6a:	d867      	bhi.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
 8005e6c:	2b00      	cmp	r3, #0
 8005e6e:	d05c      	beq.n	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e70:	2b10      	cmp	r3, #16
 8005e72:	d05a      	beq.n	8005f2a <HAL_TIM_ConfigClockSource+0x1be>
 8005e74:	e062      	b.n	8005f3c <HAL_TIM_ConfigClockSource+0x1d0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005e7e:	683b      	ldr	r3, [r7, #0]
 8005e80:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005e82:	683b      	ldr	r3, [r7, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005e86:	f000 fded 	bl	8006a64 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	681b      	ldr	r3, [r3, #0]
 8005e8e:	689b      	ldr	r3, [r3, #8]
 8005e90:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8005e98:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	681b      	ldr	r3, [r3, #0]
 8005e9e:	68ba      	ldr	r2, [r7, #8]
 8005ea0:	609a      	str	r2, [r3, #8]
      break;
 8005ea2:	e04f      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8005ea8:	683b      	ldr	r3, [r7, #0]
 8005eaa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005eac:	683b      	ldr	r3, [r7, #0]
 8005eae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005eb0:	683b      	ldr	r3, [r7, #0]
 8005eb2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005eb4:	f000 fdd6 	bl	8006a64 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689a      	ldr	r2, [r3, #8]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005ec6:	609a      	str	r2, [r3, #8]
      break;
 8005ec8:	e03c      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005ed6:	461a      	mov	r2, r3
 8005ed8:	f000 fd48 	bl	800696c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2150      	movs	r1, #80	@ 0x50
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	f000 fda1 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8005ee8:	e02c      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005eee:	683b      	ldr	r3, [r7, #0]
 8005ef0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005ef2:	683b      	ldr	r3, [r7, #0]
 8005ef4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005ef6:	461a      	mov	r2, r3
 8005ef8:	f000 fd67 	bl	80069ca <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2160      	movs	r1, #96	@ 0x60
 8005f02:	4618      	mov	r0, r3
 8005f04:	f000 fd91 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8005f08:	e01c      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005f0e:	683b      	ldr	r3, [r7, #0]
 8005f10:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005f12:	683b      	ldr	r3, [r7, #0]
 8005f14:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005f16:	461a      	mov	r2, r3
 8005f18:	f000 fd28 	bl	800696c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	2140      	movs	r1, #64	@ 0x40
 8005f22:	4618      	mov	r0, r3
 8005f24:	f000 fd81 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8005f28:	e00c      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681a      	ldr	r2, [r3, #0]
 8005f2e:	683b      	ldr	r3, [r7, #0]
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	4619      	mov	r1, r3
 8005f34:	4610      	mov	r0, r2
 8005f36:	f000 fd78 	bl	8006a2a <TIM_ITRx_SetConfig>
      break;
 8005f3a:	e003      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>
    }

    default:
      status = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	73fb      	strb	r3, [r7, #15]
      break;
 8005f40:	e000      	b.n	8005f44 <HAL_TIM_ConfigClockSource+0x1d8>
      break;
 8005f42:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005f44:	687b      	ldr	r3, [r7, #4]
 8005f46:	2201      	movs	r2, #1
 8005f48:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	2200      	movs	r2, #0
 8005f50:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005f54:	7bfb      	ldrb	r3, [r7, #15]
}
 8005f56:	4618      	mov	r0, r3
 8005f58:	3710      	adds	r7, #16
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bd80      	pop	{r7, pc}
 8005f5e:	bf00      	nop
 8005f60:	00100070 	.word	0x00100070
 8005f64:	00100040 	.word	0x00100040
 8005f68:	00100030 	.word	0x00100030
 8005f6c:	00100020 	.word	0x00100020

08005f70 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005f70:	b480      	push	{r7}
 8005f72:	b083      	sub	sp, #12
 8005f74:	af00      	add	r7, sp, #0
 8005f76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8005f78:	bf00      	nop
 8005f7a:	370c      	adds	r7, #12
 8005f7c:	46bd      	mov	sp, r7
 8005f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f82:	4770      	bx	lr

08005f84 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005f84:	b480      	push	{r7}
 8005f86:	b083      	sub	sp, #12
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005f8c:	bf00      	nop
 8005f8e:	370c      	adds	r7, #12
 8005f90:	46bd      	mov	sp, r7
 8005f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f96:	4770      	bx	lr

08005f98 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005f98:	b480      	push	{r7}
 8005f9a:	b083      	sub	sp, #12
 8005f9c:	af00      	add	r7, sp, #0
 8005f9e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005fa0:	bf00      	nop
 8005fa2:	370c      	adds	r7, #12
 8005fa4:	46bd      	mov	sp, r7
 8005fa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005faa:	4770      	bx	lr

08005fac <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005fac:	b480      	push	{r7}
 8005fae:	b083      	sub	sp, #12
 8005fb0:	af00      	add	r7, sp, #0
 8005fb2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005fb4:	bf00      	nop
 8005fb6:	370c      	adds	r7, #12
 8005fb8:	46bd      	mov	sp, r7
 8005fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fbe:	4770      	bx	lr

08005fc0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005fc0:	b480      	push	{r7}
 8005fc2:	b085      	sub	sp, #20
 8005fc4:	af00      	add	r7, sp, #0
 8005fc6:	6078      	str	r0, [r7, #4]
 8005fc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	4a6b      	ldr	r2, [pc, #428]	@ (8006180 <TIM_Base_SetConfig+0x1c0>)
 8005fd4:	4293      	cmp	r3, r2
 8005fd6:	d02b      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	4a6a      	ldr	r2, [pc, #424]	@ (8006184 <TIM_Base_SetConfig+0x1c4>)
 8005fdc:	4293      	cmp	r3, r2
 8005fde:	d027      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005fe6:	d023      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8005fee:	d01f      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	4a65      	ldr	r2, [pc, #404]	@ (8006188 <TIM_Base_SetConfig+0x1c8>)
 8005ff4:	4293      	cmp	r3, r2
 8005ff6:	d01b      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	4a64      	ldr	r2, [pc, #400]	@ (800618c <TIM_Base_SetConfig+0x1cc>)
 8005ffc:	4293      	cmp	r3, r2
 8005ffe:	d017      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	4a63      	ldr	r2, [pc, #396]	@ (8006190 <TIM_Base_SetConfig+0x1d0>)
 8006004:	4293      	cmp	r3, r2
 8006006:	d013      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	4a62      	ldr	r2, [pc, #392]	@ (8006194 <TIM_Base_SetConfig+0x1d4>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d00f      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a61      	ldr	r2, [pc, #388]	@ (8006198 <TIM_Base_SetConfig+0x1d8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d00b      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	4a60      	ldr	r2, [pc, #384]	@ (800619c <TIM_Base_SetConfig+0x1dc>)
 800601c:	4293      	cmp	r3, r2
 800601e:	d007      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	4a5f      	ldr	r2, [pc, #380]	@ (80061a0 <TIM_Base_SetConfig+0x1e0>)
 8006024:	4293      	cmp	r3, r2
 8006026:	d003      	beq.n	8006030 <TIM_Base_SetConfig+0x70>
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	4a5e      	ldr	r2, [pc, #376]	@ (80061a4 <TIM_Base_SetConfig+0x1e4>)
 800602c:	4293      	cmp	r3, r2
 800602e:	d108      	bne.n	8006042 <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006036:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	685b      	ldr	r3, [r3, #4]
 800603c:	68fa      	ldr	r2, [r7, #12]
 800603e:	4313      	orrs	r3, r2
 8006040:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006042:	687b      	ldr	r3, [r7, #4]
 8006044:	4a4e      	ldr	r2, [pc, #312]	@ (8006180 <TIM_Base_SetConfig+0x1c0>)
 8006046:	4293      	cmp	r3, r2
 8006048:	d043      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a4d      	ldr	r2, [pc, #308]	@ (8006184 <TIM_Base_SetConfig+0x1c4>)
 800604e:	4293      	cmp	r3, r2
 8006050:	d03f      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006058:	d03b      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006060:	d037      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	4a48      	ldr	r2, [pc, #288]	@ (8006188 <TIM_Base_SetConfig+0x1c8>)
 8006066:	4293      	cmp	r3, r2
 8006068:	d033      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	4a47      	ldr	r2, [pc, #284]	@ (800618c <TIM_Base_SetConfig+0x1cc>)
 800606e:	4293      	cmp	r3, r2
 8006070:	d02f      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	4a46      	ldr	r2, [pc, #280]	@ (8006190 <TIM_Base_SetConfig+0x1d0>)
 8006076:	4293      	cmp	r3, r2
 8006078:	d02b      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	4a45      	ldr	r2, [pc, #276]	@ (8006194 <TIM_Base_SetConfig+0x1d4>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d027      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	4a44      	ldr	r2, [pc, #272]	@ (8006198 <TIM_Base_SetConfig+0x1d8>)
 8006086:	4293      	cmp	r3, r2
 8006088:	d023      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	4a43      	ldr	r2, [pc, #268]	@ (800619c <TIM_Base_SetConfig+0x1dc>)
 800608e:	4293      	cmp	r3, r2
 8006090:	d01f      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	4a42      	ldr	r2, [pc, #264]	@ (80061a0 <TIM_Base_SetConfig+0x1e0>)
 8006096:	4293      	cmp	r3, r2
 8006098:	d01b      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	4a41      	ldr	r2, [pc, #260]	@ (80061a4 <TIM_Base_SetConfig+0x1e4>)
 800609e:	4293      	cmp	r3, r2
 80060a0:	d017      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060a2:	687b      	ldr	r3, [r7, #4]
 80060a4:	4a40      	ldr	r2, [pc, #256]	@ (80061a8 <TIM_Base_SetConfig+0x1e8>)
 80060a6:	4293      	cmp	r3, r2
 80060a8:	d013      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	4a3f      	ldr	r2, [pc, #252]	@ (80061ac <TIM_Base_SetConfig+0x1ec>)
 80060ae:	4293      	cmp	r3, r2
 80060b0:	d00f      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	4a3e      	ldr	r2, [pc, #248]	@ (80061b0 <TIM_Base_SetConfig+0x1f0>)
 80060b6:	4293      	cmp	r3, r2
 80060b8:	d00b      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	4a3d      	ldr	r2, [pc, #244]	@ (80061b4 <TIM_Base_SetConfig+0x1f4>)
 80060be:	4293      	cmp	r3, r2
 80060c0:	d007      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	4a3c      	ldr	r2, [pc, #240]	@ (80061b8 <TIM_Base_SetConfig+0x1f8>)
 80060c6:	4293      	cmp	r3, r2
 80060c8:	d003      	beq.n	80060d2 <TIM_Base_SetConfig+0x112>
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	4a3b      	ldr	r2, [pc, #236]	@ (80061bc <TIM_Base_SetConfig+0x1fc>)
 80060ce:	4293      	cmp	r3, r2
 80060d0:	d108      	bne.n	80060e4 <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060d8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80060da:	683b      	ldr	r3, [r7, #0]
 80060dc:	68db      	ldr	r3, [r3, #12]
 80060de:	68fa      	ldr	r2, [r7, #12]
 80060e0:	4313      	orrs	r3, r2
 80060e2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80060ea:	683b      	ldr	r3, [r7, #0]
 80060ec:	695b      	ldr	r3, [r3, #20]
 80060ee:	4313      	orrs	r3, r2
 80060f0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80060f2:	683b      	ldr	r3, [r7, #0]
 80060f4:	689a      	ldr	r2, [r3, #8]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	681a      	ldr	r2, [r3, #0]
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	4a1e      	ldr	r2, [pc, #120]	@ (8006180 <TIM_Base_SetConfig+0x1c0>)
 8006106:	4293      	cmp	r3, r2
 8006108:	d023      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	4a1d      	ldr	r2, [pc, #116]	@ (8006184 <TIM_Base_SetConfig+0x1c4>)
 800610e:	4293      	cmp	r3, r2
 8006110:	d01f      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	4a22      	ldr	r2, [pc, #136]	@ (80061a0 <TIM_Base_SetConfig+0x1e0>)
 8006116:	4293      	cmp	r3, r2
 8006118:	d01b      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	4a21      	ldr	r2, [pc, #132]	@ (80061a4 <TIM_Base_SetConfig+0x1e4>)
 800611e:	4293      	cmp	r3, r2
 8006120:	d017      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	4a20      	ldr	r2, [pc, #128]	@ (80061a8 <TIM_Base_SetConfig+0x1e8>)
 8006126:	4293      	cmp	r3, r2
 8006128:	d013      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	4a1f      	ldr	r2, [pc, #124]	@ (80061ac <TIM_Base_SetConfig+0x1ec>)
 800612e:	4293      	cmp	r3, r2
 8006130:	d00f      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	4a1e      	ldr	r2, [pc, #120]	@ (80061b0 <TIM_Base_SetConfig+0x1f0>)
 8006136:	4293      	cmp	r3, r2
 8006138:	d00b      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	4a1d      	ldr	r2, [pc, #116]	@ (80061b4 <TIM_Base_SetConfig+0x1f4>)
 800613e:	4293      	cmp	r3, r2
 8006140:	d007      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	4a1c      	ldr	r2, [pc, #112]	@ (80061b8 <TIM_Base_SetConfig+0x1f8>)
 8006146:	4293      	cmp	r3, r2
 8006148:	d003      	beq.n	8006152 <TIM_Base_SetConfig+0x192>
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	4a1b      	ldr	r2, [pc, #108]	@ (80061bc <TIM_Base_SetConfig+0x1fc>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d103      	bne.n	800615a <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	691a      	ldr	r2, [r3, #16]
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	f043 0204 	orr.w	r2, r3, #4
 8006162:	687b      	ldr	r3, [r7, #4]
 8006164:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	68fa      	ldr	r2, [r7, #12]
 8006170:	601a      	str	r2, [r3, #0]
}
 8006172:	bf00      	nop
 8006174:	3714      	adds	r7, #20
 8006176:	46bd      	mov	sp, r7
 8006178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800617c:	4770      	bx	lr
 800617e:	bf00      	nop
 8006180:	40012c00 	.word	0x40012c00
 8006184:	50012c00 	.word	0x50012c00
 8006188:	40000400 	.word	0x40000400
 800618c:	50000400 	.word	0x50000400
 8006190:	40000800 	.word	0x40000800
 8006194:	50000800 	.word	0x50000800
 8006198:	40000c00 	.word	0x40000c00
 800619c:	50000c00 	.word	0x50000c00
 80061a0:	40013400 	.word	0x40013400
 80061a4:	50013400 	.word	0x50013400
 80061a8:	40014000 	.word	0x40014000
 80061ac:	50014000 	.word	0x50014000
 80061b0:	40014400 	.word	0x40014400
 80061b4:	50014400 	.word	0x50014400
 80061b8:	40014800 	.word	0x40014800
 80061bc:	50014800 	.word	0x50014800

080061c0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80061c0:	b480      	push	{r7}
 80061c2:	b087      	sub	sp, #28
 80061c4:	af00      	add	r7, sp, #0
 80061c6:	6078      	str	r0, [r7, #4]
 80061c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6a1b      	ldr	r3, [r3, #32]
 80061ce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80061d0:	687b      	ldr	r3, [r7, #4]
 80061d2:	6a1b      	ldr	r3, [r3, #32]
 80061d4:	f023 0201 	bic.w	r2, r3, #1
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	685b      	ldr	r3, [r3, #4]
 80061e0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	699b      	ldr	r3, [r3, #24]
 80061e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80061e8:	68fb      	ldr	r3, [r7, #12]
 80061ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80061ee:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80061f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80061f4:	68fb      	ldr	r3, [r7, #12]
 80061f6:	f023 0303 	bic.w	r3, r3, #3
 80061fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80061fc:	683b      	ldr	r3, [r7, #0]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	68fa      	ldr	r2, [r7, #12]
 8006202:	4313      	orrs	r3, r2
 8006204:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006206:	697b      	ldr	r3, [r7, #20]
 8006208:	f023 0302 	bic.w	r3, r3, #2
 800620c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800620e:	683b      	ldr	r3, [r7, #0]
 8006210:	689b      	ldr	r3, [r3, #8]
 8006212:	697a      	ldr	r2, [r7, #20]
 8006214:	4313      	orrs	r3, r2
 8006216:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	4a40      	ldr	r2, [pc, #256]	@ (800631c <TIM_OC1_SetConfig+0x15c>)
 800621c:	4293      	cmp	r3, r2
 800621e:	d023      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	4a3f      	ldr	r2, [pc, #252]	@ (8006320 <TIM_OC1_SetConfig+0x160>)
 8006224:	4293      	cmp	r3, r2
 8006226:	d01f      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	4a3e      	ldr	r2, [pc, #248]	@ (8006324 <TIM_OC1_SetConfig+0x164>)
 800622c:	4293      	cmp	r3, r2
 800622e:	d01b      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006230:	687b      	ldr	r3, [r7, #4]
 8006232:	4a3d      	ldr	r2, [pc, #244]	@ (8006328 <TIM_OC1_SetConfig+0x168>)
 8006234:	4293      	cmp	r3, r2
 8006236:	d017      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	4a3c      	ldr	r2, [pc, #240]	@ (800632c <TIM_OC1_SetConfig+0x16c>)
 800623c:	4293      	cmp	r3, r2
 800623e:	d013      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006240:	687b      	ldr	r3, [r7, #4]
 8006242:	4a3b      	ldr	r2, [pc, #236]	@ (8006330 <TIM_OC1_SetConfig+0x170>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d00f      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006248:	687b      	ldr	r3, [r7, #4]
 800624a:	4a3a      	ldr	r2, [pc, #232]	@ (8006334 <TIM_OC1_SetConfig+0x174>)
 800624c:	4293      	cmp	r3, r2
 800624e:	d00b      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	4a39      	ldr	r2, [pc, #228]	@ (8006338 <TIM_OC1_SetConfig+0x178>)
 8006254:	4293      	cmp	r3, r2
 8006256:	d007      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	4a38      	ldr	r2, [pc, #224]	@ (800633c <TIM_OC1_SetConfig+0x17c>)
 800625c:	4293      	cmp	r3, r2
 800625e:	d003      	beq.n	8006268 <TIM_OC1_SetConfig+0xa8>
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	4a37      	ldr	r2, [pc, #220]	@ (8006340 <TIM_OC1_SetConfig+0x180>)
 8006264:	4293      	cmp	r3, r2
 8006266:	d10c      	bne.n	8006282 <TIM_OC1_SetConfig+0xc2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006268:	697b      	ldr	r3, [r7, #20]
 800626a:	f023 0308 	bic.w	r3, r3, #8
 800626e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006270:	683b      	ldr	r3, [r7, #0]
 8006272:	68db      	ldr	r3, [r3, #12]
 8006274:	697a      	ldr	r2, [r7, #20]
 8006276:	4313      	orrs	r3, r2
 8006278:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800627a:	697b      	ldr	r3, [r7, #20]
 800627c:	f023 0304 	bic.w	r3, r3, #4
 8006280:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	4a25      	ldr	r2, [pc, #148]	@ (800631c <TIM_OC1_SetConfig+0x15c>)
 8006286:	4293      	cmp	r3, r2
 8006288:	d023      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 800628a:	687b      	ldr	r3, [r7, #4]
 800628c:	4a24      	ldr	r2, [pc, #144]	@ (8006320 <TIM_OC1_SetConfig+0x160>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d01f      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	4a23      	ldr	r2, [pc, #140]	@ (8006324 <TIM_OC1_SetConfig+0x164>)
 8006296:	4293      	cmp	r3, r2
 8006298:	d01b      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	4a22      	ldr	r2, [pc, #136]	@ (8006328 <TIM_OC1_SetConfig+0x168>)
 800629e:	4293      	cmp	r3, r2
 80062a0:	d017      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	4a21      	ldr	r2, [pc, #132]	@ (800632c <TIM_OC1_SetConfig+0x16c>)
 80062a6:	4293      	cmp	r3, r2
 80062a8:	d013      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	4a20      	ldr	r2, [pc, #128]	@ (8006330 <TIM_OC1_SetConfig+0x170>)
 80062ae:	4293      	cmp	r3, r2
 80062b0:	d00f      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	4a1f      	ldr	r2, [pc, #124]	@ (8006334 <TIM_OC1_SetConfig+0x174>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d00b      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	4a1e      	ldr	r2, [pc, #120]	@ (8006338 <TIM_OC1_SetConfig+0x178>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d007      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	4a1d      	ldr	r2, [pc, #116]	@ (800633c <TIM_OC1_SetConfig+0x17c>)
 80062c6:	4293      	cmp	r3, r2
 80062c8:	d003      	beq.n	80062d2 <TIM_OC1_SetConfig+0x112>
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	4a1c      	ldr	r2, [pc, #112]	@ (8006340 <TIM_OC1_SetConfig+0x180>)
 80062ce:	4293      	cmp	r3, r2
 80062d0:	d111      	bne.n	80062f6 <TIM_OC1_SetConfig+0x136>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80062d2:	693b      	ldr	r3, [r7, #16]
 80062d4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80062d8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80062da:	693b      	ldr	r3, [r7, #16]
 80062dc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80062e0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80062e2:	683b      	ldr	r3, [r7, #0]
 80062e4:	695b      	ldr	r3, [r3, #20]
 80062e6:	693a      	ldr	r2, [r7, #16]
 80062e8:	4313      	orrs	r3, r2
 80062ea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80062ec:	683b      	ldr	r3, [r7, #0]
 80062ee:	699b      	ldr	r3, [r3, #24]
 80062f0:	693a      	ldr	r2, [r7, #16]
 80062f2:	4313      	orrs	r3, r2
 80062f4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	693a      	ldr	r2, [r7, #16]
 80062fa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	68fa      	ldr	r2, [r7, #12]
 8006300:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	685a      	ldr	r2, [r3, #4]
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	621a      	str	r2, [r3, #32]
}
 8006310:	bf00      	nop
 8006312:	371c      	adds	r7, #28
 8006314:	46bd      	mov	sp, r7
 8006316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631a:	4770      	bx	lr
 800631c:	40012c00 	.word	0x40012c00
 8006320:	50012c00 	.word	0x50012c00
 8006324:	40013400 	.word	0x40013400
 8006328:	50013400 	.word	0x50013400
 800632c:	40014000 	.word	0x40014000
 8006330:	50014000 	.word	0x50014000
 8006334:	40014400 	.word	0x40014400
 8006338:	50014400 	.word	0x50014400
 800633c:	40014800 	.word	0x40014800
 8006340:	50014800 	.word	0x50014800

08006344 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006344:	b480      	push	{r7}
 8006346:	b087      	sub	sp, #28
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
 800634c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800634e:	687b      	ldr	r3, [r7, #4]
 8006350:	6a1b      	ldr	r3, [r3, #32]
 8006352:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006354:	687b      	ldr	r3, [r7, #4]
 8006356:	6a1b      	ldr	r3, [r3, #32]
 8006358:	f023 0210 	bic.w	r2, r3, #16
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	685b      	ldr	r3, [r3, #4]
 8006364:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006372:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006376:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006378:	68fb      	ldr	r3, [r7, #12]
 800637a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800637e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006380:	683b      	ldr	r3, [r7, #0]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	021b      	lsls	r3, r3, #8
 8006386:	68fa      	ldr	r2, [r7, #12]
 8006388:	4313      	orrs	r3, r2
 800638a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	f023 0320 	bic.w	r3, r3, #32
 8006392:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006394:	683b      	ldr	r3, [r7, #0]
 8006396:	689b      	ldr	r3, [r3, #8]
 8006398:	011b      	lsls	r3, r3, #4
 800639a:	697a      	ldr	r2, [r7, #20]
 800639c:	4313      	orrs	r3, r2
 800639e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	4a36      	ldr	r2, [pc, #216]	@ (800647c <TIM_OC2_SetConfig+0x138>)
 80063a4:	4293      	cmp	r3, r2
 80063a6:	d00b      	beq.n	80063c0 <TIM_OC2_SetConfig+0x7c>
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	4a35      	ldr	r2, [pc, #212]	@ (8006480 <TIM_OC2_SetConfig+0x13c>)
 80063ac:	4293      	cmp	r3, r2
 80063ae:	d007      	beq.n	80063c0 <TIM_OC2_SetConfig+0x7c>
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	4a34      	ldr	r2, [pc, #208]	@ (8006484 <TIM_OC2_SetConfig+0x140>)
 80063b4:	4293      	cmp	r3, r2
 80063b6:	d003      	beq.n	80063c0 <TIM_OC2_SetConfig+0x7c>
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4a33      	ldr	r2, [pc, #204]	@ (8006488 <TIM_OC2_SetConfig+0x144>)
 80063bc:	4293      	cmp	r3, r2
 80063be:	d10d      	bne.n	80063dc <TIM_OC2_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80063c0:	697b      	ldr	r3, [r7, #20]
 80063c2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063c6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80063c8:	683b      	ldr	r3, [r7, #0]
 80063ca:	68db      	ldr	r3, [r3, #12]
 80063cc:	011b      	lsls	r3, r3, #4
 80063ce:	697a      	ldr	r2, [r7, #20]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80063d4:	697b      	ldr	r3, [r7, #20]
 80063d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063da:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a27      	ldr	r2, [pc, #156]	@ (800647c <TIM_OC2_SetConfig+0x138>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d023      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a26      	ldr	r2, [pc, #152]	@ (8006480 <TIM_OC2_SetConfig+0x13c>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d01f      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a25      	ldr	r2, [pc, #148]	@ (8006484 <TIM_OC2_SetConfig+0x140>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d01b      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a24      	ldr	r2, [pc, #144]	@ (8006488 <TIM_OC2_SetConfig+0x144>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d017      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 80063fc:	687b      	ldr	r3, [r7, #4]
 80063fe:	4a23      	ldr	r2, [pc, #140]	@ (800648c <TIM_OC2_SetConfig+0x148>)
 8006400:	4293      	cmp	r3, r2
 8006402:	d013      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	4a22      	ldr	r2, [pc, #136]	@ (8006490 <TIM_OC2_SetConfig+0x14c>)
 8006408:	4293      	cmp	r3, r2
 800640a:	d00f      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	4a21      	ldr	r2, [pc, #132]	@ (8006494 <TIM_OC2_SetConfig+0x150>)
 8006410:	4293      	cmp	r3, r2
 8006412:	d00b      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	4a20      	ldr	r2, [pc, #128]	@ (8006498 <TIM_OC2_SetConfig+0x154>)
 8006418:	4293      	cmp	r3, r2
 800641a:	d007      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	4a1f      	ldr	r2, [pc, #124]	@ (800649c <TIM_OC2_SetConfig+0x158>)
 8006420:	4293      	cmp	r3, r2
 8006422:	d003      	beq.n	800642c <TIM_OC2_SetConfig+0xe8>
 8006424:	687b      	ldr	r3, [r7, #4]
 8006426:	4a1e      	ldr	r2, [pc, #120]	@ (80064a0 <TIM_OC2_SetConfig+0x15c>)
 8006428:	4293      	cmp	r3, r2
 800642a:	d113      	bne.n	8006454 <TIM_OC2_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800642c:	693b      	ldr	r3, [r7, #16]
 800642e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006432:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006434:	693b      	ldr	r3, [r7, #16]
 8006436:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800643a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800643c:	683b      	ldr	r3, [r7, #0]
 800643e:	695b      	ldr	r3, [r3, #20]
 8006440:	009b      	lsls	r3, r3, #2
 8006442:	693a      	ldr	r2, [r7, #16]
 8006444:	4313      	orrs	r3, r2
 8006446:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	699b      	ldr	r3, [r3, #24]
 800644c:	009b      	lsls	r3, r3, #2
 800644e:	693a      	ldr	r2, [r7, #16]
 8006450:	4313      	orrs	r3, r2
 8006452:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	693a      	ldr	r2, [r7, #16]
 8006458:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	68fa      	ldr	r2, [r7, #12]
 800645e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006460:	683b      	ldr	r3, [r7, #0]
 8006462:	685a      	ldr	r2, [r3, #4]
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	697a      	ldr	r2, [r7, #20]
 800646c:	621a      	str	r2, [r3, #32]
}
 800646e:	bf00      	nop
 8006470:	371c      	adds	r7, #28
 8006472:	46bd      	mov	sp, r7
 8006474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	40012c00 	.word	0x40012c00
 8006480:	50012c00 	.word	0x50012c00
 8006484:	40013400 	.word	0x40013400
 8006488:	50013400 	.word	0x50013400
 800648c:	40014000 	.word	0x40014000
 8006490:	50014000 	.word	0x50014000
 8006494:	40014400 	.word	0x40014400
 8006498:	50014400 	.word	0x50014400
 800649c:	40014800 	.word	0x40014800
 80064a0:	50014800 	.word	0x50014800

080064a4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80064a4:	b480      	push	{r7}
 80064a6:	b087      	sub	sp, #28
 80064a8:	af00      	add	r7, sp, #0
 80064aa:	6078      	str	r0, [r7, #4]
 80064ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a1b      	ldr	r3, [r3, #32]
 80064b2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	6a1b      	ldr	r3, [r3, #32]
 80064b8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	685b      	ldr	r3, [r3, #4]
 80064c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	69db      	ldr	r3, [r3, #28]
 80064ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80064cc:	68fb      	ldr	r3, [r7, #12]
 80064ce:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80064d2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064d6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f023 0303 	bic.w	r3, r3, #3
 80064de:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80064e0:	683b      	ldr	r3, [r7, #0]
 80064e2:	681b      	ldr	r3, [r3, #0]
 80064e4:	68fa      	ldr	r2, [r7, #12]
 80064e6:	4313      	orrs	r3, r2
 80064e8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80064f0:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	689b      	ldr	r3, [r3, #8]
 80064f6:	021b      	lsls	r3, r3, #8
 80064f8:	697a      	ldr	r2, [r7, #20]
 80064fa:	4313      	orrs	r3, r2
 80064fc:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	4a35      	ldr	r2, [pc, #212]	@ (80065d8 <TIM_OC3_SetConfig+0x134>)
 8006502:	4293      	cmp	r3, r2
 8006504:	d00b      	beq.n	800651e <TIM_OC3_SetConfig+0x7a>
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	4a34      	ldr	r2, [pc, #208]	@ (80065dc <TIM_OC3_SetConfig+0x138>)
 800650a:	4293      	cmp	r3, r2
 800650c:	d007      	beq.n	800651e <TIM_OC3_SetConfig+0x7a>
 800650e:	687b      	ldr	r3, [r7, #4]
 8006510:	4a33      	ldr	r2, [pc, #204]	@ (80065e0 <TIM_OC3_SetConfig+0x13c>)
 8006512:	4293      	cmp	r3, r2
 8006514:	d003      	beq.n	800651e <TIM_OC3_SetConfig+0x7a>
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	4a32      	ldr	r2, [pc, #200]	@ (80065e4 <TIM_OC3_SetConfig+0x140>)
 800651a:	4293      	cmp	r3, r2
 800651c:	d10d      	bne.n	800653a <TIM_OC3_SetConfig+0x96>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006524:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006526:	683b      	ldr	r3, [r7, #0]
 8006528:	68db      	ldr	r3, [r3, #12]
 800652a:	021b      	lsls	r3, r3, #8
 800652c:	697a      	ldr	r2, [r7, #20]
 800652e:	4313      	orrs	r3, r2
 8006530:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006532:	697b      	ldr	r3, [r7, #20]
 8006534:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006538:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	4a26      	ldr	r2, [pc, #152]	@ (80065d8 <TIM_OC3_SetConfig+0x134>)
 800653e:	4293      	cmp	r3, r2
 8006540:	d023      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	4a25      	ldr	r2, [pc, #148]	@ (80065dc <TIM_OC3_SetConfig+0x138>)
 8006546:	4293      	cmp	r3, r2
 8006548:	d01f      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 800654a:	687b      	ldr	r3, [r7, #4]
 800654c:	4a24      	ldr	r2, [pc, #144]	@ (80065e0 <TIM_OC3_SetConfig+0x13c>)
 800654e:	4293      	cmp	r3, r2
 8006550:	d01b      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	4a23      	ldr	r2, [pc, #140]	@ (80065e4 <TIM_OC3_SetConfig+0x140>)
 8006556:	4293      	cmp	r3, r2
 8006558:	d017      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	4a22      	ldr	r2, [pc, #136]	@ (80065e8 <TIM_OC3_SetConfig+0x144>)
 800655e:	4293      	cmp	r3, r2
 8006560:	d013      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a21      	ldr	r2, [pc, #132]	@ (80065ec <TIM_OC3_SetConfig+0x148>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d00f      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	4a20      	ldr	r2, [pc, #128]	@ (80065f0 <TIM_OC3_SetConfig+0x14c>)
 800656e:	4293      	cmp	r3, r2
 8006570:	d00b      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a1f      	ldr	r2, [pc, #124]	@ (80065f4 <TIM_OC3_SetConfig+0x150>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d007      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a1e      	ldr	r2, [pc, #120]	@ (80065f8 <TIM_OC3_SetConfig+0x154>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d003      	beq.n	800658a <TIM_OC3_SetConfig+0xe6>
 8006582:	687b      	ldr	r3, [r7, #4]
 8006584:	4a1d      	ldr	r2, [pc, #116]	@ (80065fc <TIM_OC3_SetConfig+0x158>)
 8006586:	4293      	cmp	r3, r2
 8006588:	d113      	bne.n	80065b2 <TIM_OC3_SetConfig+0x10e>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800658a:	693b      	ldr	r3, [r7, #16]
 800658c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006590:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006592:	693b      	ldr	r3, [r7, #16]
 8006594:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006598:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	011b      	lsls	r3, r3, #4
 80065a0:	693a      	ldr	r2, [r7, #16]
 80065a2:	4313      	orrs	r3, r2
 80065a4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	699b      	ldr	r3, [r3, #24]
 80065aa:	011b      	lsls	r3, r3, #4
 80065ac:	693a      	ldr	r2, [r7, #16]
 80065ae:	4313      	orrs	r3, r2
 80065b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	68fa      	ldr	r2, [r7, #12]
 80065bc:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80065be:	683b      	ldr	r3, [r7, #0]
 80065c0:	685a      	ldr	r2, [r3, #4]
 80065c2:	687b      	ldr	r3, [r7, #4]
 80065c4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	697a      	ldr	r2, [r7, #20]
 80065ca:	621a      	str	r2, [r3, #32]
}
 80065cc:	bf00      	nop
 80065ce:	371c      	adds	r7, #28
 80065d0:	46bd      	mov	sp, r7
 80065d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d6:	4770      	bx	lr
 80065d8:	40012c00 	.word	0x40012c00
 80065dc:	50012c00 	.word	0x50012c00
 80065e0:	40013400 	.word	0x40013400
 80065e4:	50013400 	.word	0x50013400
 80065e8:	40014000 	.word	0x40014000
 80065ec:	50014000 	.word	0x50014000
 80065f0:	40014400 	.word	0x40014400
 80065f4:	50014400 	.word	0x50014400
 80065f8:	40014800 	.word	0x40014800
 80065fc:	50014800 	.word	0x50014800

08006600 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006600:	b480      	push	{r7}
 8006602:	b087      	sub	sp, #28
 8006604:	af00      	add	r7, sp, #0
 8006606:	6078      	str	r0, [r7, #4]
 8006608:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a1b      	ldr	r3, [r3, #32]
 800660e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6a1b      	ldr	r3, [r3, #32]
 8006614:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8006618:	687b      	ldr	r3, [r7, #4]
 800661a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	685b      	ldr	r3, [r3, #4]
 8006620:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	69db      	ldr	r3, [r3, #28]
 8006626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800662e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006632:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006634:	68fb      	ldr	r3, [r7, #12]
 8006636:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800663a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800663c:	683b      	ldr	r3, [r7, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	021b      	lsls	r3, r3, #8
 8006642:	68fa      	ldr	r2, [r7, #12]
 8006644:	4313      	orrs	r3, r2
 8006646:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006648:	697b      	ldr	r3, [r7, #20]
 800664a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800664e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006650:	683b      	ldr	r3, [r7, #0]
 8006652:	689b      	ldr	r3, [r3, #8]
 8006654:	031b      	lsls	r3, r3, #12
 8006656:	697a      	ldr	r2, [r7, #20]
 8006658:	4313      	orrs	r3, r2
 800665a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	4a36      	ldr	r2, [pc, #216]	@ (8006738 <TIM_OC4_SetConfig+0x138>)
 8006660:	4293      	cmp	r3, r2
 8006662:	d00b      	beq.n	800667c <TIM_OC4_SetConfig+0x7c>
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	4a35      	ldr	r2, [pc, #212]	@ (800673c <TIM_OC4_SetConfig+0x13c>)
 8006668:	4293      	cmp	r3, r2
 800666a:	d007      	beq.n	800667c <TIM_OC4_SetConfig+0x7c>
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a34      	ldr	r2, [pc, #208]	@ (8006740 <TIM_OC4_SetConfig+0x140>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d003      	beq.n	800667c <TIM_OC4_SetConfig+0x7c>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a33      	ldr	r2, [pc, #204]	@ (8006744 <TIM_OC4_SetConfig+0x144>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d10d      	bne.n	8006698 <TIM_OC4_SetConfig+0x98>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800667c:	697b      	ldr	r3, [r7, #20]
 800667e:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8006682:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8006684:	683b      	ldr	r3, [r7, #0]
 8006686:	68db      	ldr	r3, [r3, #12]
 8006688:	031b      	lsls	r3, r3, #12
 800668a:	697a      	ldr	r2, [r7, #20]
 800668c:	4313      	orrs	r3, r2
 800668e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006696:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	4a27      	ldr	r2, [pc, #156]	@ (8006738 <TIM_OC4_SetConfig+0x138>)
 800669c:	4293      	cmp	r3, r2
 800669e:	d023      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	4a26      	ldr	r2, [pc, #152]	@ (800673c <TIM_OC4_SetConfig+0x13c>)
 80066a4:	4293      	cmp	r3, r2
 80066a6:	d01f      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	4a25      	ldr	r2, [pc, #148]	@ (8006740 <TIM_OC4_SetConfig+0x140>)
 80066ac:	4293      	cmp	r3, r2
 80066ae:	d01b      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	4a24      	ldr	r2, [pc, #144]	@ (8006744 <TIM_OC4_SetConfig+0x144>)
 80066b4:	4293      	cmp	r3, r2
 80066b6:	d017      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	4a23      	ldr	r2, [pc, #140]	@ (8006748 <TIM_OC4_SetConfig+0x148>)
 80066bc:	4293      	cmp	r3, r2
 80066be:	d013      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4a22      	ldr	r2, [pc, #136]	@ (800674c <TIM_OC4_SetConfig+0x14c>)
 80066c4:	4293      	cmp	r3, r2
 80066c6:	d00f      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	4a21      	ldr	r2, [pc, #132]	@ (8006750 <TIM_OC4_SetConfig+0x150>)
 80066cc:	4293      	cmp	r3, r2
 80066ce:	d00b      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a20      	ldr	r2, [pc, #128]	@ (8006754 <TIM_OC4_SetConfig+0x154>)
 80066d4:	4293      	cmp	r3, r2
 80066d6:	d007      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	4a1f      	ldr	r2, [pc, #124]	@ (8006758 <TIM_OC4_SetConfig+0x158>)
 80066dc:	4293      	cmp	r3, r2
 80066de:	d003      	beq.n	80066e8 <TIM_OC4_SetConfig+0xe8>
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a1e      	ldr	r2, [pc, #120]	@ (800675c <TIM_OC4_SetConfig+0x15c>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d113      	bne.n	8006710 <TIM_OC4_SetConfig+0x110>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80066ee:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80066f0:	693b      	ldr	r3, [r7, #16]
 80066f2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80066f6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80066f8:	683b      	ldr	r3, [r7, #0]
 80066fa:	695b      	ldr	r3, [r3, #20]
 80066fc:	019b      	lsls	r3, r3, #6
 80066fe:	693a      	ldr	r2, [r7, #16]
 8006700:	4313      	orrs	r3, r2
 8006702:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8006704:	683b      	ldr	r3, [r7, #0]
 8006706:	699b      	ldr	r3, [r3, #24]
 8006708:	019b      	lsls	r3, r3, #6
 800670a:	693a      	ldr	r2, [r7, #16]
 800670c:	4313      	orrs	r3, r2
 800670e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	693a      	ldr	r2, [r7, #16]
 8006714:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	68fa      	ldr	r2, [r7, #12]
 800671a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800671c:	683b      	ldr	r3, [r7, #0]
 800671e:	685a      	ldr	r2, [r3, #4]
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	697a      	ldr	r2, [r7, #20]
 8006728:	621a      	str	r2, [r3, #32]
}
 800672a:	bf00      	nop
 800672c:	371c      	adds	r7, #28
 800672e:	46bd      	mov	sp, r7
 8006730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006734:	4770      	bx	lr
 8006736:	bf00      	nop
 8006738:	40012c00 	.word	0x40012c00
 800673c:	50012c00 	.word	0x50012c00
 8006740:	40013400 	.word	0x40013400
 8006744:	50013400 	.word	0x50013400
 8006748:	40014000 	.word	0x40014000
 800674c:	50014000 	.word	0x50014000
 8006750:	40014400 	.word	0x40014400
 8006754:	50014400 	.word	0x50014400
 8006758:	40014800 	.word	0x40014800
 800675c:	50014800 	.word	0x50014800

08006760 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006760:	b480      	push	{r7}
 8006762:	b087      	sub	sp, #28
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a1b      	ldr	r3, [r3, #32]
 800676e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	6a1b      	ldr	r3, [r3, #32]
 8006774:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	685b      	ldr	r3, [r3, #4]
 8006780:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006786:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8006788:	68fb      	ldr	r3, [r7, #12]
 800678a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800678e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006792:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	68fa      	ldr	r2, [r7, #12]
 800679a:	4313      	orrs	r3, r2
 800679c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 80067a4:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 80067a6:	683b      	ldr	r3, [r7, #0]
 80067a8:	689b      	ldr	r3, [r3, #8]
 80067aa:	041b      	lsls	r3, r3, #16
 80067ac:	693a      	ldr	r2, [r7, #16]
 80067ae:	4313      	orrs	r3, r2
 80067b0:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	4a21      	ldr	r2, [pc, #132]	@ (800683c <TIM_OC5_SetConfig+0xdc>)
 80067b6:	4293      	cmp	r3, r2
 80067b8:	d023      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	4a20      	ldr	r2, [pc, #128]	@ (8006840 <TIM_OC5_SetConfig+0xe0>)
 80067be:	4293      	cmp	r3, r2
 80067c0:	d01f      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	4a1f      	ldr	r2, [pc, #124]	@ (8006844 <TIM_OC5_SetConfig+0xe4>)
 80067c6:	4293      	cmp	r3, r2
 80067c8:	d01b      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4a1e      	ldr	r2, [pc, #120]	@ (8006848 <TIM_OC5_SetConfig+0xe8>)
 80067ce:	4293      	cmp	r3, r2
 80067d0:	d017      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	4a1d      	ldr	r2, [pc, #116]	@ (800684c <TIM_OC5_SetConfig+0xec>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d013      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	4a1c      	ldr	r2, [pc, #112]	@ (8006850 <TIM_OC5_SetConfig+0xf0>)
 80067de:	4293      	cmp	r3, r2
 80067e0:	d00f      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	4a1b      	ldr	r2, [pc, #108]	@ (8006854 <TIM_OC5_SetConfig+0xf4>)
 80067e6:	4293      	cmp	r3, r2
 80067e8:	d00b      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	4a1a      	ldr	r2, [pc, #104]	@ (8006858 <TIM_OC5_SetConfig+0xf8>)
 80067ee:	4293      	cmp	r3, r2
 80067f0:	d007      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067f2:	687b      	ldr	r3, [r7, #4]
 80067f4:	4a19      	ldr	r2, [pc, #100]	@ (800685c <TIM_OC5_SetConfig+0xfc>)
 80067f6:	4293      	cmp	r3, r2
 80067f8:	d003      	beq.n	8006802 <TIM_OC5_SetConfig+0xa2>
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	4a18      	ldr	r2, [pc, #96]	@ (8006860 <TIM_OC5_SetConfig+0x100>)
 80067fe:	4293      	cmp	r3, r2
 8006800:	d109      	bne.n	8006816 <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8006802:	697b      	ldr	r3, [r7, #20]
 8006804:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006808:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800680a:	683b      	ldr	r3, [r7, #0]
 800680c:	695b      	ldr	r3, [r3, #20]
 800680e:	021b      	lsls	r3, r3, #8
 8006810:	697a      	ldr	r2, [r7, #20]
 8006812:	4313      	orrs	r3, r2
 8006814:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	697a      	ldr	r2, [r7, #20]
 800681a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	68fa      	ldr	r2, [r7, #12]
 8006820:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8006822:	683b      	ldr	r3, [r7, #0]
 8006824:	685a      	ldr	r2, [r3, #4]
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800682a:	687b      	ldr	r3, [r7, #4]
 800682c:	693a      	ldr	r2, [r7, #16]
 800682e:	621a      	str	r2, [r3, #32]
}
 8006830:	bf00      	nop
 8006832:	371c      	adds	r7, #28
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr
 800683c:	40012c00 	.word	0x40012c00
 8006840:	50012c00 	.word	0x50012c00
 8006844:	40013400 	.word	0x40013400
 8006848:	50013400 	.word	0x50013400
 800684c:	40014000 	.word	0x40014000
 8006850:	50014000 	.word	0x50014000
 8006854:	40014400 	.word	0x40014400
 8006858:	50014400 	.word	0x50014400
 800685c:	40014800 	.word	0x40014800
 8006860:	50014800 	.word	0x50014800

08006864 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8006864:	b480      	push	{r7}
 8006866:	b087      	sub	sp, #28
 8006868:	af00      	add	r7, sp, #0
 800686a:	6078      	str	r0, [r7, #4]
 800686c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800686e:	687b      	ldr	r3, [r7, #4]
 8006870:	6a1b      	ldr	r3, [r3, #32]
 8006872:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	685b      	ldr	r3, [r3, #4]
 8006884:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8006886:	687b      	ldr	r3, [r7, #4]
 8006888:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800688a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800688c:	68fb      	ldr	r3, [r7, #12]
 800688e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8006892:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006896:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006898:	683b      	ldr	r3, [r7, #0]
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	021b      	lsls	r3, r3, #8
 800689e:	68fa      	ldr	r2, [r7, #12]
 80068a0:	4313      	orrs	r3, r2
 80068a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80068a4:	693b      	ldr	r3, [r7, #16]
 80068a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80068aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80068ac:	683b      	ldr	r3, [r7, #0]
 80068ae:	689b      	ldr	r3, [r3, #8]
 80068b0:	051b      	lsls	r3, r3, #20
 80068b2:	693a      	ldr	r2, [r7, #16]
 80068b4:	4313      	orrs	r3, r2
 80068b6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	4a22      	ldr	r2, [pc, #136]	@ (8006944 <TIM_OC6_SetConfig+0xe0>)
 80068bc:	4293      	cmp	r3, r2
 80068be:	d023      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	4a21      	ldr	r2, [pc, #132]	@ (8006948 <TIM_OC6_SetConfig+0xe4>)
 80068c4:	4293      	cmp	r3, r2
 80068c6:	d01f      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	4a20      	ldr	r2, [pc, #128]	@ (800694c <TIM_OC6_SetConfig+0xe8>)
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d01b      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068d0:	687b      	ldr	r3, [r7, #4]
 80068d2:	4a1f      	ldr	r2, [pc, #124]	@ (8006950 <TIM_OC6_SetConfig+0xec>)
 80068d4:	4293      	cmp	r3, r2
 80068d6:	d017      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	4a1e      	ldr	r2, [pc, #120]	@ (8006954 <TIM_OC6_SetConfig+0xf0>)
 80068dc:	4293      	cmp	r3, r2
 80068de:	d013      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	4a1d      	ldr	r2, [pc, #116]	@ (8006958 <TIM_OC6_SetConfig+0xf4>)
 80068e4:	4293      	cmp	r3, r2
 80068e6:	d00f      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	4a1c      	ldr	r2, [pc, #112]	@ (800695c <TIM_OC6_SetConfig+0xf8>)
 80068ec:	4293      	cmp	r3, r2
 80068ee:	d00b      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068f0:	687b      	ldr	r3, [r7, #4]
 80068f2:	4a1b      	ldr	r2, [pc, #108]	@ (8006960 <TIM_OC6_SetConfig+0xfc>)
 80068f4:	4293      	cmp	r3, r2
 80068f6:	d007      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	4a1a      	ldr	r2, [pc, #104]	@ (8006964 <TIM_OC6_SetConfig+0x100>)
 80068fc:	4293      	cmp	r3, r2
 80068fe:	d003      	beq.n	8006908 <TIM_OC6_SetConfig+0xa4>
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	4a19      	ldr	r2, [pc, #100]	@ (8006968 <TIM_OC6_SetConfig+0x104>)
 8006904:	4293      	cmp	r3, r2
 8006906:	d109      	bne.n	800691c <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006908:	697b      	ldr	r3, [r7, #20]
 800690a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800690e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8006910:	683b      	ldr	r3, [r7, #0]
 8006912:	695b      	ldr	r3, [r3, #20]
 8006914:	029b      	lsls	r3, r3, #10
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	4313      	orrs	r3, r2
 800691a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	697a      	ldr	r2, [r7, #20]
 8006920:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	68fa      	ldr	r2, [r7, #12]
 8006926:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006928:	683b      	ldr	r3, [r7, #0]
 800692a:	685a      	ldr	r2, [r3, #4]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	693a      	ldr	r2, [r7, #16]
 8006934:	621a      	str	r2, [r3, #32]
}
 8006936:	bf00      	nop
 8006938:	371c      	adds	r7, #28
 800693a:	46bd      	mov	sp, r7
 800693c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006940:	4770      	bx	lr
 8006942:	bf00      	nop
 8006944:	40012c00 	.word	0x40012c00
 8006948:	50012c00 	.word	0x50012c00
 800694c:	40013400 	.word	0x40013400
 8006950:	50013400 	.word	0x50013400
 8006954:	40014000 	.word	0x40014000
 8006958:	50014000 	.word	0x50014000
 800695c:	40014400 	.word	0x40014400
 8006960:	50014400 	.word	0x50014400
 8006964:	40014800 	.word	0x40014800
 8006968:	50014800 	.word	0x50014800

0800696c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800696c:	b480      	push	{r7}
 800696e:	b087      	sub	sp, #28
 8006970:	af00      	add	r7, sp, #0
 8006972:	60f8      	str	r0, [r7, #12]
 8006974:	60b9      	str	r1, [r7, #8]
 8006976:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	6a1b      	ldr	r3, [r3, #32]
 800697c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	f023 0201 	bic.w	r2, r3, #1
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	699b      	ldr	r3, [r3, #24]
 800698e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006990:	693b      	ldr	r3, [r7, #16]
 8006992:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006996:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	011b      	lsls	r3, r3, #4
 800699c:	693a      	ldr	r2, [r7, #16]
 800699e:	4313      	orrs	r3, r2
 80069a0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80069a2:	697b      	ldr	r3, [r7, #20]
 80069a4:	f023 030a 	bic.w	r3, r3, #10
 80069a8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80069aa:	697a      	ldr	r2, [r7, #20]
 80069ac:	68bb      	ldr	r3, [r7, #8]
 80069ae:	4313      	orrs	r3, r2
 80069b0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80069b2:	68fb      	ldr	r3, [r7, #12]
 80069b4:	693a      	ldr	r2, [r7, #16]
 80069b6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80069b8:	68fb      	ldr	r3, [r7, #12]
 80069ba:	697a      	ldr	r2, [r7, #20]
 80069bc:	621a      	str	r2, [r3, #32]
}
 80069be:	bf00      	nop
 80069c0:	371c      	adds	r7, #28
 80069c2:	46bd      	mov	sp, r7
 80069c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069c8:	4770      	bx	lr

080069ca <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80069ca:	b480      	push	{r7}
 80069cc:	b087      	sub	sp, #28
 80069ce:	af00      	add	r7, sp, #0
 80069d0:	60f8      	str	r0, [r7, #12]
 80069d2:	60b9      	str	r1, [r7, #8]
 80069d4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	6a1b      	ldr	r3, [r3, #32]
 80069da:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	6a1b      	ldr	r3, [r3, #32]
 80069e0:	f023 0210 	bic.w	r2, r3, #16
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80069e8:	68fb      	ldr	r3, [r7, #12]
 80069ea:	699b      	ldr	r3, [r3, #24]
 80069ec:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80069ee:	693b      	ldr	r3, [r7, #16]
 80069f0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80069f4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	031b      	lsls	r3, r3, #12
 80069fa:	693a      	ldr	r2, [r7, #16]
 80069fc:	4313      	orrs	r3, r2
 80069fe:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006a06:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006a08:	68bb      	ldr	r3, [r7, #8]
 8006a0a:	011b      	lsls	r3, r3, #4
 8006a0c:	697a      	ldr	r2, [r7, #20]
 8006a0e:	4313      	orrs	r3, r2
 8006a10:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006a12:	68fb      	ldr	r3, [r7, #12]
 8006a14:	693a      	ldr	r2, [r7, #16]
 8006a16:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006a18:	68fb      	ldr	r3, [r7, #12]
 8006a1a:	697a      	ldr	r2, [r7, #20]
 8006a1c:	621a      	str	r2, [r3, #32]
}
 8006a1e:	bf00      	nop
 8006a20:	371c      	adds	r7, #28
 8006a22:	46bd      	mov	sp, r7
 8006a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a28:	4770      	bx	lr

08006a2a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006a2a:	b480      	push	{r7}
 8006a2c:	b085      	sub	sp, #20
 8006a2e:	af00      	add	r7, sp, #0
 8006a30:	6078      	str	r0, [r7, #4]
 8006a32:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006a34:	687b      	ldr	r3, [r7, #4]
 8006a36:	689b      	ldr	r3, [r3, #8]
 8006a38:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006a3a:	68fb      	ldr	r3, [r7, #12]
 8006a3c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8006a40:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a44:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006a46:	683a      	ldr	r2, [r7, #0]
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	4313      	orrs	r3, r2
 8006a4c:	f043 0307 	orr.w	r3, r3, #7
 8006a50:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	68fa      	ldr	r2, [r7, #12]
 8006a56:	609a      	str	r2, [r3, #8]
}
 8006a58:	bf00      	nop
 8006a5a:	3714      	adds	r7, #20
 8006a5c:	46bd      	mov	sp, r7
 8006a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a62:	4770      	bx	lr

08006a64 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006a64:	b480      	push	{r7}
 8006a66:	b087      	sub	sp, #28
 8006a68:	af00      	add	r7, sp, #0
 8006a6a:	60f8      	str	r0, [r7, #12]
 8006a6c:	60b9      	str	r1, [r7, #8]
 8006a6e:	607a      	str	r2, [r7, #4]
 8006a70:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	689b      	ldr	r3, [r3, #8]
 8006a76:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006a78:	697b      	ldr	r3, [r7, #20]
 8006a7a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006a7e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006a80:	683b      	ldr	r3, [r7, #0]
 8006a82:	021a      	lsls	r2, r3, #8
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	431a      	orrs	r2, r3
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	4313      	orrs	r3, r2
 8006a8c:	697a      	ldr	r2, [r7, #20]
 8006a8e:	4313      	orrs	r3, r2
 8006a90:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	697a      	ldr	r2, [r7, #20]
 8006a96:	609a      	str	r2, [r3, #8]
}
 8006a98:	bf00      	nop
 8006a9a:	371c      	adds	r7, #28
 8006a9c:	46bd      	mov	sp, r7
 8006a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aa2:	4770      	bx	lr

08006aa4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8006aa4:	b480      	push	{r7}
 8006aa6:	b087      	sub	sp, #28
 8006aa8:	af00      	add	r7, sp, #0
 8006aaa:	60f8      	str	r0, [r7, #12]
 8006aac:	60b9      	str	r1, [r7, #8]
 8006aae:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8006ab0:	68bb      	ldr	r3, [r7, #8]
 8006ab2:	f003 031f 	and.w	r3, r3, #31
 8006ab6:	2201      	movs	r2, #1
 8006ab8:	fa02 f303 	lsl.w	r3, r2, r3
 8006abc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8006abe:	68fb      	ldr	r3, [r7, #12]
 8006ac0:	6a1a      	ldr	r2, [r3, #32]
 8006ac2:	697b      	ldr	r3, [r7, #20]
 8006ac4:	43db      	mvns	r3, r3
 8006ac6:	401a      	ands	r2, r3
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6a1a      	ldr	r2, [r3, #32]
 8006ad0:	68bb      	ldr	r3, [r7, #8]
 8006ad2:	f003 031f 	and.w	r3, r3, #31
 8006ad6:	6879      	ldr	r1, [r7, #4]
 8006ad8:	fa01 f303 	lsl.w	r3, r1, r3
 8006adc:	431a      	orrs	r2, r3
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	621a      	str	r2, [r3, #32]
}
 8006ae2:	bf00      	nop
 8006ae4:	371c      	adds	r7, #28
 8006ae6:	46bd      	mov	sp, r7
 8006ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006aec:	4770      	bx	lr
	...

08006af0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006af0:	b480      	push	{r7}
 8006af2:	b085      	sub	sp, #20
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	6078      	str	r0, [r7, #4]
 8006af8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006b00:	2b01      	cmp	r3, #1
 8006b02:	d101      	bne.n	8006b08 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006b04:	2302      	movs	r3, #2
 8006b06:	e097      	b.n	8006c38 <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	2201      	movs	r2, #1
 8006b0c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	2202      	movs	r2, #2
 8006b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	685b      	ldr	r3, [r3, #4]
 8006b1e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a45      	ldr	r2, [pc, #276]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d00e      	beq.n	8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a44      	ldr	r2, [pc, #272]	@ (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d009      	beq.n	8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	681b      	ldr	r3, [r3, #0]
 8006b40:	4a42      	ldr	r2, [pc, #264]	@ (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8006b42:	4293      	cmp	r3, r2
 8006b44:	d004      	beq.n	8006b50 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	681b      	ldr	r3, [r3, #0]
 8006b4a:	4a41      	ldr	r2, [pc, #260]	@ (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d108      	bne.n	8006b62 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006b50:	68fb      	ldr	r3, [r7, #12]
 8006b52:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8006b56:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006b58:	683b      	ldr	r3, [r7, #0]
 8006b5a:	685b      	ldr	r3, [r3, #4]
 8006b5c:	68fa      	ldr	r2, [r7, #12]
 8006b5e:	4313      	orrs	r3, r2
 8006b60:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8006b68:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b6c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006b6e:	683b      	ldr	r3, [r7, #0]
 8006b70:	681b      	ldr	r3, [r3, #0]
 8006b72:	68fa      	ldr	r2, [r7, #12]
 8006b74:	4313      	orrs	r3, r2
 8006b76:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	68fa      	ldr	r2, [r7, #12]
 8006b7e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	4a2f      	ldr	r2, [pc, #188]	@ (8006c44 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8006b86:	4293      	cmp	r3, r2
 8006b88:	d040      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	4a2e      	ldr	r2, [pc, #184]	@ (8006c48 <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8006b90:	4293      	cmp	r3, r2
 8006b92:	d03b      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	681b      	ldr	r3, [r3, #0]
 8006b98:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006b9c:	d036      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	681b      	ldr	r3, [r3, #0]
 8006ba2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006ba6:	d031      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	681b      	ldr	r3, [r3, #0]
 8006bac:	4a29      	ldr	r2, [pc, #164]	@ (8006c54 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8006bae:	4293      	cmp	r3, r2
 8006bb0:	d02c      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	4a28      	ldr	r2, [pc, #160]	@ (8006c58 <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 8006bb8:	4293      	cmp	r3, r2
 8006bba:	d027      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	681b      	ldr	r3, [r3, #0]
 8006bc0:	4a26      	ldr	r2, [pc, #152]	@ (8006c5c <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d022      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	4a25      	ldr	r2, [pc, #148]	@ (8006c60 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 8006bcc:	4293      	cmp	r3, r2
 8006bce:	d01d      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bd0:	687b      	ldr	r3, [r7, #4]
 8006bd2:	681b      	ldr	r3, [r3, #0]
 8006bd4:	4a23      	ldr	r2, [pc, #140]	@ (8006c64 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 8006bd6:	4293      	cmp	r3, r2
 8006bd8:	d018      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	4a22      	ldr	r2, [pc, #136]	@ (8006c68 <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 8006be0:	4293      	cmp	r3, r2
 8006be2:	d013      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	681b      	ldr	r3, [r3, #0]
 8006be8:	4a18      	ldr	r2, [pc, #96]	@ (8006c4c <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8006bea:	4293      	cmp	r3, r2
 8006bec:	d00e      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	4a17      	ldr	r2, [pc, #92]	@ (8006c50 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8006bf4:	4293      	cmp	r3, r2
 8006bf6:	d009      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	4a1b      	ldr	r2, [pc, #108]	@ (8006c6c <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d004      	beq.n	8006c0c <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8006c02:	687b      	ldr	r3, [r7, #4]
 8006c04:	681b      	ldr	r3, [r3, #0]
 8006c06:	4a1a      	ldr	r2, [pc, #104]	@ (8006c70 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 8006c08:	4293      	cmp	r3, r2
 8006c0a:	d10c      	bne.n	8006c26 <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006c0c:	68bb      	ldr	r3, [r7, #8]
 8006c0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006c12:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	689b      	ldr	r3, [r3, #8]
 8006c18:	68ba      	ldr	r2, [r7, #8]
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	68ba      	ldr	r2, [r7, #8]
 8006c24:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	2201      	movs	r2, #1
 8006c2a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	2200      	movs	r2, #0
 8006c32:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006c36:	2300      	movs	r3, #0
}
 8006c38:	4618      	mov	r0, r3
 8006c3a:	3714      	adds	r7, #20
 8006c3c:	46bd      	mov	sp, r7
 8006c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c42:	4770      	bx	lr
 8006c44:	40012c00 	.word	0x40012c00
 8006c48:	50012c00 	.word	0x50012c00
 8006c4c:	40013400 	.word	0x40013400
 8006c50:	50013400 	.word	0x50013400
 8006c54:	40000400 	.word	0x40000400
 8006c58:	50000400 	.word	0x50000400
 8006c5c:	40000800 	.word	0x40000800
 8006c60:	50000800 	.word	0x50000800
 8006c64:	40000c00 	.word	0x40000c00
 8006c68:	50000c00 	.word	0x50000c00
 8006c6c:	40014000 	.word	0x40014000
 8006c70:	50014000 	.word	0x50014000

08006c74 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b083      	sub	sp, #12
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr

08006c88 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006c88:	b480      	push	{r7}
 8006c8a:	b083      	sub	sp, #12
 8006c8c:	af00      	add	r7, sp, #0
 8006c8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006c90:	bf00      	nop
 8006c92:	370c      	adds	r7, #12
 8006c94:	46bd      	mov	sp, r7
 8006c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c9a:	4770      	bx	lr

08006c9c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006c9c:	b480      	push	{r7}
 8006c9e:	b083      	sub	sp, #12
 8006ca0:	af00      	add	r7, sp, #0
 8006ca2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006ca4:	bf00      	nop
 8006ca6:	370c      	adds	r7, #12
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cae:	4770      	bx	lr

08006cb0 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8006cb0:	b480      	push	{r7}
 8006cb2:	b083      	sub	sp, #12
 8006cb4:	af00      	add	r7, sp, #0
 8006cb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8006cb8:	bf00      	nop
 8006cba:	370c      	adds	r7, #12
 8006cbc:	46bd      	mov	sp, r7
 8006cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cc2:	4770      	bx	lr

08006cc4 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 8006cca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8006ccc:	bf00      	nop
 8006cce:	370c      	adds	r7, #12
 8006cd0:	46bd      	mov	sp, r7
 8006cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cd6:	4770      	bx	lr

08006cd8 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8006cd8:	b480      	push	{r7}
 8006cda:	b083      	sub	sp, #12
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8006ce0:	bf00      	nop
 8006ce2:	370c      	adds	r7, #12
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr

08006cec <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8006cec:	b480      	push	{r7}
 8006cee:	b083      	sub	sp, #12
 8006cf0:	af00      	add	r7, sp, #0
 8006cf2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8006cf4:	bf00      	nop
 8006cf6:	370c      	adds	r7, #12
 8006cf8:	46bd      	mov	sp, r7
 8006cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cfe:	4770      	bx	lr

08006d00 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006d00:	b580      	push	{r7, lr}
 8006d02:	b082      	sub	sp, #8
 8006d04:	af00      	add	r7, sp, #0
 8006d06:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d101      	bne.n	8006d12 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006d0e:	2301      	movs	r3, #1
 8006d10:	e042      	b.n	8006d98 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006d18:	2b00      	cmp	r3, #0
 8006d1a:	d106      	bne.n	8006d2a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2200      	movs	r2, #0
 8006d20:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006d24:	6878      	ldr	r0, [r7, #4]
 8006d26:	f000 f83b 	bl	8006da0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	2224      	movs	r2, #36	@ 0x24
 8006d2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	681b      	ldr	r3, [r3, #0]
 8006d36:	681a      	ldr	r2, [r3, #0]
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	681b      	ldr	r3, [r3, #0]
 8006d3c:	f022 0201 	bic.w	r2, r2, #1
 8006d40:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d46:	2b00      	cmp	r3, #0
 8006d48:	d002      	beq.n	8006d50 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8006d4a:	6878      	ldr	r0, [r7, #4]
 8006d4c:	f000 f9ca 	bl	80070e4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f000 f82f 	bl	8006db4 <UART_SetConfig>
 8006d56:	4603      	mov	r3, r0
 8006d58:	2b01      	cmp	r3, #1
 8006d5a:	d101      	bne.n	8006d60 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006d5c:	2301      	movs	r3, #1
 8006d5e:	e01b      	b.n	8006d98 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	685a      	ldr	r2, [r3, #4]
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006d6e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	689a      	ldr	r2, [r3, #8]
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006d7e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	681a      	ldr	r2, [r3, #0]
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	f042 0201 	orr.w	r2, r2, #1
 8006d8e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006d90:	6878      	ldr	r0, [r7, #4]
 8006d92:	f000 fa49 	bl	8007228 <UART_CheckIdleState>
 8006d96:	4603      	mov	r3, r0
}
 8006d98:	4618      	mov	r0, r3
 8006d9a:	3708      	adds	r7, #8
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bd80      	pop	{r7, pc}

08006da0 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8006da0:	b480      	push	{r7}
 8006da2:	b083      	sub	sp, #12
 8006da4:	af00      	add	r7, sp, #0
 8006da6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8006da8:	bf00      	nop
 8006daa:	370c      	adds	r7, #12
 8006dac:	46bd      	mov	sp, r7
 8006dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006db2:	4770      	bx	lr

08006db4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006db4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006db8:	b094      	sub	sp, #80	@ 0x50
 8006dba:	af00      	add	r7, sp, #0
 8006dbc:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006dbe:	2300      	movs	r3, #0
 8006dc0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006dc4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dc6:	681a      	ldr	r2, [r3, #0]
 8006dc8:	4b9b      	ldr	r3, [pc, #620]	@ (8007038 <UART_SetConfig+0x284>)
 8006dca:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006dcc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dce:	689a      	ldr	r2, [r3, #8]
 8006dd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd2:	691b      	ldr	r3, [r3, #16]
 8006dd4:	431a      	orrs	r2, r3
 8006dd6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dd8:	695b      	ldr	r3, [r3, #20]
 8006dda:	431a      	orrs	r2, r3
 8006ddc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dde:	69db      	ldr	r3, [r3, #28]
 8006de0:	4313      	orrs	r3, r2
 8006de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006de4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	4994      	ldr	r1, [pc, #592]	@ (800703c <UART_SetConfig+0x288>)
 8006dec:	4019      	ands	r1, r3
 8006dee:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006df0:	681a      	ldr	r2, [r3, #0]
 8006df2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006df4:	430b      	orrs	r3, r1
 8006df6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006df8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006dfa:	681b      	ldr	r3, [r3, #0]
 8006dfc:	685b      	ldr	r3, [r3, #4]
 8006dfe:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006e02:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e04:	68d9      	ldr	r1, [r3, #12]
 8006e06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e08:	681a      	ldr	r2, [r3, #0]
 8006e0a:	ea40 0301 	orr.w	r3, r0, r1
 8006e0e:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006e10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e12:	699b      	ldr	r3, [r3, #24]
 8006e14:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006e16:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e18:	681a      	ldr	r2, [r3, #0]
 8006e1a:	4b87      	ldr	r3, [pc, #540]	@ (8007038 <UART_SetConfig+0x284>)
 8006e1c:	429a      	cmp	r2, r3
 8006e1e:	d009      	beq.n	8006e34 <UART_SetConfig+0x80>
 8006e20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e22:	681a      	ldr	r2, [r3, #0]
 8006e24:	4b86      	ldr	r3, [pc, #536]	@ (8007040 <UART_SetConfig+0x28c>)
 8006e26:	429a      	cmp	r2, r3
 8006e28:	d004      	beq.n	8006e34 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006e2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e2c:	6a1a      	ldr	r2, [r3, #32]
 8006e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e30:	4313      	orrs	r3, r2
 8006e32:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006e34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	689b      	ldr	r3, [r3, #8]
 8006e3a:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 8006e3e:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 8006e42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e44:	681a      	ldr	r2, [r3, #0]
 8006e46:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006e48:	430b      	orrs	r3, r1
 8006e4a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006e4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e52:	f023 000f 	bic.w	r0, r3, #15
 8006e56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e58:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8006e5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e5c:	681a      	ldr	r2, [r3, #0]
 8006e5e:	ea40 0301 	orr.w	r3, r0, r1
 8006e62:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006e64:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e66:	681a      	ldr	r2, [r3, #0]
 8006e68:	4b76      	ldr	r3, [pc, #472]	@ (8007044 <UART_SetConfig+0x290>)
 8006e6a:	429a      	cmp	r2, r3
 8006e6c:	d102      	bne.n	8006e74 <UART_SetConfig+0xc0>
 8006e6e:	2301      	movs	r3, #1
 8006e70:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e72:	e021      	b.n	8006eb8 <UART_SetConfig+0x104>
 8006e74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e76:	681a      	ldr	r2, [r3, #0]
 8006e78:	4b73      	ldr	r3, [pc, #460]	@ (8007048 <UART_SetConfig+0x294>)
 8006e7a:	429a      	cmp	r2, r3
 8006e7c:	d102      	bne.n	8006e84 <UART_SetConfig+0xd0>
 8006e7e:	2304      	movs	r3, #4
 8006e80:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e82:	e019      	b.n	8006eb8 <UART_SetConfig+0x104>
 8006e84:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e86:	681a      	ldr	r2, [r3, #0]
 8006e88:	4b70      	ldr	r3, [pc, #448]	@ (800704c <UART_SetConfig+0x298>)
 8006e8a:	429a      	cmp	r2, r3
 8006e8c:	d102      	bne.n	8006e94 <UART_SetConfig+0xe0>
 8006e8e:	2308      	movs	r3, #8
 8006e90:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006e92:	e011      	b.n	8006eb8 <UART_SetConfig+0x104>
 8006e94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006e96:	681a      	ldr	r2, [r3, #0]
 8006e98:	4b6d      	ldr	r3, [pc, #436]	@ (8007050 <UART_SetConfig+0x29c>)
 8006e9a:	429a      	cmp	r2, r3
 8006e9c:	d102      	bne.n	8006ea4 <UART_SetConfig+0xf0>
 8006e9e:	2310      	movs	r3, #16
 8006ea0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ea2:	e009      	b.n	8006eb8 <UART_SetConfig+0x104>
 8006ea4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ea6:	681a      	ldr	r2, [r3, #0]
 8006ea8:	4b63      	ldr	r3, [pc, #396]	@ (8007038 <UART_SetConfig+0x284>)
 8006eaa:	429a      	cmp	r2, r3
 8006eac:	d102      	bne.n	8006eb4 <UART_SetConfig+0x100>
 8006eae:	2320      	movs	r3, #32
 8006eb0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006eb2:	e001      	b.n	8006eb8 <UART_SetConfig+0x104>
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006eb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006eba:	681a      	ldr	r2, [r3, #0]
 8006ebc:	4b5e      	ldr	r3, [pc, #376]	@ (8007038 <UART_SetConfig+0x284>)
 8006ebe:	429a      	cmp	r2, r3
 8006ec0:	d004      	beq.n	8006ecc <UART_SetConfig+0x118>
 8006ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ec4:	681a      	ldr	r2, [r3, #0]
 8006ec6:	4b5e      	ldr	r3, [pc, #376]	@ (8007040 <UART_SetConfig+0x28c>)
 8006ec8:	429a      	cmp	r2, r3
 8006eca:	d172      	bne.n	8006fb2 <UART_SetConfig+0x1fe>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006ecc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006ece:	2200      	movs	r2, #0
 8006ed0:	623b      	str	r3, [r7, #32]
 8006ed2:	627a      	str	r2, [r7, #36]	@ 0x24
 8006ed4:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006ed8:	f7fd fa32 	bl	8004340 <HAL_RCCEx_GetPeriphCLKFreq>
 8006edc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006ede:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ee0:	2b00      	cmp	r3, #0
 8006ee2:	f000 80e7 	beq.w	80070b4 <UART_SetConfig+0x300>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006ee6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ee8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006eea:	4a5a      	ldr	r2, [pc, #360]	@ (8007054 <UART_SetConfig+0x2a0>)
 8006eec:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ef4:	fbb3 f3f2 	udiv	r3, r3, r2
 8006ef8:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006efa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006efc:	685a      	ldr	r2, [r3, #4]
 8006efe:	4613      	mov	r3, r2
 8006f00:	005b      	lsls	r3, r3, #1
 8006f02:	4413      	add	r3, r2
 8006f04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f06:	429a      	cmp	r2, r3
 8006f08:	d305      	bcc.n	8006f16 <UART_SetConfig+0x162>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006f0a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f0c:	685b      	ldr	r3, [r3, #4]
 8006f0e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006f10:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006f12:	429a      	cmp	r2, r3
 8006f14:	d903      	bls.n	8006f1e <UART_SetConfig+0x16a>
      {
        ret = HAL_ERROR;
 8006f16:	2301      	movs	r3, #1
 8006f18:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006f1c:	e048      	b.n	8006fb0 <UART_SetConfig+0x1fc>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006f1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006f20:	2200      	movs	r2, #0
 8006f22:	61bb      	str	r3, [r7, #24]
 8006f24:	61fa      	str	r2, [r7, #28]
 8006f26:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006f2a:	4a4a      	ldr	r2, [pc, #296]	@ (8007054 <UART_SetConfig+0x2a0>)
 8006f2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006f30:	b29b      	uxth	r3, r3
 8006f32:	2200      	movs	r2, #0
 8006f34:	613b      	str	r3, [r7, #16]
 8006f36:	617a      	str	r2, [r7, #20]
 8006f38:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006f3c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006f40:	f7f9 f99a 	bl	8000278 <__aeabi_uldivmod>
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	4610      	mov	r0, r2
 8006f4a:	4619      	mov	r1, r3
 8006f4c:	f04f 0200 	mov.w	r2, #0
 8006f50:	f04f 0300 	mov.w	r3, #0
 8006f54:	020b      	lsls	r3, r1, #8
 8006f56:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006f5a:	0202      	lsls	r2, r0, #8
 8006f5c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f5e:	6849      	ldr	r1, [r1, #4]
 8006f60:	0849      	lsrs	r1, r1, #1
 8006f62:	2000      	movs	r0, #0
 8006f64:	460c      	mov	r4, r1
 8006f66:	4605      	mov	r5, r0
 8006f68:	eb12 0804 	adds.w	r8, r2, r4
 8006f6c:	eb43 0905 	adc.w	r9, r3, r5
 8006f70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006f72:	685b      	ldr	r3, [r3, #4]
 8006f74:	2200      	movs	r2, #0
 8006f76:	60bb      	str	r3, [r7, #8]
 8006f78:	60fa      	str	r2, [r7, #12]
 8006f7a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006f7e:	4640      	mov	r0, r8
 8006f80:	4649      	mov	r1, r9
 8006f82:	f7f9 f979 	bl	8000278 <__aeabi_uldivmod>
 8006f86:	4602      	mov	r2, r0
 8006f88:	460b      	mov	r3, r1
 8006f8a:	4613      	mov	r3, r2
 8006f8c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006f8e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006f94:	d308      	bcc.n	8006fa8 <UART_SetConfig+0x1f4>
 8006f96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006f98:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006f9c:	d204      	bcs.n	8006fa8 <UART_SetConfig+0x1f4>
        {
          huart->Instance->BRR = usartdiv;
 8006f9e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fa0:	681b      	ldr	r3, [r3, #0]
 8006fa2:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006fa4:	60da      	str	r2, [r3, #12]
 8006fa6:	e003      	b.n	8006fb0 <UART_SetConfig+0x1fc>
        }
        else
        {
          ret = HAL_ERROR;
 8006fa8:	2301      	movs	r3, #1
 8006faa:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8006fae:	e081      	b.n	80070b4 <UART_SetConfig+0x300>
 8006fb0:	e080      	b.n	80070b4 <UART_SetConfig+0x300>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006fb2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fb4:	69db      	ldr	r3, [r3, #28]
 8006fb6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006fba:	d14d      	bne.n	8007058 <UART_SetConfig+0x2a4>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006fbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006fbe:	2200      	movs	r2, #0
 8006fc0:	603b      	str	r3, [r7, #0]
 8006fc2:	607a      	str	r2, [r7, #4]
 8006fc4:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006fc8:	f7fd f9ba 	bl	8004340 <HAL_RCCEx_GetPeriphCLKFreq>
 8006fcc:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006fce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fd0:	2b00      	cmp	r3, #0
 8006fd2:	d06f      	beq.n	80070b4 <UART_SetConfig+0x300>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006fd4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006fd8:	4a1e      	ldr	r2, [pc, #120]	@ (8007054 <UART_SetConfig+0x2a0>)
 8006fda:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006fde:	461a      	mov	r2, r3
 8006fe0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006fe2:	fbb3 f3f2 	udiv	r3, r3, r2
 8006fe6:	005a      	lsls	r2, r3, #1
 8006fe8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006fea:	685b      	ldr	r3, [r3, #4]
 8006fec:	085b      	lsrs	r3, r3, #1
 8006fee:	441a      	add	r2, r3
 8006ff0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ff2:	685b      	ldr	r3, [r3, #4]
 8006ff4:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006ffa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006ffc:	2b0f      	cmp	r3, #15
 8006ffe:	d916      	bls.n	800702e <UART_SetConfig+0x27a>
 8007000:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007002:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007006:	d212      	bcs.n	800702e <UART_SetConfig+0x27a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007008:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800700a:	b29b      	uxth	r3, r3
 800700c:	f023 030f 	bic.w	r3, r3, #15
 8007010:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007012:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007014:	085b      	lsrs	r3, r3, #1
 8007016:	b29b      	uxth	r3, r3
 8007018:	f003 0307 	and.w	r3, r3, #7
 800701c:	b29a      	uxth	r2, r3
 800701e:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8007020:	4313      	orrs	r3, r2
 8007022:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8007024:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 800702a:	60da      	str	r2, [r3, #12]
 800702c:	e042      	b.n	80070b4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 800702e:	2301      	movs	r3, #1
 8007030:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8007034:	e03e      	b.n	80070b4 <UART_SetConfig+0x300>
 8007036:	bf00      	nop
 8007038:	46002400 	.word	0x46002400
 800703c:	cfff69f3 	.word	0xcfff69f3
 8007040:	56002400 	.word	0x56002400
 8007044:	40013800 	.word	0x40013800
 8007048:	40004800 	.word	0x40004800
 800704c:	40004c00 	.word	0x40004c00
 8007050:	40005000 	.word	0x40005000
 8007054:	08008078 	.word	0x08008078
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8007058:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800705a:	2200      	movs	r2, #0
 800705c:	469a      	mov	sl, r3
 800705e:	4693      	mov	fp, r2
 8007060:	4650      	mov	r0, sl
 8007062:	4659      	mov	r1, fp
 8007064:	f7fd f96c 	bl	8004340 <HAL_RCCEx_GetPeriphCLKFreq>
 8007068:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 800706a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800706c:	2b00      	cmp	r3, #0
 800706e:	d021      	beq.n	80070b4 <UART_SetConfig+0x300>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007070:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007072:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007074:	4a1a      	ldr	r2, [pc, #104]	@ (80070e0 <UART_SetConfig+0x32c>)
 8007076:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800707a:	461a      	mov	r2, r3
 800707c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800707e:	fbb3 f2f2 	udiv	r2, r3, r2
 8007082:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007084:	685b      	ldr	r3, [r3, #4]
 8007086:	085b      	lsrs	r3, r3, #1
 8007088:	441a      	add	r2, r3
 800708a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800708c:	685b      	ldr	r3, [r3, #4]
 800708e:	fbb2 f3f3 	udiv	r3, r2, r3
 8007092:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007094:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007096:	2b0f      	cmp	r3, #15
 8007098:	d909      	bls.n	80070ae <UART_SetConfig+0x2fa>
 800709a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800709c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80070a0:	d205      	bcs.n	80070ae <UART_SetConfig+0x2fa>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80070a2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80070a4:	b29a      	uxth	r2, r3
 80070a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	60da      	str	r2, [r3, #12]
 80070ac:	e002      	b.n	80070b4 <UART_SetConfig+0x300>
      }
      else
      {
        ret = HAL_ERROR;
 80070ae:	2301      	movs	r3, #1
 80070b0:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 80070b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070b6:	2201      	movs	r2, #1
 80070b8:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 80070bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070be:	2201      	movs	r2, #1
 80070c0:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80070c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070c6:	2200      	movs	r2, #0
 80070c8:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 80070ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80070cc:	2200      	movs	r2, #0
 80070ce:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 80070d0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3750      	adds	r7, #80	@ 0x50
 80070d8:	46bd      	mov	sp, r7
 80070da:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070de:	bf00      	nop
 80070e0:	08008078 	.word	0x08008078

080070e4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b083      	sub	sp, #12
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80070f0:	f003 0308 	and.w	r3, r3, #8
 80070f4:	2b00      	cmp	r3, #0
 80070f6:	d00a      	beq.n	800710e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	685b      	ldr	r3, [r3, #4]
 80070fe:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	681b      	ldr	r3, [r3, #0]
 800710a:	430a      	orrs	r2, r1
 800710c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007112:	f003 0301 	and.w	r3, r3, #1
 8007116:	2b00      	cmp	r3, #0
 8007118:	d00a      	beq.n	8007130 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	685b      	ldr	r3, [r3, #4]
 8007120:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007128:	687b      	ldr	r3, [r7, #4]
 800712a:	681b      	ldr	r3, [r3, #0]
 800712c:	430a      	orrs	r2, r1
 800712e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007134:	f003 0302 	and.w	r3, r3, #2
 8007138:	2b00      	cmp	r3, #0
 800713a:	d00a      	beq.n	8007152 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	685b      	ldr	r3, [r3, #4]
 8007142:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	681b      	ldr	r3, [r3, #0]
 800714e:	430a      	orrs	r2, r1
 8007150:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007156:	f003 0304 	and.w	r3, r3, #4
 800715a:	2b00      	cmp	r3, #0
 800715c:	d00a      	beq.n	8007174 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	685b      	ldr	r3, [r3, #4]
 8007164:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	681b      	ldr	r3, [r3, #0]
 8007170:	430a      	orrs	r2, r1
 8007172:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007178:	f003 0310 	and.w	r3, r3, #16
 800717c:	2b00      	cmp	r3, #0
 800717e:	d00a      	beq.n	8007196 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	689b      	ldr	r3, [r3, #8]
 8007186:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	430a      	orrs	r2, r1
 8007194:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800719a:	f003 0320 	and.w	r3, r3, #32
 800719e:	2b00      	cmp	r3, #0
 80071a0:	d00a      	beq.n	80071b8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	689b      	ldr	r3, [r3, #8]
 80071a8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80071b0:	687b      	ldr	r3, [r7, #4]
 80071b2:	681b      	ldr	r3, [r3, #0]
 80071b4:	430a      	orrs	r2, r1
 80071b6:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80071b8:	687b      	ldr	r3, [r7, #4]
 80071ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d01a      	beq.n	80071fa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	681b      	ldr	r3, [r3, #0]
 80071c8:	685b      	ldr	r3, [r3, #4]
 80071ca:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	430a      	orrs	r2, r1
 80071d8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80071da:	687b      	ldr	r3, [r7, #4]
 80071dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80071de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80071e2:	d10a      	bne.n	80071fa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	685b      	ldr	r3, [r3, #4]
 80071ea:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80071ee:	687b      	ldr	r3, [r7, #4]
 80071f0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	430a      	orrs	r2, r1
 80071f8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80071fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007202:	2b00      	cmp	r3, #0
 8007204:	d00a      	beq.n	800721c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007206:	687b      	ldr	r3, [r7, #4]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	685b      	ldr	r3, [r3, #4]
 800720c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	681b      	ldr	r3, [r3, #0]
 8007218:	430a      	orrs	r2, r1
 800721a:	605a      	str	r2, [r3, #4]
  }
}
 800721c:	bf00      	nop
 800721e:	370c      	adds	r7, #12
 8007220:	46bd      	mov	sp, r7
 8007222:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007226:	4770      	bx	lr

08007228 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007228:	b580      	push	{r7, lr}
 800722a:	b098      	sub	sp, #96	@ 0x60
 800722c:	af02      	add	r7, sp, #8
 800722e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2200      	movs	r2, #0
 8007234:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8007238:	f7f9 fc30 	bl	8000a9c <HAL_GetTick>
 800723c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0308 	and.w	r3, r3, #8
 8007248:	2b08      	cmp	r3, #8
 800724a:	d12f      	bne.n	80072ac <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800724c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007254:	2200      	movs	r2, #0
 8007256:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f88e 	bl	800737c <UART_WaitOnFlagUntilTimeout>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d022      	beq.n	80072ac <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007274:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007276:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800727a:	653b      	str	r3, [r7, #80]	@ 0x50
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007284:	647b      	str	r3, [r7, #68]	@ 0x44
 8007286:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800728a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800728c:	e841 2300 	strex	r3, r2, [r1]
 8007290:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007292:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e6      	bne.n	8007266 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2220      	movs	r2, #32
 800729c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2200      	movs	r2, #0
 80072a4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072a8:	2303      	movs	r3, #3
 80072aa:	e063      	b.n	8007374 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	681b      	ldr	r3, [r3, #0]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f003 0304 	and.w	r3, r3, #4
 80072b6:	2b04      	cmp	r3, #4
 80072b8:	d149      	bne.n	800734e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80072ba:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80072be:	9300      	str	r3, [sp, #0]
 80072c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80072c2:	2200      	movs	r2, #0
 80072c4:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 80072c8:	6878      	ldr	r0, [r7, #4]
 80072ca:	f000 f857 	bl	800737c <UART_WaitOnFlagUntilTimeout>
 80072ce:	4603      	mov	r3, r0
 80072d0:	2b00      	cmp	r3, #0
 80072d2:	d03c      	beq.n	800734e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	681b      	ldr	r3, [r3, #0]
 80072d8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072dc:	e853 3f00 	ldrex	r3, [r3]
 80072e0:	623b      	str	r3, [r7, #32]
   return(result);
 80072e2:	6a3b      	ldr	r3, [r7, #32]
 80072e4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80072e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80072ea:	687b      	ldr	r3, [r7, #4]
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	461a      	mov	r2, r3
 80072f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80072f2:	633b      	str	r3, [r7, #48]	@ 0x30
 80072f4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80072f8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80072fa:	e841 2300 	strex	r3, r2, [r1]
 80072fe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007300:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007302:	2b00      	cmp	r3, #0
 8007304:	d1e6      	bne.n	80072d4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007306:	687b      	ldr	r3, [r7, #4]
 8007308:	681b      	ldr	r3, [r3, #0]
 800730a:	3308      	adds	r3, #8
 800730c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800730e:	693b      	ldr	r3, [r7, #16]
 8007310:	e853 3f00 	ldrex	r3, [r3]
 8007314:	60fb      	str	r3, [r7, #12]
   return(result);
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	f023 0301 	bic.w	r3, r3, #1
 800731c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	3308      	adds	r3, #8
 8007324:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007326:	61fa      	str	r2, [r7, #28]
 8007328:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800732a:	69b9      	ldr	r1, [r7, #24]
 800732c:	69fa      	ldr	r2, [r7, #28]
 800732e:	e841 2300 	strex	r3, r2, [r1]
 8007332:	617b      	str	r3, [r7, #20]
   return(result);
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	2b00      	cmp	r3, #0
 8007338:	d1e5      	bne.n	8007306 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	2220      	movs	r2, #32
 800733e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	2200      	movs	r2, #0
 8007346:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800734a:	2303      	movs	r3, #3
 800734c:	e012      	b.n	8007374 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2220      	movs	r2, #32
 8007352:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	2220      	movs	r2, #32
 800735a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800735e:	687b      	ldr	r3, [r7, #4]
 8007360:	2200      	movs	r2, #0
 8007362:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	2200      	movs	r2, #0
 8007368:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800736a:	687b      	ldr	r3, [r7, #4]
 800736c:	2200      	movs	r2, #0
 800736e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007372:	2300      	movs	r3, #0
}
 8007374:	4618      	mov	r0, r3
 8007376:	3758      	adds	r7, #88	@ 0x58
 8007378:	46bd      	mov	sp, r7
 800737a:	bd80      	pop	{r7, pc}

0800737c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800737c:	b580      	push	{r7, lr}
 800737e:	b084      	sub	sp, #16
 8007380:	af00      	add	r7, sp, #0
 8007382:	60f8      	str	r0, [r7, #12]
 8007384:	60b9      	str	r1, [r7, #8]
 8007386:	603b      	str	r3, [r7, #0]
 8007388:	4613      	mov	r3, r2
 800738a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800738c:	e04f      	b.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800738e:	69bb      	ldr	r3, [r7, #24]
 8007390:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007394:	d04b      	beq.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007396:	f7f9 fb81 	bl	8000a9c <HAL_GetTick>
 800739a:	4602      	mov	r2, r0
 800739c:	683b      	ldr	r3, [r7, #0]
 800739e:	1ad3      	subs	r3, r2, r3
 80073a0:	69ba      	ldr	r2, [r7, #24]
 80073a2:	429a      	cmp	r2, r3
 80073a4:	d302      	bcc.n	80073ac <UART_WaitOnFlagUntilTimeout+0x30>
 80073a6:	69bb      	ldr	r3, [r7, #24]
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	d101      	bne.n	80073b0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80073ac:	2303      	movs	r3, #3
 80073ae:	e04e      	b.n	800744e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80073b0:	68fb      	ldr	r3, [r7, #12]
 80073b2:	681b      	ldr	r3, [r3, #0]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	f003 0304 	and.w	r3, r3, #4
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d037      	beq.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
 80073be:	68bb      	ldr	r3, [r7, #8]
 80073c0:	2b80      	cmp	r3, #128	@ 0x80
 80073c2:	d034      	beq.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	2b40      	cmp	r3, #64	@ 0x40
 80073c8:	d031      	beq.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	69db      	ldr	r3, [r3, #28]
 80073d0:	f003 0308 	and.w	r3, r3, #8
 80073d4:	2b08      	cmp	r3, #8
 80073d6:	d110      	bne.n	80073fa <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	2208      	movs	r2, #8
 80073de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073e0:	68f8      	ldr	r0, [r7, #12]
 80073e2:	f000 f838 	bl	8007456 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80073e6:	68fb      	ldr	r3, [r7, #12]
 80073e8:	2208      	movs	r2, #8
 80073ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073ee:	68fb      	ldr	r3, [r7, #12]
 80073f0:	2200      	movs	r2, #0
 80073f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80073f6:	2301      	movs	r3, #1
 80073f8:	e029      	b.n	800744e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	681b      	ldr	r3, [r3, #0]
 80073fe:	69db      	ldr	r3, [r3, #28]
 8007400:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007404:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007408:	d111      	bne.n	800742e <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800740a:	68fb      	ldr	r3, [r7, #12]
 800740c:	681b      	ldr	r3, [r3, #0]
 800740e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007412:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007414:	68f8      	ldr	r0, [r7, #12]
 8007416:	f000 f81e 	bl	8007456 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	2220      	movs	r2, #32
 800741e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	2200      	movs	r2, #0
 8007426:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800742a:	2303      	movs	r3, #3
 800742c:	e00f      	b.n	800744e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800742e:	68fb      	ldr	r3, [r7, #12]
 8007430:	681b      	ldr	r3, [r3, #0]
 8007432:	69da      	ldr	r2, [r3, #28]
 8007434:	68bb      	ldr	r3, [r7, #8]
 8007436:	4013      	ands	r3, r2
 8007438:	68ba      	ldr	r2, [r7, #8]
 800743a:	429a      	cmp	r2, r3
 800743c:	bf0c      	ite	eq
 800743e:	2301      	moveq	r3, #1
 8007440:	2300      	movne	r3, #0
 8007442:	b2db      	uxtb	r3, r3
 8007444:	461a      	mov	r2, r3
 8007446:	79fb      	ldrb	r3, [r7, #7]
 8007448:	429a      	cmp	r2, r3
 800744a:	d0a0      	beq.n	800738e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800744c:	2300      	movs	r3, #0
}
 800744e:	4618      	mov	r0, r3
 8007450:	3710      	adds	r7, #16
 8007452:	46bd      	mov	sp, r7
 8007454:	bd80      	pop	{r7, pc}

08007456 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007456:	b480      	push	{r7}
 8007458:	b095      	sub	sp, #84	@ 0x54
 800745a:	af00      	add	r7, sp, #0
 800745c:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007464:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007466:	e853 3f00 	ldrex	r3, [r3]
 800746a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800746c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800746e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007472:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	461a      	mov	r2, r3
 800747a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800747c:	643b      	str	r3, [r7, #64]	@ 0x40
 800747e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007480:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007482:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007484:	e841 2300 	strex	r3, r2, [r1]
 8007488:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800748a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800748c:	2b00      	cmp	r3, #0
 800748e:	d1e6      	bne.n	800745e <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	681b      	ldr	r3, [r3, #0]
 8007494:	3308      	adds	r3, #8
 8007496:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007498:	6a3b      	ldr	r3, [r7, #32]
 800749a:	e853 3f00 	ldrex	r3, [r3]
 800749e:	61fb      	str	r3, [r7, #28]
   return(result);
 80074a0:	69fb      	ldr	r3, [r7, #28]
 80074a2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80074a6:	f023 0301 	bic.w	r3, r3, #1
 80074aa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	3308      	adds	r3, #8
 80074b2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074b4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80074b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074b8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80074ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80074bc:	e841 2300 	strex	r3, r2, [r1]
 80074c0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80074c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	d1e3      	bne.n	8007490 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d118      	bne.n	8007502 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80074d0:	687b      	ldr	r3, [r7, #4]
 80074d2:	681b      	ldr	r3, [r3, #0]
 80074d4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074d6:	68fb      	ldr	r3, [r7, #12]
 80074d8:	e853 3f00 	ldrex	r3, [r3]
 80074dc:	60bb      	str	r3, [r7, #8]
   return(result);
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	f023 0310 	bic.w	r3, r3, #16
 80074e4:	647b      	str	r3, [r7, #68]	@ 0x44
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	461a      	mov	r2, r3
 80074ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80074ee:	61bb      	str	r3, [r7, #24]
 80074f0:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074f2:	6979      	ldr	r1, [r7, #20]
 80074f4:	69ba      	ldr	r2, [r7, #24]
 80074f6:	e841 2300 	strex	r3, r2, [r1]
 80074fa:	613b      	str	r3, [r7, #16]
   return(result);
 80074fc:	693b      	ldr	r3, [r7, #16]
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d1e6      	bne.n	80074d0 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	2220      	movs	r2, #32
 8007506:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007510:	687b      	ldr	r3, [r7, #4]
 8007512:	2200      	movs	r2, #0
 8007514:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007516:	bf00      	nop
 8007518:	3754      	adds	r7, #84	@ 0x54
 800751a:	46bd      	mov	sp, r7
 800751c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007520:	4770      	bx	lr
	...

08007524 <MX_GPDMA1_Init>:

/* USER CODE END 0 */

/* GPDMA1 init function */
void MX_GPDMA1_Init(void)
{
 8007524:	b580      	push	{r7, lr}
 8007526:	b082      	sub	sp, #8
 8007528:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Init 0 */

  /* USER CODE END GPDMA1_Init 0 */

  /* Peripheral clock enable */
  __HAL_RCC_GPDMA1_CLK_ENABLE();
 800752a:	4b0d      	ldr	r3, [pc, #52]	@ (8007560 <MX_GPDMA1_Init+0x3c>)
 800752c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007530:	4a0b      	ldr	r2, [pc, #44]	@ (8007560 <MX_GPDMA1_Init+0x3c>)
 8007532:	f043 0301 	orr.w	r3, r3, #1
 8007536:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
 800753a:	4b09      	ldr	r3, [pc, #36]	@ (8007560 <MX_GPDMA1_Init+0x3c>)
 800753c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007540:	f003 0301 	and.w	r3, r3, #1
 8007544:	607b      	str	r3, [r7, #4]
 8007546:	687b      	ldr	r3, [r7, #4]

  /* GPDMA1 interrupt Init */
    HAL_NVIC_SetPriority(GPDMA1_Channel0_IRQn, 0, 0);
 8007548:	2200      	movs	r2, #0
 800754a:	2100      	movs	r1, #0
 800754c:	201d      	movs	r0, #29
 800754e:	f7f9 fb69 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(GPDMA1_Channel0_IRQn);
 8007552:	201d      	movs	r0, #29
 8007554:	f7f9 fb80 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  /* USER CODE END GPDMA1_Init 1 */
  /* USER CODE BEGIN GPDMA1_Init 2 */

  /* USER CODE END GPDMA1_Init 2 */

}
 8007558:	bf00      	nop
 800755a:	3708      	adds	r7, #8
 800755c:	46bd      	mov	sp, r7
 800755e:	bd80      	pop	{r7, pc}
 8007560:	46020c00 	.word	0x46020c00

08007564 <MX_GPIO_Init>:
/* USER CODE END 1 */

/** Pinout Configuration
*/
void MX_GPIO_Init(void)
{
 8007564:	b480      	push	{r7}
 8007566:	b083      	sub	sp, #12
 8007568:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800756a:	4b0a      	ldr	r3, [pc, #40]	@ (8007594 <MX_GPIO_Init+0x30>)
 800756c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007570:	4a08      	ldr	r2, [pc, #32]	@ (8007594 <MX_GPIO_Init+0x30>)
 8007572:	f043 0301 	orr.w	r3, r3, #1
 8007576:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800757a:	4b06      	ldr	r3, [pc, #24]	@ (8007594 <MX_GPIO_Init+0x30>)
 800757c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007580:	f003 0301 	and.w	r3, r3, #1
 8007584:	607b      	str	r3, [r7, #4]
 8007586:	687b      	ldr	r3, [r7, #4]

}
 8007588:	bf00      	nop
 800758a:	370c      	adds	r7, #12
 800758c:	46bd      	mov	sp, r7
 800758e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007592:	4770      	bx	lr
 8007594:	46020c00 	.word	0x46020c00

08007598 <MX_ICACHE_Init>:

/* USER CODE END 0 */

/* ICACHE init function */
void MX_ICACHE_Init(void)
{
 8007598:	b580      	push	{r7, lr}
 800759a:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 800759c:	2000      	movs	r0, #0
 800759e:	f7fa ff09 	bl	80023b4 <HAL_ICACHE_ConfigAssociativityMode>
 80075a2:	4603      	mov	r3, r0
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d001      	beq.n	80075ac <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 80075a8:	f000 f8d6 	bl	8007758 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 80075ac:	f7fa ff22 	bl	80023f4 <HAL_ICACHE_Enable>
 80075b0:	4603      	mov	r3, r0
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d001      	beq.n	80075ba <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 80075b6:	f000 f8cf 	bl	8007758 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 80075ba:	bf00      	nop
 80075bc:	bd80      	pop	{r7, pc}
	...

080075c0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80075c0:	b580      	push	{r7, lr}
 80075c2:	b082      	sub	sp, #8
 80075c4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80075c6:	f7f9 f9af 	bl	8000928 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 80075ca:	f000 f8a4 	bl	8007716 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 80075ce:	f000 f845 	bl	800765c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80075d2:	f7ff ffc7 	bl	8007564 <MX_GPIO_Init>
  MX_GPDMA1_Init();
 80075d6:	f7ff ffa5 	bl	8007524 <MX_GPDMA1_Init>
  MX_ICACHE_Init();
 80075da:	f7ff ffdd 	bl	8007598 <MX_ICACHE_Init>
  MX_TIM3_Init();
 80075de:	f000 f993 	bl	8007908 <MX_TIM3_Init>
  /* USER CODE BEGIN 2 */
	vid_init(&video, PAL, 720, 625, &TIM3->CCR1, &TIM3->CCMR1);
 80075e2:	4b19      	ldr	r3, [pc, #100]	@ (8007648 <main+0x88>)
 80075e4:	9301      	str	r3, [sp, #4]
 80075e6:	4b19      	ldr	r3, [pc, #100]	@ (800764c <main+0x8c>)
 80075e8:	9300      	str	r3, [sp, #0]
 80075ea:	f240 2371 	movw	r3, #625	@ 0x271
 80075ee:	f44f 7234 	mov.w	r2, #720	@ 0x2d0
 80075f2:	2100      	movs	r1, #0
 80075f4:	4816      	ldr	r0, [pc, #88]	@ (8007650 <main+0x90>)
 80075f6:	f000 fadf 	bl	8007bb8 <vid_init>

	HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_1);
 80075fa:	2100      	movs	r1, #0
 80075fc:	4815      	ldr	r0, [pc, #84]	@ (8007654 <main+0x94>)
 80075fe:	f7fe f899 	bl	8005734 <HAL_TIM_OC_Start>
  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 8007602:	2000      	movs	r0, #0
 8007604:	f7f8 fff6 	bl	80005f4 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 8007608:	2101      	movs	r1, #1
 800760a:	2000      	movs	r0, #0
 800760c:	f7f9 f82e 	bl	800066c <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 8007610:	4b11      	ldr	r3, [pc, #68]	@ (8007658 <main+0x98>)
 8007612:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8007616:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 8007618:	4b0f      	ldr	r3, [pc, #60]	@ (8007658 <main+0x98>)
 800761a:	2200      	movs	r2, #0
 800761c:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 800761e:	4b0e      	ldr	r3, [pc, #56]	@ (8007658 <main+0x98>)
 8007620:	2200      	movs	r2, #0
 8007622:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 8007624:	4b0c      	ldr	r3, [pc, #48]	@ (8007658 <main+0x98>)
 8007626:	2200      	movs	r2, #0
 8007628:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 800762a:	4b0b      	ldr	r3, [pc, #44]	@ (8007658 <main+0x98>)
 800762c:	2200      	movs	r2, #0
 800762e:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 8007630:	4909      	ldr	r1, [pc, #36]	@ (8007658 <main+0x98>)
 8007632:	2000      	movs	r0, #0
 8007634:	f7f9 f8b4 	bl	80007a0 <BSP_COM_Init>
 8007638:	4603      	mov	r3, r0
 800763a:	2b00      	cmp	r3, #0
 800763c:	d002      	beq.n	8007644 <main+0x84>
  {
    Error_Handler();
 800763e:	f000 f88b 	bl	8007758 <Error_Handler>
  }

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 8007642:	bf00      	nop
 8007644:	bf00      	nop
 8007646:	e7fd      	b.n	8007644 <main+0x84>
 8007648:	40000418 	.word	0x40000418
 800764c:	40000434 	.word	0x40000434
 8007650:	20000140 	.word	0x20000140
 8007654:	20000164 	.word	0x20000164
 8007658:	20000130 	.word	0x20000130

0800765c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800765c:	b580      	push	{r7, lr}
 800765e:	b09e      	sub	sp, #120	@ 0x78
 8007660:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8007662:	f107 0318 	add.w	r3, r7, #24
 8007666:	2260      	movs	r2, #96	@ 0x60
 8007668:	2100      	movs	r1, #0
 800766a:	4618      	mov	r0, r3
 800766c:	f000 fc28 	bl	8007ec0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8007670:	463b      	mov	r3, r7
 8007672:	2200      	movs	r2, #0
 8007674:	601a      	str	r2, [r3, #0]
 8007676:	605a      	str	r2, [r3, #4]
 8007678:	609a      	str	r2, [r3, #8]
 800767a:	60da      	str	r2, [r3, #12]
 800767c:	611a      	str	r2, [r3, #16]
 800767e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8007680:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8007684:	f7fa fec6 	bl	8002414 <HAL_PWREx_ControlVoltageScaling>
 8007688:	4603      	mov	r3, r0
 800768a:	2b00      	cmp	r3, #0
 800768c:	d001      	beq.n	8007692 <SystemClock_Config+0x36>
  {
    Error_Handler();
 800768e:	f000 f863 	bl	8007758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8007692:	2310      	movs	r3, #16
 8007694:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8007696:	2301      	movs	r3, #1
 8007698:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800769a:	2310      	movs	r3, #16
 800769c:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 800769e:	2300      	movs	r3, #0
 80076a0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80076a2:	2302      	movs	r3, #2
 80076a4:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 80076a6:	2301      	movs	r3, #1
 80076a8:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 80076aa:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80076ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 80076b0:	2303      	movs	r3, #3
 80076b2:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 18;
 80076b4:	2312      	movs	r3, #18
 80076b6:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 80076b8:	2302      	movs	r3, #2
 80076ba:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80076bc:	2302      	movs	r3, #2
 80076be:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 80076c0:	2302      	movs	r3, #2
 80076c2:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 80076c4:	230c      	movs	r3, #12
 80076c6:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 4096;
 80076c8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80076cc:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80076ce:	f107 0318 	add.w	r3, r7, #24
 80076d2:	4618      	mov	r0, r3
 80076d4:	f7fa ff7a 	bl	80025cc <HAL_RCC_OscConfig>
 80076d8:	4603      	mov	r3, r0
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <SystemClock_Config+0x86>
  {
    Error_Handler();
 80076de:	f000 f83b 	bl	8007758 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80076e2:	231f      	movs	r3, #31
 80076e4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80076e6:	2303      	movs	r3, #3
 80076e8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80076ea:	2300      	movs	r3, #0
 80076ec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80076ee:	2300      	movs	r3, #0
 80076f0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80076f2:	2300      	movs	r3, #0
 80076f4:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80076f6:	2300      	movs	r3, #0
 80076f8:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80076fa:	463b      	mov	r3, r7
 80076fc:	2104      	movs	r1, #4
 80076fe:	4618      	mov	r0, r3
 8007700:	f7fb fe40 	bl	8003384 <HAL_RCC_ClockConfig>
 8007704:	4603      	mov	r3, r0
 8007706:	2b00      	cmp	r3, #0
 8007708:	d001      	beq.n	800770e <SystemClock_Config+0xb2>
  {
    Error_Handler();
 800770a:	f000 f825 	bl	8007758 <Error_Handler>
  }
}
 800770e:	bf00      	nop
 8007710:	3778      	adds	r7, #120	@ 0x78
 8007712:	46bd      	mov	sp, r7
 8007714:	bd80      	pop	{r7, pc}

08007716 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8007716:	b580      	push	{r7, lr}
 8007718:	af00      	add	r7, sp, #0

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 800771a:	2002      	movs	r0, #2
 800771c:	f7fa ff06 	bl	800252c <HAL_PWREx_ConfigSupply>
 8007720:	4603      	mov	r3, r0
 8007722:	2b00      	cmp	r3, #0
 8007724:	d001      	beq.n	800772a <SystemPower_Config+0x14>
  {
    Error_Handler();
 8007726:	f000 f817 	bl	8007758 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 800772a:	bf00      	nop
 800772c:	bd80      	pop	{r7, pc}
	...

08007730 <HAL_TIM_OC_DelayElapsedCallback>:
	if(htim->Instance == TIM3){
		vid_timerPECallback(&video);
	}
}

void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim){
 8007730:	b580      	push	{r7, lr}
 8007732:	b082      	sub	sp, #8
 8007734:	af00      	add	r7, sp, #0
 8007736:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	681b      	ldr	r3, [r3, #0]
 800773c:	4a04      	ldr	r2, [pc, #16]	@ (8007750 <HAL_TIM_OC_DelayElapsedCallback+0x20>)
 800773e:	4293      	cmp	r3, r2
 8007740:	d102      	bne.n	8007748 <HAL_TIM_OC_DelayElapsedCallback+0x18>
		vid_timerOCCallback(&video);
 8007742:	4804      	ldr	r0, [pc, #16]	@ (8007754 <HAL_TIM_OC_DelayElapsedCallback+0x24>)
 8007744:	f000 faa1 	bl	8007c8a <vid_timerOCCallback>
	}

}
 8007748:	bf00      	nop
 800774a:	3708      	adds	r7, #8
 800774c:	46bd      	mov	sp, r7
 800774e:	bd80      	pop	{r7, pc}
 8007750:	40000400 	.word	0x40000400
 8007754:	20000140 	.word	0x20000140

08007758 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800775c:	b672      	cpsid	i
}
 800775e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8007760:	bf00      	nop
 8007762:	e7fd      	b.n	8007760 <Error_Handler+0x8>

08007764 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8007764:	b480      	push	{r7}
 8007766:	b083      	sub	sp, #12
 8007768:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800776a:	4b0a      	ldr	r3, [pc, #40]	@ (8007794 <HAL_MspInit+0x30>)
 800776c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007770:	4a08      	ldr	r2, [pc, #32]	@ (8007794 <HAL_MspInit+0x30>)
 8007772:	f043 0304 	orr.w	r3, r3, #4
 8007776:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800777a:	4b06      	ldr	r3, [pc, #24]	@ (8007794 <HAL_MspInit+0x30>)
 800777c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8007780:	f003 0304 	and.w	r3, r3, #4
 8007784:	607b      	str	r3, [r7, #4]
 8007786:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8007788:	bf00      	nop
 800778a:	370c      	adds	r7, #12
 800778c:	46bd      	mov	sp, r7
 800778e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007792:	4770      	bx	lr
 8007794:	46020c00 	.word	0x46020c00

08007798 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8007798:	b480      	push	{r7}
 800779a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800779c:	bf00      	nop
 800779e:	e7fd      	b.n	800779c <NMI_Handler+0x4>

080077a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80077a0:	b480      	push	{r7}
 80077a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80077a4:	bf00      	nop
 80077a6:	e7fd      	b.n	80077a4 <HardFault_Handler+0x4>

080077a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80077a8:	b480      	push	{r7}
 80077aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80077ac:	bf00      	nop
 80077ae:	e7fd      	b.n	80077ac <MemManage_Handler+0x4>

080077b0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80077b0:	b480      	push	{r7}
 80077b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80077b4:	bf00      	nop
 80077b6:	e7fd      	b.n	80077b4 <BusFault_Handler+0x4>

080077b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80077b8:	b480      	push	{r7}
 80077ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80077bc:	bf00      	nop
 80077be:	e7fd      	b.n	80077bc <UsageFault_Handler+0x4>

080077c0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80077c0:	b480      	push	{r7}
 80077c2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80077c4:	bf00      	nop
 80077c6:	46bd      	mov	sp, r7
 80077c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077cc:	4770      	bx	lr

080077ce <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80077ce:	b480      	push	{r7}
 80077d0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80077d2:	bf00      	nop
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80077dc:	b480      	push	{r7}
 80077de:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80077e0:	bf00      	nop
 80077e2:	46bd      	mov	sp, r7
 80077e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077e8:	4770      	bx	lr

080077ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80077ea:	b580      	push	{r7, lr}
 80077ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80077ee:	f7f9 f941 	bl	8000a74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80077f2:	bf00      	nop
 80077f4:	bd80      	pop	{r7, pc}

080077f6 <EXTI13_IRQHandler>:

/**
  * @brief This function handles EXTI Line13 interrupt.
  */
void EXTI13_IRQHandler(void)
{
 80077f6:	b580      	push	{r7, lr}
 80077f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI13_IRQn 0 */

  /* USER CODE END EXTI13_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80077fa:	2000      	movs	r0, #0
 80077fc:	f7f8 ffae 	bl	800075c <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI13_IRQn 1 */

  /* USER CODE END EXTI13_IRQn 1 */
}
 8007800:	bf00      	nop
 8007802:	bd80      	pop	{r7, pc}

08007804 <GPDMA1_Channel0_IRQHandler>:

/**
  * @brief This function handles GPDMA1 Channel 0 global interrupt.
  */
void GPDMA1_Channel0_IRQHandler(void)
{
 8007804:	b580      	push	{r7, lr}
 8007806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 0 */

  /* USER CODE END GPDMA1_Channel0_IRQn 0 */
  HAL_DMA_IRQHandler(&handle_GPDMA1_Channel0);
 8007808:	4802      	ldr	r0, [pc, #8]	@ (8007814 <GPDMA1_Channel0_IRQHandler+0x10>)
 800780a:	f7f9 fae7 	bl	8000ddc <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN GPDMA1_Channel0_IRQn 1 */

  /* USER CODE END GPDMA1_Channel0_IRQn 1 */
}
 800780e:	bf00      	nop
 8007810:	bd80      	pop	{r7, pc}
 8007812:	bf00      	nop
 8007814:	200001ec 	.word	0x200001ec

08007818 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8007818:	b580      	push	{r7, lr}
 800781a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800781c:	4802      	ldr	r0, [pc, #8]	@ (8007828 <TIM3_IRQHandler+0x10>)
 800781e:	f7fe f8db 	bl	80059d8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8007822:	bf00      	nop
 8007824:	bd80      	pop	{r7, pc}
 8007826:	bf00      	nop
 8007828:	20000164 	.word	0x20000164

0800782c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800782c:	b580      	push	{r7, lr}
 800782e:	b086      	sub	sp, #24
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8007834:	4a14      	ldr	r2, [pc, #80]	@ (8007888 <_sbrk+0x5c>)
 8007836:	4b15      	ldr	r3, [pc, #84]	@ (800788c <_sbrk+0x60>)
 8007838:	1ad3      	subs	r3, r2, r3
 800783a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800783c:	697b      	ldr	r3, [r7, #20]
 800783e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8007840:	4b13      	ldr	r3, [pc, #76]	@ (8007890 <_sbrk+0x64>)
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	2b00      	cmp	r3, #0
 8007846:	d102      	bne.n	800784e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8007848:	4b11      	ldr	r3, [pc, #68]	@ (8007890 <_sbrk+0x64>)
 800784a:	4a12      	ldr	r2, [pc, #72]	@ (8007894 <_sbrk+0x68>)
 800784c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800784e:	4b10      	ldr	r3, [pc, #64]	@ (8007890 <_sbrk+0x64>)
 8007850:	681a      	ldr	r2, [r3, #0]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	4413      	add	r3, r2
 8007856:	693a      	ldr	r2, [r7, #16]
 8007858:	429a      	cmp	r2, r3
 800785a:	d207      	bcs.n	800786c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800785c:	f000 fb48 	bl	8007ef0 <__errno>
 8007860:	4603      	mov	r3, r0
 8007862:	220c      	movs	r2, #12
 8007864:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8007866:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800786a:	e009      	b.n	8007880 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800786c:	4b08      	ldr	r3, [pc, #32]	@ (8007890 <_sbrk+0x64>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8007872:	4b07      	ldr	r3, [pc, #28]	@ (8007890 <_sbrk+0x64>)
 8007874:	681a      	ldr	r2, [r3, #0]
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	4413      	add	r3, r2
 800787a:	4a05      	ldr	r2, [pc, #20]	@ (8007890 <_sbrk+0x64>)
 800787c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800787e:	68fb      	ldr	r3, [r7, #12]
}
 8007880:	4618      	mov	r0, r3
 8007882:	3718      	adds	r7, #24
 8007884:	46bd      	mov	sp, r7
 8007886:	bd80      	pop	{r7, pc}
 8007888:	20040000 	.word	0x20040000
 800788c:	00000400 	.word	0x00000400
 8007890:	20000160 	.word	0x20000160
 8007894:	200003b0 	.word	0x200003b0

08007898 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8007898:	b480      	push	{r7}
 800789a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800789c:	4b18      	ldr	r3, [pc, #96]	@ (8007900 <SystemInit+0x68>)
 800789e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80078a2:	4a17      	ldr	r2, [pc, #92]	@ (8007900 <SystemInit+0x68>)
 80078a4:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80078a8:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80078ac:	4b15      	ldr	r3, [pc, #84]	@ (8007904 <SystemInit+0x6c>)
 80078ae:	2201      	movs	r2, #1
 80078b0:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80078b2:	4b14      	ldr	r3, [pc, #80]	@ (8007904 <SystemInit+0x6c>)
 80078b4:	2200      	movs	r2, #0
 80078b6:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80078b8:	4b12      	ldr	r3, [pc, #72]	@ (8007904 <SystemInit+0x6c>)
 80078ba:	2200      	movs	r2, #0
 80078bc:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80078be:	4b11      	ldr	r3, [pc, #68]	@ (8007904 <SystemInit+0x6c>)
 80078c0:	2200      	movs	r2, #0
 80078c2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80078c4:	4b0f      	ldr	r3, [pc, #60]	@ (8007904 <SystemInit+0x6c>)
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	4a0e      	ldr	r2, [pc, #56]	@ (8007904 <SystemInit+0x6c>)
 80078ca:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80078ce:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80078d2:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80078d4:	4b0b      	ldr	r3, [pc, #44]	@ (8007904 <SystemInit+0x6c>)
 80078d6:	2200      	movs	r2, #0
 80078d8:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80078da:	4b0a      	ldr	r3, [pc, #40]	@ (8007904 <SystemInit+0x6c>)
 80078dc:	681b      	ldr	r3, [r3, #0]
 80078de:	4a09      	ldr	r2, [pc, #36]	@ (8007904 <SystemInit+0x6c>)
 80078e0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078e4:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80078e6:	4b07      	ldr	r3, [pc, #28]	@ (8007904 <SystemInit+0x6c>)
 80078e8:	2200      	movs	r2, #0
 80078ea:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80078ec:	4b04      	ldr	r3, [pc, #16]	@ (8007900 <SystemInit+0x68>)
 80078ee:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80078f2:	609a      	str	r2, [r3, #8]
  #endif
}
 80078f4:	bf00      	nop
 80078f6:	46bd      	mov	sp, r7
 80078f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078fc:	4770      	bx	lr
 80078fe:	bf00      	nop
 8007900:	e000ed00 	.word	0xe000ed00
 8007904:	46020c00 	.word	0x46020c00

08007908 <MX_TIM3_Init>:
DMA_QListTypeDef List_GPDMA1_Channel0;
DMA_HandleTypeDef handle_GPDMA1_Channel0;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8007908:	b580      	push	{r7, lr}
 800790a:	b08e      	sub	sp, #56	@ 0x38
 800790c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800790e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007912:	2200      	movs	r2, #0
 8007914:	601a      	str	r2, [r3, #0]
 8007916:	605a      	str	r2, [r3, #4]
 8007918:	609a      	str	r2, [r3, #8]
 800791a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800791c:	f107 031c 	add.w	r3, r7, #28
 8007920:	2200      	movs	r2, #0
 8007922:	601a      	str	r2, [r3, #0]
 8007924:	605a      	str	r2, [r3, #4]
 8007926:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8007928:	463b      	mov	r3, r7
 800792a:	2200      	movs	r2, #0
 800792c:	601a      	str	r2, [r3, #0]
 800792e:	605a      	str	r2, [r3, #4]
 8007930:	609a      	str	r2, [r3, #8]
 8007932:	60da      	str	r2, [r3, #12]
 8007934:	611a      	str	r2, [r3, #16]
 8007936:	615a      	str	r2, [r3, #20]
 8007938:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800793a:	4b2c      	ldr	r3, [pc, #176]	@ (80079ec <MX_TIM3_Init+0xe4>)
 800793c:	4a2c      	ldr	r2, [pc, #176]	@ (80079f0 <MX_TIM3_Init+0xe8>)
 800793e:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 147;
 8007940:	4b2a      	ldr	r3, [pc, #168]	@ (80079ec <MX_TIM3_Init+0xe4>)
 8007942:	2293      	movs	r2, #147	@ 0x93
 8007944:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8007946:	4b29      	ldr	r3, [pc, #164]	@ (80079ec <MX_TIM3_Init+0xe4>)
 8007948:	2200      	movs	r2, #0
 800794a:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 63;
 800794c:	4b27      	ldr	r3, [pc, #156]	@ (80079ec <MX_TIM3_Init+0xe4>)
 800794e:	223f      	movs	r2, #63	@ 0x3f
 8007950:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8007952:	4b26      	ldr	r3, [pc, #152]	@ (80079ec <MX_TIM3_Init+0xe4>)
 8007954:	2200      	movs	r2, #0
 8007956:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8007958:	4b24      	ldr	r3, [pc, #144]	@ (80079ec <MX_TIM3_Init+0xe4>)
 800795a:	2200      	movs	r2, #0
 800795c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800795e:	4823      	ldr	r0, [pc, #140]	@ (80079ec <MX_TIM3_Init+0xe4>)
 8007960:	f7fd fe30 	bl	80055c4 <HAL_TIM_Base_Init>
 8007964:	4603      	mov	r3, r0
 8007966:	2b00      	cmp	r3, #0
 8007968:	d001      	beq.n	800796e <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800796a:	f7ff fef5 	bl	8007758 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800796e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8007972:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8007974:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8007978:	4619      	mov	r1, r3
 800797a:	481c      	ldr	r0, [pc, #112]	@ (80079ec <MX_TIM3_Init+0xe4>)
 800797c:	f7fe f9f6 	bl	8005d6c <HAL_TIM_ConfigClockSource>
 8007980:	4603      	mov	r3, r0
 8007982:	2b00      	cmp	r3, #0
 8007984:	d001      	beq.n	800798a <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8007986:	f7ff fee7 	bl	8007758 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim3) != HAL_OK)
 800798a:	4818      	ldr	r0, [pc, #96]	@ (80079ec <MX_TIM3_Init+0xe4>)
 800798c:	f7fd fe71 	bl	8005672 <HAL_TIM_OC_Init>
 8007990:	4603      	mov	r3, r0
 8007992:	2b00      	cmp	r3, #0
 8007994:	d001      	beq.n	800799a <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8007996:	f7ff fedf 	bl	8007758 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800799a:	2300      	movs	r3, #0
 800799c:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800799e:	2300      	movs	r3, #0
 80079a0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80079a2:	f107 031c 	add.w	r3, r7, #28
 80079a6:	4619      	mov	r1, r3
 80079a8:	4810      	ldr	r0, [pc, #64]	@ (80079ec <MX_TIM3_Init+0xe4>)
 80079aa:	f7ff f8a1 	bl	8006af0 <HAL_TIMEx_MasterConfigSynchronization>
 80079ae:	4603      	mov	r3, r0
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d001      	beq.n	80079b8 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 80079b4:	f7ff fed0 	bl	8007758 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_ACTIVE;
 80079b8:	2310      	movs	r3, #16
 80079ba:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80079bc:	2300      	movs	r3, #0
 80079be:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80079c0:	2300      	movs	r3, #0
 80079c2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80079c4:	2300      	movs	r3, #0
 80079c6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80079c8:	463b      	mov	r3, r7
 80079ca:	2200      	movs	r2, #0
 80079cc:	4619      	mov	r1, r3
 80079ce:	4807      	ldr	r0, [pc, #28]	@ (80079ec <MX_TIM3_Init+0xe4>)
 80079d0:	f7fe f952 	bl	8005c78 <HAL_TIM_OC_ConfigChannel>
 80079d4:	4603      	mov	r3, r0
 80079d6:	2b00      	cmp	r3, #0
 80079d8:	d001      	beq.n	80079de <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80079da:	f7ff febd 	bl	8007758 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80079de:	4803      	ldr	r0, [pc, #12]	@ (80079ec <MX_TIM3_Init+0xe4>)
 80079e0:	f000 f8b0 	bl	8007b44 <HAL_TIM_MspPostInit>

}
 80079e4:	bf00      	nop
 80079e6:	3738      	adds	r7, #56	@ 0x38
 80079e8:	46bd      	mov	sp, r7
 80079ea:	bd80      	pop	{r7, pc}
 80079ec:	20000164 	.word	0x20000164
 80079f0:	40000400 	.word	0x40000400

080079f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80079f4:	b580      	push	{r7, lr}
 80079f6:	b09e      	sub	sp, #120	@ 0x78
 80079f8:	af00      	add	r7, sp, #0
 80079fa:	6078      	str	r0, [r7, #4]

  DMA_NodeConfTypeDef NodeConfig= {0};
 80079fc:	f107 030c 	add.w	r3, r7, #12
 8007a00:	226c      	movs	r2, #108	@ 0x6c
 8007a02:	2100      	movs	r1, #0
 8007a04:	4618      	mov	r0, r3
 8007a06:	f000 fa5b 	bl	8007ec0 <memset>
  if(tim_baseHandle->Instance==TIM3)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	4a47      	ldr	r2, [pc, #284]	@ (8007b2c <HAL_TIM_Base_MspInit+0x138>)
 8007a10:	4293      	cmp	r3, r2
 8007a12:	f040 8087 	bne.w	8007b24 <HAL_TIM_Base_MspInit+0x130>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8007a16:	4b46      	ldr	r3, [pc, #280]	@ (8007b30 <HAL_TIM_Base_MspInit+0x13c>)
 8007a18:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a1c:	4a44      	ldr	r2, [pc, #272]	@ (8007b30 <HAL_TIM_Base_MspInit+0x13c>)
 8007a1e:	f043 0302 	orr.w	r3, r3, #2
 8007a22:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8007a26:	4b42      	ldr	r3, [pc, #264]	@ (8007b30 <HAL_TIM_Base_MspInit+0x13c>)
 8007a28:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8007a2c:	f003 0302 	and.w	r3, r3, #2
 8007a30:	60bb      	str	r3, [r7, #8]
 8007a32:	68bb      	ldr	r3, [r7, #8]

    /* TIM3 DMA Init */
    /* GPDMA1_REQUEST_TIM3_CH1 Init */
    NodeConfig.NodeType = DMA_GPDMA_LINEAR_NODE;
 8007a34:	2321      	movs	r3, #33	@ 0x21
 8007a36:	60fb      	str	r3, [r7, #12]
    NodeConfig.Init.Request = GPDMA1_REQUEST_TIM3_CH1;
 8007a38:	233d      	movs	r3, #61	@ 0x3d
 8007a3a:	613b      	str	r3, [r7, #16]
    NodeConfig.Init.BlkHWRequest = DMA_BREQ_SINGLE_BURST;
 8007a3c:	2300      	movs	r3, #0
 8007a3e:	617b      	str	r3, [r7, #20]
    NodeConfig.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8007a40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007a44:	61bb      	str	r3, [r7, #24]
    NodeConfig.Init.SrcInc = DMA_SINC_FIXED;
 8007a46:	2300      	movs	r3, #0
 8007a48:	61fb      	str	r3, [r7, #28]
    NodeConfig.Init.DestInc = DMA_DINC_FIXED;
 8007a4a:	2300      	movs	r3, #0
 8007a4c:	623b      	str	r3, [r7, #32]
    NodeConfig.Init.SrcDataWidth = DMA_SRC_DATAWIDTH_WORD;
 8007a4e:	2302      	movs	r3, #2
 8007a50:	627b      	str	r3, [r7, #36]	@ 0x24
    NodeConfig.Init.DestDataWidth = DMA_DEST_DATAWIDTH_BYTE;
 8007a52:	2300      	movs	r3, #0
 8007a54:	62bb      	str	r3, [r7, #40]	@ 0x28
    NodeConfig.Init.SrcBurstLength = 1;
 8007a56:	2301      	movs	r3, #1
 8007a58:	633b      	str	r3, [r7, #48]	@ 0x30
    NodeConfig.Init.DestBurstLength = 1;
 8007a5a:	2301      	movs	r3, #1
 8007a5c:	637b      	str	r3, [r7, #52]	@ 0x34
    NodeConfig.Init.TransferAllocatedPort = DMA_SRC_ALLOCATED_PORT0|DMA_DEST_ALLOCATED_PORT0;
 8007a5e:	2300      	movs	r3, #0
 8007a60:	63bb      	str	r3, [r7, #56]	@ 0x38
    NodeConfig.Init.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8007a62:	2300      	movs	r3, #0
 8007a64:	63fb      	str	r3, [r7, #60]	@ 0x3c
    NodeConfig.Init.Mode = DMA_NORMAL;
 8007a66:	2300      	movs	r3, #0
 8007a68:	643b      	str	r3, [r7, #64]	@ 0x40
    NodeConfig.TriggerConfig.TriggerPolarity = DMA_TRIG_POLARITY_MASKED;
 8007a6a:	2300      	movs	r3, #0
 8007a6c:	653b      	str	r3, [r7, #80]	@ 0x50
    NodeConfig.DataHandlingConfig.DataExchange = DMA_EXCHANGE_NONE;
 8007a6e:	2300      	movs	r3, #0
 8007a70:	647b      	str	r3, [r7, #68]	@ 0x44
    NodeConfig.DataHandlingConfig.DataAlignment = DMA_DATA_RIGHTALIGN_ZEROPADDED;
 8007a72:	2300      	movs	r3, #0
 8007a74:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_DMAEx_List_BuildNode(&NodeConfig, &Node_GPDMA1_Channel0) != HAL_OK)
 8007a76:	f107 030c 	add.w	r3, r7, #12
 8007a7a:	492e      	ldr	r1, [pc, #184]	@ (8007b34 <HAL_TIM_Base_MspInit+0x140>)
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	f7f9 fc77 	bl	8001370 <HAL_DMAEx_List_BuildNode>
 8007a82:	4603      	mov	r3, r0
 8007a84:	2b00      	cmp	r3, #0
 8007a86:	d001      	beq.n	8007a8c <HAL_TIM_Base_MspInit+0x98>
    {
      Error_Handler();
 8007a88:	f7ff fe66 	bl	8007758 <Error_Handler>
    }

    if (HAL_DMAEx_List_InsertNode(&List_GPDMA1_Channel0, NULL, &Node_GPDMA1_Channel0) != HAL_OK)
 8007a8c:	4a29      	ldr	r2, [pc, #164]	@ (8007b34 <HAL_TIM_Base_MspInit+0x140>)
 8007a8e:	2100      	movs	r1, #0
 8007a90:	4829      	ldr	r0, [pc, #164]	@ (8007b38 <HAL_TIM_Base_MspInit+0x144>)
 8007a92:	f7f9 fc83 	bl	800139c <HAL_DMAEx_List_InsertNode>
 8007a96:	4603      	mov	r3, r0
 8007a98:	2b00      	cmp	r3, #0
 8007a9a:	d001      	beq.n	8007aa0 <HAL_TIM_Base_MspInit+0xac>
    {
      Error_Handler();
 8007a9c:	f7ff fe5c 	bl	8007758 <Error_Handler>
    }

    if (HAL_DMAEx_List_SetCircularMode(&List_GPDMA1_Channel0) != HAL_OK)
 8007aa0:	4825      	ldr	r0, [pc, #148]	@ (8007b38 <HAL_TIM_Base_MspInit+0x144>)
 8007aa2:	f7f9 fd44 	bl	800152e <HAL_DMAEx_List_SetCircularMode>
 8007aa6:	4603      	mov	r3, r0
 8007aa8:	2b00      	cmp	r3, #0
 8007aaa:	d001      	beq.n	8007ab0 <HAL_TIM_Base_MspInit+0xbc>
    {
      Error_Handler();
 8007aac:	f7ff fe54 	bl	8007758 <Error_Handler>
    }

    handle_GPDMA1_Channel0.Instance = GPDMA1_Channel0;
 8007ab0:	4b22      	ldr	r3, [pc, #136]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ab2:	4a23      	ldr	r2, [pc, #140]	@ (8007b40 <HAL_TIM_Base_MspInit+0x14c>)
 8007ab4:	601a      	str	r2, [r3, #0]
    handle_GPDMA1_Channel0.InitLinkedList.Priority = DMA_LOW_PRIORITY_LOW_WEIGHT;
 8007ab6:	4b21      	ldr	r3, [pc, #132]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ab8:	2200      	movs	r2, #0
 8007aba:	639a      	str	r2, [r3, #56]	@ 0x38
    handle_GPDMA1_Channel0.InitLinkedList.LinkStepMode = DMA_LSM_FULL_EXECUTION;
 8007abc:	4b1f      	ldr	r3, [pc, #124]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007abe:	2200      	movs	r2, #0
 8007ac0:	63da      	str	r2, [r3, #60]	@ 0x3c
    handle_GPDMA1_Channel0.InitLinkedList.LinkAllocatedPort = DMA_LINK_ALLOCATED_PORT0;
 8007ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ac4:	2200      	movs	r2, #0
 8007ac6:	641a      	str	r2, [r3, #64]	@ 0x40
    handle_GPDMA1_Channel0.InitLinkedList.TransferEventMode = DMA_TCEM_BLOCK_TRANSFER;
 8007ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007aca:	2200      	movs	r2, #0
 8007acc:	645a      	str	r2, [r3, #68]	@ 0x44
    handle_GPDMA1_Channel0.InitLinkedList.LinkedListMode = DMA_LINKEDLIST_CIRCULAR;
 8007ace:	4b1b      	ldr	r3, [pc, #108]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ad0:	2281      	movs	r2, #129	@ 0x81
 8007ad2:	649a      	str	r2, [r3, #72]	@ 0x48
    if (HAL_DMAEx_List_Init(&handle_GPDMA1_Channel0) != HAL_OK)
 8007ad4:	4819      	ldr	r0, [pc, #100]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ad6:	f7f9 fb1f 	bl	8001118 <HAL_DMAEx_List_Init>
 8007ada:	4603      	mov	r3, r0
 8007adc:	2b00      	cmp	r3, #0
 8007ade:	d001      	beq.n	8007ae4 <HAL_TIM_Base_MspInit+0xf0>
    {
      Error_Handler();
 8007ae0:	f7ff fe3a 	bl	8007758 <Error_Handler>
    }

    if (HAL_DMAEx_List_LinkQ(&handle_GPDMA1_Channel0, &List_GPDMA1_Channel0) != HAL_OK)
 8007ae4:	4914      	ldr	r1, [pc, #80]	@ (8007b38 <HAL_TIM_Base_MspInit+0x144>)
 8007ae6:	4815      	ldr	r0, [pc, #84]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007ae8:	f7f9 fd82 	bl	80015f0 <HAL_DMAEx_List_LinkQ>
 8007aec:	4603      	mov	r3, r0
 8007aee:	2b00      	cmp	r3, #0
 8007af0:	d001      	beq.n	8007af6 <HAL_TIM_Base_MspInit+0x102>
    {
      Error_Handler();
 8007af2:	f7ff fe31 	bl	8007758 <Error_Handler>
    }

    __HAL_LINKDMA(tim_baseHandle, hdma[TIM_DMA_ID_CC1], handle_GPDMA1_Channel0);
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	4a10      	ldr	r2, [pc, #64]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007afa:	625a      	str	r2, [r3, #36]	@ 0x24
 8007afc:	4a0f      	ldr	r2, [pc, #60]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	65d3      	str	r3, [r2, #92]	@ 0x5c

    if (HAL_DMA_ConfigChannelAttributes(&handle_GPDMA1_Channel0, DMA_CHANNEL_NPRIV) != HAL_OK)
 8007b02:	2110      	movs	r1, #16
 8007b04:	480d      	ldr	r0, [pc, #52]	@ (8007b3c <HAL_TIM_Base_MspInit+0x148>)
 8007b06:	f7f9 faca 	bl	800109e <HAL_DMA_ConfigChannelAttributes>
 8007b0a:	4603      	mov	r3, r0
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d001      	beq.n	8007b14 <HAL_TIM_Base_MspInit+0x120>
    {
      Error_Handler();
 8007b10:	f7ff fe22 	bl	8007758 <Error_Handler>
    }

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8007b14:	2200      	movs	r2, #0
 8007b16:	2100      	movs	r1, #0
 8007b18:	202e      	movs	r0, #46	@ 0x2e
 8007b1a:	f7f9 f883 	bl	8000c24 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8007b1e:	202e      	movs	r0, #46	@ 0x2e
 8007b20:	f7f9 f89a 	bl	8000c58 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 8007b24:	bf00      	nop
 8007b26:	3778      	adds	r7, #120	@ 0x78
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	40000400 	.word	0x40000400
 8007b30:	46020c00 	.word	0x46020c00
 8007b34:	200001b0 	.word	0x200001b0
 8007b38:	200001d4 	.word	0x200001d4
 8007b3c:	200001ec 	.word	0x200001ec
 8007b40:	40020050 	.word	0x40020050

08007b44 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8007b44:	b580      	push	{r7, lr}
 8007b46:	b088      	sub	sp, #32
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8007b4c:	f107 030c 	add.w	r3, r7, #12
 8007b50:	2200      	movs	r2, #0
 8007b52:	601a      	str	r2, [r3, #0]
 8007b54:	605a      	str	r2, [r3, #4]
 8007b56:	609a      	str	r2, [r3, #8]
 8007b58:	60da      	str	r2, [r3, #12]
 8007b5a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	4a12      	ldr	r2, [pc, #72]	@ (8007bac <HAL_TIM_MspPostInit+0x68>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d11e      	bne.n	8007ba4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8007b66:	4b12      	ldr	r3, [pc, #72]	@ (8007bb0 <HAL_TIM_MspPostInit+0x6c>)
 8007b68:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b6c:	4a10      	ldr	r2, [pc, #64]	@ (8007bb0 <HAL_TIM_MspPostInit+0x6c>)
 8007b6e:	f043 0301 	orr.w	r3, r3, #1
 8007b72:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8007b76:	4b0e      	ldr	r3, [pc, #56]	@ (8007bb0 <HAL_TIM_MspPostInit+0x6c>)
 8007b78:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007b7c:	f003 0301 	and.w	r3, r3, #1
 8007b80:	60bb      	str	r3, [r7, #8]
 8007b82:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8007b84:	2340      	movs	r3, #64	@ 0x40
 8007b86:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8007b88:	2302      	movs	r3, #2
 8007b8a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8007b8c:	2300      	movs	r3, #0
 8007b8e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8007b90:	2300      	movs	r3, #0
 8007b92:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8007b94:	2302      	movs	r3, #2
 8007b96:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8007b98:	f107 030c 	add.w	r3, r7, #12
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	4805      	ldr	r0, [pc, #20]	@ (8007bb4 <HAL_TIM_MspPostInit+0x70>)
 8007ba0:	f7fa fa30 	bl	8002004 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8007ba4:	bf00      	nop
 8007ba6:	3720      	adds	r7, #32
 8007ba8:	46bd      	mov	sp, r7
 8007baa:	bd80      	pop	{r7, pc}
 8007bac:	40000400 	.word	0x40000400
 8007bb0:	46020c00 	.word	0x46020c00
 8007bb4:	42020000 	.word	0x42020000

08007bb8 <vid_init>:

#include "vid.h"
#include <stdlib.h>

vid_state_t vid_init(vid_flow_t *vid, vid_system_t system, uint32_t columns,
		uint32_t lines, volatile uint32_t *regCCR, volatile uint32_t *regCCMR1) {
 8007bb8:	b580      	push	{r7, lr}
 8007bba:	b086      	sub	sp, #24
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	607a      	str	r2, [r7, #4]
 8007bc2:	603b      	str	r3, [r7, #0]
 8007bc4:	460b      	mov	r3, r1
 8007bc6:	72fb      	strb	r3, [r7, #11]

	vid_state_t status = VID_STAT_OK;
 8007bc8:	2300      	movs	r3, #0
 8007bca:	75fb      	strb	r3, [r7, #23]

	vid->system = system;
 8007bcc:	68fb      	ldr	r3, [r7, #12]
 8007bce:	7afa      	ldrb	r2, [r7, #11]
 8007bd0:	701a      	strb	r2, [r3, #0]
	vid->columns = columns;
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	687a      	ldr	r2, [r7, #4]
 8007bd6:	605a      	str	r2, [r3, #4]
	vid->lines = lines;
 8007bd8:	68fb      	ldr	r3, [r7, #12]
 8007bda:	683a      	ldr	r2, [r7, #0]
 8007bdc:	609a      	str	r2, [r3, #8]

	vid->actualLine = 0;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2200      	movs	r2, #0
 8007be2:	60da      	str	r2, [r3, #12]

	vid->regCCR = regCCR;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	6a3a      	ldr	r2, [r7, #32]
 8007be8:	611a      	str	r2, [r3, #16]
	vid->regCNT = 0;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	2200      	movs	r2, #0
 8007bee:	615a      	str	r2, [r3, #20]
	vid->regCCMR1 = regCCMR1;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bf4:	619a      	str	r2, [r3, #24]

	vid->patterns = malloc(vid->lines * sizeof(uint64_t));
 8007bf6:	68fb      	ldr	r3, [r7, #12]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	00db      	lsls	r3, r3, #3
 8007bfc:	4618      	mov	r0, r3
 8007bfe:	f000 f8a1 	bl	8007d44 <malloc>
 8007c02:	4603      	mov	r3, r0
 8007c04:	461a      	mov	r2, r3
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	61da      	str	r2, [r3, #28]

	if(vid->patterns == NULL){
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	69db      	ldr	r3, [r3, #28]
 8007c0e:	2b00      	cmp	r3, #0
 8007c10:	d106      	bne.n	8007c20 <vid_init+0x68>
		free(vid->patterns);
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	69db      	ldr	r3, [r3, #28]
 8007c16:	4618      	mov	r0, r3
 8007c18:	f000 f89c 	bl	8007d54 <free>
		status = VID_STAT_ERR_NOT_ENOUGH_MEMORY;
 8007c1c:	2301      	movs	r3, #1
 8007c1e:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8007c20:	7dfb      	ldrb	r3, [r7, #23]

}
 8007c22:	4618      	mov	r0, r3
 8007c24:	3718      	adds	r7, #24
 8007c26:	46bd      	mov	sp, r7
 8007c28:	bd80      	pop	{r7, pc}

08007c2a <vid_levelOnCompare>:

/*
 * set target level on next compare event
 */
void vid_levelOnCompare(vid_flow_t *vid, vid_level_t level){
 8007c2a:	b480      	push	{r7}
 8007c2c:	b083      	sub	sp, #12
 8007c2e:	af00      	add	r7, sp, #0
 8007c30:	6078      	str	r0, [r7, #4]
 8007c32:	460b      	mov	r3, r1
 8007c34:	70fb      	strb	r3, [r7, #3]

	*vid->regCCMR1 &= ~(1<<16);//OC1M[3] - reset bit 16
 8007c36:	687b      	ldr	r3, [r7, #4]
 8007c38:	699b      	ldr	r3, [r3, #24]
 8007c3a:	681a      	ldr	r2, [r3, #0]
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	699b      	ldr	r3, [r3, #24]
 8007c40:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 8007c44:	601a      	str	r2, [r3, #0]
	*vid->regCCMR1 &= ~(7<<4);// reset OC1M[2:0] - reset bits 4,5,6,7
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	699b      	ldr	r3, [r3, #24]
 8007c4a:	681a      	ldr	r2, [r3, #0]
 8007c4c:	687b      	ldr	r3, [r7, #4]
 8007c4e:	699b      	ldr	r3, [r3, #24]
 8007c50:	f022 0270 	bic.w	r2, r2, #112	@ 0x70
 8007c54:	601a      	str	r2, [r3, #0]

	if(level == HIGH){
 8007c56:	78fb      	ldrb	r3, [r7, #3]
 8007c58:	2b01      	cmp	r3, #1
 8007c5a:	d108      	bne.n	8007c6e <vid_levelOnCompare+0x44>
		//switch register
		*vid->regCCMR1 |= 1<<4;//active level on match
 8007c5c:	687b      	ldr	r3, [r7, #4]
 8007c5e:	699b      	ldr	r3, [r3, #24]
 8007c60:	681a      	ldr	r2, [r3, #0]
 8007c62:	687b      	ldr	r3, [r7, #4]
 8007c64:	699b      	ldr	r3, [r3, #24]
 8007c66:	f042 0210 	orr.w	r2, r2, #16
 8007c6a:	601a      	str	r2, [r3, #0]
	else{
		//switch register
		*vid->regCCMR1 |= 1<<5;//inactive level on match
	}

}
 8007c6c:	e007      	b.n	8007c7e <vid_levelOnCompare+0x54>
		*vid->regCCMR1 |= 1<<5;//inactive level on match
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	699b      	ldr	r3, [r3, #24]
 8007c72:	681a      	ldr	r2, [r3, #0]
 8007c74:	687b      	ldr	r3, [r7, #4]
 8007c76:	699b      	ldr	r3, [r3, #24]
 8007c78:	f042 0220 	orr.w	r2, r2, #32
 8007c7c:	601a      	str	r2, [r3, #0]
}
 8007c7e:	bf00      	nop
 8007c80:	370c      	adds	r7, #12
 8007c82:	46bd      	mov	sp, r7
 8007c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c88:	4770      	bx	lr

08007c8a <vid_timerOCCallback>:

void vid_timerOCCallback(vid_flow_t *vid){
 8007c8a:	b5f0      	push	{r4, r5, r6, r7, lr}
 8007c8c:	b087      	sub	sp, #28
 8007c8e:	af00      	add	r7, sp, #0
 8007c90:	6078      	str	r0, [r7, #4]

	//pull actual line pattern
	uint64_t actualLinePattern = vid->patterns[vid->actualLine];
 8007c92:	6879      	ldr	r1, [r7, #4]
 8007c94:	69c8      	ldr	r0, [r1, #28]
 8007c96:	6879      	ldr	r1, [r7, #4]
 8007c98:	68c9      	ldr	r1, [r1, #12]
 8007c9a:	00c9      	lsls	r1, r1, #3
 8007c9c:	4401      	add	r1, r0
 8007c9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007ca2:	e9c7 0104 	strd	r0, r1, [r7, #16]

	//read bit corresponding to actual OC
	uint8_t actualState = (uint8_t)(actualLinePattern >> *vid->regCNT);
 8007ca6:	6879      	ldr	r1, [r7, #4]
 8007ca8:	6949      	ldr	r1, [r1, #20]
 8007caa:	680c      	ldr	r4, [r1, #0]
 8007cac:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8007cb0:	f1c4 0620 	rsb	r6, r4, #32
 8007cb4:	f1a4 0520 	sub.w	r5, r4, #32
 8007cb8:	fa20 f204 	lsr.w	r2, r0, r4
 8007cbc:	fa01 f606 	lsl.w	r6, r1, r6
 8007cc0:	4332      	orrs	r2, r6
 8007cc2:	fa21 f505 	lsr.w	r5, r1, r5
 8007cc6:	432a      	orrs	r2, r5
 8007cc8:	fa21 f304 	lsr.w	r3, r1, r4
 8007ccc:	4613      	mov	r3, r2
 8007cce:	73fb      	strb	r3, [r7, #15]

	//if actual state are high, set next OC switch to high
	if(actualState){
 8007cd0:	7bfb      	ldrb	r3, [r7, #15]
 8007cd2:	2b00      	cmp	r3, #0
 8007cd4:	d004      	beq.n	8007ce0 <vid_timerOCCallback+0x56>
		vid_levelOnCompare(vid, LOW);
 8007cd6:	2100      	movs	r1, #0
 8007cd8:	6878      	ldr	r0, [r7, #4]
 8007cda:	f7ff ffa6 	bl	8007c2a <vid_levelOnCompare>
	}else{
		vid_levelOnCompare(vid, HIGH);
	}

}
 8007cde:	e003      	b.n	8007ce8 <vid_timerOCCallback+0x5e>
		vid_levelOnCompare(vid, HIGH);
 8007ce0:	2101      	movs	r1, #1
 8007ce2:	6878      	ldr	r0, [r7, #4]
 8007ce4:	f7ff ffa1 	bl	8007c2a <vid_levelOnCompare>
}
 8007ce8:	bf00      	nop
 8007cea:	371c      	adds	r7, #28
 8007cec:	46bd      	mov	sp, r7
 8007cee:	bdf0      	pop	{r4, r5, r6, r7, pc}

08007cf0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8007cf0:	480d      	ldr	r0, [pc, #52]	@ (8007d28 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8007cf2:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8007cf4:	f7ff fdd0 	bl	8007898 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8007cf8:	480c      	ldr	r0, [pc, #48]	@ (8007d2c <LoopForever+0x6>)
  ldr r1, =_edata
 8007cfa:	490d      	ldr	r1, [pc, #52]	@ (8007d30 <LoopForever+0xa>)
  ldr r2, =_sidata
 8007cfc:	4a0d      	ldr	r2, [pc, #52]	@ (8007d34 <LoopForever+0xe>)
  movs r3, #0
 8007cfe:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8007d00:	e002      	b.n	8007d08 <LoopCopyDataInit>

08007d02 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8007d02:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8007d04:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8007d06:	3304      	adds	r3, #4

08007d08 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8007d08:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8007d0a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8007d0c:	d3f9      	bcc.n	8007d02 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8007d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8007d38 <LoopForever+0x12>)
  ldr r4, =_ebss
 8007d10:	4c0a      	ldr	r4, [pc, #40]	@ (8007d3c <LoopForever+0x16>)
  movs r3, #0
 8007d12:	2300      	movs	r3, #0
  b LoopFillZerobss
 8007d14:	e001      	b.n	8007d1a <LoopFillZerobss>

08007d16 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8007d16:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8007d18:	3204      	adds	r2, #4

08007d1a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8007d1a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8007d1c:	d3fb      	bcc.n	8007d16 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8007d1e:	f000 f8ed 	bl	8007efc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8007d22:	f7ff fc4d 	bl	80075c0 <main>

08007d26 <LoopForever>:

LoopForever:
    b LoopForever
 8007d26:	e7fe      	b.n	8007d26 <LoopForever>
  ldr   r0, =_estack
 8007d28:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8007d2c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8007d30:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 8007d34:	080080f8 	.word	0x080080f8
  ldr r2, =_sbss
 8007d38:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 8007d3c:	200003a9 	.word	0x200003a9

08007d40 <ADC1_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8007d40:	e7fe      	b.n	8007d40 <ADC1_IRQHandler>
	...

08007d44 <malloc>:
 8007d44:	4b02      	ldr	r3, [pc, #8]	@ (8007d50 <malloc+0xc>)
 8007d46:	4601      	mov	r1, r0
 8007d48:	6818      	ldr	r0, [r3, #0]
 8007d4a:	f000 b82d 	b.w	8007da8 <_malloc_r>
 8007d4e:	bf00      	nop
 8007d50:	20000020 	.word	0x20000020

08007d54 <free>:
 8007d54:	4b02      	ldr	r3, [pc, #8]	@ (8007d60 <free+0xc>)
 8007d56:	4601      	mov	r1, r0
 8007d58:	6818      	ldr	r0, [r3, #0]
 8007d5a:	f000 b8f5 	b.w	8007f48 <_free_r>
 8007d5e:	bf00      	nop
 8007d60:	20000020 	.word	0x20000020

08007d64 <sbrk_aligned>:
 8007d64:	b570      	push	{r4, r5, r6, lr}
 8007d66:	4e0f      	ldr	r6, [pc, #60]	@ (8007da4 <sbrk_aligned+0x40>)
 8007d68:	460c      	mov	r4, r1
 8007d6a:	4605      	mov	r5, r0
 8007d6c:	6831      	ldr	r1, [r6, #0]
 8007d6e:	b911      	cbnz	r1, 8007d76 <sbrk_aligned+0x12>
 8007d70:	f000 f8ae 	bl	8007ed0 <_sbrk_r>
 8007d74:	6030      	str	r0, [r6, #0]
 8007d76:	4621      	mov	r1, r4
 8007d78:	4628      	mov	r0, r5
 8007d7a:	f000 f8a9 	bl	8007ed0 <_sbrk_r>
 8007d7e:	1c43      	adds	r3, r0, #1
 8007d80:	d103      	bne.n	8007d8a <sbrk_aligned+0x26>
 8007d82:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8007d86:	4620      	mov	r0, r4
 8007d88:	bd70      	pop	{r4, r5, r6, pc}
 8007d8a:	1cc4      	adds	r4, r0, #3
 8007d8c:	f024 0403 	bic.w	r4, r4, #3
 8007d90:	42a0      	cmp	r0, r4
 8007d92:	d0f8      	beq.n	8007d86 <sbrk_aligned+0x22>
 8007d94:	1a21      	subs	r1, r4, r0
 8007d96:	4628      	mov	r0, r5
 8007d98:	f000 f89a 	bl	8007ed0 <_sbrk_r>
 8007d9c:	3001      	adds	r0, #1
 8007d9e:	d1f2      	bne.n	8007d86 <sbrk_aligned+0x22>
 8007da0:	e7ef      	b.n	8007d82 <sbrk_aligned+0x1e>
 8007da2:	bf00      	nop
 8007da4:	20000264 	.word	0x20000264

08007da8 <_malloc_r>:
 8007da8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007dac:	1ccd      	adds	r5, r1, #3
 8007dae:	4606      	mov	r6, r0
 8007db0:	f025 0503 	bic.w	r5, r5, #3
 8007db4:	3508      	adds	r5, #8
 8007db6:	2d0c      	cmp	r5, #12
 8007db8:	bf38      	it	cc
 8007dba:	250c      	movcc	r5, #12
 8007dbc:	2d00      	cmp	r5, #0
 8007dbe:	db01      	blt.n	8007dc4 <_malloc_r+0x1c>
 8007dc0:	42a9      	cmp	r1, r5
 8007dc2:	d904      	bls.n	8007dce <_malloc_r+0x26>
 8007dc4:	230c      	movs	r3, #12
 8007dc6:	6033      	str	r3, [r6, #0]
 8007dc8:	2000      	movs	r0, #0
 8007dca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007dce:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8007ea4 <_malloc_r+0xfc>
 8007dd2:	f000 f869 	bl	8007ea8 <__malloc_lock>
 8007dd6:	f8d8 3000 	ldr.w	r3, [r8]
 8007dda:	461c      	mov	r4, r3
 8007ddc:	bb44      	cbnz	r4, 8007e30 <_malloc_r+0x88>
 8007dde:	4629      	mov	r1, r5
 8007de0:	4630      	mov	r0, r6
 8007de2:	f7ff ffbf 	bl	8007d64 <sbrk_aligned>
 8007de6:	1c43      	adds	r3, r0, #1
 8007de8:	4604      	mov	r4, r0
 8007dea:	d158      	bne.n	8007e9e <_malloc_r+0xf6>
 8007dec:	f8d8 4000 	ldr.w	r4, [r8]
 8007df0:	4627      	mov	r7, r4
 8007df2:	2f00      	cmp	r7, #0
 8007df4:	d143      	bne.n	8007e7e <_malloc_r+0xd6>
 8007df6:	2c00      	cmp	r4, #0
 8007df8:	d04b      	beq.n	8007e92 <_malloc_r+0xea>
 8007dfa:	6823      	ldr	r3, [r4, #0]
 8007dfc:	4639      	mov	r1, r7
 8007dfe:	4630      	mov	r0, r6
 8007e00:	eb04 0903 	add.w	r9, r4, r3
 8007e04:	f000 f864 	bl	8007ed0 <_sbrk_r>
 8007e08:	4581      	cmp	r9, r0
 8007e0a:	d142      	bne.n	8007e92 <_malloc_r+0xea>
 8007e0c:	6821      	ldr	r1, [r4, #0]
 8007e0e:	4630      	mov	r0, r6
 8007e10:	1a6d      	subs	r5, r5, r1
 8007e12:	4629      	mov	r1, r5
 8007e14:	f7ff ffa6 	bl	8007d64 <sbrk_aligned>
 8007e18:	3001      	adds	r0, #1
 8007e1a:	d03a      	beq.n	8007e92 <_malloc_r+0xea>
 8007e1c:	6823      	ldr	r3, [r4, #0]
 8007e1e:	442b      	add	r3, r5
 8007e20:	6023      	str	r3, [r4, #0]
 8007e22:	f8d8 3000 	ldr.w	r3, [r8]
 8007e26:	685a      	ldr	r2, [r3, #4]
 8007e28:	bb62      	cbnz	r2, 8007e84 <_malloc_r+0xdc>
 8007e2a:	f8c8 7000 	str.w	r7, [r8]
 8007e2e:	e00f      	b.n	8007e50 <_malloc_r+0xa8>
 8007e30:	6822      	ldr	r2, [r4, #0]
 8007e32:	1b52      	subs	r2, r2, r5
 8007e34:	d420      	bmi.n	8007e78 <_malloc_r+0xd0>
 8007e36:	2a0b      	cmp	r2, #11
 8007e38:	d917      	bls.n	8007e6a <_malloc_r+0xc2>
 8007e3a:	1961      	adds	r1, r4, r5
 8007e3c:	42a3      	cmp	r3, r4
 8007e3e:	6025      	str	r5, [r4, #0]
 8007e40:	bf18      	it	ne
 8007e42:	6059      	strne	r1, [r3, #4]
 8007e44:	6863      	ldr	r3, [r4, #4]
 8007e46:	bf08      	it	eq
 8007e48:	f8c8 1000 	streq.w	r1, [r8]
 8007e4c:	5162      	str	r2, [r4, r5]
 8007e4e:	604b      	str	r3, [r1, #4]
 8007e50:	4630      	mov	r0, r6
 8007e52:	f000 f82f 	bl	8007eb4 <__malloc_unlock>
 8007e56:	f104 000b 	add.w	r0, r4, #11
 8007e5a:	1d23      	adds	r3, r4, #4
 8007e5c:	f020 0007 	bic.w	r0, r0, #7
 8007e60:	1ac2      	subs	r2, r0, r3
 8007e62:	bf1c      	itt	ne
 8007e64:	1a1b      	subne	r3, r3, r0
 8007e66:	50a3      	strne	r3, [r4, r2]
 8007e68:	e7af      	b.n	8007dca <_malloc_r+0x22>
 8007e6a:	6862      	ldr	r2, [r4, #4]
 8007e6c:	42a3      	cmp	r3, r4
 8007e6e:	bf0c      	ite	eq
 8007e70:	f8c8 2000 	streq.w	r2, [r8]
 8007e74:	605a      	strne	r2, [r3, #4]
 8007e76:	e7eb      	b.n	8007e50 <_malloc_r+0xa8>
 8007e78:	4623      	mov	r3, r4
 8007e7a:	6864      	ldr	r4, [r4, #4]
 8007e7c:	e7ae      	b.n	8007ddc <_malloc_r+0x34>
 8007e7e:	463c      	mov	r4, r7
 8007e80:	687f      	ldr	r7, [r7, #4]
 8007e82:	e7b6      	b.n	8007df2 <_malloc_r+0x4a>
 8007e84:	461a      	mov	r2, r3
 8007e86:	685b      	ldr	r3, [r3, #4]
 8007e88:	42a3      	cmp	r3, r4
 8007e8a:	d1fb      	bne.n	8007e84 <_malloc_r+0xdc>
 8007e8c:	2300      	movs	r3, #0
 8007e8e:	6053      	str	r3, [r2, #4]
 8007e90:	e7de      	b.n	8007e50 <_malloc_r+0xa8>
 8007e92:	230c      	movs	r3, #12
 8007e94:	4630      	mov	r0, r6
 8007e96:	6033      	str	r3, [r6, #0]
 8007e98:	f000 f80c 	bl	8007eb4 <__malloc_unlock>
 8007e9c:	e794      	b.n	8007dc8 <_malloc_r+0x20>
 8007e9e:	6005      	str	r5, [r0, #0]
 8007ea0:	e7d6      	b.n	8007e50 <_malloc_r+0xa8>
 8007ea2:	bf00      	nop
 8007ea4:	20000268 	.word	0x20000268

08007ea8 <__malloc_lock>:
 8007ea8:	4801      	ldr	r0, [pc, #4]	@ (8007eb0 <__malloc_lock+0x8>)
 8007eaa:	f000 b84b 	b.w	8007f44 <__retarget_lock_acquire_recursive>
 8007eae:	bf00      	nop
 8007eb0:	200003a8 	.word	0x200003a8

08007eb4 <__malloc_unlock>:
 8007eb4:	4801      	ldr	r0, [pc, #4]	@ (8007ebc <__malloc_unlock+0x8>)
 8007eb6:	f000 b846 	b.w	8007f46 <__retarget_lock_release_recursive>
 8007eba:	bf00      	nop
 8007ebc:	200003a8 	.word	0x200003a8

08007ec0 <memset>:
 8007ec0:	4402      	add	r2, r0
 8007ec2:	4603      	mov	r3, r0
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d100      	bne.n	8007eca <memset+0xa>
 8007ec8:	4770      	bx	lr
 8007eca:	f803 1b01 	strb.w	r1, [r3], #1
 8007ece:	e7f9      	b.n	8007ec4 <memset+0x4>

08007ed0 <_sbrk_r>:
 8007ed0:	b538      	push	{r3, r4, r5, lr}
 8007ed2:	2300      	movs	r3, #0
 8007ed4:	4d05      	ldr	r5, [pc, #20]	@ (8007eec <_sbrk_r+0x1c>)
 8007ed6:	4604      	mov	r4, r0
 8007ed8:	4608      	mov	r0, r1
 8007eda:	602b      	str	r3, [r5, #0]
 8007edc:	f7ff fca6 	bl	800782c <_sbrk>
 8007ee0:	1c43      	adds	r3, r0, #1
 8007ee2:	d102      	bne.n	8007eea <_sbrk_r+0x1a>
 8007ee4:	682b      	ldr	r3, [r5, #0]
 8007ee6:	b103      	cbz	r3, 8007eea <_sbrk_r+0x1a>
 8007ee8:	6023      	str	r3, [r4, #0]
 8007eea:	bd38      	pop	{r3, r4, r5, pc}
 8007eec:	200003a4 	.word	0x200003a4

08007ef0 <__errno>:
 8007ef0:	4b01      	ldr	r3, [pc, #4]	@ (8007ef8 <__errno+0x8>)
 8007ef2:	6818      	ldr	r0, [r3, #0]
 8007ef4:	4770      	bx	lr
 8007ef6:	bf00      	nop
 8007ef8:	20000020 	.word	0x20000020

08007efc <__libc_init_array>:
 8007efc:	b570      	push	{r4, r5, r6, lr}
 8007efe:	4d0d      	ldr	r5, [pc, #52]	@ (8007f34 <__libc_init_array+0x38>)
 8007f00:	2600      	movs	r6, #0
 8007f02:	4c0d      	ldr	r4, [pc, #52]	@ (8007f38 <__libc_init_array+0x3c>)
 8007f04:	1b64      	subs	r4, r4, r5
 8007f06:	10a4      	asrs	r4, r4, #2
 8007f08:	42a6      	cmp	r6, r4
 8007f0a:	d109      	bne.n	8007f20 <__libc_init_array+0x24>
 8007f0c:	4d0b      	ldr	r5, [pc, #44]	@ (8007f3c <__libc_init_array+0x40>)
 8007f0e:	2600      	movs	r6, #0
 8007f10:	4c0b      	ldr	r4, [pc, #44]	@ (8007f40 <__libc_init_array+0x44>)
 8007f12:	f000 f863 	bl	8007fdc <_init>
 8007f16:	1b64      	subs	r4, r4, r5
 8007f18:	10a4      	asrs	r4, r4, #2
 8007f1a:	42a6      	cmp	r6, r4
 8007f1c:	d105      	bne.n	8007f2a <__libc_init_array+0x2e>
 8007f1e:	bd70      	pop	{r4, r5, r6, pc}
 8007f20:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f24:	3601      	adds	r6, #1
 8007f26:	4798      	blx	r3
 8007f28:	e7ee      	b.n	8007f08 <__libc_init_array+0xc>
 8007f2a:	f855 3b04 	ldr.w	r3, [r5], #4
 8007f2e:	3601      	adds	r6, #1
 8007f30:	4798      	blx	r3
 8007f32:	e7f2      	b.n	8007f1a <__libc_init_array+0x1e>
 8007f34:	080080f0 	.word	0x080080f0
 8007f38:	080080f0 	.word	0x080080f0
 8007f3c:	080080f0 	.word	0x080080f0
 8007f40:	080080f4 	.word	0x080080f4

08007f44 <__retarget_lock_acquire_recursive>:
 8007f44:	4770      	bx	lr

08007f46 <__retarget_lock_release_recursive>:
 8007f46:	4770      	bx	lr

08007f48 <_free_r>:
 8007f48:	b538      	push	{r3, r4, r5, lr}
 8007f4a:	4605      	mov	r5, r0
 8007f4c:	2900      	cmp	r1, #0
 8007f4e:	d041      	beq.n	8007fd4 <_free_r+0x8c>
 8007f50:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007f54:	1f0c      	subs	r4, r1, #4
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	bfb8      	it	lt
 8007f5a:	18e4      	addlt	r4, r4, r3
 8007f5c:	f7ff ffa4 	bl	8007ea8 <__malloc_lock>
 8007f60:	4a1d      	ldr	r2, [pc, #116]	@ (8007fd8 <_free_r+0x90>)
 8007f62:	6813      	ldr	r3, [r2, #0]
 8007f64:	b933      	cbnz	r3, 8007f74 <_free_r+0x2c>
 8007f66:	6063      	str	r3, [r4, #4]
 8007f68:	6014      	str	r4, [r2, #0]
 8007f6a:	4628      	mov	r0, r5
 8007f6c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007f70:	f7ff bfa0 	b.w	8007eb4 <__malloc_unlock>
 8007f74:	42a3      	cmp	r3, r4
 8007f76:	d908      	bls.n	8007f8a <_free_r+0x42>
 8007f78:	6820      	ldr	r0, [r4, #0]
 8007f7a:	1821      	adds	r1, r4, r0
 8007f7c:	428b      	cmp	r3, r1
 8007f7e:	bf01      	itttt	eq
 8007f80:	6819      	ldreq	r1, [r3, #0]
 8007f82:	685b      	ldreq	r3, [r3, #4]
 8007f84:	1809      	addeq	r1, r1, r0
 8007f86:	6021      	streq	r1, [r4, #0]
 8007f88:	e7ed      	b.n	8007f66 <_free_r+0x1e>
 8007f8a:	461a      	mov	r2, r3
 8007f8c:	685b      	ldr	r3, [r3, #4]
 8007f8e:	b10b      	cbz	r3, 8007f94 <_free_r+0x4c>
 8007f90:	42a3      	cmp	r3, r4
 8007f92:	d9fa      	bls.n	8007f8a <_free_r+0x42>
 8007f94:	6811      	ldr	r1, [r2, #0]
 8007f96:	1850      	adds	r0, r2, r1
 8007f98:	42a0      	cmp	r0, r4
 8007f9a:	d10b      	bne.n	8007fb4 <_free_r+0x6c>
 8007f9c:	6820      	ldr	r0, [r4, #0]
 8007f9e:	4401      	add	r1, r0
 8007fa0:	1850      	adds	r0, r2, r1
 8007fa2:	6011      	str	r1, [r2, #0]
 8007fa4:	4283      	cmp	r3, r0
 8007fa6:	d1e0      	bne.n	8007f6a <_free_r+0x22>
 8007fa8:	6818      	ldr	r0, [r3, #0]
 8007faa:	685b      	ldr	r3, [r3, #4]
 8007fac:	4408      	add	r0, r1
 8007fae:	6053      	str	r3, [r2, #4]
 8007fb0:	6010      	str	r0, [r2, #0]
 8007fb2:	e7da      	b.n	8007f6a <_free_r+0x22>
 8007fb4:	d902      	bls.n	8007fbc <_free_r+0x74>
 8007fb6:	230c      	movs	r3, #12
 8007fb8:	602b      	str	r3, [r5, #0]
 8007fba:	e7d6      	b.n	8007f6a <_free_r+0x22>
 8007fbc:	6820      	ldr	r0, [r4, #0]
 8007fbe:	1821      	adds	r1, r4, r0
 8007fc0:	428b      	cmp	r3, r1
 8007fc2:	bf02      	ittt	eq
 8007fc4:	6819      	ldreq	r1, [r3, #0]
 8007fc6:	685b      	ldreq	r3, [r3, #4]
 8007fc8:	1809      	addeq	r1, r1, r0
 8007fca:	6063      	str	r3, [r4, #4]
 8007fcc:	bf08      	it	eq
 8007fce:	6021      	streq	r1, [r4, #0]
 8007fd0:	6054      	str	r4, [r2, #4]
 8007fd2:	e7ca      	b.n	8007f6a <_free_r+0x22>
 8007fd4:	bd38      	pop	{r3, r4, r5, pc}
 8007fd6:	bf00      	nop
 8007fd8:	20000268 	.word	0x20000268

08007fdc <_init>:
 8007fdc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fde:	bf00      	nop
 8007fe0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fe2:	bc08      	pop	{r3}
 8007fe4:	469e      	mov	lr, r3
 8007fe6:	4770      	bx	lr

08007fe8 <_fini>:
 8007fe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007fea:	bf00      	nop
 8007fec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007fee:	bc08      	pop	{r3}
 8007ff0:	469e      	mov	lr, r3
 8007ff2:	4770      	bx	lr
