
SeniorDesignMaster.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b058  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000066c  0800b1e8  0800b1e8  0001b1e8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b854  0800b854  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  0800b854  0800b854  0001b854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b85c  0800b85c  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b85c  0800b85c  0001b85c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800b860  0800b860  0001b860  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  0800b864  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000284  200001e0  0800ba44  000201e0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000464  0800ba44  00020464  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000132eb  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002651  00000000  00000000  000334fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000fe0  00000000  00000000  00035b50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000ef8  00000000  00000000  00036b30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000292da  00000000  00000000  00037a28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010ac3  00000000  00000000  00060d02  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    001004d9  00000000  00000000  000717c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00171c9e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005874  00000000  00000000  00171cf4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e0 	.word	0x200001e0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b1d0 	.word	0x0800b1d0

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e4 	.word	0x200001e4
 80001cc:	0800b1d0 	.word	0x0800b1d0

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9a4 	b.w	8000fe8 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	; (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	; (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	4604      	mov	r4, r0
 8000d2c:	468c      	mov	ip, r1
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 8083 	bne.w	8000e3a <__udivmoddi4+0x116>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d947      	bls.n	8000dca <__udivmoddi4+0xa6>
 8000d3a:	fab2 f282 	clz	r2, r2
 8000d3e:	b142      	cbz	r2, 8000d52 <__udivmoddi4+0x2e>
 8000d40:	f1c2 0020 	rsb	r0, r2, #32
 8000d44:	fa24 f000 	lsr.w	r0, r4, r0
 8000d48:	4091      	lsls	r1, r2
 8000d4a:	4097      	lsls	r7, r2
 8000d4c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d50:	4094      	lsls	r4, r2
 8000d52:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d56:	0c23      	lsrs	r3, r4, #16
 8000d58:	fbbc f6f8 	udiv	r6, ip, r8
 8000d5c:	fa1f fe87 	uxth.w	lr, r7
 8000d60:	fb08 c116 	mls	r1, r8, r6, ip
 8000d64:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d68:	fb06 f10e 	mul.w	r1, r6, lr
 8000d6c:	4299      	cmp	r1, r3
 8000d6e:	d909      	bls.n	8000d84 <__udivmoddi4+0x60>
 8000d70:	18fb      	adds	r3, r7, r3
 8000d72:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d76:	f080 8119 	bcs.w	8000fac <__udivmoddi4+0x288>
 8000d7a:	4299      	cmp	r1, r3
 8000d7c:	f240 8116 	bls.w	8000fac <__udivmoddi4+0x288>
 8000d80:	3e02      	subs	r6, #2
 8000d82:	443b      	add	r3, r7
 8000d84:	1a5b      	subs	r3, r3, r1
 8000d86:	b2a4      	uxth	r4, r4
 8000d88:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d8c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d90:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d94:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d98:	45a6      	cmp	lr, r4
 8000d9a:	d909      	bls.n	8000db0 <__udivmoddi4+0x8c>
 8000d9c:	193c      	adds	r4, r7, r4
 8000d9e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da2:	f080 8105 	bcs.w	8000fb0 <__udivmoddi4+0x28c>
 8000da6:	45a6      	cmp	lr, r4
 8000da8:	f240 8102 	bls.w	8000fb0 <__udivmoddi4+0x28c>
 8000dac:	3802      	subs	r0, #2
 8000dae:	443c      	add	r4, r7
 8000db0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000db4:	eba4 040e 	sub.w	r4, r4, lr
 8000db8:	2600      	movs	r6, #0
 8000dba:	b11d      	cbz	r5, 8000dc4 <__udivmoddi4+0xa0>
 8000dbc:	40d4      	lsrs	r4, r2
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	e9c5 4300 	strd	r4, r3, [r5]
 8000dc4:	4631      	mov	r1, r6
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	b902      	cbnz	r2, 8000dce <__udivmoddi4+0xaa>
 8000dcc:	deff      	udf	#255	; 0xff
 8000dce:	fab2 f282 	clz	r2, r2
 8000dd2:	2a00      	cmp	r2, #0
 8000dd4:	d150      	bne.n	8000e78 <__udivmoddi4+0x154>
 8000dd6:	1bcb      	subs	r3, r1, r7
 8000dd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ddc:	fa1f f887 	uxth.w	r8, r7
 8000de0:	2601      	movs	r6, #1
 8000de2:	fbb3 fcfe 	udiv	ip, r3, lr
 8000de6:	0c21      	lsrs	r1, r4, #16
 8000de8:	fb0e 331c 	mls	r3, lr, ip, r3
 8000dec:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000df0:	fb08 f30c 	mul.w	r3, r8, ip
 8000df4:	428b      	cmp	r3, r1
 8000df6:	d907      	bls.n	8000e08 <__udivmoddi4+0xe4>
 8000df8:	1879      	adds	r1, r7, r1
 8000dfa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dfe:	d202      	bcs.n	8000e06 <__udivmoddi4+0xe2>
 8000e00:	428b      	cmp	r3, r1
 8000e02:	f200 80e9 	bhi.w	8000fd8 <__udivmoddi4+0x2b4>
 8000e06:	4684      	mov	ip, r0
 8000e08:	1ac9      	subs	r1, r1, r3
 8000e0a:	b2a3      	uxth	r3, r4
 8000e0c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e10:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e14:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e18:	fb08 f800 	mul.w	r8, r8, r0
 8000e1c:	45a0      	cmp	r8, r4
 8000e1e:	d907      	bls.n	8000e30 <__udivmoddi4+0x10c>
 8000e20:	193c      	adds	r4, r7, r4
 8000e22:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e26:	d202      	bcs.n	8000e2e <__udivmoddi4+0x10a>
 8000e28:	45a0      	cmp	r8, r4
 8000e2a:	f200 80d9 	bhi.w	8000fe0 <__udivmoddi4+0x2bc>
 8000e2e:	4618      	mov	r0, r3
 8000e30:	eba4 0408 	sub.w	r4, r4, r8
 8000e34:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e38:	e7bf      	b.n	8000dba <__udivmoddi4+0x96>
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d909      	bls.n	8000e52 <__udivmoddi4+0x12e>
 8000e3e:	2d00      	cmp	r5, #0
 8000e40:	f000 80b1 	beq.w	8000fa6 <__udivmoddi4+0x282>
 8000e44:	2600      	movs	r6, #0
 8000e46:	e9c5 0100 	strd	r0, r1, [r5]
 8000e4a:	4630      	mov	r0, r6
 8000e4c:	4631      	mov	r1, r6
 8000e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e52:	fab3 f683 	clz	r6, r3
 8000e56:	2e00      	cmp	r6, #0
 8000e58:	d14a      	bne.n	8000ef0 <__udivmoddi4+0x1cc>
 8000e5a:	428b      	cmp	r3, r1
 8000e5c:	d302      	bcc.n	8000e64 <__udivmoddi4+0x140>
 8000e5e:	4282      	cmp	r2, r0
 8000e60:	f200 80b8 	bhi.w	8000fd4 <__udivmoddi4+0x2b0>
 8000e64:	1a84      	subs	r4, r0, r2
 8000e66:	eb61 0103 	sbc.w	r1, r1, r3
 8000e6a:	2001      	movs	r0, #1
 8000e6c:	468c      	mov	ip, r1
 8000e6e:	2d00      	cmp	r5, #0
 8000e70:	d0a8      	beq.n	8000dc4 <__udivmoddi4+0xa0>
 8000e72:	e9c5 4c00 	strd	r4, ip, [r5]
 8000e76:	e7a5      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000e78:	f1c2 0320 	rsb	r3, r2, #32
 8000e7c:	fa20 f603 	lsr.w	r6, r0, r3
 8000e80:	4097      	lsls	r7, r2
 8000e82:	fa01 f002 	lsl.w	r0, r1, r2
 8000e86:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e8a:	40d9      	lsrs	r1, r3
 8000e8c:	4330      	orrs	r0, r6
 8000e8e:	0c03      	lsrs	r3, r0, #16
 8000e90:	fbb1 f6fe 	udiv	r6, r1, lr
 8000e94:	fa1f f887 	uxth.w	r8, r7
 8000e98:	fb0e 1116 	mls	r1, lr, r6, r1
 8000e9c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea0:	fb06 f108 	mul.w	r1, r6, r8
 8000ea4:	4299      	cmp	r1, r3
 8000ea6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eaa:	d909      	bls.n	8000ec0 <__udivmoddi4+0x19c>
 8000eac:	18fb      	adds	r3, r7, r3
 8000eae:	f106 3cff 	add.w	ip, r6, #4294967295
 8000eb2:	f080 808d 	bcs.w	8000fd0 <__udivmoddi4+0x2ac>
 8000eb6:	4299      	cmp	r1, r3
 8000eb8:	f240 808a 	bls.w	8000fd0 <__udivmoddi4+0x2ac>
 8000ebc:	3e02      	subs	r6, #2
 8000ebe:	443b      	add	r3, r7
 8000ec0:	1a5b      	subs	r3, r3, r1
 8000ec2:	b281      	uxth	r1, r0
 8000ec4:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ec8:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ecc:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed0:	fb00 f308 	mul.w	r3, r0, r8
 8000ed4:	428b      	cmp	r3, r1
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x1c4>
 8000ed8:	1879      	adds	r1, r7, r1
 8000eda:	f100 3cff 	add.w	ip, r0, #4294967295
 8000ede:	d273      	bcs.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee0:	428b      	cmp	r3, r1
 8000ee2:	d971      	bls.n	8000fc8 <__udivmoddi4+0x2a4>
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	4439      	add	r1, r7
 8000ee8:	1acb      	subs	r3, r1, r3
 8000eea:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000eee:	e778      	b.n	8000de2 <__udivmoddi4+0xbe>
 8000ef0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ef4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ef8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000efc:	431c      	orrs	r4, r3
 8000efe:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f02:	fa01 f306 	lsl.w	r3, r1, r6
 8000f06:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f0a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f0e:	431f      	orrs	r7, r3
 8000f10:	0c3b      	lsrs	r3, r7, #16
 8000f12:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f16:	fa1f f884 	uxth.w	r8, r4
 8000f1a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f1e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f22:	fb09 fa08 	mul.w	sl, r9, r8
 8000f26:	458a      	cmp	sl, r1
 8000f28:	fa02 f206 	lsl.w	r2, r2, r6
 8000f2c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f30:	d908      	bls.n	8000f44 <__udivmoddi4+0x220>
 8000f32:	1861      	adds	r1, r4, r1
 8000f34:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f38:	d248      	bcs.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3a:	458a      	cmp	sl, r1
 8000f3c:	d946      	bls.n	8000fcc <__udivmoddi4+0x2a8>
 8000f3e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f42:	4421      	add	r1, r4
 8000f44:	eba1 010a 	sub.w	r1, r1, sl
 8000f48:	b2bf      	uxth	r7, r7
 8000f4a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f4e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f52:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f56:	fb00 f808 	mul.w	r8, r0, r8
 8000f5a:	45b8      	cmp	r8, r7
 8000f5c:	d907      	bls.n	8000f6e <__udivmoddi4+0x24a>
 8000f5e:	19e7      	adds	r7, r4, r7
 8000f60:	f100 31ff 	add.w	r1, r0, #4294967295
 8000f64:	d22e      	bcs.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f66:	45b8      	cmp	r8, r7
 8000f68:	d92c      	bls.n	8000fc4 <__udivmoddi4+0x2a0>
 8000f6a:	3802      	subs	r0, #2
 8000f6c:	4427      	add	r7, r4
 8000f6e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f72:	eba7 0708 	sub.w	r7, r7, r8
 8000f76:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7a:	454f      	cmp	r7, r9
 8000f7c:	46c6      	mov	lr, r8
 8000f7e:	4649      	mov	r1, r9
 8000f80:	d31a      	bcc.n	8000fb8 <__udivmoddi4+0x294>
 8000f82:	d017      	beq.n	8000fb4 <__udivmoddi4+0x290>
 8000f84:	b15d      	cbz	r5, 8000f9e <__udivmoddi4+0x27a>
 8000f86:	ebb3 020e 	subs.w	r2, r3, lr
 8000f8a:	eb67 0701 	sbc.w	r7, r7, r1
 8000f8e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000f92:	40f2      	lsrs	r2, r6
 8000f94:	ea4c 0202 	orr.w	r2, ip, r2
 8000f98:	40f7      	lsrs	r7, r6
 8000f9a:	e9c5 2700 	strd	r2, r7, [r5]
 8000f9e:	2600      	movs	r6, #0
 8000fa0:	4631      	mov	r1, r6
 8000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fa6:	462e      	mov	r6, r5
 8000fa8:	4628      	mov	r0, r5
 8000faa:	e70b      	b.n	8000dc4 <__udivmoddi4+0xa0>
 8000fac:	4606      	mov	r6, r0
 8000fae:	e6e9      	b.n	8000d84 <__udivmoddi4+0x60>
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	e6fd      	b.n	8000db0 <__udivmoddi4+0x8c>
 8000fb4:	4543      	cmp	r3, r8
 8000fb6:	d2e5      	bcs.n	8000f84 <__udivmoddi4+0x260>
 8000fb8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000fbc:	eb69 0104 	sbc.w	r1, r9, r4
 8000fc0:	3801      	subs	r0, #1
 8000fc2:	e7df      	b.n	8000f84 <__udivmoddi4+0x260>
 8000fc4:	4608      	mov	r0, r1
 8000fc6:	e7d2      	b.n	8000f6e <__udivmoddi4+0x24a>
 8000fc8:	4660      	mov	r0, ip
 8000fca:	e78d      	b.n	8000ee8 <__udivmoddi4+0x1c4>
 8000fcc:	4681      	mov	r9, r0
 8000fce:	e7b9      	b.n	8000f44 <__udivmoddi4+0x220>
 8000fd0:	4666      	mov	r6, ip
 8000fd2:	e775      	b.n	8000ec0 <__udivmoddi4+0x19c>
 8000fd4:	4630      	mov	r0, r6
 8000fd6:	e74a      	b.n	8000e6e <__udivmoddi4+0x14a>
 8000fd8:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fdc:	4439      	add	r1, r7
 8000fde:	e713      	b.n	8000e08 <__udivmoddi4+0xe4>
 8000fe0:	3802      	subs	r0, #2
 8000fe2:	443c      	add	r4, r7
 8000fe4:	e724      	b.n	8000e30 <__udivmoddi4+0x10c>
 8000fe6:	bf00      	nop

08000fe8 <__aeabi_idiv0>:
 8000fe8:	4770      	bx	lr
 8000fea:	bf00      	nop

08000fec <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b0c0      	sub	sp, #256	; 0x100
 8000ff0:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN 1 */
	char uart_buf[127] = {'\0'};	//buffer for output data
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
 8000ff6:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8000ffa:	227b      	movs	r2, #123	; 0x7b
 8000ffc:	2100      	movs	r1, #0
 8000ffe:	4618      	mov	r0, r3
 8001000:	f005 fcba 	bl	8006978 <memset>
	int uart_buf_len = {'\0'};
 8001004:	2300      	movs	r3, #0
 8001006:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800100a:	f001 f8c0 	bl	800218e <HAL_Init>

  /* USER CODE BEGIN Init */
	int target = 1024; //target analog bit value from the ADC
 800100e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001012:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
	uint8_t spiData[6];
	for(int j = 0; j < 6; j++){spiData[j] = 0x00;}
 8001016:	2300      	movs	r3, #0
 8001018:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 800101c:	e00b      	b.n	8001036 <main+0x4a>
 800101e:	f107 0244 	add.w	r2, r7, #68	; 0x44
 8001022:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001026:	4413      	add	r3, r2
 8001028:	2200      	movs	r2, #0
 800102a:	701a      	strb	r2, [r3, #0]
 800102c:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 8001030:	3301      	adds	r3, #1
 8001032:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 8001036:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
 800103a:	2b05      	cmp	r3, #5
 800103c:	ddef      	ble.n	800101e <main+0x32>
	int SPI_Transmit_Data_1;
	int SPI_Transmit_Data_2;
	int SPI_Transmit_Data_3;
	char deviceID[20] = "Unit One";
 800103e:	4ab1      	ldr	r2, [pc, #708]	; (8001304 <main+0x318>)
 8001040:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001044:	ca07      	ldmia	r2, {r0, r1, r2}
 8001046:	c303      	stmia	r3!, {r0, r1}
 8001048:	701a      	strb	r2, [r3, #0]
 800104a:	f107 0331 	add.w	r3, r7, #49	; 0x31
 800104e:	2200      	movs	r2, #0
 8001050:	601a      	str	r2, [r3, #0]
 8001052:	605a      	str	r2, [r3, #4]
 8001054:	f8c3 2007 	str.w	r2, [r3, #7]
	char readingType[20] = "Ambient";
 8001058:	4aab      	ldr	r2, [pc, #684]	; (8001308 <main+0x31c>)
 800105a:	f107 0314 	add.w	r3, r7, #20
 800105e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001062:	e883 0003 	stmia.w	r3, {r0, r1}
 8001066:	f107 031c 	add.w	r3, r7, #28
 800106a:	2200      	movs	r2, #0
 800106c:	601a      	str	r2, [r3, #0]
 800106e:	605a      	str	r2, [r3, #4]
 8001070:	609a      	str	r2, [r3, #8]
	int readingNumber = 0;
 8001072:	2300      	movs	r3, #0
 8001074:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	int deviceID_Number = 1;
 8001078:	2301      	movs	r3, #1
 800107a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800107e:	f000 f959 	bl	8001334 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001082:	f000 fb69 	bl	8001758 <MX_GPIO_Init>
  MX_DMA_Init();
 8001086:	f000 fb49 	bl	800171c <MX_DMA_Init>
  MX_USART2_UART_Init();
 800108a:	f000 fb17 	bl	80016bc <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800108e:	f000 faa7 	bl	80015e0 <MX_SPI1_Init>
  MX_ADC1_Init();
 8001092:	f000 f9db 	bl	800144c <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001096:	f000 fae1 	bl	800165c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//set CS1 pin HIGH.
 800109a:	2201      	movs	r2, #1
 800109c:	f44f 7180 	mov.w	r1, #256	; 0x100
 80010a0:	489a      	ldr	r0, [pc, #616]	; (800130c <main+0x320>)
 80010a2:	f002 ffa7 	bl	8003ff4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);	//set CS2 pin HIGH.
 80010a6:	2201      	movs	r2, #1
 80010a8:	2180      	movs	r1, #128	; 0x80
 80010aa:	4898      	ldr	r0, [pc, #608]	; (800130c <main+0x320>)
 80010ac:	f002 ffa2 	bl	8003ff4 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);	//set CS3 pin HIGH.
 80010b0:	2201      	movs	r2, #1
 80010b2:	2140      	movs	r1, #64	; 0x40
 80010b4:	4895      	ldr	r0, [pc, #596]	; (800130c <main+0x320>)
 80010b6:	f002 ff9d 	bl	8003ff4 <HAL_GPIO_WritePin>
  HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_buf, ADC_BUF_LEN);
 80010ba:	2206      	movs	r2, #6
 80010bc:	4994      	ldr	r1, [pc, #592]	; (8001310 <main+0x324>)
 80010be:	4895      	ldr	r0, [pc, #596]	; (8001314 <main+0x328>)
 80010c0:	f001 fc2a 	bl	8002918 <HAL_ADC_Start_DMA>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1){
	  for(int measurement = 0; measurement < 10; measurement++){
 80010c4:	2300      	movs	r3, #0
 80010c6:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80010ca:	e0c6      	b.n	800125a <main+0x26e>

		  //------------------------------Read SPI Data------------------------------//

		  spiData[0] = targetCheck(adc[0], target, spiData[0]);
 80010cc:	4b92      	ldr	r3, [pc, #584]	; (8001318 <main+0x32c>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	4618      	mov	r0, r3
 80010d2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80010d6:	461a      	mov	r2, r3
 80010d8:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80010dc:	f000 fc20 	bl	8001920 <targetCheck>
 80010e0:	4603      	mov	r3, r0
 80010e2:	b2db      	uxtb	r3, r3
 80010e4:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
		  spiData[1] = targetCheck(adc[1], target, spiData[1]);
 80010e8:	4b8b      	ldr	r3, [pc, #556]	; (8001318 <main+0x32c>)
 80010ea:	685b      	ldr	r3, [r3, #4]
 80010ec:	4618      	mov	r0, r3
 80010ee:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80010f2:	461a      	mov	r2, r3
 80010f4:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 80010f8:	f000 fc12 	bl	8001920 <targetCheck>
 80010fc:	4603      	mov	r3, r0
 80010fe:	b2db      	uxtb	r3, r3
 8001100:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
		  spiData[2] = targetCheck(adc[2], target, spiData[2]);
 8001104:	4b84      	ldr	r3, [pc, #528]	; (8001318 <main+0x32c>)
 8001106:	689b      	ldr	r3, [r3, #8]
 8001108:	4618      	mov	r0, r3
 800110a:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800110e:	461a      	mov	r2, r3
 8001110:	f8d7 10d0 	ldr.w	r1, [r7, #208]	; 0xd0
 8001114:	f000 fc04 	bl	8001920 <targetCheck>
 8001118:	4603      	mov	r3, r0
 800111a:	b2db      	uxtb	r3, r3
 800111c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
		  SPI_Transmit_Data_1 = 0x00 | spiData[0];
 8001120:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8001124:	643b      	str	r3, [r7, #64]	; 0x40
		  SPI_Transmit_Data_2 = 0x00 | spiData[1];
 8001126:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800112a:	63fb      	str	r3, [r7, #60]	; 0x3c
		  SPI_Transmit_Data_3 = 0x00 | spiData[2];
 800112c:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8001130:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc

		  //------------------------------Transmit SPI Data to 3 Digital Potentiometers------------------------------//

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);				//set CS1 pin LOW.
 8001134:	2200      	movs	r2, #0
 8001136:	f44f 7180 	mov.w	r1, #256	; 0x100
 800113a:	4874      	ldr	r0, [pc, #464]	; (800130c <main+0x320>)
 800113c:	f002 ff5a 	bl	8003ff4 <HAL_GPIO_WritePin>
		  HAL_SPI_Transmit(&hspi1, (uint8_t *)&SPI_Transmit_Data_1, 1, 10); //handle SPI, Cast data to a 16 bit unsigned integer, 1 bytes of data, 10 ms delay
 8001140:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001144:	230a      	movs	r3, #10
 8001146:	2201      	movs	r2, #1
 8001148:	4874      	ldr	r0, [pc, #464]	; (800131c <main+0x330>)
 800114a:	f004 fb1a 	bl	8005782 <HAL_SPI_Transmit>
		  while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 800114e:	bf00      	nop
 8001150:	4872      	ldr	r0, [pc, #456]	; (800131c <main+0x330>)
 8001152:	f004 fd8f 	bl	8005c74 <HAL_SPI_GetState>
 8001156:	4603      	mov	r3, r0
 8001158:	2b01      	cmp	r3, #1
 800115a:	d1f9      	bne.n	8001150 <main+0x164>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);				//set CS1 pin HIGH.
 800115c:	2201      	movs	r2, #1
 800115e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001162:	486a      	ldr	r0, [pc, #424]	; (800130c <main+0x320>)
 8001164:	f002 ff46 	bl	8003ff4 <HAL_GPIO_WritePin>
		  HAL_Delay(100);
 8001168:	2064      	movs	r0, #100	; 0x64
 800116a:	f001 f885 	bl	8002278 <HAL_Delay>

		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);				//set CS2 pin LOW.
 800116e:	2200      	movs	r2, #0
 8001170:	2180      	movs	r1, #128	; 0x80
 8001172:	4866      	ldr	r0, [pc, #408]	; (800130c <main+0x320>)
 8001174:	f002 ff3e 	bl	8003ff4 <HAL_GPIO_WritePin>
		  HAL_SPI_Transmit(&hspi1, (uint8_t *)&SPI_Transmit_Data_2, 1, 10); //handle SPI, Cast data to a 16 bit unsigned integer, 1 bytes of data, 10 ms delay
 8001178:	f107 013c 	add.w	r1, r7, #60	; 0x3c
 800117c:	230a      	movs	r3, #10
 800117e:	2201      	movs	r2, #1
 8001180:	4866      	ldr	r0, [pc, #408]	; (800131c <main+0x330>)
 8001182:	f004 fafe 	bl	8005782 <HAL_SPI_Transmit>
		  while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
 8001186:	bf00      	nop
 8001188:	4864      	ldr	r0, [pc, #400]	; (800131c <main+0x330>)
 800118a:	f004 fd73 	bl	8005c74 <HAL_SPI_GetState>
 800118e:	4603      	mov	r3, r0
 8001190:	2b01      	cmp	r3, #1
 8001192:	d1f9      	bne.n	8001188 <main+0x19c>
		  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);				//set CS2 pin HIGH.
 8001194:	2201      	movs	r2, #1
 8001196:	2180      	movs	r1, #128	; 0x80
 8001198:	485c      	ldr	r0, [pc, #368]	; (800130c <main+0x320>)
 800119a:	f002 ff2b 	bl	8003ff4 <HAL_GPIO_WritePin>
		  //while(HAL_SPI_GetState(&hspi1) != HAL_SPI_STATE_READY);
		  //HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);				//set CS3 pin HIGH.

		  //------------------------------Send USART Data to Particle Boron Board------------------------------//

		  uart_buf_len =sprintf(uart_buf, "Unit %d, %d, %d, %s, %d\n", deviceID_Number, adc[0], adc[1], readingType, readingNumber);	  		//load print buffer with message
 800119e:	4b5e      	ldr	r3, [pc, #376]	; (8001318 <main+0x32c>)
 80011a0:	6819      	ldr	r1, [r3, #0]
 80011a2:	4b5d      	ldr	r3, [pc, #372]	; (8001318 <main+0x32c>)
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 80011aa:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 80011ae:	9202      	str	r2, [sp, #8]
 80011b0:	f107 0214 	add.w	r2, r7, #20
 80011b4:	9201      	str	r2, [sp, #4]
 80011b6:	9300      	str	r3, [sp, #0]
 80011b8:	460b      	mov	r3, r1
 80011ba:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80011be:	4958      	ldr	r1, [pc, #352]	; (8001320 <main+0x334>)
 80011c0:	f006 fa62 	bl	8007688 <siprintf>
 80011c4:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);	//print to terminal
 80011c8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80011cc:	b29a      	uxth	r2, r3
 80011ce:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80011d2:	2364      	movs	r3, #100	; 0x64
 80011d4:	4853      	ldr	r0, [pc, #332]	; (8001324 <main+0x338>)
 80011d6:	f004 ff1f 	bl	8006018 <HAL_UART_Transmit>
		  readingNumber++;
 80011da:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80011de:	3301      	adds	r3, #1
 80011e0:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8

		  //------------------------------Display Results to Terminal------------------------------//

		  uart_buf_len =sprintf(uart_buf, "Test #%d\n", measurement);	  		//load print buffer with message
 80011e4:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 80011e8:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 80011ec:	494e      	ldr	r1, [pc, #312]	; (8001328 <main+0x33c>)
 80011ee:	4618      	mov	r0, r3
 80011f0:	f006 fa4a 	bl	8007688 <siprintf>
 80011f4:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);	//print to terminal
 80011f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80011fc:	b29a      	uxth	r2, r3
 80011fe:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 8001202:	2364      	movs	r3, #100	; 0x64
 8001204:	4849      	ldr	r0, [pc, #292]	; (800132c <main+0x340>)
 8001206:	f004 ff07 	bl	8006018 <HAL_UART_Transmit>
		  for(int i = 0; i < 2; i++){											//iterate through SPI array and print results to terminal
 800120a:	2300      	movs	r3, #0
 800120c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001210:	e016      	b.n	8001240 <main+0x254>
			  displayResults(i+1, spiData[i], adc[i]);
 8001212:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001216:	1c58      	adds	r0, r3, #1
 8001218:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800121c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001220:	4413      	add	r3, r2
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	4a3c      	ldr	r2, [pc, #240]	; (8001318 <main+0x32c>)
 8001228:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800122c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001230:	461a      	mov	r2, r3
 8001232:	f000 fb05 	bl	8001840 <displayResults>
		  for(int i = 0; i < 2; i++){											//iterate through SPI array and print results to terminal
 8001236:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800123a:	3301      	adds	r3, #1
 800123c:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
 8001240:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001244:	2b01      	cmp	r3, #1
 8001246:	dde4      	ble.n	8001212 <main+0x226>
		  }
		  HAL_Delay(1000);
 8001248:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800124c:	f001 f814 	bl	8002278 <HAL_Delay>
	  for(int measurement = 0; measurement < 10; measurement++){
 8001250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8001254:	3301      	adds	r3, #1
 8001256:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 800125a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800125e:	2b09      	cmp	r3, #9
 8001260:	f77f af34 	ble.w	80010cc <main+0xe0>

	  }

	  char readingType[20] = "Breath";
 8001264:	4a32      	ldr	r2, [pc, #200]	; (8001330 <main+0x344>)
 8001266:	463b      	mov	r3, r7
 8001268:	e892 0003 	ldmia.w	r2, {r0, r1}
 800126c:	6018      	str	r0, [r3, #0]
 800126e:	3304      	adds	r3, #4
 8001270:	8019      	strh	r1, [r3, #0]
 8001272:	3302      	adds	r3, #2
 8001274:	0c0a      	lsrs	r2, r1, #16
 8001276:	701a      	strb	r2, [r3, #0]
 8001278:	1dfb      	adds	r3, r7, #7
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]
 8001280:	609a      	str	r2, [r3, #8]
 8001282:	731a      	strb	r2, [r3, #12]
	  for(int measurement = 0; measurement < 10; measurement++){
 8001284:	2300      	movs	r3, #0
 8001286:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800128a:	e02a      	b.n	80012e2 <main+0x2f6>
		  uart_buf_len =sprintf(uart_buf, "Unit %d, %d, %d, %s, %d\n", deviceID_Number, adc[0], adc[1], readingType, readingNumber);	  		//load print buffer with message
 800128c:	4b22      	ldr	r3, [pc, #136]	; (8001318 <main+0x32c>)
 800128e:	6819      	ldr	r1, [r3, #0]
 8001290:	4b21      	ldr	r3, [pc, #132]	; (8001318 <main+0x32c>)
 8001292:	685b      	ldr	r3, [r3, #4]
 8001294:	f107 004c 	add.w	r0, r7, #76	; 0x4c
 8001298:	f8d7 20e8 	ldr.w	r2, [r7, #232]	; 0xe8
 800129c:	9202      	str	r2, [sp, #8]
 800129e:	463a      	mov	r2, r7
 80012a0:	9201      	str	r2, [sp, #4]
 80012a2:	9300      	str	r3, [sp, #0]
 80012a4:	460b      	mov	r3, r1
 80012a6:	f8d7 20e4 	ldr.w	r2, [r7, #228]	; 0xe4
 80012aa:	491d      	ldr	r1, [pc, #116]	; (8001320 <main+0x334>)
 80012ac:	f006 f9ec 	bl	8007688 <siprintf>
 80012b0:	f8c7 00d4 	str.w	r0, [r7, #212]	; 0xd4
		  HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, uart_buf_len, 100);	//print to terminal
 80012b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80012b8:	b29a      	uxth	r2, r3
 80012ba:	f107 014c 	add.w	r1, r7, #76	; 0x4c
 80012be:	2364      	movs	r3, #100	; 0x64
 80012c0:	4818      	ldr	r0, [pc, #96]	; (8001324 <main+0x338>)
 80012c2:	f004 fea9 	bl	8006018 <HAL_UART_Transmit>
		  readingNumber++;
 80012c6:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 80012ca:	3301      	adds	r3, #1
 80012cc:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	  	  HAL_Delay(1000);
 80012d0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80012d4:	f000 ffd0 	bl	8002278 <HAL_Delay>
	  for(int measurement = 0; measurement < 10; measurement++){
 80012d8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80012dc:	3301      	adds	r3, #1
 80012de:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 80012e2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80012e6:	2b09      	cmp	r3, #9
 80012e8:	ddd0      	ble.n	800128c <main+0x2a0>
	  }
	  readingNumber = 0;
 80012ea:	2300      	movs	r3, #0
 80012ec:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
	  deviceID_Number++;
 80012f0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80012f4:	3301      	adds	r3, #1
 80012f6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4



	  HAL_Delay(1500);
 80012fa:	f240 50dc 	movw	r0, #1500	; 0x5dc
 80012fe:	f000 ffbb 	bl	8002278 <HAL_Delay>
  while (1){
 8001302:	e6df      	b.n	80010c4 <main+0xd8>
 8001304:	0800b210 	.word	0x0800b210
 8001308:	0800b224 	.word	0x0800b224
 800130c:	48000800 	.word	0x48000800
 8001310:	200003b4 	.word	0x200003b4
 8001314:	20000208 	.word	0x20000208
 8001318:	200002f0 	.word	0x200002f0
 800131c:	20000350 	.word	0x20000350
 8001320:	0800b1e8 	.word	0x0800b1e8
 8001324:	2000026c 	.word	0x2000026c
 8001328:	0800b204 	.word	0x0800b204
 800132c:	200003cc 	.word	0x200003cc
 8001330:	0800b238 	.word	0x0800b238

08001334 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001334:	b580      	push	{r7, lr}
 8001336:	b0b8      	sub	sp, #224	; 0xe0
 8001338:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800133a:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800133e:	2244      	movs	r2, #68	; 0x44
 8001340:	2100      	movs	r1, #0
 8001342:	4618      	mov	r0, r3
 8001344:	f005 fb18 	bl	8006978 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001348:	f107 0388 	add.w	r3, r7, #136	; 0x88
 800134c:	2200      	movs	r2, #0
 800134e:	601a      	str	r2, [r3, #0]
 8001350:	605a      	str	r2, [r3, #4]
 8001352:	609a      	str	r2, [r3, #8]
 8001354:	60da      	str	r2, [r3, #12]
 8001356:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001358:	463b      	mov	r3, r7
 800135a:	2288      	movs	r2, #136	; 0x88
 800135c:	2100      	movs	r1, #0
 800135e:	4618      	mov	r0, r3
 8001360:	f005 fb0a 	bl	8006978 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001364:	2310      	movs	r3, #16
 8001366:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800136a:	2301      	movs	r3, #1
 800136c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001370:	2300      	movs	r3, #0
 8001372:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001376:	2360      	movs	r3, #96	; 0x60
 8001378:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800137c:	2302      	movs	r3, #2
 800137e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001382:	2301      	movs	r3, #1
 8001384:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001388:	2301      	movs	r3, #1
 800138a:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
  RCC_OscInitStruct.PLL.PLLN = 40;
 800138e:	2328      	movs	r3, #40	; 0x28
 8001390:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001394:	2307      	movs	r3, #7
 8001396:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800139a:	2302      	movs	r3, #2
 800139c:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80013a0:	2302      	movs	r3, #2
 80013a2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80013a6:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 80013aa:	4618      	mov	r0, r3
 80013ac:	f002 fe9e 	bl	80040ec <HAL_RCC_OscConfig>
 80013b0:	4603      	mov	r3, r0
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d001      	beq.n	80013ba <SystemClock_Config+0x86>
  {
    Error_Handler();
 80013b6:	f000 fc13 	bl	8001be0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80013ba:	230f      	movs	r3, #15
 80013bc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80013c0:	2303      	movs	r3, #3
 80013c2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80013c6:	2300      	movs	r3, #0
 80013c8:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80013cc:	2300      	movs	r3, #0
 80013ce:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80013d2:	2300      	movs	r3, #0
 80013d4:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80013d8:	f107 0388 	add.w	r3, r7, #136	; 0x88
 80013dc:	2104      	movs	r1, #4
 80013de:	4618      	mov	r0, r3
 80013e0:	f003 fa6a 	bl	80048b8 <HAL_RCC_ClockConfig>
 80013e4:	4603      	mov	r3, r0
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	d001      	beq.n	80013ee <SystemClock_Config+0xba>
  {
    Error_Handler();
 80013ea:	f000 fbf9 	bl	8001be0 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART2
 80013ee:	f244 0303 	movw	r3, #16387	; 0x4003
 80013f2:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80013f4:	2300      	movs	r3, #0
 80013f6:	63bb      	str	r3, [r7, #56]	; 0x38
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 80013f8:	2304      	movs	r3, #4
 80013fa:	63fb      	str	r3, [r7, #60]	; 0x3c
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80013fc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001400:	67bb      	str	r3, [r7, #120]	; 0x78
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001402:	2301      	movs	r3, #1
 8001404:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001406:	2301      	movs	r3, #1
 8001408:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 800140a:	2310      	movs	r3, #16
 800140c:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 800140e:	2307      	movs	r3, #7
 8001410:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001412:	2302      	movs	r3, #2
 8001414:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001416:	2302      	movs	r3, #2
 8001418:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 800141a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800141e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001420:	463b      	mov	r3, r7
 8001422:	4618      	mov	r0, r3
 8001424:	f003 fc4e 	bl	8004cc4 <HAL_RCCEx_PeriphCLKConfig>
 8001428:	4603      	mov	r3, r0
 800142a:	2b00      	cmp	r3, #0
 800142c:	d001      	beq.n	8001432 <SystemClock_Config+0xfe>
  {
    Error_Handler();
 800142e:	f000 fbd7 	bl	8001be0 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001432:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001436:	f002 fe03 	bl	8004040 <HAL_PWREx_ControlVoltageScaling>
 800143a:	4603      	mov	r3, r0
 800143c:	2b00      	cmp	r3, #0
 800143e:	d001      	beq.n	8001444 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001440:	f000 fbce 	bl	8001be0 <Error_Handler>
  }
}
 8001444:	bf00      	nop
 8001446:	37e0      	adds	r7, #224	; 0xe0
 8001448:	46bd      	mov	sp, r7
 800144a:	bd80      	pop	{r7, pc}

0800144c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b08a      	sub	sp, #40	; 0x28
 8001450:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001452:	f107 031c 	add.w	r3, r7, #28
 8001456:	2200      	movs	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
 800145a:	605a      	str	r2, [r3, #4]
 800145c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800145e:	1d3b      	adds	r3, r7, #4
 8001460:	2200      	movs	r2, #0
 8001462:	601a      	str	r2, [r3, #0]
 8001464:	605a      	str	r2, [r3, #4]
 8001466:	609a      	str	r2, [r3, #8]
 8001468:	60da      	str	r2, [r3, #12]
 800146a:	611a      	str	r2, [r3, #16]
 800146c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 800146e:	4b54      	ldr	r3, [pc, #336]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001470:	4a54      	ldr	r2, [pc, #336]	; (80015c4 <MX_ADC1_Init+0x178>)
 8001472:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV2;
 8001474:	4b52      	ldr	r3, [pc, #328]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001476:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 800147a:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 800147c:	4b50      	ldr	r3, [pc, #320]	; (80015c0 <MX_ADC1_Init+0x174>)
 800147e:	2200      	movs	r2, #0
 8001480:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001482:	4b4f      	ldr	r3, [pc, #316]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001484:	2200      	movs	r2, #0
 8001486:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001488:	4b4d      	ldr	r3, [pc, #308]	; (80015c0 <MX_ADC1_Init+0x174>)
 800148a:	2201      	movs	r2, #1
 800148c:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800148e:	4b4c      	ldr	r3, [pc, #304]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001490:	2204      	movs	r2, #4
 8001492:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001494:	4b4a      	ldr	r3, [pc, #296]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001496:	2200      	movs	r2, #0
 8001498:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800149a:	4b49      	ldr	r3, [pc, #292]	; (80015c0 <MX_ADC1_Init+0x174>)
 800149c:	2201      	movs	r2, #1
 800149e:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 6;
 80014a0:	4b47      	ldr	r3, [pc, #284]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014a2:	2206      	movs	r2, #6
 80014a4:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80014a6:	4b46      	ldr	r3, [pc, #280]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014a8:	2200      	movs	r2, #0
 80014aa:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80014ae:	4b44      	ldr	r3, [pc, #272]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014b0:	2200      	movs	r2, #0
 80014b2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80014b4:	4b42      	ldr	r3, [pc, #264]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014b6:	2200      	movs	r2, #0
 80014b8:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80014ba:	4b41      	ldr	r3, [pc, #260]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014bc:	2201      	movs	r2, #1
 80014be:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80014c2:	4b3f      	ldr	r3, [pc, #252]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014c4:	2200      	movs	r2, #0
 80014c6:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 80014c8:	4b3d      	ldr	r3, [pc, #244]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014ca:	2200      	movs	r2, #0
 80014cc:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80014d0:	483b      	ldr	r0, [pc, #236]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014d2:	f001 f8cb 	bl	800266c <HAL_ADC_Init>
 80014d6:	4603      	mov	r3, r0
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d001      	beq.n	80014e0 <MX_ADC1_Init+0x94>
  {
    Error_Handler();
 80014dc:	f000 fb80 	bl	8001be0 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 80014e0:	2300      	movs	r3, #0
 80014e2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80014e4:	f107 031c 	add.w	r3, r7, #28
 80014e8:	4619      	mov	r1, r3
 80014ea:	4835      	ldr	r0, [pc, #212]	; (80015c0 <MX_ADC1_Init+0x174>)
 80014ec:	f001 ffde 	bl	80034ac <HAL_ADCEx_MultiModeConfigChannel>
 80014f0:	4603      	mov	r3, r0
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d001      	beq.n	80014fa <MX_ADC1_Init+0xae>
  {
    Error_Handler();
 80014f6:	f000 fb73 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 80014fa:	4b33      	ldr	r3, [pc, #204]	; (80015c8 <MX_ADC1_Init+0x17c>)
 80014fc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80014fe:	2306      	movs	r3, #6
 8001500:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001502:	2300      	movs	r3, #0
 8001504:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001506:	237f      	movs	r3, #127	; 0x7f
 8001508:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800150a:	2304      	movs	r3, #4
 800150c:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 800150e:	2300      	movs	r3, #0
 8001510:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001512:	1d3b      	adds	r3, r7, #4
 8001514:	4619      	mov	r1, r3
 8001516:	482a      	ldr	r0, [pc, #168]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001518:	f001 fabc 	bl	8002a94 <HAL_ADC_ConfigChannel>
 800151c:	4603      	mov	r3, r0
 800151e:	2b00      	cmp	r3, #0
 8001520:	d001      	beq.n	8001526 <MX_ADC1_Init+0xda>
  {
    Error_Handler();
 8001522:	f000 fb5d 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8001526:	4b29      	ldr	r3, [pc, #164]	; (80015cc <MX_ADC1_Init+0x180>)
 8001528:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 800152a:	230c      	movs	r3, #12
 800152c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800152e:	1d3b      	adds	r3, r7, #4
 8001530:	4619      	mov	r1, r3
 8001532:	4823      	ldr	r0, [pc, #140]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001534:	f001 faae 	bl	8002a94 <HAL_ADC_ConfigChannel>
 8001538:	4603      	mov	r3, r0
 800153a:	2b00      	cmp	r3, #0
 800153c:	d001      	beq.n	8001542 <MX_ADC1_Init+0xf6>
  {
    Error_Handler();
 800153e:	f000 fb4f 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8001542:	4b23      	ldr	r3, [pc, #140]	; (80015d0 <MX_ADC1_Init+0x184>)
 8001544:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001546:	2312      	movs	r3, #18
 8001548:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800154a:	1d3b      	adds	r3, r7, #4
 800154c:	4619      	mov	r1, r3
 800154e:	481c      	ldr	r0, [pc, #112]	; (80015c0 <MX_ADC1_Init+0x174>)
 8001550:	f001 faa0 	bl	8002a94 <HAL_ADC_ConfigChannel>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <MX_ADC1_Init+0x112>
  {
    Error_Handler();
 800155a:	f000 fb41 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_4;
 800155e:	4b1d      	ldr	r3, [pc, #116]	; (80015d4 <MX_ADC1_Init+0x188>)
 8001560:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001562:	2318      	movs	r3, #24
 8001564:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001566:	1d3b      	adds	r3, r7, #4
 8001568:	4619      	mov	r1, r3
 800156a:	4815      	ldr	r0, [pc, #84]	; (80015c0 <MX_ADC1_Init+0x174>)
 800156c:	f001 fa92 	bl	8002a94 <HAL_ADC_ConfigChannel>
 8001570:	4603      	mov	r3, r0
 8001572:	2b00      	cmp	r3, #0
 8001574:	d001      	beq.n	800157a <MX_ADC1_Init+0x12e>
  {
    Error_Handler();
 8001576:	f000 fb33 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800157a:	4b17      	ldr	r3, [pc, #92]	; (80015d8 <MX_ADC1_Init+0x18c>)
 800157c:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_5;
 800157e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001582:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001584:	1d3b      	adds	r3, r7, #4
 8001586:	4619      	mov	r1, r3
 8001588:	480d      	ldr	r0, [pc, #52]	; (80015c0 <MX_ADC1_Init+0x174>)
 800158a:	f001 fa83 	bl	8002a94 <HAL_ADC_ConfigChannel>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <MX_ADC1_Init+0x14c>
  {
    Error_Handler();
 8001594:	f000 fb24 	bl	8001be0 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001598:	4b10      	ldr	r3, [pc, #64]	; (80015dc <MX_ADC1_Init+0x190>)
 800159a:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_6;
 800159c:	f44f 7383 	mov.w	r3, #262	; 0x106
 80015a0:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80015a2:	1d3b      	adds	r3, r7, #4
 80015a4:	4619      	mov	r1, r3
 80015a6:	4806      	ldr	r0, [pc, #24]	; (80015c0 <MX_ADC1_Init+0x174>)
 80015a8:	f001 fa74 	bl	8002a94 <HAL_ADC_ConfigChannel>
 80015ac:	4603      	mov	r3, r0
 80015ae:	2b00      	cmp	r3, #0
 80015b0:	d001      	beq.n	80015b6 <MX_ADC1_Init+0x16a>
  {
    Error_Handler();
 80015b2:	f000 fb15 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80015b6:	bf00      	nop
 80015b8:	3728      	adds	r7, #40	; 0x28
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}
 80015be:	bf00      	nop
 80015c0:	20000208 	.word	0x20000208
 80015c4:	50040000 	.word	0x50040000
 80015c8:	04300002 	.word	0x04300002
 80015cc:	08600004 	.word	0x08600004
 80015d0:	0c900008 	.word	0x0c900008
 80015d4:	10c00010 	.word	0x10c00010
 80015d8:	14f00020 	.word	0x14f00020
 80015dc:	19200040 	.word	0x19200040

080015e0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 80015e0:	b580      	push	{r7, lr}
 80015e2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 80015e4:	4b1b      	ldr	r3, [pc, #108]	; (8001654 <MX_SPI1_Init+0x74>)
 80015e6:	4a1c      	ldr	r2, [pc, #112]	; (8001658 <MX_SPI1_Init+0x78>)
 80015e8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80015ea:	4b1a      	ldr	r3, [pc, #104]	; (8001654 <MX_SPI1_Init+0x74>)
 80015ec:	f44f 7282 	mov.w	r2, #260	; 0x104
 80015f0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80015f2:	4b18      	ldr	r3, [pc, #96]	; (8001654 <MX_SPI1_Init+0x74>)
 80015f4:	2200      	movs	r2, #0
 80015f6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 80015f8:	4b16      	ldr	r3, [pc, #88]	; (8001654 <MX_SPI1_Init+0x74>)
 80015fa:	f44f 6270 	mov.w	r2, #3840	; 0xf00
 80015fe:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001600:	4b14      	ldr	r3, [pc, #80]	; (8001654 <MX_SPI1_Init+0x74>)
 8001602:	2200      	movs	r2, #0
 8001604:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001606:	4b13      	ldr	r3, [pc, #76]	; (8001654 <MX_SPI1_Init+0x74>)
 8001608:	2200      	movs	r2, #0
 800160a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800160c:	4b11      	ldr	r3, [pc, #68]	; (8001654 <MX_SPI1_Init+0x74>)
 800160e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001612:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8001614:	4b0f      	ldr	r3, [pc, #60]	; (8001654 <MX_SPI1_Init+0x74>)
 8001616:	2230      	movs	r2, #48	; 0x30
 8001618:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800161a:	4b0e      	ldr	r3, [pc, #56]	; (8001654 <MX_SPI1_Init+0x74>)
 800161c:	2200      	movs	r2, #0
 800161e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001620:	4b0c      	ldr	r3, [pc, #48]	; (8001654 <MX_SPI1_Init+0x74>)
 8001622:	2200      	movs	r2, #0
 8001624:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001626:	4b0b      	ldr	r3, [pc, #44]	; (8001654 <MX_SPI1_Init+0x74>)
 8001628:	2200      	movs	r2, #0
 800162a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 800162c:	4b09      	ldr	r3, [pc, #36]	; (8001654 <MX_SPI1_Init+0x74>)
 800162e:	2207      	movs	r2, #7
 8001630:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8001632:	4b08      	ldr	r3, [pc, #32]	; (8001654 <MX_SPI1_Init+0x74>)
 8001634:	2200      	movs	r2, #0
 8001636:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_DISABLE;
 8001638:	4b06      	ldr	r3, [pc, #24]	; (8001654 <MX_SPI1_Init+0x74>)
 800163a:	2200      	movs	r2, #0
 800163c:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800163e:	4805      	ldr	r0, [pc, #20]	; (8001654 <MX_SPI1_Init+0x74>)
 8001640:	f003 fffc 	bl	800563c <HAL_SPI_Init>
 8001644:	4603      	mov	r3, r0
 8001646:	2b00      	cmp	r3, #0
 8001648:	d001      	beq.n	800164e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800164a:	f000 fac9 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800164e:	bf00      	nop
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	20000350 	.word	0x20000350
 8001658:	40013000 	.word	0x40013000

0800165c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800165c:	b580      	push	{r7, lr}
 800165e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001660:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001662:	4a15      	ldr	r2, [pc, #84]	; (80016b8 <MX_USART1_UART_Init+0x5c>)
 8001664:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001666:	4b13      	ldr	r3, [pc, #76]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001668:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800166c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800166e:	4b11      	ldr	r3, [pc, #68]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001670:	2200      	movs	r2, #0
 8001672:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001674:	4b0f      	ldr	r3, [pc, #60]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001676:	2200      	movs	r2, #0
 8001678:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800167c:	2200      	movs	r2, #0
 800167e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001680:	4b0c      	ldr	r3, [pc, #48]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001682:	220c      	movs	r2, #12
 8001684:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001686:	4b0b      	ldr	r3, [pc, #44]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001688:	2200      	movs	r2, #0
 800168a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800168c:	4b09      	ldr	r3, [pc, #36]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800168e:	2200      	movs	r2, #0
 8001690:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001692:	4b08      	ldr	r3, [pc, #32]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 8001694:	2200      	movs	r2, #0
 8001696:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001698:	4b06      	ldr	r3, [pc, #24]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 800169a:	2200      	movs	r2, #0
 800169c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800169e:	4805      	ldr	r0, [pc, #20]	; (80016b4 <MX_USART1_UART_Init+0x58>)
 80016a0:	f004 fc6c 	bl	8005f7c <HAL_UART_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	d001      	beq.n	80016ae <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 80016aa:	f000 fa99 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80016ae:	bf00      	nop
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	2000026c 	.word	0x2000026c
 80016b8:	40013800 	.word	0x40013800

080016bc <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80016c0:	4b14      	ldr	r3, [pc, #80]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016c2:	4a15      	ldr	r2, [pc, #84]	; (8001718 <MX_USART2_UART_Init+0x5c>)
 80016c4:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80016c6:	4b13      	ldr	r3, [pc, #76]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016c8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80016cc:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80016ce:	4b11      	ldr	r3, [pc, #68]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016d0:	2200      	movs	r2, #0
 80016d2:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80016d4:	4b0f      	ldr	r3, [pc, #60]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016d6:	2200      	movs	r2, #0
 80016d8:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80016da:	4b0e      	ldr	r3, [pc, #56]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016dc:	2200      	movs	r2, #0
 80016de:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80016e0:	4b0c      	ldr	r3, [pc, #48]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016e2:	220c      	movs	r2, #12
 80016e4:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80016e6:	4b0b      	ldr	r3, [pc, #44]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80016ec:	4b09      	ldr	r3, [pc, #36]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80016f2:	4b08      	ldr	r3, [pc, #32]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016f4:	2200      	movs	r2, #0
 80016f6:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80016f8:	4b06      	ldr	r3, [pc, #24]	; (8001714 <MX_USART2_UART_Init+0x58>)
 80016fa:	2200      	movs	r2, #0
 80016fc:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80016fe:	4805      	ldr	r0, [pc, #20]	; (8001714 <MX_USART2_UART_Init+0x58>)
 8001700:	f004 fc3c 	bl	8005f7c <HAL_UART_Init>
 8001704:	4603      	mov	r3, r0
 8001706:	2b00      	cmp	r3, #0
 8001708:	d001      	beq.n	800170e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800170a:	f000 fa69 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	200003cc 	.word	0x200003cc
 8001718:	40004400 	.word	0x40004400

0800171c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001722:	4b0c      	ldr	r3, [pc, #48]	; (8001754 <MX_DMA_Init+0x38>)
 8001724:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001726:	4a0b      	ldr	r2, [pc, #44]	; (8001754 <MX_DMA_Init+0x38>)
 8001728:	f043 0301 	orr.w	r3, r3, #1
 800172c:	6493      	str	r3, [r2, #72]	; 0x48
 800172e:	4b09      	ldr	r3, [pc, #36]	; (8001754 <MX_DMA_Init+0x38>)
 8001730:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	607b      	str	r3, [r7, #4]
 8001738:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800173a:	2200      	movs	r2, #0
 800173c:	2100      	movs	r1, #0
 800173e:	200b      	movs	r0, #11
 8001740:	f002 f83f 	bl	80037c2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001744:	200b      	movs	r0, #11
 8001746:	f002 f858 	bl	80037fa <HAL_NVIC_EnableIRQ>

}
 800174a:	bf00      	nop
 800174c:	3708      	adds	r7, #8
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40021000 	.word	0x40021000

08001758 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001758:	b580      	push	{r7, lr}
 800175a:	b088      	sub	sp, #32
 800175c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800175e:	f107 030c 	add.w	r3, r7, #12
 8001762:	2200      	movs	r2, #0
 8001764:	601a      	str	r2, [r3, #0]
 8001766:	605a      	str	r2, [r3, #4]
 8001768:	609a      	str	r2, [r3, #8]
 800176a:	60da      	str	r2, [r3, #12]
 800176c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800176e:	4b30      	ldr	r3, [pc, #192]	; (8001830 <MX_GPIO_Init+0xd8>)
 8001770:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001772:	4a2f      	ldr	r2, [pc, #188]	; (8001830 <MX_GPIO_Init+0xd8>)
 8001774:	f043 0304 	orr.w	r3, r3, #4
 8001778:	64d3      	str	r3, [r2, #76]	; 0x4c
 800177a:	4b2d      	ldr	r3, [pc, #180]	; (8001830 <MX_GPIO_Init+0xd8>)
 800177c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800177e:	f003 0304 	and.w	r3, r3, #4
 8001782:	60bb      	str	r3, [r7, #8]
 8001784:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001786:	4b2a      	ldr	r3, [pc, #168]	; (8001830 <MX_GPIO_Init+0xd8>)
 8001788:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800178a:	4a29      	ldr	r2, [pc, #164]	; (8001830 <MX_GPIO_Init+0xd8>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001792:	4b27      	ldr	r3, [pc, #156]	; (8001830 <MX_GPIO_Init+0xd8>)
 8001794:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800179e:	4b24      	ldr	r3, [pc, #144]	; (8001830 <MX_GPIO_Init+0xd8>)
 80017a0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017a2:	4a23      	ldr	r2, [pc, #140]	; (8001830 <MX_GPIO_Init+0xd8>)
 80017a4:	f043 0302 	orr.w	r3, r3, #2
 80017a8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80017aa:	4b21      	ldr	r3, [pc, #132]	; (8001830 <MX_GPIO_Init+0xd8>)
 80017ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80017ae:	f003 0302 	and.w	r3, r3, #2
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(Heater_GPIO_Port, Heater_Pin, GPIO_PIN_RESET);
 80017b6:	2200      	movs	r2, #0
 80017b8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80017bc:	481d      	ldr	r0, [pc, #116]	; (8001834 <MX_GPIO_Init+0xdc>)
 80017be:	f002 fc19 	bl	8003ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, CS3_Pin|CS2_Pin|CS1_Pin, GPIO_PIN_RESET);
 80017c2:	2200      	movs	r2, #0
 80017c4:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80017c8:	481b      	ldr	r0, [pc, #108]	; (8001838 <MX_GPIO_Init+0xe0>)
 80017ca:	f002 fc13 	bl	8003ff4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Heater_Pin */
  GPIO_InitStruct.Pin = Heater_Pin;
 80017ce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017d2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017d4:	2301      	movs	r3, #1
 80017d6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017d8:	2300      	movs	r3, #0
 80017da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017dc:	2300      	movs	r3, #0
 80017de:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(Heater_GPIO_Port, &GPIO_InitStruct);
 80017e0:	f107 030c 	add.w	r3, r7, #12
 80017e4:	4619      	mov	r1, r3
 80017e6:	4813      	ldr	r0, [pc, #76]	; (8001834 <MX_GPIO_Init+0xdc>)
 80017e8:	f002 fa5a 	bl	8003ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : CS3_Pin CS2_Pin CS1_Pin */
  GPIO_InitStruct.Pin = CS3_Pin|CS2_Pin|CS1_Pin;
 80017ec:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80017f0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017f2:	2301      	movs	r3, #1
 80017f4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f6:	2300      	movs	r3, #0
 80017f8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017fa:	2300      	movs	r3, #0
 80017fc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80017fe:	f107 030c 	add.w	r3, r7, #12
 8001802:	4619      	mov	r1, r3
 8001804:	480c      	ldr	r0, [pc, #48]	; (8001838 <MX_GPIO_Init+0xe0>)
 8001806:	f002 fa4b 	bl	8003ca0 <HAL_GPIO_Init>

  /*Configure GPIO pins : Dip5_Pin Dip4_Pin Dip3_Pin Dip2_Pin
                           Dip1_Pin */
  GPIO_InitStruct.Pin = Dip5_Pin|Dip4_Pin|Dip3_Pin|Dip2_Pin
 800180a:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 800180e:	60fb      	str	r3, [r7, #12]
                          |Dip1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001810:	2300      	movs	r3, #0
 8001812:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001814:	2300      	movs	r3, #0
 8001816:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001818:	f107 030c 	add.w	r3, r7, #12
 800181c:	4619      	mov	r1, r3
 800181e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001822:	f002 fa3d 	bl	8003ca0 <HAL_GPIO_Init>

}
 8001826:	bf00      	nop
 8001828:	3720      	adds	r7, #32
 800182a:	46bd      	mov	sp, r7
 800182c:	bd80      	pop	{r7, pc}
 800182e:	bf00      	nop
 8001830:	40021000 	.word	0x40021000
 8001834:	48000400 	.word	0x48000400
 8001838:	48000800 	.word	0x48000800
 800183c:	00000000 	.word	0x00000000

08001840 <displayResults>:

/* USER CODE BEGIN 4 */
void displayResults(int ADC_number, int i, int val){
 8001840:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001842:	b0e7      	sub	sp, #412	; 0x19c
 8001844:	af06      	add	r7, sp, #24
 8001846:	f107 030c 	add.w	r3, r7, #12
 800184a:	6018      	str	r0, [r3, #0]
 800184c:	f107 0308 	add.w	r3, r7, #8
 8001850:	6019      	str	r1, [r3, #0]
 8001852:	1d3b      	adds	r3, r7, #4
 8001854:	601a      	str	r2, [r3, #0]
  char uart_buf[350] = {'\0'};	//buffer for output data
 8001856:	f107 0314 	add.w	r3, r7, #20
 800185a:	2200      	movs	r2, #0
 800185c:	601a      	str	r2, [r3, #0]
 800185e:	3304      	adds	r3, #4
 8001860:	f44f 72ad 	mov.w	r2, #346	; 0x15a
 8001864:	2100      	movs	r1, #0
 8001866:	4618      	mov	r0, r3
 8001868:	f005 f886 	bl	8006978 <memset>
  int uart_buf_len = {'\0'};
 800186c:	2300      	movs	r3, #0
 800186e:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
  float voltage = (3.3/4096) * val;
 8001872:	1d3b      	adds	r3, r7, #4
 8001874:	6818      	ldr	r0, [r3, #0]
 8001876:	f7fe fe55 	bl	8000524 <__aeabi_i2d>
 800187a:	a327      	add	r3, pc, #156	; (adr r3, 8001918 <displayResults+0xd8>)
 800187c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001880:	f7fe feba 	bl	80005f8 <__aeabi_dmul>
 8001884:	4602      	mov	r2, r0
 8001886:	460b      	mov	r3, r1
 8001888:	4610      	mov	r0, r2
 800188a:	4619      	mov	r1, r3
 800188c:	f7ff f9ac 	bl	8000be8 <__aeabi_d2f>
 8001890:	4603      	mov	r3, r0
 8001892:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
  float potValue = (10000/128) * i;
 8001896:	f107 0308 	add.w	r3, r7, #8
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	224e      	movs	r2, #78	; 0x4e
 800189e:	fb02 f303 	mul.w	r3, r2, r3
 80018a2:	ee07 3a90 	vmov	s15, r3
 80018a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018aa:	edc7 7a5d 	vstr	s15, [r7, #372]	; 0x174

  uart_buf_len =sprintf(uart_buf, "\tADC: #%d\n \
 80018ae:	f8d7 0174 	ldr.w	r0, [r7, #372]	; 0x174
 80018b2:	f7fe fe49 	bl	8000548 <__aeabi_f2d>
 80018b6:	4604      	mov	r4, r0
 80018b8:	460d      	mov	r5, r1
 80018ba:	f8d7 0178 	ldr.w	r0, [r7, #376]	; 0x178
 80018be:	f7fe fe43 	bl	8000548 <__aeabi_f2d>
 80018c2:	4602      	mov	r2, r0
 80018c4:	460b      	mov	r3, r1
 80018c6:	f107 0008 	add.w	r0, r7, #8
 80018ca:	f107 010c 	add.w	r1, r7, #12
 80018ce:	f107 0614 	add.w	r6, r7, #20
 80018d2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80018d6:	1d3b      	adds	r3, r7, #4
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	9302      	str	r3, [sp, #8]
 80018dc:	e9cd 4500 	strd	r4, r5, [sp]
 80018e0:	6803      	ldr	r3, [r0, #0]
 80018e2:	680a      	ldr	r2, [r1, #0]
 80018e4:	490a      	ldr	r1, [pc, #40]	; (8001910 <displayResults+0xd0>)
 80018e6:	4630      	mov	r0, r6
 80018e8:	f005 fece 	bl	8007688 <siprintf>
 80018ec:	f8c7 017c 	str.w	r0, [r7, #380]	; 0x17c
		  	  	  	  	  	  	  \r\t\tPotentiometer Value (0 - 128): %d\n \
		  	  	  	  	  	  	  \r\t\tResistance: .................. %.0f Ohms\n \
		  	  	  	  	  	  	  \r\t\tADC Value (0 - 4096): ........ %d\n \
		  	  	  	  	  	  	  \r\t\tADC Voltage: ................. %.2fV\n\n\r", ADC_number, i, potValue, val, voltage);	  	//load print buffer with message
  HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
 80018f0:	f8d7 317c 	ldr.w	r3, [r7, #380]	; 0x17c
 80018f4:	b29a      	uxth	r2, r3
 80018f6:	f107 0114 	add.w	r1, r7, #20
 80018fa:	2364      	movs	r3, #100	; 0x64
 80018fc:	4805      	ldr	r0, [pc, #20]	; (8001914 <displayResults+0xd4>)
 80018fe:	f004 fb8b 	bl	8006018 <HAL_UART_Transmit>
}
 8001902:	bf00      	nop
 8001904:	f507 77c2 	add.w	r7, r7, #388	; 0x184
 8001908:	46bd      	mov	sp, r7
 800190a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800190c:	f3af 8000 	nop.w
 8001910:	0800b24c 	.word	0x0800b24c
 8001914:	200003cc 	.word	0x200003cc
 8001918:	66666666 	.word	0x66666666
 800191c:	3f4a6666 	.word	0x3f4a6666

08001920 <targetCheck>:

int targetCheck(int val, int target, int i){
 8001920:	b5b0      	push	{r4, r5, r7, lr}
 8001922:	b084      	sub	sp, #16
 8001924:	af00      	add	r7, sp, #0
 8001926:	60f8      	str	r0, [r7, #12]
 8001928:	60b9      	str	r1, [r7, #8]
 800192a:	607a      	str	r2, [r7, #4]
		//if the analog value is greater than 30% of the target value, decrease 'i' by 30
		else if (val > 1.30 * target)
			i = i - 30;
			*/
		//if the analog value is greater than 20% of the target value, decrease 'i' by 20
		if (val > 1.20 * target)
 800192c:	68f8      	ldr	r0, [r7, #12]
 800192e:	f7fe fdf9 	bl	8000524 <__aeabi_i2d>
 8001932:	4604      	mov	r4, r0
 8001934:	460d      	mov	r5, r1
 8001936:	68b8      	ldr	r0, [r7, #8]
 8001938:	f7fe fdf4 	bl	8000524 <__aeabi_i2d>
 800193c:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001940:	4b8d      	ldr	r3, [pc, #564]	; (8001b78 <targetCheck+0x258>)
 8001942:	f7fe fe59 	bl	80005f8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4620      	mov	r0, r4
 800194c:	4629      	mov	r1, r5
 800194e:	f7ff f8e3 	bl	8000b18 <__aeabi_dcmpgt>
 8001952:	4603      	mov	r3, r0
 8001954:	2b00      	cmp	r3, #0
 8001956:	d003      	beq.n	8001960 <targetCheck+0x40>
			i = i - 20;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	3b14      	subs	r3, #20
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	e018      	b.n	8001992 <targetCheck+0x72>
		//if the analog value is greater than 10% of the target value, decrease 'i' by 10
		else if (val > 1.10 * target)
 8001960:	68f8      	ldr	r0, [r7, #12]
 8001962:	f7fe fddf 	bl	8000524 <__aeabi_i2d>
 8001966:	4604      	mov	r4, r0
 8001968:	460d      	mov	r5, r1
 800196a:	68b8      	ldr	r0, [r7, #8]
 800196c:	f7fe fdda 	bl	8000524 <__aeabi_i2d>
 8001970:	a373      	add	r3, pc, #460	; (adr r3, 8001b40 <targetCheck+0x220>)
 8001972:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001976:	f7fe fe3f 	bl	80005f8 <__aeabi_dmul>
 800197a:	4602      	mov	r2, r0
 800197c:	460b      	mov	r3, r1
 800197e:	4620      	mov	r0, r4
 8001980:	4629      	mov	r1, r5
 8001982:	f7ff f8c9 	bl	8000b18 <__aeabi_dcmpgt>
 8001986:	4603      	mov	r3, r0
 8001988:	2b00      	cmp	r3, #0
 800198a:	d002      	beq.n	8001992 <targetCheck+0x72>
			i = i - 10;
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	3b0a      	subs	r3, #10
 8001990:	607b      	str	r3, [r7, #4]
		//if the analog value is greater than 20% of the target value, decrease 'i' by 5
		if (val > 1.04 * target)
 8001992:	68f8      	ldr	r0, [r7, #12]
 8001994:	f7fe fdc6 	bl	8000524 <__aeabi_i2d>
 8001998:	4604      	mov	r4, r0
 800199a:	460d      	mov	r5, r1
 800199c:	68b8      	ldr	r0, [r7, #8]
 800199e:	f7fe fdc1 	bl	8000524 <__aeabi_i2d>
 80019a2:	a369      	add	r3, pc, #420	; (adr r3, 8001b48 <targetCheck+0x228>)
 80019a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80019a8:	f7fe fe26 	bl	80005f8 <__aeabi_dmul>
 80019ac:	4602      	mov	r2, r0
 80019ae:	460b      	mov	r3, r1
 80019b0:	4620      	mov	r0, r4
 80019b2:	4629      	mov	r1, r5
 80019b4:	f7ff f8b0 	bl	8000b18 <__aeabi_dcmpgt>
 80019b8:	4603      	mov	r3, r0
 80019ba:	2b00      	cmp	r3, #0
 80019bc:	d003      	beq.n	80019c6 <targetCheck+0xa6>
			i = i - 5;
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	3b05      	subs	r3, #5
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	e0aa      	b.n	8001b1c <targetCheck+0x1fc>
		//if the analog value is greater than 20% of the target value, decrease 'i' by 1
		else if (val > target)
 80019c6:	68fa      	ldr	r2, [r7, #12]
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	429a      	cmp	r2, r3
 80019cc:	dd03      	ble.n	80019d6 <targetCheck+0xb6>
			i = i - 1;
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	3b01      	subs	r3, #1
 80019d2:	607b      	str	r3, [r7, #4]
 80019d4:	e0a2      	b.n	8001b1c <targetCheck+0x1fc>
		//--------------------------------------------------------------------------------------------------------------
		//if the analog value is greater than 20% of the target value, decrease 'i' by 50
		else if (val < (1- 0.50) * target){
 80019d6:	68f8      	ldr	r0, [r7, #12]
 80019d8:	f7fe fda4 	bl	8000524 <__aeabi_i2d>
 80019dc:	4604      	mov	r4, r0
 80019de:	460d      	mov	r5, r1
 80019e0:	68b8      	ldr	r0, [r7, #8]
 80019e2:	f7fe fd9f 	bl	8000524 <__aeabi_i2d>
 80019e6:	f04f 0200 	mov.w	r2, #0
 80019ea:	4b64      	ldr	r3, [pc, #400]	; (8001b7c <targetCheck+0x25c>)
 80019ec:	f7fe fe04 	bl	80005f8 <__aeabi_dmul>
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	4620      	mov	r0, r4
 80019f6:	4629      	mov	r1, r5
 80019f8:	f7ff f870 	bl	8000adc <__aeabi_dcmplt>
 80019fc:	4603      	mov	r3, r0
 80019fe:	2b00      	cmp	r3, #0
 8001a00:	d003      	beq.n	8001a0a <targetCheck+0xea>
			i = i + 50;
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	3332      	adds	r3, #50	; 0x32
 8001a06:	607b      	str	r3, [r7, #4]
 8001a08:	e088      	b.n	8001b1c <targetCheck+0x1fc>
		}
		else if (val < (1- 0.04) * target){
 8001a0a:	68f8      	ldr	r0, [r7, #12]
 8001a0c:	f7fe fd8a 	bl	8000524 <__aeabi_i2d>
 8001a10:	4604      	mov	r4, r0
 8001a12:	460d      	mov	r5, r1
 8001a14:	68b8      	ldr	r0, [r7, #8]
 8001a16:	f7fe fd85 	bl	8000524 <__aeabi_i2d>
 8001a1a:	a34d      	add	r3, pc, #308	; (adr r3, 8001b50 <targetCheck+0x230>)
 8001a1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a20:	f7fe fdea 	bl	80005f8 <__aeabi_dmul>
 8001a24:	4602      	mov	r2, r0
 8001a26:	460b      	mov	r3, r1
 8001a28:	4620      	mov	r0, r4
 8001a2a:	4629      	mov	r1, r5
 8001a2c:	f7ff f856 	bl	8000adc <__aeabi_dcmplt>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2b00      	cmp	r3, #0
 8001a34:	d003      	beq.n	8001a3e <targetCheck+0x11e>
			i = i + 5;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	3305      	adds	r3, #5
 8001a3a:	607b      	str	r3, [r7, #4]
 8001a3c:	e06e      	b.n	8001b1c <targetCheck+0x1fc>
		}
		//if the analog value is greater than 40% of the target value, decrease 'i' by 50
		else if (val < (1- 0.10) * target){
 8001a3e:	68f8      	ldr	r0, [r7, #12]
 8001a40:	f7fe fd70 	bl	8000524 <__aeabi_i2d>
 8001a44:	4604      	mov	r4, r0
 8001a46:	460d      	mov	r5, r1
 8001a48:	68b8      	ldr	r0, [r7, #8]
 8001a4a:	f7fe fd6b 	bl	8000524 <__aeabi_i2d>
 8001a4e:	a342      	add	r3, pc, #264	; (adr r3, 8001b58 <targetCheck+0x238>)
 8001a50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a54:	f7fe fdd0 	bl	80005f8 <__aeabi_dmul>
 8001a58:	4602      	mov	r2, r0
 8001a5a:	460b      	mov	r3, r1
 8001a5c:	4620      	mov	r0, r4
 8001a5e:	4629      	mov	r1, r5
 8001a60:	f7ff f83c 	bl	8000adc <__aeabi_dcmplt>
 8001a64:	4603      	mov	r3, r0
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d003      	beq.n	8001a72 <targetCheck+0x152>
			i = i + 10;
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	330a      	adds	r3, #10
 8001a6e:	607b      	str	r3, [r7, #4]
 8001a70:	e054      	b.n	8001b1c <targetCheck+0x1fc>
		}
		//if the analog value is greater than 30% of the target value, decrease 'i' by 50
		else if (val < (1- 0.20) * target){
 8001a72:	68f8      	ldr	r0, [r7, #12]
 8001a74:	f7fe fd56 	bl	8000524 <__aeabi_i2d>
 8001a78:	4604      	mov	r4, r0
 8001a7a:	460d      	mov	r5, r1
 8001a7c:	68b8      	ldr	r0, [r7, #8]
 8001a7e:	f7fe fd51 	bl	8000524 <__aeabi_i2d>
 8001a82:	a337      	add	r3, pc, #220	; (adr r3, 8001b60 <targetCheck+0x240>)
 8001a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a88:	f7fe fdb6 	bl	80005f8 <__aeabi_dmul>
 8001a8c:	4602      	mov	r2, r0
 8001a8e:	460b      	mov	r3, r1
 8001a90:	4620      	mov	r0, r4
 8001a92:	4629      	mov	r1, r5
 8001a94:	f7ff f822 	bl	8000adc <__aeabi_dcmplt>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d003      	beq.n	8001aa6 <targetCheck+0x186>
			i = i + 20;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	3314      	adds	r3, #20
 8001aa2:	607b      	str	r3, [r7, #4]
 8001aa4:	e03a      	b.n	8001b1c <targetCheck+0x1fc>
		}
		//if the analog value is greater than 20% of the target value, decrease 'i' by 50
		else if (val < (1- 0.30) * target){
 8001aa6:	68f8      	ldr	r0, [r7, #12]
 8001aa8:	f7fe fd3c 	bl	8000524 <__aeabi_i2d>
 8001aac:	4604      	mov	r4, r0
 8001aae:	460d      	mov	r5, r1
 8001ab0:	68b8      	ldr	r0, [r7, #8]
 8001ab2:	f7fe fd37 	bl	8000524 <__aeabi_i2d>
 8001ab6:	a32c      	add	r3, pc, #176	; (adr r3, 8001b68 <targetCheck+0x248>)
 8001ab8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001abc:	f7fe fd9c 	bl	80005f8 <__aeabi_dmul>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	460b      	mov	r3, r1
 8001ac4:	4620      	mov	r0, r4
 8001ac6:	4629      	mov	r1, r5
 8001ac8:	f7ff f808 	bl	8000adc <__aeabi_dcmplt>
 8001acc:	4603      	mov	r3, r0
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d003      	beq.n	8001ada <targetCheck+0x1ba>
			i = i + 30;
 8001ad2:	687b      	ldr	r3, [r7, #4]
 8001ad4:	331e      	adds	r3, #30
 8001ad6:	607b      	str	r3, [r7, #4]
 8001ad8:	e020      	b.n	8001b1c <targetCheck+0x1fc>
		}
		//if the analog value is greater than 10% of the target value, decrease 'i' by 50
		else if (val < (1- 0.40) * target){
 8001ada:	68f8      	ldr	r0, [r7, #12]
 8001adc:	f7fe fd22 	bl	8000524 <__aeabi_i2d>
 8001ae0:	4604      	mov	r4, r0
 8001ae2:	460d      	mov	r5, r1
 8001ae4:	68b8      	ldr	r0, [r7, #8]
 8001ae6:	f7fe fd1d 	bl	8000524 <__aeabi_i2d>
 8001aea:	a321      	add	r3, pc, #132	; (adr r3, 8001b70 <targetCheck+0x250>)
 8001aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001af0:	f7fe fd82 	bl	80005f8 <__aeabi_dmul>
 8001af4:	4602      	mov	r2, r0
 8001af6:	460b      	mov	r3, r1
 8001af8:	4620      	mov	r0, r4
 8001afa:	4629      	mov	r1, r5
 8001afc:	f7fe ffee 	bl	8000adc <__aeabi_dcmplt>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d003      	beq.n	8001b0e <targetCheck+0x1ee>
			i = i + 40;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	3328      	adds	r3, #40	; 0x28
 8001b0a:	607b      	str	r3, [r7, #4]
 8001b0c:	e006      	b.n	8001b1c <targetCheck+0x1fc>
		}
		else if (val < target){
 8001b0e:	68fa      	ldr	r2, [r7, #12]
 8001b10:	68bb      	ldr	r3, [r7, #8]
 8001b12:	429a      	cmp	r2, r3
 8001b14:	da02      	bge.n	8001b1c <targetCheck+0x1fc>
			i = i + 1;
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	3301      	adds	r3, #1
 8001b1a:	607b      	str	r3, [r7, #4]
		}
		else
			i = i;

	//dataString = createCSV(val,val,val,tNum);
	if(i > 128){
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	2b80      	cmp	r3, #128	; 0x80
 8001b20:	dd01      	ble.n	8001b26 <targetCheck+0x206>
	  //uart_buf_len =sprintf(uart_buf, "Entered if Statement about 128\n");	  	//load print buffer with message
	  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	  i = 128;
 8001b22:	2380      	movs	r3, #128	; 0x80
 8001b24:	607b      	str	r3, [r7, #4]
	}
	if(i < 0){
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	2b00      	cmp	r3, #0
 8001b2a:	da01      	bge.n	8001b30 <targetCheck+0x210>
	  //uart_buf_len =sprintf(uart_buf, "Entered if Statement below 0\n");	  	//load print buffer with message
	  //HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	  i = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	607b      	str	r3, [r7, #4]
	}
	//uart_buf_len =sprintf(uart_buf, "\rpot value being returned after algorithm = %d\r\n", i);	  	//load print buffer with message
	//HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);		//print to terminal
	return i;
 8001b30:	687b      	ldr	r3, [r7, #4]
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bdb0      	pop	{r4, r5, r7, pc}
 8001b3a:	bf00      	nop
 8001b3c:	f3af 8000 	nop.w
 8001b40:	9999999a 	.word	0x9999999a
 8001b44:	3ff19999 	.word	0x3ff19999
 8001b48:	0a3d70a4 	.word	0x0a3d70a4
 8001b4c:	3ff0a3d7 	.word	0x3ff0a3d7
 8001b50:	eb851eb8 	.word	0xeb851eb8
 8001b54:	3feeb851 	.word	0x3feeb851
 8001b58:	cccccccd 	.word	0xcccccccd
 8001b5c:	3feccccc 	.word	0x3feccccc
 8001b60:	9999999a 	.word	0x9999999a
 8001b64:	3fe99999 	.word	0x3fe99999
 8001b68:	66666666 	.word	0x66666666
 8001b6c:	3fe66666 	.word	0x3fe66666
 8001b70:	33333333 	.word	0x33333333
 8001b74:	3fe33333 	.word	0x3fe33333
 8001b78:	3ff33333 	.word	0x3ff33333
 8001b7c:	3fe00000 	.word	0x3fe00000

08001b80 <HAL_ADC_ConvHalfCpltCallback>:
	//HAL_Delay(100);
	//HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);	//set CS1 pin HIGH.
	//HAL_Delay(100);
	}

void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 8001b80:	b480      	push	{r7}
 8001b82:	b083      	sub	sp, #12
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
	/*char uart_buf[50] = {'\0'};	//buffer for output data
	int uart_buf_len = {'\0'};
	uart_buf_len =sprintf(uart_buf, "\rFirt ADC Handle\r\n\n");	  	//load print buffer with message
	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, uart_buf_len, 100);*/
}
 8001b88:	bf00      	nop
 8001b8a:	370c      	adds	r7, #12
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b92:	4770      	bx	lr

08001b94 <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8001b94:	b480      	push	{r7}
 8001b96:	b083      	sub	sp, #12
 8001b98:	af00      	add	r7, sp, #0
 8001b9a:	6078      	str	r0, [r7, #4]
	adc[0] = adc_buf[0];
 8001b9c:	4b0e      	ldr	r3, [pc, #56]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4a0e      	ldr	r2, [pc, #56]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001ba2:	6013      	str	r3, [r2, #0]
	adc[1] = adc_buf[1];
 8001ba4:	4b0c      	ldr	r3, [pc, #48]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	4a0c      	ldr	r2, [pc, #48]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001baa:	6053      	str	r3, [r2, #4]
	adc[2] = adc_buf[2];
 8001bac:	4b0a      	ldr	r3, [pc, #40]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001bae:	689b      	ldr	r3, [r3, #8]
 8001bb0:	4a0a      	ldr	r2, [pc, #40]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001bb2:	6093      	str	r3, [r2, #8]
	adc[3] = adc_buf[3];
 8001bb4:	4b08      	ldr	r3, [pc, #32]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001bb6:	68db      	ldr	r3, [r3, #12]
 8001bb8:	4a08      	ldr	r2, [pc, #32]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001bba:	60d3      	str	r3, [r2, #12]
	adc[4] = adc_buf[4];
 8001bbc:	4b06      	ldr	r3, [pc, #24]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001bbe:	691b      	ldr	r3, [r3, #16]
 8001bc0:	4a06      	ldr	r2, [pc, #24]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001bc2:	6113      	str	r3, [r2, #16]
	adc[5] = adc_buf[5];
 8001bc4:	4b04      	ldr	r3, [pc, #16]	; (8001bd8 <HAL_ADC_ConvCpltCallback+0x44>)
 8001bc6:	695b      	ldr	r3, [r3, #20]
 8001bc8:	4a04      	ldr	r2, [pc, #16]	; (8001bdc <HAL_ADC_ConvCpltCallback+0x48>)
 8001bca:	6153      	str	r3, [r2, #20]
}
 8001bcc:	bf00      	nop
 8001bce:	370c      	adds	r7, #12
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bd6:	4770      	bx	lr
 8001bd8:	200003b4 	.word	0x200003b4
 8001bdc:	200002f0 	.word	0x200002f0

08001be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be4:	b672      	cpsid	i
}
 8001be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	  /* User can add his own implementation to report the HAL error return state */
	  __disable_irq();
	  while (1){
 8001be8:	e7fe      	b.n	8001be8 <Error_Handler+0x8>
	...

08001bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf2:	4b0f      	ldr	r3, [pc, #60]	; (8001c30 <HAL_MspInit+0x44>)
 8001bf4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001bf6:	4a0e      	ldr	r2, [pc, #56]	; (8001c30 <HAL_MspInit+0x44>)
 8001bf8:	f043 0301 	orr.w	r3, r3, #1
 8001bfc:	6613      	str	r3, [r2, #96]	; 0x60
 8001bfe:	4b0c      	ldr	r3, [pc, #48]	; (8001c30 <HAL_MspInit+0x44>)
 8001c00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001c02:	f003 0301 	and.w	r3, r3, #1
 8001c06:	607b      	str	r3, [r7, #4]
 8001c08:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0a:	4b09      	ldr	r3, [pc, #36]	; (8001c30 <HAL_MspInit+0x44>)
 8001c0c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0e:	4a08      	ldr	r2, [pc, #32]	; (8001c30 <HAL_MspInit+0x44>)
 8001c10:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c14:	6593      	str	r3, [r2, #88]	; 0x58
 8001c16:	4b06      	ldr	r3, [pc, #24]	; (8001c30 <HAL_MspInit+0x44>)
 8001c18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c1e:	603b      	str	r3, [r7, #0]
 8001c20:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c22:	bf00      	nop
 8001c24:	370c      	adds	r7, #12
 8001c26:	46bd      	mov	sp, r7
 8001c28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c2c:	4770      	bx	lr
 8001c2e:	bf00      	nop
 8001c30:	40021000 	.word	0x40021000

08001c34 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08a      	sub	sp, #40	; 0x28
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c3c:	f107 0314 	add.w	r3, r7, #20
 8001c40:	2200      	movs	r2, #0
 8001c42:	601a      	str	r2, [r3, #0]
 8001c44:	605a      	str	r2, [r3, #4]
 8001c46:	609a      	str	r2, [r3, #8]
 8001c48:	60da      	str	r2, [r3, #12]
 8001c4a:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	4a37      	ldr	r2, [pc, #220]	; (8001d30 <HAL_ADC_MspInit+0xfc>)
 8001c52:	4293      	cmp	r3, r2
 8001c54:	d167      	bne.n	8001d26 <HAL_ADC_MspInit+0xf2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001c56:	4b37      	ldr	r3, [pc, #220]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c58:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c5a:	4a36      	ldr	r2, [pc, #216]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c5c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8001c60:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c62:	4b34      	ldr	r3, [pc, #208]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c66:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8001c6a:	613b      	str	r3, [r7, #16]
 8001c6c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001c6e:	4b31      	ldr	r3, [pc, #196]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c72:	4a30      	ldr	r2, [pc, #192]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c74:	f043 0304 	orr.w	r3, r3, #4
 8001c78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c7a:	4b2e      	ldr	r3, [pc, #184]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c7e:	f003 0304 	and.w	r3, r3, #4
 8001c82:	60fb      	str	r3, [r7, #12]
 8001c84:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001c86:	4b2b      	ldr	r3, [pc, #172]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c8a:	4a2a      	ldr	r2, [pc, #168]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c8c:	f043 0301 	orr.w	r3, r3, #1
 8001c90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c92:	4b28      	ldr	r3, [pc, #160]	; (8001d34 <HAL_ADC_MspInit+0x100>)
 8001c94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c96:	f003 0301 	and.w	r3, r3, #1
 8001c9a:	60bb      	str	r3, [r7, #8]
 8001c9c:	68bb      	ldr	r3, [r7, #8]
    PC2     ------> ADC1_IN3
    PC3     ------> ADC1_IN4
    PA0     ------> ADC1_IN5
    PA1     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = Sensor_1_Pin|Sensor_2_Pin|Sensor_3_Pin|Pot_IN_1_Pin;
 8001c9e:	230f      	movs	r3, #15
 8001ca0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001ca2:	230b      	movs	r3, #11
 8001ca4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001caa:	f107 0314 	add.w	r3, r7, #20
 8001cae:	4619      	mov	r1, r3
 8001cb0:	4821      	ldr	r0, [pc, #132]	; (8001d38 <HAL_ADC_MspInit+0x104>)
 8001cb2:	f001 fff5 	bl	8003ca0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = Pot_IN_2_Pin|Pot_IN_3_Pin;
 8001cb6:	2303      	movs	r3, #3
 8001cb8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001cba:	230b      	movs	r3, #11
 8001cbc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001cc2:	f107 0314 	add.w	r3, r7, #20
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ccc:	f001 ffe8 	bl	8003ca0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8001cd0:	4b1a      	ldr	r3, [pc, #104]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cd2:	4a1b      	ldr	r2, [pc, #108]	; (8001d40 <HAL_ADC_MspInit+0x10c>)
 8001cd4:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001cd6:	4b19      	ldr	r3, [pc, #100]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cd8:	2200      	movs	r2, #0
 8001cda:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001cdc:	4b17      	ldr	r3, [pc, #92]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001ce2:	4b16      	ldr	r3, [pc, #88]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001ce8:	4b14      	ldr	r3, [pc, #80]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cea:	2280      	movs	r2, #128	; 0x80
 8001cec:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8001cee:	4b13      	ldr	r3, [pc, #76]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cf0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cf4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8001cf6:	4b11      	ldr	r3, [pc, #68]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001cf8:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001cfc:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8001cfe:	4b0f      	ldr	r3, [pc, #60]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001d00:	2220      	movs	r2, #32
 8001d02:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001d04:	4b0d      	ldr	r3, [pc, #52]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001d0a:	480c      	ldr	r0, [pc, #48]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001d0c:	f001 fd90 	bl	8003830 <HAL_DMA_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <HAL_ADC_MspInit+0xe6>
    {
      Error_Handler();
 8001d16:	f7ff ff63 	bl	8001be0 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001d1a:	687b      	ldr	r3, [r7, #4]
 8001d1c:	4a07      	ldr	r2, [pc, #28]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001d1e:	64da      	str	r2, [r3, #76]	; 0x4c
 8001d20:	4a06      	ldr	r2, [pc, #24]	; (8001d3c <HAL_ADC_MspInit+0x108>)
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8001d26:	bf00      	nop
 8001d28:	3728      	adds	r7, #40	; 0x28
 8001d2a:	46bd      	mov	sp, r7
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	50040000 	.word	0x50040000
 8001d34:	40021000 	.word	0x40021000
 8001d38:	48000800 	.word	0x48000800
 8001d3c:	20000308 	.word	0x20000308
 8001d40:	40020008 	.word	0x40020008

08001d44 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8001d44:	b580      	push	{r7, lr}
 8001d46:	b08a      	sub	sp, #40	; 0x28
 8001d48:	af00      	add	r7, sp, #0
 8001d4a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d4c:	f107 0314 	add.w	r3, r7, #20
 8001d50:	2200      	movs	r2, #0
 8001d52:	601a      	str	r2, [r3, #0]
 8001d54:	605a      	str	r2, [r3, #4]
 8001d56:	609a      	str	r2, [r3, #8]
 8001d58:	60da      	str	r2, [r3, #12]
 8001d5a:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	681b      	ldr	r3, [r3, #0]
 8001d60:	4a1b      	ldr	r2, [pc, #108]	; (8001dd0 <HAL_SPI_MspInit+0x8c>)
 8001d62:	4293      	cmp	r3, r2
 8001d64:	d130      	bne.n	8001dc8 <HAL_SPI_MspInit+0x84>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8001d66:	4b1b      	ldr	r3, [pc, #108]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d6a:	4a1a      	ldr	r2, [pc, #104]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d6c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001d70:	6613      	str	r3, [r2, #96]	; 0x60
 8001d72:	4b18      	ldr	r3, [pc, #96]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d74:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001d76:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001d7a:	613b      	str	r3, [r7, #16]
 8001d7c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d7e:	4b15      	ldr	r3, [pc, #84]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d82:	4a14      	ldr	r2, [pc, #80]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d84:	f043 0301 	orr.w	r3, r3, #1
 8001d88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001d8a:	4b12      	ldr	r3, [pc, #72]	; (8001dd4 <HAL_SPI_MspInit+0x90>)
 8001d8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001d8e:	f003 0301 	and.w	r3, r3, #1
 8001d92:	60fb      	str	r3, [r7, #12]
 8001d94:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 8001d96:	23a0      	movs	r3, #160	; 0xa0
 8001d98:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9a:	2302      	movs	r3, #2
 8001d9c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d9e:	2300      	movs	r3, #0
 8001da0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001da2:	2303      	movs	r3, #3
 8001da4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001da6:	2305      	movs	r3, #5
 8001da8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001daa:	f107 0314 	add.w	r3, r7, #20
 8001dae:	4619      	mov	r1, r3
 8001db0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001db4:	f001 ff74 	bl	8003ca0 <HAL_GPIO_Init>

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8001db8:	2200      	movs	r2, #0
 8001dba:	2100      	movs	r1, #0
 8001dbc:	2023      	movs	r0, #35	; 0x23
 8001dbe:	f001 fd00 	bl	80037c2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8001dc2:	2023      	movs	r0, #35	; 0x23
 8001dc4:	f001 fd19 	bl	80037fa <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 8001dc8:	bf00      	nop
 8001dca:	3728      	adds	r7, #40	; 0x28
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	bd80      	pop	{r7, pc}
 8001dd0:	40013000 	.word	0x40013000
 8001dd4:	40021000 	.word	0x40021000

08001dd8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	b08c      	sub	sp, #48	; 0x30
 8001ddc:	af00      	add	r7, sp, #0
 8001dde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001de0:	f107 031c 	add.w	r3, r7, #28
 8001de4:	2200      	movs	r2, #0
 8001de6:	601a      	str	r2, [r3, #0]
 8001de8:	605a      	str	r2, [r3, #4]
 8001dea:	609a      	str	r2, [r3, #8]
 8001dec:	60da      	str	r2, [r3, #12]
 8001dee:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	4a2e      	ldr	r2, [pc, #184]	; (8001eb0 <HAL_UART_MspInit+0xd8>)
 8001df6:	4293      	cmp	r3, r2
 8001df8:	d128      	bne.n	8001e4c <HAL_UART_MspInit+0x74>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001dfa:	4b2e      	ldr	r3, [pc, #184]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001dfc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001dfe:	4a2d      	ldr	r2, [pc, #180]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e00:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001e04:	6613      	str	r3, [r2, #96]	; 0x60
 8001e06:	4b2b      	ldr	r3, [pc, #172]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e08:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001e0a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001e0e:	61bb      	str	r3, [r7, #24]
 8001e10:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e12:	4b28      	ldr	r3, [pc, #160]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e14:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e16:	4a27      	ldr	r2, [pc, #156]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e18:	f043 0302 	orr.w	r3, r3, #2
 8001e1c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e1e:	4b25      	ldr	r3, [pc, #148]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e20:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e22:	f003 0302 	and.w	r3, r3, #2
 8001e26:	617b      	str	r3, [r7, #20]
 8001e28:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e2a:	23c0      	movs	r3, #192	; 0xc0
 8001e2c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e36:	2303      	movs	r3, #3
 8001e38:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001e3a:	2307      	movs	r3, #7
 8001e3c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e3e:	f107 031c 	add.w	r3, r7, #28
 8001e42:	4619      	mov	r1, r3
 8001e44:	481c      	ldr	r0, [pc, #112]	; (8001eb8 <HAL_UART_MspInit+0xe0>)
 8001e46:	f001 ff2b 	bl	8003ca0 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001e4a:	e02d      	b.n	8001ea8 <HAL_UART_MspInit+0xd0>
  else if(huart->Instance==USART2)
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	4a1a      	ldr	r2, [pc, #104]	; (8001ebc <HAL_UART_MspInit+0xe4>)
 8001e52:	4293      	cmp	r3, r2
 8001e54:	d128      	bne.n	8001ea8 <HAL_UART_MspInit+0xd0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8001e56:	4b17      	ldr	r3, [pc, #92]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e5a:	4a16      	ldr	r2, [pc, #88]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e5c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001e60:	6593      	str	r3, [r2, #88]	; 0x58
 8001e62:	4b14      	ldr	r3, [pc, #80]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e66:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001e6a:	613b      	str	r3, [r7, #16]
 8001e6c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001e6e:	4b11      	ldr	r3, [pc, #68]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e72:	4a10      	ldr	r2, [pc, #64]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e74:	f043 0301 	orr.w	r3, r3, #1
 8001e78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001e7a:	4b0e      	ldr	r3, [pc, #56]	; (8001eb4 <HAL_UART_MspInit+0xdc>)
 8001e7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001e7e:	f003 0301 	and.w	r3, r3, #1
 8001e82:	60fb      	str	r3, [r7, #12]
 8001e84:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = SIM_TX_Pin|GPIO_PIN_3;
 8001e86:	230c      	movs	r3, #12
 8001e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e8a:	2302      	movs	r3, #2
 8001e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e92:	2303      	movs	r3, #3
 8001e94:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001e96:	2307      	movs	r3, #7
 8001e98:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e9a:	f107 031c 	add.w	r3, r7, #28
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001ea4:	f001 fefc 	bl	8003ca0 <HAL_GPIO_Init>
}
 8001ea8:	bf00      	nop
 8001eaa:	3730      	adds	r7, #48	; 0x30
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40013800 	.word	0x40013800
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	48000400 	.word	0x48000400
 8001ebc:	40004400 	.word	0x40004400

08001ec0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001ec4:	bf00      	nop
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ecc:	4770      	bx	lr

08001ece <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001ece:	b480      	push	{r7}
 8001ed0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler+0x4>

08001ed4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001ed4:	b480      	push	{r7}
 8001ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001ed8:	e7fe      	b.n	8001ed8 <MemManage_Handler+0x4>

08001eda <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001eda:	b480      	push	{r7}
 8001edc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001ede:	e7fe      	b.n	8001ede <BusFault_Handler+0x4>

08001ee0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001ee0:	b480      	push	{r7}
 8001ee2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001ee4:	e7fe      	b.n	8001ee4 <UsageFault_Handler+0x4>

08001ee6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001ee6:	b480      	push	{r7}
 8001ee8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001eea:	bf00      	nop
 8001eec:	46bd      	mov	sp, r7
 8001eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ef2:	4770      	bx	lr

08001ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001ef4:	b480      	push	{r7}
 8001ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001ef8:	bf00      	nop
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f02:	b480      	push	{r7}
 8001f04:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f06:	bf00      	nop
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f0e:	4770      	bx	lr

08001f10 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f10:	b580      	push	{r7, lr}
 8001f12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001f14:	f000 f990 	bl	8002238 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f18:	bf00      	nop
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8001f20:	4802      	ldr	r0, [pc, #8]	; (8001f2c <DMA1_Channel1_IRQHandler+0x10>)
 8001f22:	f001 fdde 	bl	8003ae2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001f26:	bf00      	nop
 8001f28:	bd80      	pop	{r7, pc}
 8001f2a:	bf00      	nop
 8001f2c:	20000308 	.word	0x20000308

08001f30 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8001f34:	4802      	ldr	r0, [pc, #8]	; (8001f40 <SPI1_IRQHandler+0x10>)
 8001f36:	f003 fd93 	bl	8005a60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8001f3a:	bf00      	nop
 8001f3c:	bd80      	pop	{r7, pc}
 8001f3e:	bf00      	nop
 8001f40:	20000350 	.word	0x20000350

08001f44 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
	return 1;
 8001f48:	2301      	movs	r3, #1
}
 8001f4a:	4618      	mov	r0, r3
 8001f4c:	46bd      	mov	sp, r7
 8001f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f52:	4770      	bx	lr

08001f54 <_kill>:

int _kill(int pid, int sig)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
 8001f5c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001f5e:	f004 fce1 	bl	8006924 <__errno>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2216      	movs	r2, #22
 8001f66:	601a      	str	r2, [r3, #0]
	return -1;
 8001f68:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001f6c:	4618      	mov	r0, r3
 8001f6e:	3708      	adds	r7, #8
 8001f70:	46bd      	mov	sp, r7
 8001f72:	bd80      	pop	{r7, pc}

08001f74 <_exit>:

void _exit (int status)
{
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001f7c:	f04f 31ff 	mov.w	r1, #4294967295
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ffe7 	bl	8001f54 <_kill>
	while (1) {}		/* Make sure we hang here */
 8001f86:	e7fe      	b.n	8001f86 <_exit+0x12>

08001f88 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b086      	sub	sp, #24
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	60f8      	str	r0, [r7, #12]
 8001f90:	60b9      	str	r1, [r7, #8]
 8001f92:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001f94:	2300      	movs	r3, #0
 8001f96:	617b      	str	r3, [r7, #20]
 8001f98:	e00a      	b.n	8001fb0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001f9a:	f3af 8000 	nop.w
 8001f9e:	4601      	mov	r1, r0
 8001fa0:	68bb      	ldr	r3, [r7, #8]
 8001fa2:	1c5a      	adds	r2, r3, #1
 8001fa4:	60ba      	str	r2, [r7, #8]
 8001fa6:	b2ca      	uxtb	r2, r1
 8001fa8:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	3301      	adds	r3, #1
 8001fae:	617b      	str	r3, [r7, #20]
 8001fb0:	697a      	ldr	r2, [r7, #20]
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	429a      	cmp	r2, r3
 8001fb6:	dbf0      	blt.n	8001f9a <_read+0x12>
	}

return len;
 8001fb8:	687b      	ldr	r3, [r7, #4]
}
 8001fba:	4618      	mov	r0, r3
 8001fbc:	3718      	adds	r7, #24
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	bd80      	pop	{r7, pc}

08001fc2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001fc2:	b580      	push	{r7, lr}
 8001fc4:	b086      	sub	sp, #24
 8001fc6:	af00      	add	r7, sp, #0
 8001fc8:	60f8      	str	r0, [r7, #12]
 8001fca:	60b9      	str	r1, [r7, #8]
 8001fcc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fce:	2300      	movs	r3, #0
 8001fd0:	617b      	str	r3, [r7, #20]
 8001fd2:	e009      	b.n	8001fe8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001fd4:	68bb      	ldr	r3, [r7, #8]
 8001fd6:	1c5a      	adds	r2, r3, #1
 8001fd8:	60ba      	str	r2, [r7, #8]
 8001fda:	781b      	ldrb	r3, [r3, #0]
 8001fdc:	4618      	mov	r0, r3
 8001fde:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001fe2:	697b      	ldr	r3, [r7, #20]
 8001fe4:	3301      	adds	r3, #1
 8001fe6:	617b      	str	r3, [r7, #20]
 8001fe8:	697a      	ldr	r2, [r7, #20]
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	429a      	cmp	r2, r3
 8001fee:	dbf1      	blt.n	8001fd4 <_write+0x12>
	}
	return len;
 8001ff0:	687b      	ldr	r3, [r7, #4]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3718      	adds	r7, #24
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}

08001ffa <_close>:

int _close(int file)
{
 8001ffa:	b480      	push	{r7}
 8001ffc:	b083      	sub	sp, #12
 8001ffe:	af00      	add	r7, sp, #0
 8002000:	6078      	str	r0, [r7, #4]
	return -1;
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002006:	4618      	mov	r0, r3
 8002008:	370c      	adds	r7, #12
 800200a:	46bd      	mov	sp, r7
 800200c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002010:	4770      	bx	lr

08002012 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002012:	b480      	push	{r7}
 8002014:	b083      	sub	sp, #12
 8002016:	af00      	add	r7, sp, #0
 8002018:	6078      	str	r0, [r7, #4]
 800201a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002022:	605a      	str	r2, [r3, #4]
	return 0;
 8002024:	2300      	movs	r3, #0
}
 8002026:	4618      	mov	r0, r3
 8002028:	370c      	adds	r7, #12
 800202a:	46bd      	mov	sp, r7
 800202c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002030:	4770      	bx	lr

08002032 <_isatty>:

int _isatty(int file)
{
 8002032:	b480      	push	{r7}
 8002034:	b083      	sub	sp, #12
 8002036:	af00      	add	r7, sp, #0
 8002038:	6078      	str	r0, [r7, #4]
	return 1;
 800203a:	2301      	movs	r3, #1
}
 800203c:	4618      	mov	r0, r3
 800203e:	370c      	adds	r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr

08002048 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002048:	b480      	push	{r7}
 800204a:	b085      	sub	sp, #20
 800204c:	af00      	add	r7, sp, #0
 800204e:	60f8      	str	r0, [r7, #12]
 8002050:	60b9      	str	r1, [r7, #8]
 8002052:	607a      	str	r2, [r7, #4]
	return 0;
 8002054:	2300      	movs	r3, #0
}
 8002056:	4618      	mov	r0, r3
 8002058:	3714      	adds	r7, #20
 800205a:	46bd      	mov	sp, r7
 800205c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002060:	4770      	bx	lr
	...

08002064 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800206c:	4a14      	ldr	r2, [pc, #80]	; (80020c0 <_sbrk+0x5c>)
 800206e:	4b15      	ldr	r3, [pc, #84]	; (80020c4 <_sbrk+0x60>)
 8002070:	1ad3      	subs	r3, r2, r3
 8002072:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002074:	697b      	ldr	r3, [r7, #20]
 8002076:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initalize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002078:	4b13      	ldr	r3, [pc, #76]	; (80020c8 <_sbrk+0x64>)
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	2b00      	cmp	r3, #0
 800207e:	d102      	bne.n	8002086 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002080:	4b11      	ldr	r3, [pc, #68]	; (80020c8 <_sbrk+0x64>)
 8002082:	4a12      	ldr	r2, [pc, #72]	; (80020cc <_sbrk+0x68>)
 8002084:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002086:	4b10      	ldr	r3, [pc, #64]	; (80020c8 <_sbrk+0x64>)
 8002088:	681a      	ldr	r2, [r3, #0]
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	4413      	add	r3, r2
 800208e:	693a      	ldr	r2, [r7, #16]
 8002090:	429a      	cmp	r2, r3
 8002092:	d207      	bcs.n	80020a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002094:	f004 fc46 	bl	8006924 <__errno>
 8002098:	4603      	mov	r3, r0
 800209a:	220c      	movs	r2, #12
 800209c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800209e:	f04f 33ff 	mov.w	r3, #4294967295
 80020a2:	e009      	b.n	80020b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80020a4:	4b08      	ldr	r3, [pc, #32]	; (80020c8 <_sbrk+0x64>)
 80020a6:	681b      	ldr	r3, [r3, #0]
 80020a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80020aa:	4b07      	ldr	r3, [pc, #28]	; (80020c8 <_sbrk+0x64>)
 80020ac:	681a      	ldr	r2, [r3, #0]
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	4413      	add	r3, r2
 80020b2:	4a05      	ldr	r2, [pc, #20]	; (80020c8 <_sbrk+0x64>)
 80020b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80020b6:	68fb      	ldr	r3, [r7, #12]
}
 80020b8:	4618      	mov	r0, r3
 80020ba:	3718      	adds	r7, #24
 80020bc:	46bd      	mov	sp, r7
 80020be:	bd80      	pop	{r7, pc}
 80020c0:	20018000 	.word	0x20018000
 80020c4:	00000400 	.word	0x00000400
 80020c8:	200001fc 	.word	0x200001fc
 80020cc:	20000468 	.word	0x20000468

080020d0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80020d0:	b480      	push	{r7}
 80020d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80020d4:	4b17      	ldr	r3, [pc, #92]	; (8002134 <SystemInit+0x64>)
 80020d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80020da:	4a16      	ldr	r2, [pc, #88]	; (8002134 <SystemInit+0x64>)
 80020dc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80020e0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80020e4:	4b14      	ldr	r3, [pc, #80]	; (8002138 <SystemInit+0x68>)
 80020e6:	681b      	ldr	r3, [r3, #0]
 80020e8:	4a13      	ldr	r2, [pc, #76]	; (8002138 <SystemInit+0x68>)
 80020ea:	f043 0301 	orr.w	r3, r3, #1
 80020ee:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80020f0:	4b11      	ldr	r3, [pc, #68]	; (8002138 <SystemInit+0x68>)
 80020f2:	2200      	movs	r2, #0
 80020f4:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80020f6:	4b10      	ldr	r3, [pc, #64]	; (8002138 <SystemInit+0x68>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4a0f      	ldr	r2, [pc, #60]	; (8002138 <SystemInit+0x68>)
 80020fc:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002100:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002104:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8002106:	4b0c      	ldr	r3, [pc, #48]	; (8002138 <SystemInit+0x68>)
 8002108:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 800210c:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800210e:	4b0a      	ldr	r3, [pc, #40]	; (8002138 <SystemInit+0x68>)
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	4a09      	ldr	r2, [pc, #36]	; (8002138 <SystemInit+0x68>)
 8002114:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002118:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800211a:	4b07      	ldr	r3, [pc, #28]	; (8002138 <SystemInit+0x68>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002120:	4b04      	ldr	r3, [pc, #16]	; (8002134 <SystemInit+0x64>)
 8002122:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8002126:	609a      	str	r2, [r3, #8]
#endif
}
 8002128:	bf00      	nop
 800212a:	46bd      	mov	sp, r7
 800212c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002130:	4770      	bx	lr
 8002132:	bf00      	nop
 8002134:	e000ed00 	.word	0xe000ed00
 8002138:	40021000 	.word	0x40021000

0800213c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800213c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002174 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002140:	f7ff ffc6 	bl	80020d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002144:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8002146:	e003      	b.n	8002150 <LoopCopyDataInit>

08002148 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8002148:	4b0b      	ldr	r3, [pc, #44]	; (8002178 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800214a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800214c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800214e:	3104      	adds	r1, #4

08002150 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002150:	480a      	ldr	r0, [pc, #40]	; (800217c <LoopForever+0xa>)
	ldr	r3, =_edata
 8002152:	4b0b      	ldr	r3, [pc, #44]	; (8002180 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002154:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8002156:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8002158:	d3f6      	bcc.n	8002148 <CopyDataInit>
	ldr	r2, =_sbss
 800215a:	4a0a      	ldr	r2, [pc, #40]	; (8002184 <LoopForever+0x12>)
	b	LoopFillZerobss
 800215c:	e002      	b.n	8002164 <LoopFillZerobss>

0800215e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800215e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002160:	f842 3b04 	str.w	r3, [r2], #4

08002164 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002164:	4b08      	ldr	r3, [pc, #32]	; (8002188 <LoopForever+0x16>)
	cmp	r2, r3
 8002166:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8002168:	d3f9      	bcc.n	800215e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800216a:	f004 fbe1 	bl	8006930 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800216e:	f7fe ff3d 	bl	8000fec <main>

08002172 <LoopForever>:

LoopForever:
    b LoopForever
 8002172:	e7fe      	b.n	8002172 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002174:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8002178:	0800b864 	.word	0x0800b864
	ldr	r0, =_sdata
 800217c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8002180:	200001e0 	.word	0x200001e0
	ldr	r2, =_sbss
 8002184:	200001e0 	.word	0x200001e0
	ldr	r3, = _ebss
 8002188:	20000464 	.word	0x20000464

0800218c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800218c:	e7fe      	b.n	800218c <ADC1_2_IRQHandler>

0800218e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002194:	2300      	movs	r3, #0
 8002196:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002198:	2003      	movs	r0, #3
 800219a:	f001 fb07 	bl	80037ac <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800219e:	2000      	movs	r0, #0
 80021a0:	f000 f80e 	bl	80021c0 <HAL_InitTick>
 80021a4:	4603      	mov	r3, r0
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d002      	beq.n	80021b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80021aa:	2301      	movs	r3, #1
 80021ac:	71fb      	strb	r3, [r7, #7]
 80021ae:	e001      	b.n	80021b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80021b0:	f7ff fd1c 	bl	8001bec <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80021b4:	79fb      	ldrb	r3, [r7, #7]
}
 80021b6:	4618      	mov	r0, r3
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
	...

080021c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b084      	sub	sp, #16
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80021c8:	2300      	movs	r3, #0
 80021ca:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 80021cc:	4b17      	ldr	r3, [pc, #92]	; (800222c <HAL_InitTick+0x6c>)
 80021ce:	781b      	ldrb	r3, [r3, #0]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d023      	beq.n	800221c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 80021d4:	4b16      	ldr	r3, [pc, #88]	; (8002230 <HAL_InitTick+0x70>)
 80021d6:	681a      	ldr	r2, [r3, #0]
 80021d8:	4b14      	ldr	r3, [pc, #80]	; (800222c <HAL_InitTick+0x6c>)
 80021da:	781b      	ldrb	r3, [r3, #0]
 80021dc:	4619      	mov	r1, r3
 80021de:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80021e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80021e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80021ea:	4618      	mov	r0, r3
 80021ec:	f001 fb13 	bl	8003816 <HAL_SYSTICK_Config>
 80021f0:	4603      	mov	r3, r0
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10f      	bne.n	8002216 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	2b0f      	cmp	r3, #15
 80021fa:	d809      	bhi.n	8002210 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021fc:	2200      	movs	r2, #0
 80021fe:	6879      	ldr	r1, [r7, #4]
 8002200:	f04f 30ff 	mov.w	r0, #4294967295
 8002204:	f001 fadd 	bl	80037c2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002208:	4a0a      	ldr	r2, [pc, #40]	; (8002234 <HAL_InitTick+0x74>)
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	6013      	str	r3, [r2, #0]
 800220e:	e007      	b.n	8002220 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002210:	2301      	movs	r3, #1
 8002212:	73fb      	strb	r3, [r7, #15]
 8002214:	e004      	b.n	8002220 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002216:	2301      	movs	r3, #1
 8002218:	73fb      	strb	r3, [r7, #15]
 800221a:	e001      	b.n	8002220 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800221c:	2301      	movs	r3, #1
 800221e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002220:	7bfb      	ldrb	r3, [r7, #15]
}
 8002222:	4618      	mov	r0, r3
 8002224:	3710      	adds	r7, #16
 8002226:	46bd      	mov	sp, r7
 8002228:	bd80      	pop	{r7, pc}
 800222a:	bf00      	nop
 800222c:	20000008 	.word	0x20000008
 8002230:	20000000 	.word	0x20000000
 8002234:	20000004 	.word	0x20000004

08002238 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002238:	b480      	push	{r7}
 800223a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800223c:	4b06      	ldr	r3, [pc, #24]	; (8002258 <HAL_IncTick+0x20>)
 800223e:	781b      	ldrb	r3, [r3, #0]
 8002240:	461a      	mov	r2, r3
 8002242:	4b06      	ldr	r3, [pc, #24]	; (800225c <HAL_IncTick+0x24>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	4413      	add	r3, r2
 8002248:	4a04      	ldr	r2, [pc, #16]	; (800225c <HAL_IncTick+0x24>)
 800224a:	6013      	str	r3, [r2, #0]
}
 800224c:	bf00      	nop
 800224e:	46bd      	mov	sp, r7
 8002250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002254:	4770      	bx	lr
 8002256:	bf00      	nop
 8002258:	20000008 	.word	0x20000008
 800225c:	20000450 	.word	0x20000450

08002260 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002260:	b480      	push	{r7}
 8002262:	af00      	add	r7, sp, #0
  return uwTick;
 8002264:	4b03      	ldr	r3, [pc, #12]	; (8002274 <HAL_GetTick+0x14>)
 8002266:	681b      	ldr	r3, [r3, #0]
}
 8002268:	4618      	mov	r0, r3
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	20000450 	.word	0x20000450

08002278 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b084      	sub	sp, #16
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002280:	f7ff ffee 	bl	8002260 <HAL_GetTick>
 8002284:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002290:	d005      	beq.n	800229e <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8002292:	4b0a      	ldr	r3, [pc, #40]	; (80022bc <HAL_Delay+0x44>)
 8002294:	781b      	ldrb	r3, [r3, #0]
 8002296:	461a      	mov	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4413      	add	r3, r2
 800229c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800229e:	bf00      	nop
 80022a0:	f7ff ffde 	bl	8002260 <HAL_GetTick>
 80022a4:	4602      	mov	r2, r0
 80022a6:	68bb      	ldr	r3, [r7, #8]
 80022a8:	1ad3      	subs	r3, r2, r3
 80022aa:	68fa      	ldr	r2, [r7, #12]
 80022ac:	429a      	cmp	r2, r3
 80022ae:	d8f7      	bhi.n	80022a0 <HAL_Delay+0x28>
  {
  }
}
 80022b0:	bf00      	nop
 80022b2:	bf00      	nop
 80022b4:	3710      	adds	r7, #16
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000008 	.word	0x20000008

080022c0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
 80022c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	689b      	ldr	r3, [r3, #8]
 80022ce:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80022d2:	683b      	ldr	r3, [r7, #0]
 80022d4:	431a      	orrs	r2, r3
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	609a      	str	r2, [r3, #8]
}
 80022da:	bf00      	nop
 80022dc:	370c      	adds	r7, #12
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr

080022e6 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80022e6:	b480      	push	{r7}
 80022e8:	b083      	sub	sp, #12
 80022ea:	af00      	add	r7, sp, #0
 80022ec:	6078      	str	r0, [r7, #4]
 80022ee:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	689b      	ldr	r3, [r3, #8]
 80022f4:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 80022f8:	683b      	ldr	r3, [r7, #0]
 80022fa:	431a      	orrs	r2, r3
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	609a      	str	r2, [r3, #8]
}
 8002300:	bf00      	nop
 8002302:	370c      	adds	r7, #12
 8002304:	46bd      	mov	sp, r7
 8002306:	f85d 7b04 	ldr.w	r7, [sp], #4
 800230a:	4770      	bx	lr

0800230c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800230c:	b480      	push	{r7}
 800230e:	b083      	sub	sp, #12
 8002310:	af00      	add	r7, sp, #0
 8002312:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	689b      	ldr	r3, [r3, #8]
 8002318:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800231c:	4618      	mov	r0, r3
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr

08002328 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002328:	b480      	push	{r7}
 800232a:	b087      	sub	sp, #28
 800232c:	af00      	add	r7, sp, #0
 800232e:	60f8      	str	r0, [r7, #12]
 8002330:	60b9      	str	r1, [r7, #8]
 8002332:	607a      	str	r2, [r7, #4]
 8002334:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002336:	68fb      	ldr	r3, [r7, #12]
 8002338:	3360      	adds	r3, #96	; 0x60
 800233a:	461a      	mov	r2, r3
 800233c:	68bb      	ldr	r3, [r7, #8]
 800233e:	009b      	lsls	r3, r3, #2
 8002340:	4413      	add	r3, r2
 8002342:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002344:	697b      	ldr	r3, [r7, #20]
 8002346:	681a      	ldr	r2, [r3, #0]
 8002348:	4b08      	ldr	r3, [pc, #32]	; (800236c <LL_ADC_SetOffset+0x44>)
 800234a:	4013      	ands	r3, r2
 800234c:	687a      	ldr	r2, [r7, #4]
 800234e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002352:	683a      	ldr	r2, [r7, #0]
 8002354:	430a      	orrs	r2, r1
 8002356:	4313      	orrs	r3, r2
 8002358:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800235c:	697b      	ldr	r3, [r7, #20]
 800235e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002360:	bf00      	nop
 8002362:	371c      	adds	r7, #28
 8002364:	46bd      	mov	sp, r7
 8002366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800236a:	4770      	bx	lr
 800236c:	03fff000 	.word	0x03fff000

08002370 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8002370:	b480      	push	{r7}
 8002372:	b085      	sub	sp, #20
 8002374:	af00      	add	r7, sp, #0
 8002376:	6078      	str	r0, [r7, #4]
 8002378:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	3360      	adds	r3, #96	; 0x60
 800237e:	461a      	mov	r2, r3
 8002380:	683b      	ldr	r3, [r7, #0]
 8002382:	009b      	lsls	r3, r3, #2
 8002384:	4413      	add	r3, r2
 8002386:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8002390:	4618      	mov	r0, r3
 8002392:	3714      	adds	r7, #20
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr

0800239c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800239c:	b480      	push	{r7}
 800239e:	b087      	sub	sp, #28
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	60f8      	str	r0, [r7, #12]
 80023a4:	60b9      	str	r1, [r7, #8]
 80023a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80023a8:	68fb      	ldr	r3, [r7, #12]
 80023aa:	3360      	adds	r3, #96	; 0x60
 80023ac:	461a      	mov	r2, r3
 80023ae:	68bb      	ldr	r3, [r7, #8]
 80023b0:	009b      	lsls	r3, r3, #2
 80023b2:	4413      	add	r3, r2
 80023b4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80023b6:	697b      	ldr	r3, [r7, #20]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	431a      	orrs	r2, r3
 80023c2:	697b      	ldr	r3, [r7, #20]
 80023c4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80023c6:	bf00      	nop
 80023c8:	371c      	adds	r7, #28
 80023ca:	46bd      	mov	sp, r7
 80023cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d0:	4770      	bx	lr

080023d2 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	68db      	ldr	r3, [r3, #12]
 80023de:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80023e6:	2301      	movs	r3, #1
 80023e8:	e000      	b.n	80023ec <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80023ea:	2300      	movs	r3, #0
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	370c      	adds	r7, #12
 80023f0:	46bd      	mov	sp, r7
 80023f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f6:	4770      	bx	lr

080023f8 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80023f8:	b480      	push	{r7}
 80023fa:	b087      	sub	sp, #28
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	60f8      	str	r0, [r7, #12]
 8002400:	60b9      	str	r1, [r7, #8]
 8002402:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	3330      	adds	r3, #48	; 0x30
 8002408:	461a      	mov	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	0a1b      	lsrs	r3, r3, #8
 800240e:	009b      	lsls	r3, r3, #2
 8002410:	f003 030c 	and.w	r3, r3, #12
 8002414:	4413      	add	r3, r2
 8002416:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002418:	697b      	ldr	r3, [r7, #20]
 800241a:	681a      	ldr	r2, [r3, #0]
 800241c:	68bb      	ldr	r3, [r7, #8]
 800241e:	f003 031f 	and.w	r3, r3, #31
 8002422:	211f      	movs	r1, #31
 8002424:	fa01 f303 	lsl.w	r3, r1, r3
 8002428:	43db      	mvns	r3, r3
 800242a:	401a      	ands	r2, r3
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	0e9b      	lsrs	r3, r3, #26
 8002430:	f003 011f 	and.w	r1, r3, #31
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	f003 031f 	and.w	r3, r3, #31
 800243a:	fa01 f303 	lsl.w	r3, r1, r3
 800243e:	431a      	orrs	r2, r3
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8002444:	bf00      	nop
 8002446:	371c      	adds	r7, #28
 8002448:	46bd      	mov	sp, r7
 800244a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800244e:	4770      	bx	lr

08002450 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8002450:	b480      	push	{r7}
 8002452:	b087      	sub	sp, #28
 8002454:	af00      	add	r7, sp, #0
 8002456:	60f8      	str	r0, [r7, #12]
 8002458:	60b9      	str	r1, [r7, #8]
 800245a:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	3314      	adds	r3, #20
 8002460:	461a      	mov	r2, r3
 8002462:	68bb      	ldr	r3, [r7, #8]
 8002464:	0e5b      	lsrs	r3, r3, #25
 8002466:	009b      	lsls	r3, r3, #2
 8002468:	f003 0304 	and.w	r3, r3, #4
 800246c:	4413      	add	r3, r2
 800246e:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	681a      	ldr	r2, [r3, #0]
 8002474:	68bb      	ldr	r3, [r7, #8]
 8002476:	0d1b      	lsrs	r3, r3, #20
 8002478:	f003 031f 	and.w	r3, r3, #31
 800247c:	2107      	movs	r1, #7
 800247e:	fa01 f303 	lsl.w	r3, r1, r3
 8002482:	43db      	mvns	r3, r3
 8002484:	401a      	ands	r2, r3
 8002486:	68bb      	ldr	r3, [r7, #8]
 8002488:	0d1b      	lsrs	r3, r3, #20
 800248a:	f003 031f 	and.w	r3, r3, #31
 800248e:	6879      	ldr	r1, [r7, #4]
 8002490:	fa01 f303 	lsl.w	r3, r1, r3
 8002494:	431a      	orrs	r2, r3
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 800249a:	bf00      	nop
 800249c:	371c      	adds	r7, #28
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
	...

080024a8 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80024a8:	b480      	push	{r7}
 80024aa:	b085      	sub	sp, #20
 80024ac:	af00      	add	r7, sp, #0
 80024ae:	60f8      	str	r0, [r7, #12]
 80024b0:	60b9      	str	r1, [r7, #8]
 80024b2:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 80024ba:	68bb      	ldr	r3, [r7, #8]
 80024bc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024c0:	43db      	mvns	r3, r3
 80024c2:	401a      	ands	r2, r3
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	f003 0318 	and.w	r3, r3, #24
 80024ca:	4908      	ldr	r1, [pc, #32]	; (80024ec <LL_ADC_SetChannelSingleDiff+0x44>)
 80024cc:	40d9      	lsrs	r1, r3
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	400b      	ands	r3, r1
 80024d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80024d6:	431a      	orrs	r2, r3
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
 80024ea:	bf00      	nop
 80024ec:	0007ffff 	.word	0x0007ffff

080024f0 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80024f0:	b480      	push	{r7}
 80024f2:	b083      	sub	sp, #12
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	689b      	ldr	r3, [r3, #8]
 80024fc:	f003 031f 	and.w	r3, r3, #31
}
 8002500:	4618      	mov	r0, r3
 8002502:	370c      	adds	r7, #12
 8002504:	46bd      	mov	sp, r7
 8002506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250a:	4770      	bx	lr

0800250c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	689b      	ldr	r3, [r3, #8]
 8002518:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 800251c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002520:	687a      	ldr	r2, [r7, #4]
 8002522:	6093      	str	r3, [r2, #8]
}
 8002524:	bf00      	nop
 8002526:	370c      	adds	r7, #12
 8002528:	46bd      	mov	sp, r7
 800252a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800252e:	4770      	bx	lr

08002530 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002530:	b480      	push	{r7}
 8002532:	b083      	sub	sp, #12
 8002534:	af00      	add	r7, sp, #0
 8002536:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	689b      	ldr	r3, [r3, #8]
 800253c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002540:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8002544:	d101      	bne.n	800254a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8002546:	2301      	movs	r3, #1
 8002548:	e000      	b.n	800254c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 800254a:	2300      	movs	r3, #0
}
 800254c:	4618      	mov	r0, r3
 800254e:	370c      	adds	r7, #12
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr

08002558 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002558:	b480      	push	{r7}
 800255a:	b083      	sub	sp, #12
 800255c:	af00      	add	r7, sp, #0
 800255e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8002568:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800256c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8002574:	bf00      	nop
 8002576:	370c      	adds	r7, #12
 8002578:	46bd      	mov	sp, r7
 800257a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800257e:	4770      	bx	lr

08002580 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8002580:	b480      	push	{r7}
 8002582:	b083      	sub	sp, #12
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	689b      	ldr	r3, [r3, #8]
 800258c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002590:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8002594:	d101      	bne.n	800259a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8002596:	2301      	movs	r3, #1
 8002598:	e000      	b.n	800259c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 800259a:	2300      	movs	r3, #0
}
 800259c:	4618      	mov	r0, r3
 800259e:	370c      	adds	r7, #12
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr

080025a8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80025a8:	b480      	push	{r7}
 80025aa:	b083      	sub	sp, #12
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	689b      	ldr	r3, [r3, #8]
 80025b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80025b8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80025bc:	f043 0201 	orr.w	r2, r3, #1
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80025c4:	bf00      	nop
 80025c6:	370c      	adds	r7, #12
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b083      	sub	sp, #12
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	689b      	ldr	r3, [r3, #8]
 80025dc:	f003 0301 	and.w	r3, r3, #1
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d101      	bne.n	80025e8 <LL_ADC_IsEnabled+0x18>
 80025e4:	2301      	movs	r3, #1
 80025e6:	e000      	b.n	80025ea <LL_ADC_IsEnabled+0x1a>
 80025e8:	2300      	movs	r3, #0
}
 80025ea:	4618      	mov	r0, r3
 80025ec:	370c      	adds	r7, #12
 80025ee:	46bd      	mov	sp, r7
 80025f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f4:	4770      	bx	lr

080025f6 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80025f6:	b480      	push	{r7}
 80025f8:	b083      	sub	sp, #12
 80025fa:	af00      	add	r7, sp, #0
 80025fc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	689b      	ldr	r3, [r3, #8]
 8002602:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002606:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800260a:	f043 0204 	orr.w	r2, r3, #4
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002612:	bf00      	nop
 8002614:	370c      	adds	r7, #12
 8002616:	46bd      	mov	sp, r7
 8002618:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261c:	4770      	bx	lr

0800261e <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 800261e:	b480      	push	{r7}
 8002620:	b083      	sub	sp, #12
 8002622:	af00      	add	r7, sp, #0
 8002624:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	689b      	ldr	r3, [r3, #8]
 800262a:	f003 0304 	and.w	r3, r3, #4
 800262e:	2b04      	cmp	r3, #4
 8002630:	d101      	bne.n	8002636 <LL_ADC_REG_IsConversionOngoing+0x18>
 8002632:	2301      	movs	r3, #1
 8002634:	e000      	b.n	8002638 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8002636:	2300      	movs	r3, #0
}
 8002638:	4618      	mov	r0, r3
 800263a:	370c      	adds	r7, #12
 800263c:	46bd      	mov	sp, r7
 800263e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002642:	4770      	bx	lr

08002644 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002644:	b480      	push	{r7}
 8002646:	b083      	sub	sp, #12
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	689b      	ldr	r3, [r3, #8]
 8002650:	f003 0308 	and.w	r3, r3, #8
 8002654:	2b08      	cmp	r3, #8
 8002656:	d101      	bne.n	800265c <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002658:	2301      	movs	r3, #1
 800265a:	e000      	b.n	800265e <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800265c:	2300      	movs	r3, #0
}
 800265e:	4618      	mov	r0, r3
 8002660:	370c      	adds	r7, #12
 8002662:	46bd      	mov	sp, r7
 8002664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002668:	4770      	bx	lr
	...

0800266c <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 800266c:	b590      	push	{r4, r7, lr}
 800266e:	b089      	sub	sp, #36	; 0x24
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002674:	2300      	movs	r3, #0
 8002676:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002678:	2300      	movs	r3, #0
 800267a:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2b00      	cmp	r3, #0
 8002680:	d101      	bne.n	8002686 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002682:	2301      	movs	r3, #1
 8002684:	e136      	b.n	80028f4 <HAL_ADC_Init+0x288>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	691b      	ldr	r3, [r3, #16]
 800268a:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002690:	2b00      	cmp	r3, #0
 8002692:	d109      	bne.n	80026a8 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7ff facd 	bl	8001c34 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	2200      	movs	r2, #0
 800269e:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80026a0:	687b      	ldr	r3, [r7, #4]
 80026a2:	2200      	movs	r2, #0
 80026a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4618      	mov	r0, r3
 80026ae:	f7ff ff3f 	bl	8002530 <LL_ADC_IsDeepPowerDownEnabled>
 80026b2:	4603      	mov	r3, r0
 80026b4:	2b00      	cmp	r3, #0
 80026b6:	d004      	beq.n	80026c2 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff25 	bl	800250c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026c2:	687b      	ldr	r3, [r7, #4]
 80026c4:	681b      	ldr	r3, [r3, #0]
 80026c6:	4618      	mov	r0, r3
 80026c8:	f7ff ff5a 	bl	8002580 <LL_ADC_IsInternalRegulatorEnabled>
 80026cc:	4603      	mov	r3, r0
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d115      	bne.n	80026fe <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	4618      	mov	r0, r3
 80026d8:	f7ff ff3e 	bl	8002558 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80026dc:	4b87      	ldr	r3, [pc, #540]	; (80028fc <HAL_ADC_Init+0x290>)
 80026de:	681b      	ldr	r3, [r3, #0]
 80026e0:	099b      	lsrs	r3, r3, #6
 80026e2:	4a87      	ldr	r2, [pc, #540]	; (8002900 <HAL_ADC_Init+0x294>)
 80026e4:	fba2 2303 	umull	r2, r3, r2, r3
 80026e8:	099b      	lsrs	r3, r3, #6
 80026ea:	3301      	adds	r3, #1
 80026ec:	005b      	lsls	r3, r3, #1
 80026ee:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026f0:	e002      	b.n	80026f8 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80026f2:	68bb      	ldr	r3, [r7, #8]
 80026f4:	3b01      	subs	r3, #1
 80026f6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80026f8:	68bb      	ldr	r3, [r7, #8]
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d1f9      	bne.n	80026f2 <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4618      	mov	r0, r3
 8002704:	f7ff ff3c 	bl	8002580 <LL_ADC_IsInternalRegulatorEnabled>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d10d      	bne.n	800272a <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002712:	f043 0210 	orr.w	r2, r3, #16
 8002716:	687b      	ldr	r3, [r7, #4]
 8002718:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800271e:	f043 0201 	orr.w	r2, r3, #1
 8002722:	687b      	ldr	r3, [r7, #4]
 8002724:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002726:	2301      	movs	r3, #1
 8002728:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	4618      	mov	r0, r3
 8002730:	f7ff ff75 	bl	800261e <LL_ADC_REG_IsConversionOngoing>
 8002734:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800273a:	f003 0310 	and.w	r3, r3, #16
 800273e:	2b00      	cmp	r3, #0
 8002740:	f040 80cf 	bne.w	80028e2 <HAL_ADC_Init+0x276>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002744:	697b      	ldr	r3, [r7, #20]
 8002746:	2b00      	cmp	r3, #0
 8002748:	f040 80cb 	bne.w	80028e2 <HAL_ADC_Init+0x276>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002750:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002754:	f043 0202 	orr.w	r2, r3, #2
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4618      	mov	r0, r3
 8002762:	f7ff ff35 	bl	80025d0 <LL_ADC_IsEnabled>
 8002766:	4603      	mov	r3, r0
 8002768:	2b00      	cmp	r3, #0
 800276a:	d115      	bne.n	8002798 <HAL_ADC_Init+0x12c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800276c:	4865      	ldr	r0, [pc, #404]	; (8002904 <HAL_ADC_Init+0x298>)
 800276e:	f7ff ff2f 	bl	80025d0 <LL_ADC_IsEnabled>
 8002772:	4604      	mov	r4, r0
 8002774:	4864      	ldr	r0, [pc, #400]	; (8002908 <HAL_ADC_Init+0x29c>)
 8002776:	f7ff ff2b 	bl	80025d0 <LL_ADC_IsEnabled>
 800277a:	4603      	mov	r3, r0
 800277c:	431c      	orrs	r4, r3
 800277e:	4863      	ldr	r0, [pc, #396]	; (800290c <HAL_ADC_Init+0x2a0>)
 8002780:	f7ff ff26 	bl	80025d0 <LL_ADC_IsEnabled>
 8002784:	4603      	mov	r3, r0
 8002786:	4323      	orrs	r3, r4
 8002788:	2b00      	cmp	r3, #0
 800278a:	d105      	bne.n	8002798 <HAL_ADC_Init+0x12c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	685b      	ldr	r3, [r3, #4]
 8002790:	4619      	mov	r1, r3
 8002792:	485f      	ldr	r0, [pc, #380]	; (8002910 <HAL_ADC_Init+0x2a4>)
 8002794:	f7ff fd94 	bl	80022c0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	7e5b      	ldrb	r3, [r3, #25]
 800279c:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027a2:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80027a8:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80027ae:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027b6:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80027b8:	4313      	orrs	r3, r2
 80027ba:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	f893 3020 	ldrb.w	r3, [r3, #32]
 80027c2:	2b01      	cmp	r3, #1
 80027c4:	d106      	bne.n	80027d4 <HAL_ADC_Init+0x168>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80027ca:	3b01      	subs	r3, #1
 80027cc:	045b      	lsls	r3, r3, #17
 80027ce:	69ba      	ldr	r2, [r7, #24]
 80027d0:	4313      	orrs	r3, r2
 80027d2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d009      	beq.n	80027f0 <HAL_ADC_Init+0x184>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027e0:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027e8:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80027ea:	69ba      	ldr	r2, [r7, #24]
 80027ec:	4313      	orrs	r3, r2
 80027ee:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68da      	ldr	r2, [r3, #12]
 80027f6:	4b47      	ldr	r3, [pc, #284]	; (8002914 <HAL_ADC_Init+0x2a8>)
 80027f8:	4013      	ands	r3, r2
 80027fa:	687a      	ldr	r2, [r7, #4]
 80027fc:	6812      	ldr	r2, [r2, #0]
 80027fe:	69b9      	ldr	r1, [r7, #24]
 8002800:	430b      	orrs	r3, r1
 8002802:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4618      	mov	r0, r3
 800280a:	f7ff ff08 	bl	800261e <LL_ADC_REG_IsConversionOngoing>
 800280e:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4618      	mov	r0, r3
 8002816:	f7ff ff15 	bl	8002644 <LL_ADC_INJ_IsConversionOngoing>
 800281a:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800281c:	693b      	ldr	r3, [r7, #16]
 800281e:	2b00      	cmp	r3, #0
 8002820:	d13d      	bne.n	800289e <HAL_ADC_Init+0x232>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2b00      	cmp	r3, #0
 8002826:	d13a      	bne.n	800289e <HAL_ADC_Init+0x232>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800282c:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002834:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002836:	4313      	orrs	r3, r2
 8002838:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	68db      	ldr	r3, [r3, #12]
 8002840:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002844:	f023 0302 	bic.w	r3, r3, #2
 8002848:	687a      	ldr	r2, [r7, #4]
 800284a:	6812      	ldr	r2, [r2, #0]
 800284c:	69b9      	ldr	r1, [r7, #24]
 800284e:	430b      	orrs	r3, r1
 8002850:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002858:	2b01      	cmp	r3, #1
 800285a:	d118      	bne.n	800288e <HAL_ADC_Init+0x222>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002866:	f023 0304 	bic.w	r3, r3, #4
 800286a:	687a      	ldr	r2, [r7, #4]
 800286c:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 800286e:	687a      	ldr	r2, [r7, #4]
 8002870:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002872:	4311      	orrs	r1, r2
 8002874:	687a      	ldr	r2, [r7, #4]
 8002876:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002878:	4311      	orrs	r1, r2
 800287a:	687a      	ldr	r2, [r7, #4]
 800287c:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800287e:	430a      	orrs	r2, r1
 8002880:	431a      	orrs	r2, r3
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f042 0201 	orr.w	r2, r2, #1
 800288a:	611a      	str	r2, [r3, #16]
 800288c:	e007      	b.n	800289e <HAL_ADC_Init+0x232>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	691a      	ldr	r2, [r3, #16]
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	f022 0201 	bic.w	r2, r2, #1
 800289c:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	691b      	ldr	r3, [r3, #16]
 80028a2:	2b01      	cmp	r3, #1
 80028a4:	d10c      	bne.n	80028c0 <HAL_ADC_Init+0x254>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80028ac:	f023 010f 	bic.w	r1, r3, #15
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	69db      	ldr	r3, [r3, #28]
 80028b4:	1e5a      	subs	r2, r3, #1
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	430a      	orrs	r2, r1
 80028bc:	631a      	str	r2, [r3, #48]	; 0x30
 80028be:	e007      	b.n	80028d0 <HAL_ADC_Init+0x264>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	681b      	ldr	r3, [r3, #0]
 80028c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f022 020f 	bic.w	r2, r2, #15
 80028ce:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028d4:	f023 0303 	bic.w	r3, r3, #3
 80028d8:	f043 0201 	orr.w	r2, r3, #1
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	655a      	str	r2, [r3, #84]	; 0x54
 80028e0:	e007      	b.n	80028f2 <HAL_ADC_Init+0x286>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80028e6:	f043 0210 	orr.w	r2, r3, #16
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80028ee:	2301      	movs	r3, #1
 80028f0:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80028f2:	7ffb      	ldrb	r3, [r7, #31]
}
 80028f4:	4618      	mov	r0, r3
 80028f6:	3724      	adds	r7, #36	; 0x24
 80028f8:	46bd      	mov	sp, r7
 80028fa:	bd90      	pop	{r4, r7, pc}
 80028fc:	20000000 	.word	0x20000000
 8002900:	053e2d63 	.word	0x053e2d63
 8002904:	50040000 	.word	0x50040000
 8002908:	50040100 	.word	0x50040100
 800290c:	50040200 	.word	0x50040200
 8002910:	50040300 	.word	0x50040300
 8002914:	fff0c007 	.word	0xfff0c007

08002918 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b086      	sub	sp, #24
 800291c:	af00      	add	r7, sp, #0
 800291e:	60f8      	str	r0, [r7, #12]
 8002920:	60b9      	str	r1, [r7, #8]
 8002922:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002924:	4850      	ldr	r0, [pc, #320]	; (8002a68 <HAL_ADC_Start_DMA+0x150>)
 8002926:	f7ff fde3 	bl	80024f0 <LL_ADC_GetMultimode>
 800292a:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	4618      	mov	r0, r3
 8002932:	f7ff fe74 	bl	800261e <LL_ADC_REG_IsConversionOngoing>
 8002936:	4603      	mov	r3, r0
 8002938:	2b00      	cmp	r3, #0
 800293a:	f040 808e 	bne.w	8002a5a <HAL_ADC_Start_DMA+0x142>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002944:	2b01      	cmp	r3, #1
 8002946:	d101      	bne.n	800294c <HAL_ADC_Start_DMA+0x34>
 8002948:	2302      	movs	r3, #2
 800294a:	e089      	b.n	8002a60 <HAL_ADC_Start_DMA+0x148>
 800294c:	68fb      	ldr	r3, [r7, #12]
 800294e:	2201      	movs	r2, #1
 8002950:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8002954:	693b      	ldr	r3, [r7, #16]
 8002956:	2b00      	cmp	r3, #0
 8002958:	d005      	beq.n	8002966 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 800295a:	693b      	ldr	r3, [r7, #16]
 800295c:	2b05      	cmp	r3, #5
 800295e:	d002      	beq.n	8002966 <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8002960:	693b      	ldr	r3, [r7, #16]
 8002962:	2b09      	cmp	r3, #9
 8002964:	d172      	bne.n	8002a4c <HAL_ADC_Start_DMA+0x134>
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002966:	68f8      	ldr	r0, [r7, #12]
 8002968:	f000 fc84 	bl	8003274 <ADC_Enable>
 800296c:	4603      	mov	r3, r0
 800296e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002970:	7dfb      	ldrb	r3, [r7, #23]
 8002972:	2b00      	cmp	r3, #0
 8002974:	d165      	bne.n	8002a42 <HAL_ADC_Start_DMA+0x12a>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800297a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800297e:	f023 0301 	bic.w	r3, r3, #1
 8002982:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	655a      	str	r2, [r3, #84]	; 0x54

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	4a37      	ldr	r2, [pc, #220]	; (8002a6c <HAL_ADC_Start_DMA+0x154>)
 8002990:	4293      	cmp	r3, r2
 8002992:	d002      	beq.n	800299a <HAL_ADC_Start_DMA+0x82>
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	e000      	b.n	800299c <HAL_ADC_Start_DMA+0x84>
 800299a:	4b35      	ldr	r3, [pc, #212]	; (8002a70 <HAL_ADC_Start_DMA+0x158>)
 800299c:	68fa      	ldr	r2, [r7, #12]
 800299e:	6812      	ldr	r2, [r2, #0]
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d002      	beq.n	80029aa <HAL_ADC_Start_DMA+0x92>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80029a4:	693b      	ldr	r3, [r7, #16]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d105      	bne.n	80029b6 <HAL_ADC_Start_DMA+0x9e>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ae:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80029b2:	68fb      	ldr	r3, [r7, #12]
 80029b4:	655a      	str	r2, [r3, #84]	; 0x54
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80029ba:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d006      	beq.n	80029d0 <HAL_ADC_Start_DMA+0xb8>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029c6:	f023 0206 	bic.w	r2, r3, #6
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	659a      	str	r2, [r3, #88]	; 0x58
 80029ce:	e002      	b.n	80029d6 <HAL_ADC_Start_DMA+0xbe>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	2200      	movs	r2, #0
 80029d4:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029da:	4a26      	ldr	r2, [pc, #152]	; (8002a74 <HAL_ADC_Start_DMA+0x15c>)
 80029dc:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80029de:	68fb      	ldr	r3, [r7, #12]
 80029e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029e2:	4a25      	ldr	r2, [pc, #148]	; (8002a78 <HAL_ADC_Start_DMA+0x160>)
 80029e4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ea:	4a24      	ldr	r2, [pc, #144]	; (8002a7c <HAL_ADC_Start_DMA+0x164>)
 80029ec:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80029ee:	68fb      	ldr	r3, [r7, #12]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	221c      	movs	r2, #28
 80029f4:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	2200      	movs	r2, #0
 80029fa:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f042 0210 	orr.w	r2, r2, #16
 8002a0c:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	68da      	ldr	r2, [r3, #12]
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	f042 0201 	orr.w	r2, r2, #1
 8002a1c:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	681b      	ldr	r3, [r3, #0]
 8002a26:	3340      	adds	r3, #64	; 0x40
 8002a28:	4619      	mov	r1, r3
 8002a2a:	68ba      	ldr	r2, [r7, #8]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f000 ffb7 	bl	80039a0 <HAL_DMA_Start_IT>
 8002a32:	4603      	mov	r3, r0
 8002a34:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	f7ff fddb 	bl	80025f6 <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8002a40:	e00d      	b.n	8002a5e <HAL_ADC_Start_DMA+0x146>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002a42:	68fb      	ldr	r3, [r7, #12]
 8002a44:	2200      	movs	r2, #0
 8002a46:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
      if (tmp_hal_status == HAL_OK)
 8002a4a:	e008      	b.n	8002a5e <HAL_ADC_Start_DMA+0x146>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8002a4c:	2301      	movs	r3, #1
 8002a4e:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2200      	movs	r2, #0
 8002a54:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8002a58:	e001      	b.n	8002a5e <HAL_ADC_Start_DMA+0x146>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002a5a:	2302      	movs	r3, #2
 8002a5c:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002a5e:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a60:	4618      	mov	r0, r3
 8002a62:	3718      	adds	r7, #24
 8002a64:	46bd      	mov	sp, r7
 8002a66:	bd80      	pop	{r7, pc}
 8002a68:	50040300 	.word	0x50040300
 8002a6c:	50040100 	.word	0x50040100
 8002a70:	50040000 	.word	0x50040000
 8002a74:	08003339 	.word	0x08003339
 8002a78:	08003411 	.word	0x08003411
 8002a7c:	0800342d 	.word	0x0800342d

08002a80 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002a80:	b480      	push	{r7}
 8002a82:	b083      	sub	sp, #12
 8002a84:	af00      	add	r7, sp, #0
 8002a86:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002a88:	bf00      	nop
 8002a8a:	370c      	adds	r7, #12
 8002a8c:	46bd      	mov	sp, r7
 8002a8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a92:	4770      	bx	lr

08002a94 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002a94:	b580      	push	{r7, lr}
 8002a96:	b0b6      	sub	sp, #216	; 0xd8
 8002a98:	af00      	add	r7, sp, #0
 8002a9a:	6078      	str	r0, [r7, #4]
 8002a9c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002aa4:	2300      	movs	r3, #0
 8002aa6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002aae:	2b01      	cmp	r3, #1
 8002ab0:	d101      	bne.n	8002ab6 <HAL_ADC_ConfigChannel+0x22>
 8002ab2:	2302      	movs	r3, #2
 8002ab4:	e3c7      	b.n	8003246 <HAL_ADC_ConfigChannel+0x7b2>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	2201      	movs	r2, #1
 8002aba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	681b      	ldr	r3, [r3, #0]
 8002ac2:	4618      	mov	r0, r3
 8002ac4:	f7ff fdab 	bl	800261e <LL_ADC_REG_IsConversionOngoing>
 8002ac8:	4603      	mov	r3, r0
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	f040 83a8 	bne.w	8003220 <HAL_ADC_ConfigChannel+0x78c>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002ad0:	683b      	ldr	r3, [r7, #0]
 8002ad2:	685b      	ldr	r3, [r3, #4]
 8002ad4:	2b05      	cmp	r3, #5
 8002ad6:	d824      	bhi.n	8002b22 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002ad8:	683b      	ldr	r3, [r7, #0]
 8002ada:	685b      	ldr	r3, [r3, #4]
 8002adc:	3b02      	subs	r3, #2
 8002ade:	2b03      	cmp	r3, #3
 8002ae0:	d81b      	bhi.n	8002b1a <HAL_ADC_ConfigChannel+0x86>
 8002ae2:	a201      	add	r2, pc, #4	; (adr r2, 8002ae8 <HAL_ADC_ConfigChannel+0x54>)
 8002ae4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ae8:	08002af9 	.word	0x08002af9
 8002aec:	08002b01 	.word	0x08002b01
 8002af0:	08002b09 	.word	0x08002b09
 8002af4:	08002b11 	.word	0x08002b11
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	220c      	movs	r2, #12
 8002afc:	605a      	str	r2, [r3, #4]
          break;
 8002afe:	e011      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002b00:	683b      	ldr	r3, [r7, #0]
 8002b02:	2212      	movs	r2, #18
 8002b04:	605a      	str	r2, [r3, #4]
          break;
 8002b06:	e00d      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002b08:	683b      	ldr	r3, [r7, #0]
 8002b0a:	2218      	movs	r2, #24
 8002b0c:	605a      	str	r2, [r3, #4]
          break;
 8002b0e:	e009      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002b10:	683b      	ldr	r3, [r7, #0]
 8002b12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002b16:	605a      	str	r2, [r3, #4]
          break;
 8002b18:	e004      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002b1a:	683b      	ldr	r3, [r7, #0]
 8002b1c:	2206      	movs	r2, #6
 8002b1e:	605a      	str	r2, [r3, #4]
          break;
 8002b20:	e000      	b.n	8002b24 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002b22:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6818      	ldr	r0, [r3, #0]
 8002b28:	683b      	ldr	r3, [r7, #0]
 8002b2a:	6859      	ldr	r1, [r3, #4]
 8002b2c:	683b      	ldr	r3, [r7, #0]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	461a      	mov	r2, r3
 8002b32:	f7ff fc61 	bl	80023f8 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff fd6f 	bl	800261e <LL_ADC_REG_IsConversionOngoing>
 8002b40:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	4618      	mov	r0, r3
 8002b4a:	f7ff fd7b 	bl	8002644 <LL_ADC_INJ_IsConversionOngoing>
 8002b4e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002b52:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002b56:	2b00      	cmp	r3, #0
 8002b58:	f040 81a6 	bne.w	8002ea8 <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002b5c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f040 81a1 	bne.w	8002ea8 <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	6818      	ldr	r0, [r3, #0]
 8002b6a:	683b      	ldr	r3, [r7, #0]
 8002b6c:	6819      	ldr	r1, [r3, #0]
 8002b6e:	683b      	ldr	r3, [r7, #0]
 8002b70:	689b      	ldr	r3, [r3, #8]
 8002b72:	461a      	mov	r2, r3
 8002b74:	f7ff fc6c 	bl	8002450 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	695a      	ldr	r2, [r3, #20]
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	68db      	ldr	r3, [r3, #12]
 8002b82:	08db      	lsrs	r3, r3, #3
 8002b84:	f003 0303 	and.w	r3, r3, #3
 8002b88:	005b      	lsls	r3, r3, #1
 8002b8a:	fa02 f303 	lsl.w	r3, r2, r3
 8002b8e:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002b92:	683b      	ldr	r3, [r7, #0]
 8002b94:	691b      	ldr	r3, [r3, #16]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d00a      	beq.n	8002bb0 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	6818      	ldr	r0, [r3, #0]
 8002b9e:	683b      	ldr	r3, [r7, #0]
 8002ba0:	6919      	ldr	r1, [r3, #16]
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	681a      	ldr	r2, [r3, #0]
 8002ba6:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8002baa:	f7ff fbbd 	bl	8002328 <LL_ADC_SetOffset>
 8002bae:	e17b      	b.n	8002ea8 <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	2100      	movs	r1, #0
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff fbda 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d10a      	bne.n	8002bdc <HAL_ADC_ConfigChannel+0x148>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2100      	movs	r1, #0
 8002bcc:	4618      	mov	r0, r3
 8002bce:	f7ff fbcf 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002bd2:	4603      	mov	r3, r0
 8002bd4:	0e9b      	lsrs	r3, r3, #26
 8002bd6:	f003 021f 	and.w	r2, r3, #31
 8002bda:	e01e      	b.n	8002c1a <HAL_ADC_ConfigChannel+0x186>
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2100      	movs	r1, #0
 8002be2:	4618      	mov	r0, r3
 8002be4:	f7ff fbc4 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002be8:	4603      	mov	r3, r0
 8002bea:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002bee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002bf2:	fa93 f3a3 	rbit	r3, r3
 8002bf6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002bfa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002bfe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8002c02:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d101      	bne.n	8002c0e <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 8002c0a:	2320      	movs	r3, #32
 8002c0c:	e004      	b.n	8002c18 <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8002c0e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8002c12:	fab3 f383 	clz	r3, r3
 8002c16:	b2db      	uxtb	r3, r3
 8002c18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d105      	bne.n	8002c32 <HAL_ADC_ConfigChannel+0x19e>
 8002c26:	683b      	ldr	r3, [r7, #0]
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	0e9b      	lsrs	r3, r3, #26
 8002c2c:	f003 031f 	and.w	r3, r3, #31
 8002c30:	e018      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x1d0>
 8002c32:	683b      	ldr	r3, [r7, #0]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002c3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8002c3e:	fa93 f3a3 	rbit	r3, r3
 8002c42:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 8002c46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8002c4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8002c4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d101      	bne.n	8002c5a <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 8002c56:	2320      	movs	r3, #32
 8002c58:	e004      	b.n	8002c64 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 8002c5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8002c5e:	fab3 f383 	clz	r3, r3
 8002c62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8002c64:	429a      	cmp	r2, r3
 8002c66:	d106      	bne.n	8002c76 <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	2100      	movs	r1, #0
 8002c70:	4618      	mov	r0, r3
 8002c72:	f7ff fb93 	bl	800239c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	2101      	movs	r1, #1
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f7ff fb77 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002c82:	4603      	mov	r3, r0
 8002c84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d10a      	bne.n	8002ca2 <HAL_ADC_ConfigChannel+0x20e>
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	2101      	movs	r1, #1
 8002c92:	4618      	mov	r0, r3
 8002c94:	f7ff fb6c 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002c98:	4603      	mov	r3, r0
 8002c9a:	0e9b      	lsrs	r3, r3, #26
 8002c9c:	f003 021f 	and.w	r2, r3, #31
 8002ca0:	e01e      	b.n	8002ce0 <HAL_ADC_ConfigChannel+0x24c>
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2101      	movs	r1, #1
 8002ca8:	4618      	mov	r0, r3
 8002caa:	f7ff fb61 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002cae:	4603      	mov	r3, r0
 8002cb0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002cb4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8002cb8:	fa93 f3a3 	rbit	r3, r3
 8002cbc:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8002cc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8002cc4:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 8002cc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002ccc:	2b00      	cmp	r3, #0
 8002cce:	d101      	bne.n	8002cd4 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8002cd0:	2320      	movs	r3, #32
 8002cd2:	e004      	b.n	8002cde <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8002cd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8002cd8:	fab3 f383 	clz	r3, r3
 8002cdc:	b2db      	uxtb	r3, r3
 8002cde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d105      	bne.n	8002cf8 <HAL_ADC_ConfigChannel+0x264>
 8002cec:	683b      	ldr	r3, [r7, #0]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	0e9b      	lsrs	r3, r3, #26
 8002cf2:	f003 031f 	and.w	r3, r3, #31
 8002cf6:	e018      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x296>
 8002cf8:	683b      	ldr	r3, [r7, #0]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d00:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8002d04:	fa93 f3a3 	rbit	r3, r3
 8002d08:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8002d0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8002d10:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8002d14:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d101      	bne.n	8002d20 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8002d1c:	2320      	movs	r3, #32
 8002d1e:	e004      	b.n	8002d2a <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8002d20:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8002d24:	fab3 f383 	clz	r3, r3
 8002d28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8002d2a:	429a      	cmp	r2, r3
 8002d2c:	d106      	bne.n	8002d3c <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	681b      	ldr	r3, [r3, #0]
 8002d32:	2200      	movs	r2, #0
 8002d34:	2101      	movs	r1, #1
 8002d36:	4618      	mov	r0, r3
 8002d38:	f7ff fb30 	bl	800239c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	2102      	movs	r1, #2
 8002d42:	4618      	mov	r0, r3
 8002d44:	f7ff fb14 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002d4e:	2b00      	cmp	r3, #0
 8002d50:	d10a      	bne.n	8002d68 <HAL_ADC_ConfigChannel+0x2d4>
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	2102      	movs	r1, #2
 8002d58:	4618      	mov	r0, r3
 8002d5a:	f7ff fb09 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002d5e:	4603      	mov	r3, r0
 8002d60:	0e9b      	lsrs	r3, r3, #26
 8002d62:	f003 021f 	and.w	r2, r3, #31
 8002d66:	e01e      	b.n	8002da6 <HAL_ADC_ConfigChannel+0x312>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	2102      	movs	r1, #2
 8002d6e:	4618      	mov	r0, r3
 8002d70:	f7ff fafe 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002d74:	4603      	mov	r3, r0
 8002d76:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002d7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8002d7e:	fa93 f3a3 	rbit	r3, r3
 8002d82:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 8002d86:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8002d8a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 8002d8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d101      	bne.n	8002d9a <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 8002d96:	2320      	movs	r3, #32
 8002d98:	e004      	b.n	8002da4 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 8002d9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8002d9e:	fab3 f383 	clz	r3, r3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002da6:	683b      	ldr	r3, [r7, #0]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002dae:	2b00      	cmp	r3, #0
 8002db0:	d105      	bne.n	8002dbe <HAL_ADC_ConfigChannel+0x32a>
 8002db2:	683b      	ldr	r3, [r7, #0]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	0e9b      	lsrs	r3, r3, #26
 8002db8:	f003 031f 	and.w	r3, r3, #31
 8002dbc:	e016      	b.n	8002dec <HAL_ADC_ConfigChannel+0x358>
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002dc6:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8002dca:	fa93 f3a3 	rbit	r3, r3
 8002dce:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8002dd0:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8002dd2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8002dd6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002dda:	2b00      	cmp	r3, #0
 8002ddc:	d101      	bne.n	8002de2 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8002dde:	2320      	movs	r3, #32
 8002de0:	e004      	b.n	8002dec <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8002de2:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8002de6:	fab3 f383 	clz	r3, r3
 8002dea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d106      	bne.n	8002dfe <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2200      	movs	r2, #0
 8002df6:	2102      	movs	r1, #2
 8002df8:	4618      	mov	r0, r3
 8002dfa:	f7ff facf 	bl	800239c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	2103      	movs	r1, #3
 8002e04:	4618      	mov	r0, r3
 8002e06:	f7ff fab3 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d10a      	bne.n	8002e2a <HAL_ADC_ConfigChannel+0x396>
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	2103      	movs	r1, #3
 8002e1a:	4618      	mov	r0, r3
 8002e1c:	f7ff faa8 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002e20:	4603      	mov	r3, r0
 8002e22:	0e9b      	lsrs	r3, r3, #26
 8002e24:	f003 021f 	and.w	r2, r3, #31
 8002e28:	e017      	b.n	8002e5a <HAL_ADC_ConfigChannel+0x3c6>
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	2103      	movs	r1, #3
 8002e30:	4618      	mov	r0, r3
 8002e32:	f7ff fa9d 	bl	8002370 <LL_ADC_GetOffsetChannel>
 8002e36:	4603      	mov	r3, r0
 8002e38:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e3a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8002e3c:	fa93 f3a3 	rbit	r3, r3
 8002e40:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8002e42:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8002e44:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8002e46:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d101      	bne.n	8002e50 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8002e4c:	2320      	movs	r3, #32
 8002e4e:	e003      	b.n	8002e58 <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8002e50:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8002e52:	fab3 f383 	clz	r3, r3
 8002e56:	b2db      	uxtb	r3, r3
 8002e58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002e62:	2b00      	cmp	r3, #0
 8002e64:	d105      	bne.n	8002e72 <HAL_ADC_ConfigChannel+0x3de>
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	0e9b      	lsrs	r3, r3, #26
 8002e6c:	f003 031f 	and.w	r3, r3, #31
 8002e70:	e011      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x402>
 8002e72:	683b      	ldr	r3, [r7, #0]
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002e78:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8002e7a:	fa93 f3a3 	rbit	r3, r3
 8002e7e:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8002e80:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8002e82:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8002e84:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d101      	bne.n	8002e8e <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8002e8a:	2320      	movs	r3, #32
 8002e8c:	e003      	b.n	8002e96 <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8002e8e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8002e90:	fab3 f383 	clz	r3, r3
 8002e94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8002e96:	429a      	cmp	r2, r3
 8002e98:	d106      	bne.n	8002ea8 <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2103      	movs	r1, #3
 8002ea2:	4618      	mov	r0, r3
 8002ea4:	f7ff fa7a 	bl	800239c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	4618      	mov	r0, r3
 8002eae:	f7ff fb8f 	bl	80025d0 <LL_ADC_IsEnabled>
 8002eb2:	4603      	mov	r3, r0
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	f040 813f 	bne.w	8003138 <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6818      	ldr	r0, [r3, #0]
 8002ebe:	683b      	ldr	r3, [r7, #0]
 8002ec0:	6819      	ldr	r1, [r3, #0]
 8002ec2:	683b      	ldr	r3, [r7, #0]
 8002ec4:	68db      	ldr	r3, [r3, #12]
 8002ec6:	461a      	mov	r2, r3
 8002ec8:	f7ff faee 	bl	80024a8 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	4a8e      	ldr	r2, [pc, #568]	; (800310c <HAL_ADC_ConfigChannel+0x678>)
 8002ed2:	4293      	cmp	r3, r2
 8002ed4:	f040 8130 	bne.w	8003138 <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002edc:	683b      	ldr	r3, [r7, #0]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002ee4:	2b00      	cmp	r3, #0
 8002ee6:	d10b      	bne.n	8002f00 <HAL_ADC_ConfigChannel+0x46c>
 8002ee8:	683b      	ldr	r3, [r7, #0]
 8002eea:	681b      	ldr	r3, [r3, #0]
 8002eec:	0e9b      	lsrs	r3, r3, #26
 8002eee:	3301      	adds	r3, #1
 8002ef0:	f003 031f 	and.w	r3, r3, #31
 8002ef4:	2b09      	cmp	r3, #9
 8002ef6:	bf94      	ite	ls
 8002ef8:	2301      	movls	r3, #1
 8002efa:	2300      	movhi	r3, #0
 8002efc:	b2db      	uxtb	r3, r3
 8002efe:	e019      	b.n	8002f34 <HAL_ADC_ConfigChannel+0x4a0>
 8002f00:	683b      	ldr	r3, [r7, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f06:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8002f08:	fa93 f3a3 	rbit	r3, r3
 8002f0c:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8002f0e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8002f10:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8002f12:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d101      	bne.n	8002f1c <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8002f18:	2320      	movs	r3, #32
 8002f1a:	e003      	b.n	8002f24 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8002f1c:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8002f1e:	fab3 f383 	clz	r3, r3
 8002f22:	b2db      	uxtb	r3, r3
 8002f24:	3301      	adds	r3, #1
 8002f26:	f003 031f 	and.w	r3, r3, #31
 8002f2a:	2b09      	cmp	r3, #9
 8002f2c:	bf94      	ite	ls
 8002f2e:	2301      	movls	r3, #1
 8002f30:	2300      	movhi	r3, #0
 8002f32:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d079      	beq.n	800302c <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d107      	bne.n	8002f54 <HAL_ADC_ConfigChannel+0x4c0>
 8002f44:	683b      	ldr	r3, [r7, #0]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	0e9b      	lsrs	r3, r3, #26
 8002f4a:	3301      	adds	r3, #1
 8002f4c:	069b      	lsls	r3, r3, #26
 8002f4e:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f52:	e015      	b.n	8002f80 <HAL_ADC_ConfigChannel+0x4ec>
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f5a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002f5c:	fa93 f3a3 	rbit	r3, r3
 8002f60:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8002f62:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002f64:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8002f66:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d101      	bne.n	8002f70 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8002f6c:	2320      	movs	r3, #32
 8002f6e:	e003      	b.n	8002f78 <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8002f70:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8002f72:	fab3 f383 	clz	r3, r3
 8002f76:	b2db      	uxtb	r3, r3
 8002f78:	3301      	adds	r3, #1
 8002f7a:	069b      	lsls	r3, r3, #26
 8002f7c:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8002f80:	683b      	ldr	r3, [r7, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d109      	bne.n	8002fa0 <HAL_ADC_ConfigChannel+0x50c>
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	0e9b      	lsrs	r3, r3, #26
 8002f92:	3301      	adds	r3, #1
 8002f94:	f003 031f 	and.w	r3, r3, #31
 8002f98:	2101      	movs	r1, #1
 8002f9a:	fa01 f303 	lsl.w	r3, r1, r3
 8002f9e:	e017      	b.n	8002fd0 <HAL_ADC_ConfigChannel+0x53c>
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002fa6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8002fa8:	fa93 f3a3 	rbit	r3, r3
 8002fac:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8002fae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002fb0:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8002fb2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d101      	bne.n	8002fbc <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8002fb8:	2320      	movs	r3, #32
 8002fba:	e003      	b.n	8002fc4 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8002fbc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8002fbe:	fab3 f383 	clz	r3, r3
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	f003 031f 	and.w	r3, r3, #31
 8002fca:	2101      	movs	r1, #1
 8002fcc:	fa01 f303 	lsl.w	r3, r1, r3
 8002fd0:	ea42 0103 	orr.w	r1, r2, r3
 8002fd4:	683b      	ldr	r3, [r7, #0]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002fdc:	2b00      	cmp	r3, #0
 8002fde:	d10a      	bne.n	8002ff6 <HAL_ADC_ConfigChannel+0x562>
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	0e9b      	lsrs	r3, r3, #26
 8002fe6:	3301      	adds	r3, #1
 8002fe8:	f003 021f 	and.w	r2, r3, #31
 8002fec:	4613      	mov	r3, r2
 8002fee:	005b      	lsls	r3, r3, #1
 8002ff0:	4413      	add	r3, r2
 8002ff2:	051b      	lsls	r3, r3, #20
 8002ff4:	e018      	b.n	8003028 <HAL_ADC_ConfigChannel+0x594>
 8002ff6:	683b      	ldr	r3, [r7, #0]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002ffc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8002ffe:	fa93 f3a3 	rbit	r3, r3
 8003002:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003004:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003006:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003008:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800300a:	2b00      	cmp	r3, #0
 800300c:	d101      	bne.n	8003012 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 800300e:	2320      	movs	r3, #32
 8003010:	e003      	b.n	800301a <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003014:	fab3 f383 	clz	r3, r3
 8003018:	b2db      	uxtb	r3, r3
 800301a:	3301      	adds	r3, #1
 800301c:	f003 021f 	and.w	r2, r3, #31
 8003020:	4613      	mov	r3, r2
 8003022:	005b      	lsls	r3, r3, #1
 8003024:	4413      	add	r3, r2
 8003026:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003028:	430b      	orrs	r3, r1
 800302a:	e080      	b.n	800312e <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800302c:	683b      	ldr	r3, [r7, #0]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003034:	2b00      	cmp	r3, #0
 8003036:	d107      	bne.n	8003048 <HAL_ADC_ConfigChannel+0x5b4>
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	0e9b      	lsrs	r3, r3, #26
 800303e:	3301      	adds	r3, #1
 8003040:	069b      	lsls	r3, r3, #26
 8003042:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003046:	e015      	b.n	8003074 <HAL_ADC_ConfigChannel+0x5e0>
 8003048:	683b      	ldr	r3, [r7, #0]
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800304e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003050:	fa93 f3a3 	rbit	r3, r3
 8003054:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003056:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003058:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 800305a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e003      	b.n	800306c <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003064:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003066:	fab3 f383 	clz	r3, r3
 800306a:	b2db      	uxtb	r3, r3
 800306c:	3301      	adds	r3, #1
 800306e:	069b      	lsls	r3, r3, #26
 8003070:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800307c:	2b00      	cmp	r3, #0
 800307e:	d109      	bne.n	8003094 <HAL_ADC_ConfigChannel+0x600>
 8003080:	683b      	ldr	r3, [r7, #0]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	0e9b      	lsrs	r3, r3, #26
 8003086:	3301      	adds	r3, #1
 8003088:	f003 031f 	and.w	r3, r3, #31
 800308c:	2101      	movs	r1, #1
 800308e:	fa01 f303 	lsl.w	r3, r1, r3
 8003092:	e017      	b.n	80030c4 <HAL_ADC_ConfigChannel+0x630>
 8003094:	683b      	ldr	r3, [r7, #0]
 8003096:	681b      	ldr	r3, [r3, #0]
 8003098:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800309a:	6a3b      	ldr	r3, [r7, #32]
 800309c:	fa93 f3a3 	rbit	r3, r3
 80030a0:	61fb      	str	r3, [r7, #28]
  return result;
 80030a2:	69fb      	ldr	r3, [r7, #28]
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80030a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 80030ac:	2320      	movs	r3, #32
 80030ae:	e003      	b.n	80030b8 <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 80030b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030b2:	fab3 f383 	clz	r3, r3
 80030b6:	b2db      	uxtb	r3, r3
 80030b8:	3301      	adds	r3, #1
 80030ba:	f003 031f 	and.w	r3, r3, #31
 80030be:	2101      	movs	r1, #1
 80030c0:	fa01 f303 	lsl.w	r3, r1, r3
 80030c4:	ea42 0103 	orr.w	r1, r2, r3
 80030c8:	683b      	ldr	r3, [r7, #0]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030d0:	2b00      	cmp	r3, #0
 80030d2:	d10d      	bne.n	80030f0 <HAL_ADC_ConfigChannel+0x65c>
 80030d4:	683b      	ldr	r3, [r7, #0]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	0e9b      	lsrs	r3, r3, #26
 80030da:	3301      	adds	r3, #1
 80030dc:	f003 021f 	and.w	r2, r3, #31
 80030e0:	4613      	mov	r3, r2
 80030e2:	005b      	lsls	r3, r3, #1
 80030e4:	4413      	add	r3, r2
 80030e6:	3b1e      	subs	r3, #30
 80030e8:	051b      	lsls	r3, r3, #20
 80030ea:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80030ee:	e01d      	b.n	800312c <HAL_ADC_ConfigChannel+0x698>
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030f6:	697b      	ldr	r3, [r7, #20]
 80030f8:	fa93 f3a3 	rbit	r3, r3
 80030fc:	613b      	str	r3, [r7, #16]
  return result;
 80030fe:	693b      	ldr	r3, [r7, #16]
 8003100:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003102:	69bb      	ldr	r3, [r7, #24]
 8003104:	2b00      	cmp	r3, #0
 8003106:	d103      	bne.n	8003110 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003108:	2320      	movs	r3, #32
 800310a:	e005      	b.n	8003118 <HAL_ADC_ConfigChannel+0x684>
 800310c:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003110:	69bb      	ldr	r3, [r7, #24]
 8003112:	fab3 f383 	clz	r3, r3
 8003116:	b2db      	uxtb	r3, r3
 8003118:	3301      	adds	r3, #1
 800311a:	f003 021f 	and.w	r2, r3, #31
 800311e:	4613      	mov	r3, r2
 8003120:	005b      	lsls	r3, r3, #1
 8003122:	4413      	add	r3, r2
 8003124:	3b1e      	subs	r3, #30
 8003126:	051b      	lsls	r3, r3, #20
 8003128:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800312c:	430b      	orrs	r3, r1
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	6892      	ldr	r2, [r2, #8]
 8003132:	4619      	mov	r1, r3
 8003134:	f7ff f98c 	bl	8002450 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003138:	683b      	ldr	r3, [r7, #0]
 800313a:	681a      	ldr	r2, [r3, #0]
 800313c:	4b44      	ldr	r3, [pc, #272]	; (8003250 <HAL_ADC_ConfigChannel+0x7bc>)
 800313e:	4013      	ands	r3, r2
 8003140:	2b00      	cmp	r3, #0
 8003142:	d07a      	beq.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003144:	4843      	ldr	r0, [pc, #268]	; (8003254 <HAL_ADC_ConfigChannel+0x7c0>)
 8003146:	f7ff f8e1 	bl	800230c <LL_ADC_GetCommonPathInternalCh>
 800314a:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	4a41      	ldr	r2, [pc, #260]	; (8003258 <HAL_ADC_ConfigChannel+0x7c4>)
 8003154:	4293      	cmp	r3, r2
 8003156:	d12c      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x71e>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003158:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800315c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003160:	2b00      	cmp	r3, #0
 8003162:	d126      	bne.n	80031b2 <HAL_ADC_ConfigChannel+0x71e>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	681b      	ldr	r3, [r3, #0]
 8003168:	4a3c      	ldr	r2, [pc, #240]	; (800325c <HAL_ADC_ConfigChannel+0x7c8>)
 800316a:	4293      	cmp	r3, r2
 800316c:	d004      	beq.n	8003178 <HAL_ADC_ConfigChannel+0x6e4>
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4a3b      	ldr	r2, [pc, #236]	; (8003260 <HAL_ADC_ConfigChannel+0x7cc>)
 8003174:	4293      	cmp	r3, r2
 8003176:	d15d      	bne.n	8003234 <HAL_ADC_ConfigChannel+0x7a0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003178:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800317c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003180:	4619      	mov	r1, r3
 8003182:	4834      	ldr	r0, [pc, #208]	; (8003254 <HAL_ADC_ConfigChannel+0x7c0>)
 8003184:	f7ff f8af 	bl	80022e6 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003188:	4b36      	ldr	r3, [pc, #216]	; (8003264 <HAL_ADC_ConfigChannel+0x7d0>)
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	099b      	lsrs	r3, r3, #6
 800318e:	4a36      	ldr	r2, [pc, #216]	; (8003268 <HAL_ADC_ConfigChannel+0x7d4>)
 8003190:	fba2 2303 	umull	r2, r3, r2, r3
 8003194:	099b      	lsrs	r3, r3, #6
 8003196:	1c5a      	adds	r2, r3, #1
 8003198:	4613      	mov	r3, r2
 800319a:	005b      	lsls	r3, r3, #1
 800319c:	4413      	add	r3, r2
 800319e:	009b      	lsls	r3, r3, #2
 80031a0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031a2:	e002      	b.n	80031aa <HAL_ADC_ConfigChannel+0x716>
          {
            wait_loop_index--;
 80031a4:	68fb      	ldr	r3, [r7, #12]
 80031a6:	3b01      	subs	r3, #1
 80031a8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d1f9      	bne.n	80031a4 <HAL_ADC_ConfigChannel+0x710>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80031b0:	e040      	b.n	8003234 <HAL_ADC_ConfigChannel+0x7a0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80031b2:	683b      	ldr	r3, [r7, #0]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a2d      	ldr	r2, [pc, #180]	; (800326c <HAL_ADC_ConfigChannel+0x7d8>)
 80031b8:	4293      	cmp	r3, r2
 80031ba:	d118      	bne.n	80031ee <HAL_ADC_ConfigChannel+0x75a>
 80031bc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031c0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80031c4:	2b00      	cmp	r3, #0
 80031c6:	d112      	bne.n	80031ee <HAL_ADC_ConfigChannel+0x75a>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	4a23      	ldr	r2, [pc, #140]	; (800325c <HAL_ADC_ConfigChannel+0x7c8>)
 80031ce:	4293      	cmp	r3, r2
 80031d0:	d004      	beq.n	80031dc <HAL_ADC_ConfigChannel+0x748>
 80031d2:	687b      	ldr	r3, [r7, #4]
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	4a22      	ldr	r2, [pc, #136]	; (8003260 <HAL_ADC_ConfigChannel+0x7cc>)
 80031d8:	4293      	cmp	r3, r2
 80031da:	d12d      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x7a4>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80031dc:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031e0:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031e4:	4619      	mov	r1, r3
 80031e6:	481b      	ldr	r0, [pc, #108]	; (8003254 <HAL_ADC_ConfigChannel+0x7c0>)
 80031e8:	f7ff f87d 	bl	80022e6 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80031ec:	e024      	b.n	8003238 <HAL_ADC_ConfigChannel+0x7a4>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80031ee:	683b      	ldr	r3, [r7, #0]
 80031f0:	681b      	ldr	r3, [r3, #0]
 80031f2:	4a1f      	ldr	r2, [pc, #124]	; (8003270 <HAL_ADC_ConfigChannel+0x7dc>)
 80031f4:	4293      	cmp	r3, r2
 80031f6:	d120      	bne.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80031f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80031fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003200:	2b00      	cmp	r3, #0
 8003202:	d11a      	bne.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a14      	ldr	r2, [pc, #80]	; (800325c <HAL_ADC_ConfigChannel+0x7c8>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d115      	bne.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800320e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003212:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003216:	4619      	mov	r1, r3
 8003218:	480e      	ldr	r0, [pc, #56]	; (8003254 <HAL_ADC_ConfigChannel+0x7c0>)
 800321a:	f7ff f864 	bl	80022e6 <LL_ADC_SetCommonPathInternalCh>
 800321e:	e00c      	b.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003224:	f043 0220 	orr.w	r2, r3, #32
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 800322c:	2301      	movs	r3, #1
 800322e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
 8003232:	e002      	b.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003234:	bf00      	nop
 8003236:	e000      	b.n	800323a <HAL_ADC_ConfigChannel+0x7a6>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003238:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	2200      	movs	r2, #0
 800323e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003242:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003246:	4618      	mov	r0, r3
 8003248:	37d8      	adds	r7, #216	; 0xd8
 800324a:	46bd      	mov	sp, r7
 800324c:	bd80      	pop	{r7, pc}
 800324e:	bf00      	nop
 8003250:	80080000 	.word	0x80080000
 8003254:	50040300 	.word	0x50040300
 8003258:	c7520000 	.word	0xc7520000
 800325c:	50040000 	.word	0x50040000
 8003260:	50040200 	.word	0x50040200
 8003264:	20000000 	.word	0x20000000
 8003268:	053e2d63 	.word	0x053e2d63
 800326c:	cb840000 	.word	0xcb840000
 8003270:	80000001 	.word	0x80000001

08003274 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	b084      	sub	sp, #16
 8003278:	af00      	add	r7, sp, #0
 800327a:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff f9a5 	bl	80025d0 <LL_ADC_IsEnabled>
 8003286:	4603      	mov	r3, r0
 8003288:	2b00      	cmp	r3, #0
 800328a:	d14d      	bne.n	8003328 <ADC_Enable+0xb4>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	689a      	ldr	r2, [r3, #8]
 8003292:	4b28      	ldr	r3, [pc, #160]	; (8003334 <ADC_Enable+0xc0>)
 8003294:	4013      	ands	r3, r2
 8003296:	2b00      	cmp	r3, #0
 8003298:	d00d      	beq.n	80032b6 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800329e:	f043 0210 	orr.w	r2, r3, #16
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032aa:	f043 0201 	orr.w	r2, r3, #1
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e039      	b.n	800332a <ADC_Enable+0xb6>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	681b      	ldr	r3, [r3, #0]
 80032ba:	4618      	mov	r0, r3
 80032bc:	f7ff f974 	bl	80025a8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80032c0:	f7fe ffce 	bl	8002260 <HAL_GetTick>
 80032c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032c6:	e028      	b.n	800331a <ADC_Enable+0xa6>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	4618      	mov	r0, r3
 80032ce:	f7ff f97f 	bl	80025d0 <LL_ADC_IsEnabled>
 80032d2:	4603      	mov	r3, r0
 80032d4:	2b00      	cmp	r3, #0
 80032d6:	d104      	bne.n	80032e2 <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7ff f963 	bl	80025a8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80032e2:	f7fe ffbd 	bl	8002260 <HAL_GetTick>
 80032e6:	4602      	mov	r2, r0
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	1ad3      	subs	r3, r2, r3
 80032ec:	2b02      	cmp	r3, #2
 80032ee:	d914      	bls.n	800331a <ADC_Enable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0301 	and.w	r3, r3, #1
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d00d      	beq.n	800331a <ADC_Enable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003302:	f043 0210 	orr.w	r2, r3, #16
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800330e:	f043 0201 	orr.w	r2, r3, #1
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8003316:	2301      	movs	r3, #1
 8003318:	e007      	b.n	800332a <ADC_Enable+0xb6>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f003 0301 	and.w	r3, r3, #1
 8003324:	2b01      	cmp	r3, #1
 8003326:	d1cf      	bne.n	80032c8 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	8000003f 	.word	0x8000003f

08003338 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003338:	b580      	push	{r7, lr}
 800333a:	b084      	sub	sp, #16
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003344:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800334a:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800334e:	2b00      	cmp	r3, #0
 8003350:	d14b      	bne.n	80033ea <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003352:	68fb      	ldr	r3, [r7, #12]
 8003354:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003356:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	681b      	ldr	r3, [r3, #0]
 8003364:	f003 0308 	and.w	r3, r3, #8
 8003368:	2b00      	cmp	r3, #0
 800336a:	d021      	beq.n	80033b0 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	4618      	mov	r0, r3
 8003372:	f7ff f82e 	bl	80023d2 <LL_ADC_REG_IsTriggerSourceSWStart>
 8003376:	4603      	mov	r3, r0
 8003378:	2b00      	cmp	r3, #0
 800337a:	d032      	beq.n	80033e2 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	68db      	ldr	r3, [r3, #12]
 8003382:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003386:	2b00      	cmp	r3, #0
 8003388:	d12b      	bne.n	80033e2 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800338e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003396:	68fb      	ldr	r3, [r7, #12]
 8003398:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800339a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d11f      	bne.n	80033e2 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033a6:	f043 0201 	orr.w	r2, r3, #1
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	655a      	str	r2, [r3, #84]	; 0x54
 80033ae:	e018      	b.n	80033e2 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	68db      	ldr	r3, [r3, #12]
 80033b6:	f003 0302 	and.w	r3, r3, #2
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d111      	bne.n	80033e2 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033c2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d105      	bne.n	80033e2 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033da:	f043 0201 	orr.w	r2, r3, #1
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80033e2:	68f8      	ldr	r0, [r7, #12]
 80033e4:	f7fe fbd6 	bl	8001b94 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80033e8:	e00e      	b.n	8003408 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80033ee:	f003 0310 	and.w	r3, r3, #16
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d003      	beq.n	80033fe <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80033f6:	68f8      	ldr	r0, [r7, #12]
 80033f8:	f7ff fb42 	bl	8002a80 <HAL_ADC_ErrorCallback>
}
 80033fc:	e004      	b.n	8003408 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003402:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003404:	6878      	ldr	r0, [r7, #4]
 8003406:	4798      	blx	r3
}
 8003408:	bf00      	nop
 800340a:	3710      	adds	r7, #16
 800340c:	46bd      	mov	sp, r7
 800340e:	bd80      	pop	{r7, pc}

08003410 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b084      	sub	sp, #16
 8003414:	af00      	add	r7, sp, #0
 8003416:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003418:	687b      	ldr	r3, [r7, #4]
 800341a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800341c:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 800341e:	68f8      	ldr	r0, [r7, #12]
 8003420:	f7fe fbae 	bl	8001b80 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003424:	bf00      	nop
 8003426:	3710      	adds	r7, #16
 8003428:	46bd      	mov	sp, r7
 800342a:	bd80      	pop	{r7, pc}

0800342c <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003438:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800343e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800344a:	f043 0204 	orr.w	r2, r3, #4
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003452:	68f8      	ldr	r0, [r7, #12]
 8003454:	f7ff fb14 	bl	8002a80 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003458:	bf00      	nop
 800345a:	3710      	adds	r7, #16
 800345c:	46bd      	mov	sp, r7
 800345e:	bd80      	pop	{r7, pc}

08003460 <LL_ADC_IsEnabled>:
{
 8003460:	b480      	push	{r7}
 8003462:	b083      	sub	sp, #12
 8003464:	af00      	add	r7, sp, #0
 8003466:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	689b      	ldr	r3, [r3, #8]
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	2b01      	cmp	r3, #1
 8003472:	d101      	bne.n	8003478 <LL_ADC_IsEnabled+0x18>
 8003474:	2301      	movs	r3, #1
 8003476:	e000      	b.n	800347a <LL_ADC_IsEnabled+0x1a>
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	370c      	adds	r7, #12
 800347e:	46bd      	mov	sp, r7
 8003480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003484:	4770      	bx	lr

08003486 <LL_ADC_REG_IsConversionOngoing>:
{
 8003486:	b480      	push	{r7}
 8003488:	b083      	sub	sp, #12
 800348a:	af00      	add	r7, sp, #0
 800348c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	f003 0304 	and.w	r3, r3, #4
 8003496:	2b04      	cmp	r3, #4
 8003498:	d101      	bne.n	800349e <LL_ADC_REG_IsConversionOngoing+0x18>
 800349a:	2301      	movs	r3, #1
 800349c:	e000      	b.n	80034a0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800349e:	2300      	movs	r3, #0
}
 80034a0:	4618      	mov	r0, r3
 80034a2:	370c      	adds	r7, #12
 80034a4:	46bd      	mov	sp, r7
 80034a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034aa:	4770      	bx	lr

080034ac <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80034ac:	b590      	push	{r4, r7, lr}
 80034ae:	b09f      	sub	sp, #124	; 0x7c
 80034b0:	af00      	add	r7, sp, #0
 80034b2:	6078      	str	r0, [r7, #4]
 80034b4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80034b6:	2300      	movs	r3, #0
 80034b8:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80034c2:	2b01      	cmp	r3, #1
 80034c4:	d101      	bne.n	80034ca <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80034c6:	2302      	movs	r3, #2
 80034c8:	e093      	b.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	2201      	movs	r2, #1
 80034ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80034d2:	2300      	movs	r3, #0
 80034d4:	65fb      	str	r3, [r7, #92]	; 0x5c
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80034d6:	2300      	movs	r3, #0
 80034d8:	663b      	str	r3, [r7, #96]	; 0x60

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a47      	ldr	r2, [pc, #284]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d102      	bne.n	80034ea <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80034e4:	4b46      	ldr	r3, [pc, #280]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80034e6:	60bb      	str	r3, [r7, #8]
 80034e8:	e001      	b.n	80034ee <HAL_ADCEx_MultiModeConfigChannel+0x42>
 80034ea:	2300      	movs	r3, #0
 80034ec:	60bb      	str	r3, [r7, #8]

  if (tmphadcSlave.Instance == NULL)
 80034ee:	68bb      	ldr	r3, [r7, #8]
 80034f0:	2b00      	cmp	r3, #0
 80034f2:	d10b      	bne.n	800350c <HAL_ADCEx_MultiModeConfigChannel+0x60>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f8:	f043 0220 	orr.w	r2, r3, #32
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	655a      	str	r2, [r3, #84]	; 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	2200      	movs	r2, #0
 8003504:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e072      	b.n	80035f2 <HAL_ADCEx_MultiModeConfigChannel+0x146>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 800350c:	68bb      	ldr	r3, [r7, #8]
 800350e:	4618      	mov	r0, r3
 8003510:	f7ff ffb9 	bl	8003486 <LL_ADC_REG_IsConversionOngoing>
 8003514:	6738      	str	r0, [r7, #112]	; 0x70
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	4618      	mov	r0, r3
 800351c:	f7ff ffb3 	bl	8003486 <LL_ADC_REG_IsConversionOngoing>
 8003520:	4603      	mov	r3, r0
 8003522:	2b00      	cmp	r3, #0
 8003524:	d154      	bne.n	80035d0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
      && (tmphadcSlave_conversion_on_going == 0UL))
 8003526:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003528:	2b00      	cmp	r3, #0
 800352a:	d151      	bne.n	80035d0 <HAL_ADCEx_MultiModeConfigChannel+0x124>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800352c:	4b35      	ldr	r3, [pc, #212]	; (8003604 <HAL_ADCEx_MultiModeConfigChannel+0x158>)
 800352e:	66fb      	str	r3, [r7, #108]	; 0x6c

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003530:	683b      	ldr	r3, [r7, #0]
 8003532:	681b      	ldr	r3, [r3, #0]
 8003534:	2b00      	cmp	r3, #0
 8003536:	d02c      	beq.n	8003592 <HAL_ADCEx_MultiModeConfigChannel+0xe6>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8003538:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800353a:	689b      	ldr	r3, [r3, #8]
 800353c:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003540:	683b      	ldr	r3, [r7, #0]
 8003542:	6859      	ldr	r1, [r3, #4]
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800354a:	035b      	lsls	r3, r3, #13
 800354c:	430b      	orrs	r3, r1
 800354e:	431a      	orrs	r2, r3
 8003550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003552:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003554:	4829      	ldr	r0, [pc, #164]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 8003556:	f7ff ff83 	bl	8003460 <LL_ADC_IsEnabled>
 800355a:	4604      	mov	r4, r0
 800355c:	4828      	ldr	r0, [pc, #160]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 800355e:	f7ff ff7f 	bl	8003460 <LL_ADC_IsEnabled>
 8003562:	4603      	mov	r3, r0
 8003564:	431c      	orrs	r4, r3
 8003566:	4828      	ldr	r0, [pc, #160]	; (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 8003568:	f7ff ff7a 	bl	8003460 <LL_ADC_IsEnabled>
 800356c:	4603      	mov	r3, r0
 800356e:	4323      	orrs	r3, r4
 8003570:	2b00      	cmp	r3, #0
 8003572:	d137      	bne.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 8003574:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003576:	689b      	ldr	r3, [r3, #8]
 8003578:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800357c:	f023 030f 	bic.w	r3, r3, #15
 8003580:	683a      	ldr	r2, [r7, #0]
 8003582:	6811      	ldr	r1, [r2, #0]
 8003584:	683a      	ldr	r2, [r7, #0]
 8003586:	6892      	ldr	r2, [r2, #8]
 8003588:	430a      	orrs	r2, r1
 800358a:	431a      	orrs	r2, r3
 800358c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800358e:	609a      	str	r2, [r3, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 8003590:	e028      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 8003592:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800359a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800359c:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800359e:	4817      	ldr	r0, [pc, #92]	; (80035fc <HAL_ADCEx_MultiModeConfigChannel+0x150>)
 80035a0:	f7ff ff5e 	bl	8003460 <LL_ADC_IsEnabled>
 80035a4:	4604      	mov	r4, r0
 80035a6:	4816      	ldr	r0, [pc, #88]	; (8003600 <HAL_ADCEx_MultiModeConfigChannel+0x154>)
 80035a8:	f7ff ff5a 	bl	8003460 <LL_ADC_IsEnabled>
 80035ac:	4603      	mov	r3, r0
 80035ae:	431c      	orrs	r4, r3
 80035b0:	4815      	ldr	r0, [pc, #84]	; (8003608 <HAL_ADCEx_MultiModeConfigChannel+0x15c>)
 80035b2:	f7ff ff55 	bl	8003460 <LL_ADC_IsEnabled>
 80035b6:	4603      	mov	r3, r0
 80035b8:	4323      	orrs	r3, r4
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d112      	bne.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80035be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80035c0:	689b      	ldr	r3, [r3, #8]
 80035c2:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80035c6:	f023 030f 	bic.w	r3, r3, #15
 80035ca:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80035cc:	6093      	str	r3, [r2, #8]
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035ce:	e009      	b.n	80035e4 <HAL_ADCEx_MultiModeConfigChannel+0x138>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80035d4:	f043 0220 	orr.w	r2, r3, #32
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80035dc:	2301      	movs	r3, #1
 80035de:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77
 80035e2:	e000      	b.n	80035e6 <HAL_ADCEx_MultiModeConfigChannel+0x13a>
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 80035e4:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	2200      	movs	r2, #0
 80035ea:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80035ee:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
}
 80035f2:	4618      	mov	r0, r3
 80035f4:	377c      	adds	r7, #124	; 0x7c
 80035f6:	46bd      	mov	sp, r7
 80035f8:	bd90      	pop	{r4, r7, pc}
 80035fa:	bf00      	nop
 80035fc:	50040000 	.word	0x50040000
 8003600:	50040100 	.word	0x50040100
 8003604:	50040300 	.word	0x50040300
 8003608:	50040200 	.word	0x50040200

0800360c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800360c:	b480      	push	{r7}
 800360e:	b085      	sub	sp, #20
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	f003 0307 	and.w	r3, r3, #7
 800361a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800361c:	4b0c      	ldr	r3, [pc, #48]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 800361e:	68db      	ldr	r3, [r3, #12]
 8003620:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003622:	68ba      	ldr	r2, [r7, #8]
 8003624:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003628:	4013      	ands	r3, r2
 800362a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003630:	68bb      	ldr	r3, [r7, #8]
 8003632:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003634:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003638:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800363c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800363e:	4a04      	ldr	r2, [pc, #16]	; (8003650 <__NVIC_SetPriorityGrouping+0x44>)
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	60d3      	str	r3, [r2, #12]
}
 8003644:	bf00      	nop
 8003646:	3714      	adds	r7, #20
 8003648:	46bd      	mov	sp, r7
 800364a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800364e:	4770      	bx	lr
 8003650:	e000ed00 	.word	0xe000ed00

08003654 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003654:	b480      	push	{r7}
 8003656:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003658:	4b04      	ldr	r3, [pc, #16]	; (800366c <__NVIC_GetPriorityGrouping+0x18>)
 800365a:	68db      	ldr	r3, [r3, #12]
 800365c:	0a1b      	lsrs	r3, r3, #8
 800365e:	f003 0307 	and.w	r3, r3, #7
}
 8003662:	4618      	mov	r0, r3
 8003664:	46bd      	mov	sp, r7
 8003666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366a:	4770      	bx	lr
 800366c:	e000ed00 	.word	0xe000ed00

08003670 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003670:	b480      	push	{r7}
 8003672:	b083      	sub	sp, #12
 8003674:	af00      	add	r7, sp, #0
 8003676:	4603      	mov	r3, r0
 8003678:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800367a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800367e:	2b00      	cmp	r3, #0
 8003680:	db0b      	blt.n	800369a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003682:	79fb      	ldrb	r3, [r7, #7]
 8003684:	f003 021f 	and.w	r2, r3, #31
 8003688:	4907      	ldr	r1, [pc, #28]	; (80036a8 <__NVIC_EnableIRQ+0x38>)
 800368a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800368e:	095b      	lsrs	r3, r3, #5
 8003690:	2001      	movs	r0, #1
 8003692:	fa00 f202 	lsl.w	r2, r0, r2
 8003696:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800369a:	bf00      	nop
 800369c:	370c      	adds	r7, #12
 800369e:	46bd      	mov	sp, r7
 80036a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036a4:	4770      	bx	lr
 80036a6:	bf00      	nop
 80036a8:	e000e100 	.word	0xe000e100

080036ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	4603      	mov	r3, r0
 80036b4:	6039      	str	r1, [r7, #0]
 80036b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036bc:	2b00      	cmp	r3, #0
 80036be:	db0a      	blt.n	80036d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036c0:	683b      	ldr	r3, [r7, #0]
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	490c      	ldr	r1, [pc, #48]	; (80036f8 <__NVIC_SetPriority+0x4c>)
 80036c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036ca:	0112      	lsls	r2, r2, #4
 80036cc:	b2d2      	uxtb	r2, r2
 80036ce:	440b      	add	r3, r1
 80036d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036d4:	e00a      	b.n	80036ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036d6:	683b      	ldr	r3, [r7, #0]
 80036d8:	b2da      	uxtb	r2, r3
 80036da:	4908      	ldr	r1, [pc, #32]	; (80036fc <__NVIC_SetPriority+0x50>)
 80036dc:	79fb      	ldrb	r3, [r7, #7]
 80036de:	f003 030f 	and.w	r3, r3, #15
 80036e2:	3b04      	subs	r3, #4
 80036e4:	0112      	lsls	r2, r2, #4
 80036e6:	b2d2      	uxtb	r2, r2
 80036e8:	440b      	add	r3, r1
 80036ea:	761a      	strb	r2, [r3, #24]
}
 80036ec:	bf00      	nop
 80036ee:	370c      	adds	r7, #12
 80036f0:	46bd      	mov	sp, r7
 80036f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f6:	4770      	bx	lr
 80036f8:	e000e100 	.word	0xe000e100
 80036fc:	e000ed00 	.word	0xe000ed00

08003700 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003700:	b480      	push	{r7}
 8003702:	b089      	sub	sp, #36	; 0x24
 8003704:	af00      	add	r7, sp, #0
 8003706:	60f8      	str	r0, [r7, #12]
 8003708:	60b9      	str	r1, [r7, #8]
 800370a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	f003 0307 	and.w	r3, r3, #7
 8003712:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f1c3 0307 	rsb	r3, r3, #7
 800371a:	2b04      	cmp	r3, #4
 800371c:	bf28      	it	cs
 800371e:	2304      	movcs	r3, #4
 8003720:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003722:	69fb      	ldr	r3, [r7, #28]
 8003724:	3304      	adds	r3, #4
 8003726:	2b06      	cmp	r3, #6
 8003728:	d902      	bls.n	8003730 <NVIC_EncodePriority+0x30>
 800372a:	69fb      	ldr	r3, [r7, #28]
 800372c:	3b03      	subs	r3, #3
 800372e:	e000      	b.n	8003732 <NVIC_EncodePriority+0x32>
 8003730:	2300      	movs	r3, #0
 8003732:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	f04f 32ff 	mov.w	r2, #4294967295
 8003738:	69bb      	ldr	r3, [r7, #24]
 800373a:	fa02 f303 	lsl.w	r3, r2, r3
 800373e:	43da      	mvns	r2, r3
 8003740:	68bb      	ldr	r3, [r7, #8]
 8003742:	401a      	ands	r2, r3
 8003744:	697b      	ldr	r3, [r7, #20]
 8003746:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003748:	f04f 31ff 	mov.w	r1, #4294967295
 800374c:	697b      	ldr	r3, [r7, #20]
 800374e:	fa01 f303 	lsl.w	r3, r1, r3
 8003752:	43d9      	mvns	r1, r3
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003758:	4313      	orrs	r3, r2
         );
}
 800375a:	4618      	mov	r0, r3
 800375c:	3724      	adds	r7, #36	; 0x24
 800375e:	46bd      	mov	sp, r7
 8003760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003764:	4770      	bx	lr
	...

08003768 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003768:	b580      	push	{r7, lr}
 800376a:	b082      	sub	sp, #8
 800376c:	af00      	add	r7, sp, #0
 800376e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	3b01      	subs	r3, #1
 8003774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003778:	d301      	bcc.n	800377e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800377a:	2301      	movs	r3, #1
 800377c:	e00f      	b.n	800379e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800377e:	4a0a      	ldr	r2, [pc, #40]	; (80037a8 <SysTick_Config+0x40>)
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	3b01      	subs	r3, #1
 8003784:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003786:	210f      	movs	r1, #15
 8003788:	f04f 30ff 	mov.w	r0, #4294967295
 800378c:	f7ff ff8e 	bl	80036ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003790:	4b05      	ldr	r3, [pc, #20]	; (80037a8 <SysTick_Config+0x40>)
 8003792:	2200      	movs	r2, #0
 8003794:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003796:	4b04      	ldr	r3, [pc, #16]	; (80037a8 <SysTick_Config+0x40>)
 8003798:	2207      	movs	r2, #7
 800379a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}
 80037a6:	bf00      	nop
 80037a8:	e000e010 	.word	0xe000e010

080037ac <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b4:	6878      	ldr	r0, [r7, #4]
 80037b6:	f7ff ff29 	bl	800360c <__NVIC_SetPriorityGrouping>
}
 80037ba:	bf00      	nop
 80037bc:	3708      	adds	r7, #8
 80037be:	46bd      	mov	sp, r7
 80037c0:	bd80      	pop	{r7, pc}

080037c2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c2:	b580      	push	{r7, lr}
 80037c4:	b086      	sub	sp, #24
 80037c6:	af00      	add	r7, sp, #0
 80037c8:	4603      	mov	r3, r0
 80037ca:	60b9      	str	r1, [r7, #8]
 80037cc:	607a      	str	r2, [r7, #4]
 80037ce:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80037d0:	2300      	movs	r3, #0
 80037d2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037d4:	f7ff ff3e 	bl	8003654 <__NVIC_GetPriorityGrouping>
 80037d8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	68b9      	ldr	r1, [r7, #8]
 80037de:	6978      	ldr	r0, [r7, #20]
 80037e0:	f7ff ff8e 	bl	8003700 <NVIC_EncodePriority>
 80037e4:	4602      	mov	r2, r0
 80037e6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037ea:	4611      	mov	r1, r2
 80037ec:	4618      	mov	r0, r3
 80037ee:	f7ff ff5d 	bl	80036ac <__NVIC_SetPriority>
}
 80037f2:	bf00      	nop
 80037f4:	3718      	adds	r7, #24
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037fa:	b580      	push	{r7, lr}
 80037fc:	b082      	sub	sp, #8
 80037fe:	af00      	add	r7, sp, #0
 8003800:	4603      	mov	r3, r0
 8003802:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003804:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff ff31 	bl	8003670 <__NVIC_EnableIRQ>
}
 800380e:	bf00      	nop
 8003810:	3708      	adds	r7, #8
 8003812:	46bd      	mov	sp, r7
 8003814:	bd80      	pop	{r7, pc}

08003816 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003816:	b580      	push	{r7, lr}
 8003818:	b082      	sub	sp, #8
 800381a:	af00      	add	r7, sp, #0
 800381c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800381e:	6878      	ldr	r0, [r7, #4]
 8003820:	f7ff ffa2 	bl	8003768 <SysTick_Config>
 8003824:	4603      	mov	r3, r0
}
 8003826:	4618      	mov	r0, r3
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
	...

08003830 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003830:	b480      	push	{r7}
 8003832:	b085      	sub	sp, #20
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d101      	bne.n	8003842 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 800383e:	2301      	movs	r3, #1
 8003840:	e098      	b.n	8003974 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	461a      	mov	r2, r3
 8003848:	4b4d      	ldr	r3, [pc, #308]	; (8003980 <HAL_DMA_Init+0x150>)
 800384a:	429a      	cmp	r2, r3
 800384c:	d80f      	bhi.n	800386e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	461a      	mov	r2, r3
 8003854:	4b4b      	ldr	r3, [pc, #300]	; (8003984 <HAL_DMA_Init+0x154>)
 8003856:	4413      	add	r3, r2
 8003858:	4a4b      	ldr	r2, [pc, #300]	; (8003988 <HAL_DMA_Init+0x158>)
 800385a:	fba2 2303 	umull	r2, r3, r2, r3
 800385e:	091b      	lsrs	r3, r3, #4
 8003860:	009a      	lsls	r2, r3, #2
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	4a48      	ldr	r2, [pc, #288]	; (800398c <HAL_DMA_Init+0x15c>)
 800386a:	641a      	str	r2, [r3, #64]	; 0x40
 800386c:	e00e      	b.n	800388c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	461a      	mov	r2, r3
 8003874:	4b46      	ldr	r3, [pc, #280]	; (8003990 <HAL_DMA_Init+0x160>)
 8003876:	4413      	add	r3, r2
 8003878:	4a43      	ldr	r2, [pc, #268]	; (8003988 <HAL_DMA_Init+0x158>)
 800387a:	fba2 2303 	umull	r2, r3, r2, r3
 800387e:	091b      	lsrs	r3, r3, #4
 8003880:	009a      	lsls	r2, r3, #2
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	4a42      	ldr	r2, [pc, #264]	; (8003994 <HAL_DMA_Init+0x164>)
 800388a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	2202      	movs	r2, #2
 8003890:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 80038a2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038a6:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80038b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80038bc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	699b      	ldr	r3, [r3, #24]
 80038c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038c4:	687b      	ldr	r3, [r7, #4]
 80038c6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80038c8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6a1b      	ldr	r3, [r3, #32]
 80038ce:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80038d0:	68fa      	ldr	r2, [r7, #12]
 80038d2:	4313      	orrs	r3, r2
 80038d4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	68fa      	ldr	r2, [r7, #12]
 80038dc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	689b      	ldr	r3, [r3, #8]
 80038e2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80038e6:	d039      	beq.n	800395c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ec:	4a27      	ldr	r2, [pc, #156]	; (800398c <HAL_DMA_Init+0x15c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d11a      	bne.n	8003928 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80038f2:	4b29      	ldr	r3, [pc, #164]	; (8003998 <HAL_DMA_Init+0x168>)
 80038f4:	681a      	ldr	r2, [r3, #0]
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80038fa:	f003 031c 	and.w	r3, r3, #28
 80038fe:	210f      	movs	r1, #15
 8003900:	fa01 f303 	lsl.w	r3, r1, r3
 8003904:	43db      	mvns	r3, r3
 8003906:	4924      	ldr	r1, [pc, #144]	; (8003998 <HAL_DMA_Init+0x168>)
 8003908:	4013      	ands	r3, r2
 800390a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800390c:	4b22      	ldr	r3, [pc, #136]	; (8003998 <HAL_DMA_Init+0x168>)
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	6859      	ldr	r1, [r3, #4]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003918:	f003 031c 	and.w	r3, r3, #28
 800391c:	fa01 f303 	lsl.w	r3, r1, r3
 8003920:	491d      	ldr	r1, [pc, #116]	; (8003998 <HAL_DMA_Init+0x168>)
 8003922:	4313      	orrs	r3, r2
 8003924:	600b      	str	r3, [r1, #0]
 8003926:	e019      	b.n	800395c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8003928:	4b1c      	ldr	r3, [pc, #112]	; (800399c <HAL_DMA_Init+0x16c>)
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003930:	f003 031c 	and.w	r3, r3, #28
 8003934:	210f      	movs	r1, #15
 8003936:	fa01 f303 	lsl.w	r3, r1, r3
 800393a:	43db      	mvns	r3, r3
 800393c:	4917      	ldr	r1, [pc, #92]	; (800399c <HAL_DMA_Init+0x16c>)
 800393e:	4013      	ands	r3, r2
 8003940:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8003942:	4b16      	ldr	r3, [pc, #88]	; (800399c <HAL_DMA_Init+0x16c>)
 8003944:	681a      	ldr	r2, [r3, #0]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6859      	ldr	r1, [r3, #4]
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800394e:	f003 031c 	and.w	r3, r3, #28
 8003952:	fa01 f303 	lsl.w	r3, r1, r3
 8003956:	4911      	ldr	r1, [pc, #68]	; (800399c <HAL_DMA_Init+0x16c>)
 8003958:	4313      	orrs	r3, r2
 800395a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	2201      	movs	r2, #1
 8003966:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2200      	movs	r2, #0
 800396e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003972:	2300      	movs	r3, #0
}
 8003974:	4618      	mov	r0, r3
 8003976:	3714      	adds	r7, #20
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr
 8003980:	40020407 	.word	0x40020407
 8003984:	bffdfff8 	.word	0xbffdfff8
 8003988:	cccccccd 	.word	0xcccccccd
 800398c:	40020000 	.word	0x40020000
 8003990:	bffdfbf8 	.word	0xbffdfbf8
 8003994:	40020400 	.word	0x40020400
 8003998:	400200a8 	.word	0x400200a8
 800399c:	400204a8 	.word	0x400204a8

080039a0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b086      	sub	sp, #24
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
 80039ac:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80039ae:	2300      	movs	r3, #0
 80039b0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80039b8:	2b01      	cmp	r3, #1
 80039ba:	d101      	bne.n	80039c0 <HAL_DMA_Start_IT+0x20>
 80039bc:	2302      	movs	r3, #2
 80039be:	e04b      	b.n	8003a58 <HAL_DMA_Start_IT+0xb8>
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2201      	movs	r2, #1
 80039c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80039ce:	b2db      	uxtb	r3, r3
 80039d0:	2b01      	cmp	r3, #1
 80039d2:	d13a      	bne.n	8003a4a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	2202      	movs	r2, #2
 80039d8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	2200      	movs	r2, #0
 80039e0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80039e2:	68fb      	ldr	r3, [r7, #12]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	681a      	ldr	r2, [r3, #0]
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0201 	bic.w	r2, r2, #1
 80039f0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80039f2:	683b      	ldr	r3, [r7, #0]
 80039f4:	687a      	ldr	r2, [r7, #4]
 80039f6:	68b9      	ldr	r1, [r7, #8]
 80039f8:	68f8      	ldr	r0, [r7, #12]
 80039fa:	f000 f921 	bl	8003c40 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d008      	beq.n	8003a18 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681a      	ldr	r2, [r3, #0]
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	f042 020e 	orr.w	r2, r2, #14
 8003a14:	601a      	str	r2, [r3, #0]
 8003a16:	e00f      	b.n	8003a38 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	681a      	ldr	r2, [r3, #0]
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	681b      	ldr	r3, [r3, #0]
 8003a22:	f022 0204 	bic.w	r2, r2, #4
 8003a26:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003a28:	68fb      	ldr	r3, [r7, #12]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f042 020a 	orr.w	r2, r2, #10
 8003a36:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	681a      	ldr	r2, [r3, #0]
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f042 0201 	orr.w	r2, r2, #1
 8003a46:	601a      	str	r2, [r3, #0]
 8003a48:	e005      	b.n	8003a56 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003a52:	2302      	movs	r3, #2
 8003a54:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003a56:	7dfb      	ldrb	r3, [r7, #23]
}
 8003a58:	4618      	mov	r0, r3
 8003a5a:	3718      	adds	r7, #24
 8003a5c:	46bd      	mov	sp, r7
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	b084      	sub	sp, #16
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d005      	beq.n	8003a84 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2204      	movs	r2, #4
 8003a7c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8003a7e:	2301      	movs	r3, #1
 8003a80:	73fb      	strb	r3, [r7, #15]
 8003a82:	e029      	b.n	8003ad8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	681a      	ldr	r2, [r3, #0]
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	f022 020e 	bic.w	r2, r2, #14
 8003a92:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003a94:	687b      	ldr	r3, [r7, #4]
 8003a96:	681b      	ldr	r3, [r3, #0]
 8003a98:	681a      	ldr	r2, [r3, #0]
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	f022 0201 	bic.w	r2, r2, #1
 8003aa2:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003aa8:	f003 021c 	and.w	r2, r3, #28
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab0:	2101      	movs	r1, #1
 8003ab2:	fa01 f202 	lsl.w	r2, r1, r2
 8003ab6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	2201      	movs	r2, #1
 8003abc:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	2200      	movs	r2, #0
 8003ac4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d003      	beq.n	8003ad8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad4:	6878      	ldr	r0, [r7, #4]
 8003ad6:	4798      	blx	r3
    }
  }
  return status;
 8003ad8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003ada:	4618      	mov	r0, r3
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bd80      	pop	{r7, pc}

08003ae2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003ae2:	b580      	push	{r7, lr}
 8003ae4:	b084      	sub	sp, #16
 8003ae6:	af00      	add	r7, sp, #0
 8003ae8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	681b      	ldr	r3, [r3, #0]
 8003af8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003afe:	f003 031c 	and.w	r3, r3, #28
 8003b02:	2204      	movs	r2, #4
 8003b04:	409a      	lsls	r2, r3
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	4013      	ands	r3, r2
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d026      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x7a>
 8003b0e:	68bb      	ldr	r3, [r7, #8]
 8003b10:	f003 0304 	and.w	r3, r3, #4
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d021      	beq.n	8003b5c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	681b      	ldr	r3, [r3, #0]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f003 0320 	and.w	r3, r3, #32
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d107      	bne.n	8003b36 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	681a      	ldr	r2, [r3, #0]
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	f022 0204 	bic.w	r2, r2, #4
 8003b34:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b3a:	f003 021c 	and.w	r2, r3, #28
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b42:	2104      	movs	r1, #4
 8003b44:	fa01 f202 	lsl.w	r2, r1, r2
 8003b48:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b4e:	2b00      	cmp	r3, #0
 8003b50:	d071      	beq.n	8003c36 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b56:	6878      	ldr	r0, [r7, #4]
 8003b58:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8003b5a:	e06c      	b.n	8003c36 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b60:	f003 031c 	and.w	r3, r3, #28
 8003b64:	2202      	movs	r2, #2
 8003b66:	409a      	lsls	r2, r3
 8003b68:	68fb      	ldr	r3, [r7, #12]
 8003b6a:	4013      	ands	r3, r2
 8003b6c:	2b00      	cmp	r3, #0
 8003b6e:	d02e      	beq.n	8003bce <HAL_DMA_IRQHandler+0xec>
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	f003 0302 	and.w	r3, r3, #2
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d029      	beq.n	8003bce <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0320 	and.w	r3, r3, #32
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d10b      	bne.n	8003ba0 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	681a      	ldr	r2, [r3, #0]
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	681b      	ldr	r3, [r3, #0]
 8003b92:	f022 020a 	bic.w	r2, r2, #10
 8003b96:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003ba4:	f003 021c 	and.w	r2, r3, #28
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bac:	2102      	movs	r1, #2
 8003bae:	fa01 f202 	lsl.w	r2, r1, r2
 8003bb2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	2200      	movs	r2, #0
 8003bb8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d038      	beq.n	8003c36 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bc8:	6878      	ldr	r0, [r7, #4]
 8003bca:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8003bcc:	e033      	b.n	8003c36 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003bd2:	f003 031c 	and.w	r3, r3, #28
 8003bd6:	2208      	movs	r2, #8
 8003bd8:	409a      	lsls	r2, r3
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d02a      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x156>
 8003be2:	68bb      	ldr	r3, [r7, #8]
 8003be4:	f003 0308 	and.w	r3, r3, #8
 8003be8:	2b00      	cmp	r3, #0
 8003bea:	d025      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f022 020e 	bic.w	r2, r2, #14
 8003bfa:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c00:	f003 021c 	and.w	r2, r3, #28
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c08:	2101      	movs	r1, #1
 8003c0a:	fa01 f202 	lsl.w	r2, r1, r2
 8003c0e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	2201      	movs	r2, #1
 8003c14:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	2201      	movs	r2, #1
 8003c1a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	2200      	movs	r2, #0
 8003c22:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d004      	beq.n	8003c38 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003c32:	6878      	ldr	r0, [r7, #4]
 8003c34:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8003c36:	bf00      	nop
 8003c38:	bf00      	nop
}
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c40:	b480      	push	{r7}
 8003c42:	b085      	sub	sp, #20
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	60f8      	str	r0, [r7, #12]
 8003c48:	60b9      	str	r1, [r7, #8]
 8003c4a:	607a      	str	r2, [r7, #4]
 8003c4c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003c4e:	68fb      	ldr	r3, [r7, #12]
 8003c50:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c52:	f003 021c 	and.w	r2, r3, #28
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c5a:	2101      	movs	r1, #1
 8003c5c:	fa01 f202 	lsl.w	r2, r1, r2
 8003c60:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8003c62:	68fb      	ldr	r3, [r7, #12]
 8003c64:	681b      	ldr	r3, [r3, #0]
 8003c66:	683a      	ldr	r2, [r7, #0]
 8003c68:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	689b      	ldr	r3, [r3, #8]
 8003c6e:	2b10      	cmp	r3, #16
 8003c70:	d108      	bne.n	8003c84 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	687a      	ldr	r2, [r7, #4]
 8003c78:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	68ba      	ldr	r2, [r7, #8]
 8003c80:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8003c82:	e007      	b.n	8003c94 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	68ba      	ldr	r2, [r7, #8]
 8003c8a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8003c8c:	68fb      	ldr	r3, [r7, #12]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	687a      	ldr	r2, [r7, #4]
 8003c92:	60da      	str	r2, [r3, #12]
}
 8003c94:	bf00      	nop
 8003c96:	3714      	adds	r7, #20
 8003c98:	46bd      	mov	sp, r7
 8003c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9e:	4770      	bx	lr

08003ca0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003ca0:	b480      	push	{r7}
 8003ca2:	b087      	sub	sp, #28
 8003ca4:	af00      	add	r7, sp, #0
 8003ca6:	6078      	str	r0, [r7, #4]
 8003ca8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8003caa:	2300      	movs	r3, #0
 8003cac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003cae:	e17f      	b.n	8003fb0 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8003cb0:	683b      	ldr	r3, [r7, #0]
 8003cb2:	681a      	ldr	r2, [r3, #0]
 8003cb4:	2101      	movs	r1, #1
 8003cb6:	697b      	ldr	r3, [r7, #20]
 8003cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8003cbc:	4013      	ands	r3, r2
 8003cbe:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	f000 8171 	beq.w	8003faa <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	685b      	ldr	r3, [r3, #4]
 8003ccc:	2b01      	cmp	r3, #1
 8003cce:	d00b      	beq.n	8003ce8 <HAL_GPIO_Init+0x48>
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	685b      	ldr	r3, [r3, #4]
 8003cd4:	2b02      	cmp	r3, #2
 8003cd6:	d007      	beq.n	8003ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8003cdc:	2b11      	cmp	r3, #17
 8003cde:	d003      	beq.n	8003ce8 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003ce0:	683b      	ldr	r3, [r7, #0]
 8003ce2:	685b      	ldr	r3, [r3, #4]
 8003ce4:	2b12      	cmp	r3, #18
 8003ce6:	d130      	bne.n	8003d4a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	689b      	ldr	r3, [r3, #8]
 8003cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003cee:	697b      	ldr	r3, [r7, #20]
 8003cf0:	005b      	lsls	r3, r3, #1
 8003cf2:	2203      	movs	r2, #3
 8003cf4:	fa02 f303 	lsl.w	r3, r2, r3
 8003cf8:	43db      	mvns	r3, r3
 8003cfa:	693a      	ldr	r2, [r7, #16]
 8003cfc:	4013      	ands	r3, r2
 8003cfe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8003d00:	683b      	ldr	r3, [r7, #0]
 8003d02:	68da      	ldr	r2, [r3, #12]
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	005b      	lsls	r3, r3, #1
 8003d08:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4313      	orrs	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	693a      	ldr	r2, [r7, #16]
 8003d16:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	685b      	ldr	r3, [r3, #4]
 8003d1c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003d1e:	2201      	movs	r2, #1
 8003d20:	697b      	ldr	r3, [r7, #20]
 8003d22:	fa02 f303 	lsl.w	r3, r2, r3
 8003d26:	43db      	mvns	r3, r3
 8003d28:	693a      	ldr	r2, [r7, #16]
 8003d2a:	4013      	ands	r3, r2
 8003d2c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8003d2e:	683b      	ldr	r3, [r7, #0]
 8003d30:	685b      	ldr	r3, [r3, #4]
 8003d32:	091b      	lsrs	r3, r3, #4
 8003d34:	f003 0201 	and.w	r2, r3, #1
 8003d38:	697b      	ldr	r3, [r7, #20]
 8003d3a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d3e:	693a      	ldr	r2, [r7, #16]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	693a      	ldr	r2, [r7, #16]
 8003d48:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 8003d4a:	683b      	ldr	r3, [r7, #0]
 8003d4c:	685b      	ldr	r3, [r3, #4]
 8003d4e:	f003 0303 	and.w	r3, r3, #3
 8003d52:	2b03      	cmp	r3, #3
 8003d54:	d118      	bne.n	8003d88 <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d5a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8003d5c:	2201      	movs	r2, #1
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	fa02 f303 	lsl.w	r3, r2, r3
 8003d64:	43db      	mvns	r3, r3
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	4013      	ands	r3, r2
 8003d6a:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	08db      	lsrs	r3, r3, #3
 8003d72:	f003 0201 	and.w	r2, r3, #1
 8003d76:	697b      	ldr	r3, [r7, #20]
 8003d78:	fa02 f303 	lsl.w	r3, r2, r3
 8003d7c:	693a      	ldr	r2, [r7, #16]
 8003d7e:	4313      	orrs	r3, r2
 8003d80:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	693a      	ldr	r2, [r7, #16]
 8003d86:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	68db      	ldr	r3, [r3, #12]
 8003d8c:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8003d8e:	697b      	ldr	r3, [r7, #20]
 8003d90:	005b      	lsls	r3, r3, #1
 8003d92:	2203      	movs	r2, #3
 8003d94:	fa02 f303 	lsl.w	r3, r2, r3
 8003d98:	43db      	mvns	r3, r3
 8003d9a:	693a      	ldr	r2, [r7, #16]
 8003d9c:	4013      	ands	r3, r2
 8003d9e:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8003da0:	683b      	ldr	r3, [r7, #0]
 8003da2:	689a      	ldr	r2, [r3, #8]
 8003da4:	697b      	ldr	r3, [r7, #20]
 8003da6:	005b      	lsls	r3, r3, #1
 8003da8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dac:	693a      	ldr	r2, [r7, #16]
 8003dae:	4313      	orrs	r3, r2
 8003db0:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8003db8:	683b      	ldr	r3, [r7, #0]
 8003dba:	685b      	ldr	r3, [r3, #4]
 8003dbc:	2b02      	cmp	r3, #2
 8003dbe:	d003      	beq.n	8003dc8 <HAL_GPIO_Init+0x128>
 8003dc0:	683b      	ldr	r3, [r7, #0]
 8003dc2:	685b      	ldr	r3, [r3, #4]
 8003dc4:	2b12      	cmp	r3, #18
 8003dc6:	d123      	bne.n	8003e10 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8003dc8:	697b      	ldr	r3, [r7, #20]
 8003dca:	08da      	lsrs	r2, r3, #3
 8003dcc:	687b      	ldr	r3, [r7, #4]
 8003dce:	3208      	adds	r2, #8
 8003dd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003dd4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8003dd6:	697b      	ldr	r3, [r7, #20]
 8003dd8:	f003 0307 	and.w	r3, r3, #7
 8003ddc:	009b      	lsls	r3, r3, #2
 8003dde:	220f      	movs	r2, #15
 8003de0:	fa02 f303 	lsl.w	r3, r2, r3
 8003de4:	43db      	mvns	r3, r3
 8003de6:	693a      	ldr	r2, [r7, #16]
 8003de8:	4013      	ands	r3, r2
 8003dea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	691a      	ldr	r2, [r3, #16]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	f003 0307 	and.w	r3, r3, #7
 8003df6:	009b      	lsls	r3, r3, #2
 8003df8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dfc:	693a      	ldr	r2, [r7, #16]
 8003dfe:	4313      	orrs	r3, r2
 8003e00:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8003e02:	697b      	ldr	r3, [r7, #20]
 8003e04:	08da      	lsrs	r2, r3, #3
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	3208      	adds	r2, #8
 8003e0a:	6939      	ldr	r1, [r7, #16]
 8003e0c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	005b      	lsls	r3, r3, #1
 8003e1a:	2203      	movs	r2, #3
 8003e1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e20:	43db      	mvns	r3, r3
 8003e22:	693a      	ldr	r2, [r7, #16]
 8003e24:	4013      	ands	r3, r2
 8003e26:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8003e28:	683b      	ldr	r3, [r7, #0]
 8003e2a:	685b      	ldr	r3, [r3, #4]
 8003e2c:	f003 0203 	and.w	r2, r3, #3
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	005b      	lsls	r3, r3, #1
 8003e34:	fa02 f303 	lsl.w	r3, r2, r3
 8003e38:	693a      	ldr	r2, [r7, #16]
 8003e3a:	4313      	orrs	r3, r2
 8003e3c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	693a      	ldr	r2, [r7, #16]
 8003e42:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	f000 80ac 	beq.w	8003faa <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e52:	4b5f      	ldr	r3, [pc, #380]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e54:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e56:	4a5e      	ldr	r2, [pc, #376]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e58:	f043 0301 	orr.w	r3, r3, #1
 8003e5c:	6613      	str	r3, [r2, #96]	; 0x60
 8003e5e:	4b5c      	ldr	r3, [pc, #368]	; (8003fd0 <HAL_GPIO_Init+0x330>)
 8003e60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003e62:	f003 0301 	and.w	r3, r3, #1
 8003e66:	60bb      	str	r3, [r7, #8]
 8003e68:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8003e6a:	4a5a      	ldr	r2, [pc, #360]	; (8003fd4 <HAL_GPIO_Init+0x334>)
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	089b      	lsrs	r3, r3, #2
 8003e70:	3302      	adds	r3, #2
 8003e72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e76:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8003e78:	697b      	ldr	r3, [r7, #20]
 8003e7a:	f003 0303 	and.w	r3, r3, #3
 8003e7e:	009b      	lsls	r3, r3, #2
 8003e80:	220f      	movs	r2, #15
 8003e82:	fa02 f303 	lsl.w	r3, r2, r3
 8003e86:	43db      	mvns	r3, r3
 8003e88:	693a      	ldr	r2, [r7, #16]
 8003e8a:	4013      	ands	r3, r2
 8003e8c:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8003e94:	d025      	beq.n	8003ee2 <HAL_GPIO_Init+0x242>
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	4a4f      	ldr	r2, [pc, #316]	; (8003fd8 <HAL_GPIO_Init+0x338>)
 8003e9a:	4293      	cmp	r3, r2
 8003e9c:	d01f      	beq.n	8003ede <HAL_GPIO_Init+0x23e>
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	4a4e      	ldr	r2, [pc, #312]	; (8003fdc <HAL_GPIO_Init+0x33c>)
 8003ea2:	4293      	cmp	r3, r2
 8003ea4:	d019      	beq.n	8003eda <HAL_GPIO_Init+0x23a>
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	4a4d      	ldr	r2, [pc, #308]	; (8003fe0 <HAL_GPIO_Init+0x340>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d013      	beq.n	8003ed6 <HAL_GPIO_Init+0x236>
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	4a4c      	ldr	r2, [pc, #304]	; (8003fe4 <HAL_GPIO_Init+0x344>)
 8003eb2:	4293      	cmp	r3, r2
 8003eb4:	d00d      	beq.n	8003ed2 <HAL_GPIO_Init+0x232>
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	4a4b      	ldr	r2, [pc, #300]	; (8003fe8 <HAL_GPIO_Init+0x348>)
 8003eba:	4293      	cmp	r3, r2
 8003ebc:	d007      	beq.n	8003ece <HAL_GPIO_Init+0x22e>
 8003ebe:	687b      	ldr	r3, [r7, #4]
 8003ec0:	4a4a      	ldr	r2, [pc, #296]	; (8003fec <HAL_GPIO_Init+0x34c>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d101      	bne.n	8003eca <HAL_GPIO_Init+0x22a>
 8003ec6:	2306      	movs	r3, #6
 8003ec8:	e00c      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003eca:	2307      	movs	r3, #7
 8003ecc:	e00a      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ece:	2305      	movs	r3, #5
 8003ed0:	e008      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ed2:	2304      	movs	r3, #4
 8003ed4:	e006      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ed6:	2303      	movs	r3, #3
 8003ed8:	e004      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003eda:	2302      	movs	r3, #2
 8003edc:	e002      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ede:	2301      	movs	r3, #1
 8003ee0:	e000      	b.n	8003ee4 <HAL_GPIO_Init+0x244>
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	f002 0203 	and.w	r2, r2, #3
 8003eea:	0092      	lsls	r2, r2, #2
 8003eec:	4093      	lsls	r3, r2
 8003eee:	693a      	ldr	r2, [r7, #16]
 8003ef0:	4313      	orrs	r3, r2
 8003ef2:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8003ef4:	4937      	ldr	r1, [pc, #220]	; (8003fd4 <HAL_GPIO_Init+0x334>)
 8003ef6:	697b      	ldr	r3, [r7, #20]
 8003ef8:	089b      	lsrs	r3, r3, #2
 8003efa:	3302      	adds	r3, #2
 8003efc:	693a      	ldr	r2, [r7, #16]
 8003efe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003f02:	4b3b      	ldr	r3, [pc, #236]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f08:	68fb      	ldr	r3, [r7, #12]
 8003f0a:	43db      	mvns	r3, r3
 8003f0c:	693a      	ldr	r2, [r7, #16]
 8003f0e:	4013      	ands	r3, r2
 8003f10:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	685b      	ldr	r3, [r3, #4]
 8003f16:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d003      	beq.n	8003f26 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8003f1e:	693a      	ldr	r2, [r7, #16]
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	4313      	orrs	r3, r2
 8003f24:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f26:	4a32      	ldr	r2, [pc, #200]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f28:	693b      	ldr	r3, [r7, #16]
 8003f2a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8003f2c:	4b30      	ldr	r3, [pc, #192]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f2e:	685b      	ldr	r3, [r3, #4]
 8003f30:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	43db      	mvns	r3, r3
 8003f36:	693a      	ldr	r2, [r7, #16]
 8003f38:	4013      	ands	r3, r2
 8003f3a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8003f3c:	683b      	ldr	r3, [r7, #0]
 8003f3e:	685b      	ldr	r3, [r3, #4]
 8003f40:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d003      	beq.n	8003f50 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8003f48:	693a      	ldr	r2, [r7, #16]
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003f50:	4a27      	ldr	r2, [pc, #156]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003f56:	4b26      	ldr	r3, [pc, #152]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f58:	689b      	ldr	r3, [r3, #8]
 8003f5a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f5c:	68fb      	ldr	r3, [r7, #12]
 8003f5e:	43db      	mvns	r3, r3
 8003f60:	693a      	ldr	r2, [r7, #16]
 8003f62:	4013      	ands	r3, r2
 8003f64:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8003f66:	683b      	ldr	r3, [r7, #0]
 8003f68:	685b      	ldr	r3, [r3, #4]
 8003f6a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d003      	beq.n	8003f7a <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8003f72:	693a      	ldr	r2, [r7, #16]
 8003f74:	68fb      	ldr	r3, [r7, #12]
 8003f76:	4313      	orrs	r3, r2
 8003f78:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003f7a:	4a1d      	ldr	r2, [pc, #116]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003f80:	4b1b      	ldr	r3, [pc, #108]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003f82:	68db      	ldr	r3, [r3, #12]
 8003f84:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	43db      	mvns	r3, r3
 8003f8a:	693a      	ldr	r2, [r7, #16]
 8003f8c:	4013      	ands	r3, r2
 8003f8e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8003f90:	683b      	ldr	r3, [r7, #0]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d003      	beq.n	8003fa4 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8003f9c:	693a      	ldr	r2, [r7, #16]
 8003f9e:	68fb      	ldr	r3, [r7, #12]
 8003fa0:	4313      	orrs	r3, r2
 8003fa2:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003fa4:	4a12      	ldr	r2, [pc, #72]	; (8003ff0 <HAL_GPIO_Init+0x350>)
 8003fa6:	693b      	ldr	r3, [r7, #16]
 8003fa8:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8003faa:	697b      	ldr	r3, [r7, #20]
 8003fac:	3301      	adds	r3, #1
 8003fae:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8003fb0:	683b      	ldr	r3, [r7, #0]
 8003fb2:	681a      	ldr	r2, [r3, #0]
 8003fb4:	697b      	ldr	r3, [r7, #20]
 8003fb6:	fa22 f303 	lsr.w	r3, r2, r3
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	f47f ae78 	bne.w	8003cb0 <HAL_GPIO_Init+0x10>
  }
}
 8003fc0:	bf00      	nop
 8003fc2:	bf00      	nop
 8003fc4:	371c      	adds	r7, #28
 8003fc6:	46bd      	mov	sp, r7
 8003fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fcc:	4770      	bx	lr
 8003fce:	bf00      	nop
 8003fd0:	40021000 	.word	0x40021000
 8003fd4:	40010000 	.word	0x40010000
 8003fd8:	48000400 	.word	0x48000400
 8003fdc:	48000800 	.word	0x48000800
 8003fe0:	48000c00 	.word	0x48000c00
 8003fe4:	48001000 	.word	0x48001000
 8003fe8:	48001400 	.word	0x48001400
 8003fec:	48001800 	.word	0x48001800
 8003ff0:	40010400 	.word	0x40010400

08003ff4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003ff4:	b480      	push	{r7}
 8003ff6:	b083      	sub	sp, #12
 8003ff8:	af00      	add	r7, sp, #0
 8003ffa:	6078      	str	r0, [r7, #4]
 8003ffc:	460b      	mov	r3, r1
 8003ffe:	807b      	strh	r3, [r7, #2]
 8004000:	4613      	mov	r3, r2
 8004002:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004004:	787b      	ldrb	r3, [r7, #1]
 8004006:	2b00      	cmp	r3, #0
 8004008:	d003      	beq.n	8004012 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800400a:	887a      	ldrh	r2, [r7, #2]
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004010:	e002      	b.n	8004018 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004012:	887a      	ldrh	r2, [r7, #2]
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004018:	bf00      	nop
 800401a:	370c      	adds	r7, #12
 800401c:	46bd      	mov	sp, r7
 800401e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004022:	4770      	bx	lr

08004024 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004024:	b480      	push	{r7}
 8004026:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8004028:	4b04      	ldr	r3, [pc, #16]	; (800403c <HAL_PWREx_GetVoltageRange+0x18>)
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8004030:	4618      	mov	r0, r3
 8004032:	46bd      	mov	sp, r7
 8004034:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004038:	4770      	bx	lr
 800403a:	bf00      	nop
 800403c:	40007000 	.word	0x40007000

08004040 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004040:	b480      	push	{r7}
 8004042:	b085      	sub	sp, #20
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800404e:	d130      	bne.n	80040b2 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8004050:	4b23      	ldr	r3, [pc, #140]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8004058:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800405c:	d038      	beq.n	80040d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800405e:	4b20      	ldr	r3, [pc, #128]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8004066:	4a1e      	ldr	r2, [pc, #120]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8004068:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800406c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800406e:	4b1d      	ldr	r3, [pc, #116]	; (80040e4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	2232      	movs	r2, #50	; 0x32
 8004074:	fb02 f303 	mul.w	r3, r2, r3
 8004078:	4a1b      	ldr	r2, [pc, #108]	; (80040e8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 800407a:	fba2 2303 	umull	r2, r3, r2, r3
 800407e:	0c9b      	lsrs	r3, r3, #18
 8004080:	3301      	adds	r3, #1
 8004082:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004084:	e002      	b.n	800408c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	3b01      	subs	r3, #1
 800408a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800408c:	4b14      	ldr	r3, [pc, #80]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800408e:	695b      	ldr	r3, [r3, #20]
 8004090:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004094:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004098:	d102      	bne.n	80040a0 <HAL_PWREx_ControlVoltageScaling+0x60>
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2b00      	cmp	r3, #0
 800409e:	d1f2      	bne.n	8004086 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80040a0:	4b0f      	ldr	r3, [pc, #60]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040a2:	695b      	ldr	r3, [r3, #20]
 80040a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040a8:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040ac:	d110      	bne.n	80040d0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80040ae:	2303      	movs	r3, #3
 80040b0:	e00f      	b.n	80040d2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80040b2:	4b0b      	ldr	r3, [pc, #44]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040b4:	681b      	ldr	r3, [r3, #0]
 80040b6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80040ba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80040be:	d007      	beq.n	80040d0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80040c0:	4b07      	ldr	r3, [pc, #28]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80040c8:	4a05      	ldr	r2, [pc, #20]	; (80040e0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80040ca:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040ce:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80040d0:	2300      	movs	r3, #0
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	3714      	adds	r7, #20
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr
 80040de:	bf00      	nop
 80040e0:	40007000 	.word	0x40007000
 80040e4:	20000000 	.word	0x20000000
 80040e8:	431bde83 	.word	0x431bde83

080040ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80040ec:	b580      	push	{r7, lr}
 80040ee:	b088      	sub	sp, #32
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d101      	bne.n	80040fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040fa:	2301      	movs	r3, #1
 80040fc:	e3d4      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80040fe:	4ba1      	ldr	r3, [pc, #644]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	f003 030c 	and.w	r3, r3, #12
 8004106:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004108:	4b9e      	ldr	r3, [pc, #632]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800410a:	68db      	ldr	r3, [r3, #12]
 800410c:	f003 0303 	and.w	r3, r3, #3
 8004110:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	f003 0310 	and.w	r3, r3, #16
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 80e4 	beq.w	80042e8 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004120:	69bb      	ldr	r3, [r7, #24]
 8004122:	2b00      	cmp	r3, #0
 8004124:	d007      	beq.n	8004136 <HAL_RCC_OscConfig+0x4a>
 8004126:	69bb      	ldr	r3, [r7, #24]
 8004128:	2b0c      	cmp	r3, #12
 800412a:	f040 808b 	bne.w	8004244 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 800412e:	697b      	ldr	r3, [r7, #20]
 8004130:	2b01      	cmp	r3, #1
 8004132:	f040 8087 	bne.w	8004244 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004136:	4b93      	ldr	r3, [pc, #588]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d005      	beq.n	800414e <HAL_RCC_OscConfig+0x62>
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	699b      	ldr	r3, [r3, #24]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d101      	bne.n	800414e <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e3ac      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	6a1a      	ldr	r2, [r3, #32]
 8004152:	4b8c      	ldr	r3, [pc, #560]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004154:	681b      	ldr	r3, [r3, #0]
 8004156:	f003 0308 	and.w	r3, r3, #8
 800415a:	2b00      	cmp	r3, #0
 800415c:	d004      	beq.n	8004168 <HAL_RCC_OscConfig+0x7c>
 800415e:	4b89      	ldr	r3, [pc, #548]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004166:	e005      	b.n	8004174 <HAL_RCC_OscConfig+0x88>
 8004168:	4b86      	ldr	r3, [pc, #536]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800416a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800416e:	091b      	lsrs	r3, r3, #4
 8004170:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004174:	4293      	cmp	r3, r2
 8004176:	d223      	bcs.n	80041c0 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	6a1b      	ldr	r3, [r3, #32]
 800417c:	4618      	mov	r0, r3
 800417e:	f000 fd41 	bl	8004c04 <RCC_SetFlashLatencyFromMSIRange>
 8004182:	4603      	mov	r3, r0
 8004184:	2b00      	cmp	r3, #0
 8004186:	d001      	beq.n	800418c <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8004188:	2301      	movs	r3, #1
 800418a:	e38d      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800418c:	4b7d      	ldr	r3, [pc, #500]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800418e:	681b      	ldr	r3, [r3, #0]
 8004190:	4a7c      	ldr	r2, [pc, #496]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004192:	f043 0308 	orr.w	r3, r3, #8
 8004196:	6013      	str	r3, [r2, #0]
 8004198:	4b7a      	ldr	r3, [pc, #488]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800419a:	681b      	ldr	r3, [r3, #0]
 800419c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	6a1b      	ldr	r3, [r3, #32]
 80041a4:	4977      	ldr	r1, [pc, #476]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041a6:	4313      	orrs	r3, r2
 80041a8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041aa:	4b76      	ldr	r3, [pc, #472]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	69db      	ldr	r3, [r3, #28]
 80041b6:	021b      	lsls	r3, r3, #8
 80041b8:	4972      	ldr	r1, [pc, #456]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041ba:	4313      	orrs	r3, r2
 80041bc:	604b      	str	r3, [r1, #4]
 80041be:	e025      	b.n	800420c <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80041c0:	4b70      	ldr	r3, [pc, #448]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a6f      	ldr	r2, [pc, #444]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041c6:	f043 0308 	orr.w	r3, r3, #8
 80041ca:	6013      	str	r3, [r2, #0]
 80041cc:	4b6d      	ldr	r3, [pc, #436]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6a1b      	ldr	r3, [r3, #32]
 80041d8:	496a      	ldr	r1, [pc, #424]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041da:	4313      	orrs	r3, r2
 80041dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80041de:	4b69      	ldr	r3, [pc, #420]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041e0:	685b      	ldr	r3, [r3, #4]
 80041e2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	69db      	ldr	r3, [r3, #28]
 80041ea:	021b      	lsls	r3, r3, #8
 80041ec:	4965      	ldr	r1, [pc, #404]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80041ee:	4313      	orrs	r3, r2
 80041f0:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80041f2:	69bb      	ldr	r3, [r7, #24]
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d109      	bne.n	800420c <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a1b      	ldr	r3, [r3, #32]
 80041fc:	4618      	mov	r0, r3
 80041fe:	f000 fd01 	bl	8004c04 <RCC_SetFlashLatencyFromMSIRange>
 8004202:	4603      	mov	r3, r0
 8004204:	2b00      	cmp	r3, #0
 8004206:	d001      	beq.n	800420c <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8004208:	2301      	movs	r3, #1
 800420a:	e34d      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800420c:	f000 fc36 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8004210:	4602      	mov	r2, r0
 8004212:	4b5c      	ldr	r3, [pc, #368]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004214:	689b      	ldr	r3, [r3, #8]
 8004216:	091b      	lsrs	r3, r3, #4
 8004218:	f003 030f 	and.w	r3, r3, #15
 800421c:	495a      	ldr	r1, [pc, #360]	; (8004388 <HAL_RCC_OscConfig+0x29c>)
 800421e:	5ccb      	ldrb	r3, [r1, r3]
 8004220:	f003 031f 	and.w	r3, r3, #31
 8004224:	fa22 f303 	lsr.w	r3, r2, r3
 8004228:	4a58      	ldr	r2, [pc, #352]	; (800438c <HAL_RCC_OscConfig+0x2a0>)
 800422a:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800422c:	4b58      	ldr	r3, [pc, #352]	; (8004390 <HAL_RCC_OscConfig+0x2a4>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	4618      	mov	r0, r3
 8004232:	f7fd ffc5 	bl	80021c0 <HAL_InitTick>
 8004236:	4603      	mov	r3, r0
 8004238:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800423a:	7bfb      	ldrb	r3, [r7, #15]
 800423c:	2b00      	cmp	r3, #0
 800423e:	d052      	beq.n	80042e6 <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8004240:	7bfb      	ldrb	r3, [r7, #15]
 8004242:	e331      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d032      	beq.n	80042b2 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800424c:	4b4d      	ldr	r3, [pc, #308]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	4a4c      	ldr	r2, [pc, #304]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004252:	f043 0301 	orr.w	r3, r3, #1
 8004256:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004258:	f7fe f802 	bl	8002260 <HAL_GetTick>
 800425c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800425e:	e008      	b.n	8004272 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004260:	f7fd fffe 	bl	8002260 <HAL_GetTick>
 8004264:	4602      	mov	r2, r0
 8004266:	693b      	ldr	r3, [r7, #16]
 8004268:	1ad3      	subs	r3, r2, r3
 800426a:	2b02      	cmp	r3, #2
 800426c:	d901      	bls.n	8004272 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 800426e:	2303      	movs	r3, #3
 8004270:	e31a      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004272:	4b44      	ldr	r3, [pc, #272]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	f003 0302 	and.w	r3, r3, #2
 800427a:	2b00      	cmp	r3, #0
 800427c:	d0f0      	beq.n	8004260 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800427e:	4b41      	ldr	r3, [pc, #260]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a40      	ldr	r2, [pc, #256]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004284:	f043 0308 	orr.w	r3, r3, #8
 8004288:	6013      	str	r3, [r2, #0]
 800428a:	4b3e      	ldr	r3, [pc, #248]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	493b      	ldr	r1, [pc, #236]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004298:	4313      	orrs	r3, r2
 800429a:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800429c:	4b39      	ldr	r3, [pc, #228]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	69db      	ldr	r3, [r3, #28]
 80042a8:	021b      	lsls	r3, r3, #8
 80042aa:	4936      	ldr	r1, [pc, #216]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80042ac:	4313      	orrs	r3, r2
 80042ae:	604b      	str	r3, [r1, #4]
 80042b0:	e01a      	b.n	80042e8 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80042b2:	4b34      	ldr	r3, [pc, #208]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	4a33      	ldr	r2, [pc, #204]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80042b8:	f023 0301 	bic.w	r3, r3, #1
 80042bc:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80042be:	f7fd ffcf 	bl	8002260 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042c4:	e008      	b.n	80042d8 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80042c6:	f7fd ffcb 	bl	8002260 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	d901      	bls.n	80042d8 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80042d4:	2303      	movs	r3, #3
 80042d6:	e2e7      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80042d8:	4b2a      	ldr	r3, [pc, #168]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	f003 0302 	and.w	r3, r3, #2
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d1f0      	bne.n	80042c6 <HAL_RCC_OscConfig+0x1da>
 80042e4:	e000      	b.n	80042e8 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80042e6:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f003 0301 	and.w	r3, r3, #1
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d074      	beq.n	80043de <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80042f4:	69bb      	ldr	r3, [r7, #24]
 80042f6:	2b08      	cmp	r3, #8
 80042f8:	d005      	beq.n	8004306 <HAL_RCC_OscConfig+0x21a>
 80042fa:	69bb      	ldr	r3, [r7, #24]
 80042fc:	2b0c      	cmp	r3, #12
 80042fe:	d10e      	bne.n	800431e <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	2b03      	cmp	r3, #3
 8004304:	d10b      	bne.n	800431e <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004306:	4b1f      	ldr	r3, [pc, #124]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004308:	681b      	ldr	r3, [r3, #0]
 800430a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d064      	beq.n	80043dc <HAL_RCC_OscConfig+0x2f0>
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	685b      	ldr	r3, [r3, #4]
 8004316:	2b00      	cmp	r3, #0
 8004318:	d160      	bne.n	80043dc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	e2c4      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	685b      	ldr	r3, [r3, #4]
 8004322:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004326:	d106      	bne.n	8004336 <HAL_RCC_OscConfig+0x24a>
 8004328:	4b16      	ldr	r3, [pc, #88]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	4a15      	ldr	r2, [pc, #84]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800432e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004332:	6013      	str	r3, [r2, #0]
 8004334:	e01d      	b.n	8004372 <HAL_RCC_OscConfig+0x286>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800433e:	d10c      	bne.n	800435a <HAL_RCC_OscConfig+0x26e>
 8004340:	4b10      	ldr	r3, [pc, #64]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4a0f      	ldr	r2, [pc, #60]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004346:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800434a:	6013      	str	r3, [r2, #0]
 800434c:	4b0d      	ldr	r3, [pc, #52]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	4a0c      	ldr	r2, [pc, #48]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004352:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004356:	6013      	str	r3, [r2, #0]
 8004358:	e00b      	b.n	8004372 <HAL_RCC_OscConfig+0x286>
 800435a:	4b0a      	ldr	r3, [pc, #40]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800435c:	681b      	ldr	r3, [r3, #0]
 800435e:	4a09      	ldr	r2, [pc, #36]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004360:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004364:	6013      	str	r3, [r2, #0]
 8004366:	4b07      	ldr	r3, [pc, #28]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	4a06      	ldr	r2, [pc, #24]	; (8004384 <HAL_RCC_OscConfig+0x298>)
 800436c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004370:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	685b      	ldr	r3, [r3, #4]
 8004376:	2b00      	cmp	r3, #0
 8004378:	d01c      	beq.n	80043b4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800437a:	f7fd ff71 	bl	8002260 <HAL_GetTick>
 800437e:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004380:	e011      	b.n	80043a6 <HAL_RCC_OscConfig+0x2ba>
 8004382:	bf00      	nop
 8004384:	40021000 	.word	0x40021000
 8004388:	0800b354 	.word	0x0800b354
 800438c:	20000000 	.word	0x20000000
 8004390:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004394:	f7fd ff64 	bl	8002260 <HAL_GetTick>
 8004398:	4602      	mov	r2, r0
 800439a:	693b      	ldr	r3, [r7, #16]
 800439c:	1ad3      	subs	r3, r2, r3
 800439e:	2b64      	cmp	r3, #100	; 0x64
 80043a0:	d901      	bls.n	80043a6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 80043a2:	2303      	movs	r3, #3
 80043a4:	e280      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80043a6:	4baf      	ldr	r3, [pc, #700]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d0f0      	beq.n	8004394 <HAL_RCC_OscConfig+0x2a8>
 80043b2:	e014      	b.n	80043de <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80043b4:	f7fd ff54 	bl	8002260 <HAL_GetTick>
 80043b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043ba:	e008      	b.n	80043ce <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043bc:	f7fd ff50 	bl	8002260 <HAL_GetTick>
 80043c0:	4602      	mov	r2, r0
 80043c2:	693b      	ldr	r3, [r7, #16]
 80043c4:	1ad3      	subs	r3, r2, r3
 80043c6:	2b64      	cmp	r3, #100	; 0x64
 80043c8:	d901      	bls.n	80043ce <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 80043ca:	2303      	movs	r3, #3
 80043cc:	e26c      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80043ce:	4ba5      	ldr	r3, [pc, #660]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d1f0      	bne.n	80043bc <HAL_RCC_OscConfig+0x2d0>
 80043da:	e000      	b.n	80043de <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	f003 0302 	and.w	r3, r3, #2
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d060      	beq.n	80044ac <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80043ea:	69bb      	ldr	r3, [r7, #24]
 80043ec:	2b04      	cmp	r3, #4
 80043ee:	d005      	beq.n	80043fc <HAL_RCC_OscConfig+0x310>
 80043f0:	69bb      	ldr	r3, [r7, #24]
 80043f2:	2b0c      	cmp	r3, #12
 80043f4:	d119      	bne.n	800442a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	2b02      	cmp	r3, #2
 80043fa:	d116      	bne.n	800442a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80043fc:	4b99      	ldr	r3, [pc, #612]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80043fe:	681b      	ldr	r3, [r3, #0]
 8004400:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004404:	2b00      	cmp	r3, #0
 8004406:	d005      	beq.n	8004414 <HAL_RCC_OscConfig+0x328>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	68db      	ldr	r3, [r3, #12]
 800440c:	2b00      	cmp	r3, #0
 800440e:	d101      	bne.n	8004414 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004410:	2301      	movs	r3, #1
 8004412:	e249      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004414:	4b93      	ldr	r3, [pc, #588]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004416:	685b      	ldr	r3, [r3, #4]
 8004418:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	691b      	ldr	r3, [r3, #16]
 8004420:	061b      	lsls	r3, r3, #24
 8004422:	4990      	ldr	r1, [pc, #576]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004424:	4313      	orrs	r3, r2
 8004426:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004428:	e040      	b.n	80044ac <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	68db      	ldr	r3, [r3, #12]
 800442e:	2b00      	cmp	r3, #0
 8004430:	d023      	beq.n	800447a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004432:	4b8c      	ldr	r3, [pc, #560]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4a8b      	ldr	r2, [pc, #556]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004438:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800443c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800443e:	f7fd ff0f 	bl	8002260 <HAL_GetTick>
 8004442:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004444:	e008      	b.n	8004458 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8004446:	f7fd ff0b 	bl	8002260 <HAL_GetTick>
 800444a:	4602      	mov	r2, r0
 800444c:	693b      	ldr	r3, [r7, #16]
 800444e:	1ad3      	subs	r3, r2, r3
 8004450:	2b02      	cmp	r3, #2
 8004452:	d901      	bls.n	8004458 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8004454:	2303      	movs	r3, #3
 8004456:	e227      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004458:	4b82      	ldr	r3, [pc, #520]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 800445a:	681b      	ldr	r3, [r3, #0]
 800445c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004460:	2b00      	cmp	r3, #0
 8004462:	d0f0      	beq.n	8004446 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004464:	4b7f      	ldr	r3, [pc, #508]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	691b      	ldr	r3, [r3, #16]
 8004470:	061b      	lsls	r3, r3, #24
 8004472:	497c      	ldr	r1, [pc, #496]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004474:	4313      	orrs	r3, r2
 8004476:	604b      	str	r3, [r1, #4]
 8004478:	e018      	b.n	80044ac <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800447a:	4b7a      	ldr	r3, [pc, #488]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4a79      	ldr	r2, [pc, #484]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004480:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004484:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004486:	f7fd feeb 	bl	8002260 <HAL_GetTick>
 800448a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800448c:	e008      	b.n	80044a0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448e:	f7fd fee7 	bl	8002260 <HAL_GetTick>
 8004492:	4602      	mov	r2, r0
 8004494:	693b      	ldr	r3, [r7, #16]
 8004496:	1ad3      	subs	r3, r2, r3
 8004498:	2b02      	cmp	r3, #2
 800449a:	d901      	bls.n	80044a0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800449c:	2303      	movs	r3, #3
 800449e:	e203      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80044a0:	4b70      	ldr	r3, [pc, #448]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d1f0      	bne.n	800448e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	f003 0308 	and.w	r3, r3, #8
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d03c      	beq.n	8004532 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	695b      	ldr	r3, [r3, #20]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d01c      	beq.n	80044fa <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044c0:	4b68      	ldr	r3, [pc, #416]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80044c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044c6:	4a67      	ldr	r2, [pc, #412]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80044c8:	f043 0301 	orr.w	r3, r3, #1
 80044cc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044d0:	f7fd fec6 	bl	8002260 <HAL_GetTick>
 80044d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044d6:	e008      	b.n	80044ea <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044d8:	f7fd fec2 	bl	8002260 <HAL_GetTick>
 80044dc:	4602      	mov	r2, r0
 80044de:	693b      	ldr	r3, [r7, #16]
 80044e0:	1ad3      	subs	r3, r2, r3
 80044e2:	2b02      	cmp	r3, #2
 80044e4:	d901      	bls.n	80044ea <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80044e6:	2303      	movs	r3, #3
 80044e8:	e1de      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80044ea:	4b5e      	ldr	r3, [pc, #376]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80044ec:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80044f0:	f003 0302 	and.w	r3, r3, #2
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d0ef      	beq.n	80044d8 <HAL_RCC_OscConfig+0x3ec>
 80044f8:	e01b      	b.n	8004532 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044fa:	4b5a      	ldr	r3, [pc, #360]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80044fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004500:	4a58      	ldr	r2, [pc, #352]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004502:	f023 0301 	bic.w	r3, r3, #1
 8004506:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800450a:	f7fd fea9 	bl	8002260 <HAL_GetTick>
 800450e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004510:	e008      	b.n	8004524 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004512:	f7fd fea5 	bl	8002260 <HAL_GetTick>
 8004516:	4602      	mov	r2, r0
 8004518:	693b      	ldr	r3, [r7, #16]
 800451a:	1ad3      	subs	r3, r2, r3
 800451c:	2b02      	cmp	r3, #2
 800451e:	d901      	bls.n	8004524 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004520:	2303      	movs	r3, #3
 8004522:	e1c1      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004524:	4b4f      	ldr	r3, [pc, #316]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004526:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d1ef      	bne.n	8004512 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f003 0304 	and.w	r3, r3, #4
 800453a:	2b00      	cmp	r3, #0
 800453c:	f000 80a6 	beq.w	800468c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004540:	2300      	movs	r3, #0
 8004542:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8004544:	4b47      	ldr	r3, [pc, #284]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004546:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004548:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800454c:	2b00      	cmp	r3, #0
 800454e:	d10d      	bne.n	800456c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004550:	4b44      	ldr	r3, [pc, #272]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004554:	4a43      	ldr	r2, [pc, #268]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004556:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800455a:	6593      	str	r3, [r2, #88]	; 0x58
 800455c:	4b41      	ldr	r3, [pc, #260]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 800455e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004560:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004564:	60bb      	str	r3, [r7, #8]
 8004566:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004568:	2301      	movs	r3, #1
 800456a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800456c:	4b3e      	ldr	r3, [pc, #248]	; (8004668 <HAL_RCC_OscConfig+0x57c>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004574:	2b00      	cmp	r3, #0
 8004576:	d118      	bne.n	80045aa <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004578:	4b3b      	ldr	r3, [pc, #236]	; (8004668 <HAL_RCC_OscConfig+0x57c>)
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	4a3a      	ldr	r2, [pc, #232]	; (8004668 <HAL_RCC_OscConfig+0x57c>)
 800457e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004582:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004584:	f7fd fe6c 	bl	8002260 <HAL_GetTick>
 8004588:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800458a:	e008      	b.n	800459e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800458c:	f7fd fe68 	bl	8002260 <HAL_GetTick>
 8004590:	4602      	mov	r2, r0
 8004592:	693b      	ldr	r3, [r7, #16]
 8004594:	1ad3      	subs	r3, r2, r3
 8004596:	2b02      	cmp	r3, #2
 8004598:	d901      	bls.n	800459e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800459a:	2303      	movs	r3, #3
 800459c:	e184      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800459e:	4b32      	ldr	r3, [pc, #200]	; (8004668 <HAL_RCC_OscConfig+0x57c>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d0f0      	beq.n	800458c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045aa:	687b      	ldr	r3, [r7, #4]
 80045ac:	689b      	ldr	r3, [r3, #8]
 80045ae:	2b01      	cmp	r3, #1
 80045b0:	d108      	bne.n	80045c4 <HAL_RCC_OscConfig+0x4d8>
 80045b2:	4b2c      	ldr	r3, [pc, #176]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045b8:	4a2a      	ldr	r2, [pc, #168]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045ba:	f043 0301 	orr.w	r3, r3, #1
 80045be:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045c2:	e024      	b.n	800460e <HAL_RCC_OscConfig+0x522>
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	689b      	ldr	r3, [r3, #8]
 80045c8:	2b05      	cmp	r3, #5
 80045ca:	d110      	bne.n	80045ee <HAL_RCC_OscConfig+0x502>
 80045cc:	4b25      	ldr	r3, [pc, #148]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045d2:	4a24      	ldr	r2, [pc, #144]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045d4:	f043 0304 	orr.w	r3, r3, #4
 80045d8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045dc:	4b21      	ldr	r3, [pc, #132]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045e2:	4a20      	ldr	r2, [pc, #128]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045e4:	f043 0301 	orr.w	r3, r3, #1
 80045e8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045ec:	e00f      	b.n	800460e <HAL_RCC_OscConfig+0x522>
 80045ee:	4b1d      	ldr	r3, [pc, #116]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045f0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80045f4:	4a1b      	ldr	r2, [pc, #108]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 80045f6:	f023 0301 	bic.w	r3, r3, #1
 80045fa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80045fe:	4b19      	ldr	r3, [pc, #100]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004600:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004604:	4a17      	ldr	r2, [pc, #92]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004606:	f023 0304 	bic.w	r3, r3, #4
 800460a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	689b      	ldr	r3, [r3, #8]
 8004612:	2b00      	cmp	r3, #0
 8004614:	d016      	beq.n	8004644 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004616:	f7fd fe23 	bl	8002260 <HAL_GetTick>
 800461a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800461c:	e00a      	b.n	8004634 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800461e:	f7fd fe1f 	bl	8002260 <HAL_GetTick>
 8004622:	4602      	mov	r2, r0
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	1ad3      	subs	r3, r2, r3
 8004628:	f241 3288 	movw	r2, #5000	; 0x1388
 800462c:	4293      	cmp	r3, r2
 800462e:	d901      	bls.n	8004634 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8004630:	2303      	movs	r3, #3
 8004632:	e139      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004634:	4b0b      	ldr	r3, [pc, #44]	; (8004664 <HAL_RCC_OscConfig+0x578>)
 8004636:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800463a:	f003 0302 	and.w	r3, r3, #2
 800463e:	2b00      	cmp	r3, #0
 8004640:	d0ed      	beq.n	800461e <HAL_RCC_OscConfig+0x532>
 8004642:	e01a      	b.n	800467a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004644:	f7fd fe0c 	bl	8002260 <HAL_GetTick>
 8004648:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800464a:	e00f      	b.n	800466c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800464c:	f7fd fe08 	bl	8002260 <HAL_GetTick>
 8004650:	4602      	mov	r2, r0
 8004652:	693b      	ldr	r3, [r7, #16]
 8004654:	1ad3      	subs	r3, r2, r3
 8004656:	f241 3288 	movw	r2, #5000	; 0x1388
 800465a:	4293      	cmp	r3, r2
 800465c:	d906      	bls.n	800466c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800465e:	2303      	movs	r3, #3
 8004660:	e122      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
 8004662:	bf00      	nop
 8004664:	40021000 	.word	0x40021000
 8004668:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800466c:	4b90      	ldr	r3, [pc, #576]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800466e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004672:	f003 0302 	and.w	r3, r3, #2
 8004676:	2b00      	cmp	r3, #0
 8004678:	d1e8      	bne.n	800464c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800467a:	7ffb      	ldrb	r3, [r7, #31]
 800467c:	2b01      	cmp	r3, #1
 800467e:	d105      	bne.n	800468c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004680:	4b8b      	ldr	r3, [pc, #556]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004682:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004684:	4a8a      	ldr	r2, [pc, #552]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004686:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800468a:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004690:	2b00      	cmp	r3, #0
 8004692:	f000 8108 	beq.w	80048a6 <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800469a:	2b02      	cmp	r3, #2
 800469c:	f040 80d0 	bne.w	8004840 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80046a0:	4b83      	ldr	r3, [pc, #524]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80046a2:	68db      	ldr	r3, [r3, #12]
 80046a4:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046a6:	697b      	ldr	r3, [r7, #20]
 80046a8:	f003 0203 	and.w	r2, r3, #3
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b0:	429a      	cmp	r2, r3
 80046b2:	d130      	bne.n	8004716 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046b4:	697b      	ldr	r3, [r7, #20]
 80046b6:	f003 0270 	and.w	r2, r3, #112	; 0x70
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80046be:	3b01      	subs	r3, #1
 80046c0:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80046c2:	429a      	cmp	r2, r3
 80046c4:	d127      	bne.n	8004716 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046c6:	697b      	ldr	r3, [r7, #20]
 80046c8:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80046d0:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80046d2:	429a      	cmp	r2, r3
 80046d4:	d11f      	bne.n	8004716 <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046d6:	697b      	ldr	r3, [r7, #20]
 80046d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80046dc:	687a      	ldr	r2, [r7, #4]
 80046de:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80046e0:	2a07      	cmp	r2, #7
 80046e2:	bf14      	ite	ne
 80046e4:	2201      	movne	r2, #1
 80046e6:	2200      	moveq	r2, #0
 80046e8:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80046ea:	4293      	cmp	r3, r2
 80046ec:	d113      	bne.n	8004716 <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80046ee:	697b      	ldr	r3, [r7, #20]
 80046f0:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f8:	085b      	lsrs	r3, r3, #1
 80046fa:	3b01      	subs	r3, #1
 80046fc:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80046fe:	429a      	cmp	r2, r3
 8004700:	d109      	bne.n	8004716 <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8004702:	697b      	ldr	r3, [r7, #20]
 8004704:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800470c:	085b      	lsrs	r3, r3, #1
 800470e:	3b01      	subs	r3, #1
 8004710:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004712:	429a      	cmp	r2, r3
 8004714:	d06e      	beq.n	80047f4 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004716:	69bb      	ldr	r3, [r7, #24]
 8004718:	2b0c      	cmp	r3, #12
 800471a:	d069      	beq.n	80047f0 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800471c:	4b64      	ldr	r3, [pc, #400]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004724:	2b00      	cmp	r3, #0
 8004726:	d105      	bne.n	8004734 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004728:	4b61      	ldr	r3, [pc, #388]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004730:	2b00      	cmp	r3, #0
 8004732:	d001      	beq.n	8004738 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8004734:	2301      	movs	r3, #1
 8004736:	e0b7      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004738:	4b5d      	ldr	r3, [pc, #372]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	4a5c      	ldr	r2, [pc, #368]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800473e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004742:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004744:	f7fd fd8c 	bl	8002260 <HAL_GetTick>
 8004748:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800474a:	e008      	b.n	800475e <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800474c:	f7fd fd88 	bl	8002260 <HAL_GetTick>
 8004750:	4602      	mov	r2, r0
 8004752:	693b      	ldr	r3, [r7, #16]
 8004754:	1ad3      	subs	r3, r2, r3
 8004756:	2b02      	cmp	r3, #2
 8004758:	d901      	bls.n	800475e <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800475a:	2303      	movs	r3, #3
 800475c:	e0a4      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800475e:	4b54      	ldr	r3, [pc, #336]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1f0      	bne.n	800474c <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800476a:	4b51      	ldr	r3, [pc, #324]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800476c:	68da      	ldr	r2, [r3, #12]
 800476e:	4b51      	ldr	r3, [pc, #324]	; (80048b4 <HAL_RCC_OscConfig+0x7c8>)
 8004770:	4013      	ands	r3, r2
 8004772:	687a      	ldr	r2, [r7, #4]
 8004774:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004776:	687a      	ldr	r2, [r7, #4]
 8004778:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800477a:	3a01      	subs	r2, #1
 800477c:	0112      	lsls	r2, r2, #4
 800477e:	4311      	orrs	r1, r2
 8004780:	687a      	ldr	r2, [r7, #4]
 8004782:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004784:	0212      	lsls	r2, r2, #8
 8004786:	4311      	orrs	r1, r2
 8004788:	687a      	ldr	r2, [r7, #4]
 800478a:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800478c:	0852      	lsrs	r2, r2, #1
 800478e:	3a01      	subs	r2, #1
 8004790:	0552      	lsls	r2, r2, #21
 8004792:	4311      	orrs	r1, r2
 8004794:	687a      	ldr	r2, [r7, #4]
 8004796:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004798:	0852      	lsrs	r2, r2, #1
 800479a:	3a01      	subs	r2, #1
 800479c:	0652      	lsls	r2, r2, #25
 800479e:	4311      	orrs	r1, r2
 80047a0:	687a      	ldr	r2, [r7, #4]
 80047a2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80047a4:	0912      	lsrs	r2, r2, #4
 80047a6:	0452      	lsls	r2, r2, #17
 80047a8:	430a      	orrs	r2, r1
 80047aa:	4941      	ldr	r1, [pc, #260]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047ac:	4313      	orrs	r3, r2
 80047ae:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80047b0:	4b3f      	ldr	r3, [pc, #252]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	4a3e      	ldr	r2, [pc, #248]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047ba:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80047bc:	4b3c      	ldr	r3, [pc, #240]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047be:	68db      	ldr	r3, [r3, #12]
 80047c0:	4a3b      	ldr	r2, [pc, #236]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80047c6:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80047c8:	f7fd fd4a 	bl	8002260 <HAL_GetTick>
 80047cc:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047ce:	e008      	b.n	80047e2 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80047d0:	f7fd fd46 	bl	8002260 <HAL_GetTick>
 80047d4:	4602      	mov	r2, r0
 80047d6:	693b      	ldr	r3, [r7, #16]
 80047d8:	1ad3      	subs	r3, r2, r3
 80047da:	2b02      	cmp	r3, #2
 80047dc:	d901      	bls.n	80047e2 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80047de:	2303      	movs	r3, #3
 80047e0:	e062      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047e2:	4b33      	ldr	r3, [pc, #204]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047e4:	681b      	ldr	r3, [r3, #0]
 80047e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d0f0      	beq.n	80047d0 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80047ee:	e05a      	b.n	80048a6 <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e059      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80047f4:	4b2e      	ldr	r3, [pc, #184]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d152      	bne.n	80048a6 <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8004800:	4b2b      	ldr	r3, [pc, #172]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	4a2a      	ldr	r2, [pc, #168]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004806:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800480a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800480c:	4b28      	ldr	r3, [pc, #160]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800480e:	68db      	ldr	r3, [r3, #12]
 8004810:	4a27      	ldr	r2, [pc, #156]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004812:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004816:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8004818:	f7fd fd22 	bl	8002260 <HAL_GetTick>
 800481c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800481e:	e008      	b.n	8004832 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004820:	f7fd fd1e 	bl	8002260 <HAL_GetTick>
 8004824:	4602      	mov	r2, r0
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	1ad3      	subs	r3, r2, r3
 800482a:	2b02      	cmp	r3, #2
 800482c:	d901      	bls.n	8004832 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 800482e:	2303      	movs	r3, #3
 8004830:	e03a      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004832:	4b1f      	ldr	r3, [pc, #124]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800483a:	2b00      	cmp	r3, #0
 800483c:	d0f0      	beq.n	8004820 <HAL_RCC_OscConfig+0x734>
 800483e:	e032      	b.n	80048a6 <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004840:	69bb      	ldr	r3, [r7, #24]
 8004842:	2b0c      	cmp	r3, #12
 8004844:	d02d      	beq.n	80048a2 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004846:	4b1a      	ldr	r3, [pc, #104]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	4a19      	ldr	r2, [pc, #100]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800484c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004850:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8004852:	4b17      	ldr	r3, [pc, #92]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004854:	681b      	ldr	r3, [r3, #0]
 8004856:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800485a:	2b00      	cmp	r3, #0
 800485c:	d105      	bne.n	800486a <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800485e:	4b14      	ldr	r3, [pc, #80]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004860:	68db      	ldr	r3, [r3, #12]
 8004862:	4a13      	ldr	r2, [pc, #76]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004864:	f023 0303 	bic.w	r3, r3, #3
 8004868:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800486a:	4b11      	ldr	r3, [pc, #68]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 800486c:	68db      	ldr	r3, [r3, #12]
 800486e:	4a10      	ldr	r2, [pc, #64]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004870:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8004874:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004878:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800487a:	f7fd fcf1 	bl	8002260 <HAL_GetTick>
 800487e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004880:	e008      	b.n	8004894 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004882:	f7fd fced 	bl	8002260 <HAL_GetTick>
 8004886:	4602      	mov	r2, r0
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	1ad3      	subs	r3, r2, r3
 800488c:	2b02      	cmp	r3, #2
 800488e:	d901      	bls.n	8004894 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8004890:	2303      	movs	r3, #3
 8004892:	e009      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004894:	4b06      	ldr	r3, [pc, #24]	; (80048b0 <HAL_RCC_OscConfig+0x7c4>)
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800489c:	2b00      	cmp	r3, #0
 800489e:	d1f0      	bne.n	8004882 <HAL_RCC_OscConfig+0x796>
 80048a0:	e001      	b.n	80048a6 <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80048a2:	2301      	movs	r3, #1
 80048a4:	e000      	b.n	80048a8 <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 80048a6:	2300      	movs	r3, #0
}
 80048a8:	4618      	mov	r0, r3
 80048aa:	3720      	adds	r7, #32
 80048ac:	46bd      	mov	sp, r7
 80048ae:	bd80      	pop	{r7, pc}
 80048b0:	40021000 	.word	0x40021000
 80048b4:	f99d808c 	.word	0xf99d808c

080048b8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80048b8:	b580      	push	{r7, lr}
 80048ba:	b084      	sub	sp, #16
 80048bc:	af00      	add	r7, sp, #0
 80048be:	6078      	str	r0, [r7, #4]
 80048c0:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d101      	bne.n	80048cc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80048c8:	2301      	movs	r3, #1
 80048ca:	e0c8      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80048cc:	4b66      	ldr	r3, [pc, #408]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80048ce:	681b      	ldr	r3, [r3, #0]
 80048d0:	f003 0307 	and.w	r3, r3, #7
 80048d4:	683a      	ldr	r2, [r7, #0]
 80048d6:	429a      	cmp	r2, r3
 80048d8:	d910      	bls.n	80048fc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048da:	4b63      	ldr	r3, [pc, #396]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	f023 0207 	bic.w	r2, r3, #7
 80048e2:	4961      	ldr	r1, [pc, #388]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	4313      	orrs	r3, r2
 80048e8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80048ea:	4b5f      	ldr	r3, [pc, #380]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	f003 0307 	and.w	r3, r3, #7
 80048f2:	683a      	ldr	r2, [r7, #0]
 80048f4:	429a      	cmp	r2, r3
 80048f6:	d001      	beq.n	80048fc <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80048f8:	2301      	movs	r3, #1
 80048fa:	e0b0      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	f003 0301 	and.w	r3, r3, #1
 8004904:	2b00      	cmp	r3, #0
 8004906:	d04c      	beq.n	80049a2 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	685b      	ldr	r3, [r3, #4]
 800490c:	2b03      	cmp	r3, #3
 800490e:	d107      	bne.n	8004920 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004910:	4b56      	ldr	r3, [pc, #344]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004912:	681b      	ldr	r3, [r3, #0]
 8004914:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d121      	bne.n	8004960 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e09e      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b02      	cmp	r3, #2
 8004926:	d107      	bne.n	8004938 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004928:	4b50      	ldr	r3, [pc, #320]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004930:	2b00      	cmp	r3, #0
 8004932:	d115      	bne.n	8004960 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e092      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	685b      	ldr	r3, [r3, #4]
 800493c:	2b00      	cmp	r3, #0
 800493e:	d107      	bne.n	8004950 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004940:	4b4a      	ldr	r3, [pc, #296]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0302 	and.w	r3, r3, #2
 8004948:	2b00      	cmp	r3, #0
 800494a:	d109      	bne.n	8004960 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800494c:	2301      	movs	r3, #1
 800494e:	e086      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004950:	4b46      	ldr	r3, [pc, #280]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004958:	2b00      	cmp	r3, #0
 800495a:	d101      	bne.n	8004960 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800495c:	2301      	movs	r3, #1
 800495e:	e07e      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8004960:	4b42      	ldr	r3, [pc, #264]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	f023 0203 	bic.w	r2, r3, #3
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	493f      	ldr	r1, [pc, #252]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 800496e:	4313      	orrs	r3, r2
 8004970:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004972:	f7fd fc75 	bl	8002260 <HAL_GetTick>
 8004976:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004978:	e00a      	b.n	8004990 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800497a:	f7fd fc71 	bl	8002260 <HAL_GetTick>
 800497e:	4602      	mov	r2, r0
 8004980:	68fb      	ldr	r3, [r7, #12]
 8004982:	1ad3      	subs	r3, r2, r3
 8004984:	f241 3288 	movw	r2, #5000	; 0x1388
 8004988:	4293      	cmp	r3, r2
 800498a:	d901      	bls.n	8004990 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	e066      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004990:	4b36      	ldr	r3, [pc, #216]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004992:	689b      	ldr	r3, [r3, #8]
 8004994:	f003 020c 	and.w	r2, r3, #12
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	685b      	ldr	r3, [r3, #4]
 800499c:	009b      	lsls	r3, r3, #2
 800499e:	429a      	cmp	r2, r3
 80049a0:	d1eb      	bne.n	800497a <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	f003 0302 	and.w	r3, r3, #2
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d008      	beq.n	80049c0 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80049ae:	4b2f      	ldr	r3, [pc, #188]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	689b      	ldr	r3, [r3, #8]
 80049ba:	492c      	ldr	r1, [pc, #176]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 80049bc:	4313      	orrs	r3, r2
 80049be:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80049c0:	4b29      	ldr	r3, [pc, #164]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	683a      	ldr	r2, [r7, #0]
 80049ca:	429a      	cmp	r2, r3
 80049cc:	d210      	bcs.n	80049f0 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049ce:	4b26      	ldr	r3, [pc, #152]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f023 0207 	bic.w	r2, r3, #7
 80049d6:	4924      	ldr	r1, [pc, #144]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80049d8:	683b      	ldr	r3, [r7, #0]
 80049da:	4313      	orrs	r3, r2
 80049dc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80049de:	4b22      	ldr	r3, [pc, #136]	; (8004a68 <HAL_RCC_ClockConfig+0x1b0>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f003 0307 	and.w	r3, r3, #7
 80049e6:	683a      	ldr	r2, [r7, #0]
 80049e8:	429a      	cmp	r2, r3
 80049ea:	d001      	beq.n	80049f0 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80049ec:	2301      	movs	r3, #1
 80049ee:	e036      	b.n	8004a5e <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	f003 0304 	and.w	r3, r3, #4
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d008      	beq.n	8004a0e <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80049fc:	4b1b      	ldr	r3, [pc, #108]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 80049fe:	689b      	ldr	r3, [r3, #8]
 8004a00:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	68db      	ldr	r3, [r3, #12]
 8004a08:	4918      	ldr	r1, [pc, #96]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004a0a:	4313      	orrs	r3, r2
 8004a0c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	681b      	ldr	r3, [r3, #0]
 8004a12:	f003 0308 	and.w	r3, r3, #8
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d009      	beq.n	8004a2e <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a1a:	4b14      	ldr	r3, [pc, #80]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	691b      	ldr	r3, [r3, #16]
 8004a26:	00db      	lsls	r3, r3, #3
 8004a28:	4910      	ldr	r1, [pc, #64]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004a2a:	4313      	orrs	r3, r2
 8004a2c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004a2e:	f000 f825 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8004a32:	4602      	mov	r2, r0
 8004a34:	4b0d      	ldr	r3, [pc, #52]	; (8004a6c <HAL_RCC_ClockConfig+0x1b4>)
 8004a36:	689b      	ldr	r3, [r3, #8]
 8004a38:	091b      	lsrs	r3, r3, #4
 8004a3a:	f003 030f 	and.w	r3, r3, #15
 8004a3e:	490c      	ldr	r1, [pc, #48]	; (8004a70 <HAL_RCC_ClockConfig+0x1b8>)
 8004a40:	5ccb      	ldrb	r3, [r1, r3]
 8004a42:	f003 031f 	and.w	r3, r3, #31
 8004a46:	fa22 f303 	lsr.w	r3, r2, r3
 8004a4a:	4a0a      	ldr	r2, [pc, #40]	; (8004a74 <HAL_RCC_ClockConfig+0x1bc>)
 8004a4c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8004a4e:	4b0a      	ldr	r3, [pc, #40]	; (8004a78 <HAL_RCC_ClockConfig+0x1c0>)
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	4618      	mov	r0, r3
 8004a54:	f7fd fbb4 	bl	80021c0 <HAL_InitTick>
 8004a58:	4603      	mov	r3, r0
 8004a5a:	72fb      	strb	r3, [r7, #11]

  return status;
 8004a5c:	7afb      	ldrb	r3, [r7, #11]
}
 8004a5e:	4618      	mov	r0, r3
 8004a60:	3710      	adds	r7, #16
 8004a62:	46bd      	mov	sp, r7
 8004a64:	bd80      	pop	{r7, pc}
 8004a66:	bf00      	nop
 8004a68:	40022000 	.word	0x40022000
 8004a6c:	40021000 	.word	0x40021000
 8004a70:	0800b354 	.word	0x0800b354
 8004a74:	20000000 	.word	0x20000000
 8004a78:	20000004 	.word	0x20000004

08004a7c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a7c:	b480      	push	{r7}
 8004a7e:	b089      	sub	sp, #36	; 0x24
 8004a80:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8004a82:	2300      	movs	r3, #0
 8004a84:	61fb      	str	r3, [r7, #28]
 8004a86:	2300      	movs	r3, #0
 8004a88:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004a8a:	4b3e      	ldr	r3, [pc, #248]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a8c:	689b      	ldr	r3, [r3, #8]
 8004a8e:	f003 030c 	and.w	r3, r3, #12
 8004a92:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004a94:	4b3b      	ldr	r3, [pc, #236]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0303 	and.w	r3, r3, #3
 8004a9c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004a9e:	693b      	ldr	r3, [r7, #16]
 8004aa0:	2b00      	cmp	r3, #0
 8004aa2:	d005      	beq.n	8004ab0 <HAL_RCC_GetSysClockFreq+0x34>
 8004aa4:	693b      	ldr	r3, [r7, #16]
 8004aa6:	2b0c      	cmp	r3, #12
 8004aa8:	d121      	bne.n	8004aee <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2b01      	cmp	r3, #1
 8004aae:	d11e      	bne.n	8004aee <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004ab0:	4b34      	ldr	r3, [pc, #208]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	f003 0308 	and.w	r3, r3, #8
 8004ab8:	2b00      	cmp	r3, #0
 8004aba:	d107      	bne.n	8004acc <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004abc:	4b31      	ldr	r3, [pc, #196]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004ac2:	0a1b      	lsrs	r3, r3, #8
 8004ac4:	f003 030f 	and.w	r3, r3, #15
 8004ac8:	61fb      	str	r3, [r7, #28]
 8004aca:	e005      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004acc:	4b2d      	ldr	r3, [pc, #180]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	091b      	lsrs	r3, r3, #4
 8004ad2:	f003 030f 	and.w	r3, r3, #15
 8004ad6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004ad8:	4a2b      	ldr	r2, [pc, #172]	; (8004b88 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ae0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004ae2:	693b      	ldr	r3, [r7, #16]
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d10d      	bne.n	8004b04 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004ae8:	69fb      	ldr	r3, [r7, #28]
 8004aea:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004aec:	e00a      	b.n	8004b04 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	2b04      	cmp	r3, #4
 8004af2:	d102      	bne.n	8004afa <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8004af4:	4b25      	ldr	r3, [pc, #148]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x110>)
 8004af6:	61bb      	str	r3, [r7, #24]
 8004af8:	e004      	b.n	8004b04 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004afa:	693b      	ldr	r3, [r7, #16]
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	d101      	bne.n	8004b04 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004b00:	4b23      	ldr	r3, [pc, #140]	; (8004b90 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b02:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8004b04:	693b      	ldr	r3, [r7, #16]
 8004b06:	2b0c      	cmp	r3, #12
 8004b08:	d134      	bne.n	8004b74 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004b0a:	4b1e      	ldr	r3, [pc, #120]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b0c:	68db      	ldr	r3, [r3, #12]
 8004b0e:	f003 0303 	and.w	r3, r3, #3
 8004b12:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8004b14:	68bb      	ldr	r3, [r7, #8]
 8004b16:	2b02      	cmp	r3, #2
 8004b18:	d003      	beq.n	8004b22 <HAL_RCC_GetSysClockFreq+0xa6>
 8004b1a:	68bb      	ldr	r3, [r7, #8]
 8004b1c:	2b03      	cmp	r3, #3
 8004b1e:	d003      	beq.n	8004b28 <HAL_RCC_GetSysClockFreq+0xac>
 8004b20:	e005      	b.n	8004b2e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8004b22:	4b1a      	ldr	r3, [pc, #104]	; (8004b8c <HAL_RCC_GetSysClockFreq+0x110>)
 8004b24:	617b      	str	r3, [r7, #20]
      break;
 8004b26:	e005      	b.n	8004b34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8004b28:	4b19      	ldr	r3, [pc, #100]	; (8004b90 <HAL_RCC_GetSysClockFreq+0x114>)
 8004b2a:	617b      	str	r3, [r7, #20]
      break;
 8004b2c:	e002      	b.n	8004b34 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8004b2e:	69fb      	ldr	r3, [r7, #28]
 8004b30:	617b      	str	r3, [r7, #20]
      break;
 8004b32:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004b34:	4b13      	ldr	r3, [pc, #76]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b36:	68db      	ldr	r3, [r3, #12]
 8004b38:	091b      	lsrs	r3, r3, #4
 8004b3a:	f003 0307 	and.w	r3, r3, #7
 8004b3e:	3301      	adds	r3, #1
 8004b40:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004b42:	4b10      	ldr	r3, [pc, #64]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b44:	68db      	ldr	r3, [r3, #12]
 8004b46:	0a1b      	lsrs	r3, r3, #8
 8004b48:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004b4c:	697a      	ldr	r2, [r7, #20]
 8004b4e:	fb02 f203 	mul.w	r2, r2, r3
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b58:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004b5a:	4b0a      	ldr	r3, [pc, #40]	; (8004b84 <HAL_RCC_GetSysClockFreq+0x108>)
 8004b5c:	68db      	ldr	r3, [r3, #12]
 8004b5e:	0e5b      	lsrs	r3, r3, #25
 8004b60:	f003 0303 	and.w	r3, r3, #3
 8004b64:	3301      	adds	r3, #1
 8004b66:	005b      	lsls	r3, r3, #1
 8004b68:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8004b6a:	697a      	ldr	r2, [r7, #20]
 8004b6c:	683b      	ldr	r3, [r7, #0]
 8004b6e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b72:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8004b74:	69bb      	ldr	r3, [r7, #24]
}
 8004b76:	4618      	mov	r0, r3
 8004b78:	3724      	adds	r7, #36	; 0x24
 8004b7a:	46bd      	mov	sp, r7
 8004b7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b80:	4770      	bx	lr
 8004b82:	bf00      	nop
 8004b84:	40021000 	.word	0x40021000
 8004b88:	0800b36c 	.word	0x0800b36c
 8004b8c:	00f42400 	.word	0x00f42400
 8004b90:	007a1200 	.word	0x007a1200

08004b94 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b94:	b480      	push	{r7}
 8004b96:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b98:	4b03      	ldr	r3, [pc, #12]	; (8004ba8 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b9a:	681b      	ldr	r3, [r3, #0]
}
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba4:	4770      	bx	lr
 8004ba6:	bf00      	nop
 8004ba8:	20000000 	.word	0x20000000

08004bac <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004bb0:	f7ff fff0 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004bb4:	4602      	mov	r2, r0
 8004bb6:	4b06      	ldr	r3, [pc, #24]	; (8004bd0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004bb8:	689b      	ldr	r3, [r3, #8]
 8004bba:	0a1b      	lsrs	r3, r3, #8
 8004bbc:	f003 0307 	and.w	r3, r3, #7
 8004bc0:	4904      	ldr	r1, [pc, #16]	; (8004bd4 <HAL_RCC_GetPCLK1Freq+0x28>)
 8004bc2:	5ccb      	ldrb	r3, [r1, r3]
 8004bc4:	f003 031f 	and.w	r3, r3, #31
 8004bc8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	bd80      	pop	{r7, pc}
 8004bd0:	40021000 	.word	0x40021000
 8004bd4:	0800b364 	.word	0x0800b364

08004bd8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004bdc:	f7ff ffda 	bl	8004b94 <HAL_RCC_GetHCLKFreq>
 8004be0:	4602      	mov	r2, r0
 8004be2:	4b06      	ldr	r3, [pc, #24]	; (8004bfc <HAL_RCC_GetPCLK2Freq+0x24>)
 8004be4:	689b      	ldr	r3, [r3, #8]
 8004be6:	0adb      	lsrs	r3, r3, #11
 8004be8:	f003 0307 	and.w	r3, r3, #7
 8004bec:	4904      	ldr	r1, [pc, #16]	; (8004c00 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004bee:	5ccb      	ldrb	r3, [r1, r3]
 8004bf0:	f003 031f 	and.w	r3, r3, #31
 8004bf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004bf8:	4618      	mov	r0, r3
 8004bfa:	bd80      	pop	{r7, pc}
 8004bfc:	40021000 	.word	0x40021000
 8004c00:	0800b364 	.word	0x0800b364

08004c04 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b086      	sub	sp, #24
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004c10:	4b2a      	ldr	r3, [pc, #168]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c18:	2b00      	cmp	r3, #0
 8004c1a:	d003      	beq.n	8004c24 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8004c1c:	f7ff fa02 	bl	8004024 <HAL_PWREx_GetVoltageRange>
 8004c20:	6178      	str	r0, [r7, #20]
 8004c22:	e014      	b.n	8004c4e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c24:	4b25      	ldr	r3, [pc, #148]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c28:	4a24      	ldr	r2, [pc, #144]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c2a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c2e:	6593      	str	r3, [r2, #88]	; 0x58
 8004c30:	4b22      	ldr	r3, [pc, #136]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c34:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c38:	60fb      	str	r3, [r7, #12]
 8004c3a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8004c3c:	f7ff f9f2 	bl	8004024 <HAL_PWREx_GetVoltageRange>
 8004c40:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8004c42:	4b1e      	ldr	r3, [pc, #120]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c46:	4a1d      	ldr	r2, [pc, #116]	; (8004cbc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8004c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004c4c:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004c4e:	697b      	ldr	r3, [r7, #20]
 8004c50:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004c54:	d10b      	bne.n	8004c6e <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	2b80      	cmp	r3, #128	; 0x80
 8004c5a:	d919      	bls.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	2ba0      	cmp	r3, #160	; 0xa0
 8004c60:	d902      	bls.n	8004c68 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c62:	2302      	movs	r3, #2
 8004c64:	613b      	str	r3, [r7, #16]
 8004c66:	e013      	b.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c68:	2301      	movs	r3, #1
 8004c6a:	613b      	str	r3, [r7, #16]
 8004c6c:	e010      	b.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2b80      	cmp	r3, #128	; 0x80
 8004c72:	d902      	bls.n	8004c7a <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8004c74:	2303      	movs	r3, #3
 8004c76:	613b      	str	r3, [r7, #16]
 8004c78:	e00a      	b.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	2b80      	cmp	r3, #128	; 0x80
 8004c7e:	d102      	bne.n	8004c86 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8004c80:	2302      	movs	r3, #2
 8004c82:	613b      	str	r3, [r7, #16]
 8004c84:	e004      	b.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	2b70      	cmp	r3, #112	; 0x70
 8004c8a:	d101      	bne.n	8004c90 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004c8c:	2301      	movs	r3, #1
 8004c8e:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004c90:	4b0b      	ldr	r3, [pc, #44]	; (8004cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f023 0207 	bic.w	r2, r3, #7
 8004c98:	4909      	ldr	r1, [pc, #36]	; (8004cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004c9a:	693b      	ldr	r3, [r7, #16]
 8004c9c:	4313      	orrs	r3, r2
 8004c9e:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004ca0:	4b07      	ldr	r3, [pc, #28]	; (8004cc0 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	f003 0307 	and.w	r3, r3, #7
 8004ca8:	693a      	ldr	r2, [r7, #16]
 8004caa:	429a      	cmp	r2, r3
 8004cac:	d001      	beq.n	8004cb2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8004cae:	2301      	movs	r3, #1
 8004cb0:	e000      	b.n	8004cb4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8004cb2:	2300      	movs	r3, #0
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	3718      	adds	r7, #24
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	bd80      	pop	{r7, pc}
 8004cbc:	40021000 	.word	0x40021000
 8004cc0:	40022000 	.word	0x40022000

08004cc4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004cc4:	b580      	push	{r7, lr}
 8004cc6:	b086      	sub	sp, #24
 8004cc8:	af00      	add	r7, sp, #0
 8004cca:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004ccc:	2300      	movs	r3, #0
 8004cce:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004cd0:	2300      	movs	r3, #0
 8004cd2:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d041      	beq.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004ce4:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004ce8:	d02a      	beq.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 8004cea:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8004cee:	d824      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cf0:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cf4:	d008      	beq.n	8004d08 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8004cf6:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8004cfa:	d81e      	bhi.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d00a      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8004d00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004d04:	d010      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8004d06:	e018      	b.n	8004d3a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d08:	4b86      	ldr	r3, [pc, #536]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d0a:	68db      	ldr	r3, [r3, #12]
 8004d0c:	4a85      	ldr	r2, [pc, #532]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d0e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004d12:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d14:	e015      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	3304      	adds	r3, #4
 8004d1a:	2100      	movs	r1, #0
 8004d1c:	4618      	mov	r0, r3
 8004d1e:	f000 fabb 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8004d22:	4603      	mov	r3, r0
 8004d24:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d26:	e00c      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	3320      	adds	r3, #32
 8004d2c:	2100      	movs	r1, #0
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f000 fba6 	bl	8005480 <RCCEx_PLLSAI2_Config>
 8004d34:	4603      	mov	r3, r0
 8004d36:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004d38:	e003      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004d3a:	2301      	movs	r3, #1
 8004d3c:	74fb      	strb	r3, [r7, #19]
      break;
 8004d3e:	e000      	b.n	8004d42 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8004d40:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004d42:	7cfb      	ldrb	r3, [r7, #19]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d10b      	bne.n	8004d60 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004d48:	4b76      	ldr	r3, [pc, #472]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004d4e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004d56:	4973      	ldr	r1, [pc, #460]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d58:	4313      	orrs	r3, r2
 8004d5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004d5e:	e001      	b.n	8004d64 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d60:	7cfb      	ldrb	r3, [r7, #19]
 8004d62:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d041      	beq.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004d74:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d78:	d02a      	beq.n	8004dd0 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 8004d7a:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8004d7e:	d824      	bhi.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d80:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d84:	d008      	beq.n	8004d98 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8004d86:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8004d8a:	d81e      	bhi.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x106>
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d00a      	beq.n	8004da6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8004d90:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d94:	d010      	beq.n	8004db8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 8004d96:	e018      	b.n	8004dca <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004d98:	4b62      	ldr	r3, [pc, #392]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9a:	68db      	ldr	r3, [r3, #12]
 8004d9c:	4a61      	ldr	r2, [pc, #388]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004d9e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004da2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004da4:	e015      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	3304      	adds	r3, #4
 8004daa:	2100      	movs	r1, #0
 8004dac:	4618      	mov	r0, r3
 8004dae:	f000 fa73 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8004db2:	4603      	mov	r3, r0
 8004db4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004db6:	e00c      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	3320      	adds	r3, #32
 8004dbc:	2100      	movs	r1, #0
 8004dbe:	4618      	mov	r0, r3
 8004dc0:	f000 fb5e 	bl	8005480 <RCCEx_PLLSAI2_Config>
 8004dc4:	4603      	mov	r3, r0
 8004dc6:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004dc8:	e003      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004dca:	2301      	movs	r3, #1
 8004dcc:	74fb      	strb	r3, [r7, #19]
      break;
 8004dce:	e000      	b.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8004dd0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004dd2:	7cfb      	ldrb	r3, [r7, #19]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d10b      	bne.n	8004df0 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004dd8:	4b52      	ldr	r3, [pc, #328]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004dda:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dde:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004de6:	494f      	ldr	r1, [pc, #316]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004de8:	4313      	orrs	r3, r2
 8004dea:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8004dee:	e001      	b.n	8004df4 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004df0:	7cfb      	ldrb	r3, [r7, #19]
 8004df2:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	f000 80a0 	beq.w	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004e02:	2300      	movs	r3, #0
 8004e04:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004e06:	4b47      	ldr	r3, [pc, #284]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e0a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d101      	bne.n	8004e16 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8004e12:	2301      	movs	r3, #1
 8004e14:	e000      	b.n	8004e18 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8004e16:	2300      	movs	r3, #0
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d00d      	beq.n	8004e38 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004e1c:	4b41      	ldr	r3, [pc, #260]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e20:	4a40      	ldr	r2, [pc, #256]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004e26:	6593      	str	r3, [r2, #88]	; 0x58
 8004e28:	4b3e      	ldr	r3, [pc, #248]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004e30:	60bb      	str	r3, [r7, #8]
 8004e32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004e34:	2301      	movs	r3, #1
 8004e36:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004e38:	4b3b      	ldr	r3, [pc, #236]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	4a3a      	ldr	r2, [pc, #232]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e3e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004e42:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004e44:	f7fd fa0c 	bl	8002260 <HAL_GetTick>
 8004e48:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e4a:	e009      	b.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004e4c:	f7fd fa08 	bl	8002260 <HAL_GetTick>
 8004e50:	4602      	mov	r2, r0
 8004e52:	68fb      	ldr	r3, [r7, #12]
 8004e54:	1ad3      	subs	r3, r2, r3
 8004e56:	2b02      	cmp	r3, #2
 8004e58:	d902      	bls.n	8004e60 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 8004e5a:	2303      	movs	r3, #3
 8004e5c:	74fb      	strb	r3, [r7, #19]
        break;
 8004e5e:	e005      	b.n	8004e6c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004e60:	4b31      	ldr	r3, [pc, #196]	; (8004f28 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d0ef      	beq.n	8004e4c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8004e6c:	7cfb      	ldrb	r3, [r7, #19]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d15c      	bne.n	8004f2c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004e72:	4b2c      	ldr	r3, [pc, #176]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e74:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e78:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004e7c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d01f      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004e8a:	697a      	ldr	r2, [r7, #20]
 8004e8c:	429a      	cmp	r2, r3
 8004e8e:	d019      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004e90:	4b24      	ldr	r3, [pc, #144]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004e96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004e9a:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004e9c:	4b21      	ldr	r3, [pc, #132]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004e9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ea2:	4a20      	ldr	r2, [pc, #128]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ea4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ea8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004eac:	4b1d      	ldr	r3, [pc, #116]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004eb2:	4a1c      	ldr	r2, [pc, #112]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004eb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004eb8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004ebc:	4a19      	ldr	r2, [pc, #100]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f003 0301 	and.w	r3, r3, #1
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d016      	beq.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004ece:	f7fd f9c7 	bl	8002260 <HAL_GetTick>
 8004ed2:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004ed4:	e00b      	b.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004ed6:	f7fd f9c3 	bl	8002260 <HAL_GetTick>
 8004eda:	4602      	mov	r2, r0
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	1ad3      	subs	r3, r2, r3
 8004ee0:	f241 3288 	movw	r2, #5000	; 0x1388
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d902      	bls.n	8004eee <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8004ee8:	2303      	movs	r3, #3
 8004eea:	74fb      	strb	r3, [r7, #19]
            break;
 8004eec:	e006      	b.n	8004efc <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004eee:	4b0d      	ldr	r3, [pc, #52]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004ef0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ef4:	f003 0302 	and.w	r3, r3, #2
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d0ec      	beq.n	8004ed6 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 8004efc:	7cfb      	ldrb	r3, [r7, #19]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d10c      	bne.n	8004f1c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004f02:	4b08      	ldr	r3, [pc, #32]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f04:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004f08:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004f12:	4904      	ldr	r1, [pc, #16]	; (8004f24 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004f1a:	e009      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004f1c:	7cfb      	ldrb	r3, [r7, #19]
 8004f1e:	74bb      	strb	r3, [r7, #18]
 8004f20:	e006      	b.n	8004f30 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8004f22:	bf00      	nop
 8004f24:	40021000 	.word	0x40021000
 8004f28:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004f2c:	7cfb      	ldrb	r3, [r7, #19]
 8004f2e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004f30:	7c7b      	ldrb	r3, [r7, #17]
 8004f32:	2b01      	cmp	r3, #1
 8004f34:	d105      	bne.n	8004f42 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004f36:	4b9e      	ldr	r3, [pc, #632]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f3a:	4a9d      	ldr	r2, [pc, #628]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004f40:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	f003 0301 	and.w	r3, r3, #1
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00a      	beq.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004f4e:	4b98      	ldr	r3, [pc, #608]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f50:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f54:	f023 0203 	bic.w	r2, r3, #3
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f5c:	4994      	ldr	r1, [pc, #592]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f5e:	4313      	orrs	r3, r2
 8004f60:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	f003 0302 	and.w	r3, r3, #2
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d00a      	beq.n	8004f86 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004f70:	4b8f      	ldr	r3, [pc, #572]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f72:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f76:	f023 020c 	bic.w	r2, r3, #12
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004f7e:	498c      	ldr	r1, [pc, #560]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f80:	4313      	orrs	r3, r2
 8004f82:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f003 0304 	and.w	r3, r3, #4
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d00a      	beq.n	8004fa8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004f92:	4b87      	ldr	r3, [pc, #540]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004f94:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f98:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fa0:	4983      	ldr	r1, [pc, #524]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fa2:	4313      	orrs	r3, r2
 8004fa4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	f003 0308 	and.w	r3, r3, #8
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d00a      	beq.n	8004fca <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004fb4:	4b7e      	ldr	r3, [pc, #504]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fb6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fba:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fc2:	497b      	ldr	r1, [pc, #492]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fc4:	4313      	orrs	r3, r2
 8004fc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	f003 0310 	and.w	r3, r3, #16
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d00a      	beq.n	8004fec <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004fd6:	4b76      	ldr	r3, [pc, #472]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fd8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004fe4:	4972      	ldr	r1, [pc, #456]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004fe6:	4313      	orrs	r3, r2
 8004fe8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	f003 0320 	and.w	r3, r3, #32
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d00a      	beq.n	800500e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004ff8:	4b6d      	ldr	r3, [pc, #436]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8004ffa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ffe:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8005002:	687b      	ldr	r3, [r7, #4]
 8005004:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005006:	496a      	ldr	r1, [pc, #424]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005008:	4313      	orrs	r3, r2
 800500a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005016:	2b00      	cmp	r3, #0
 8005018:	d00a      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800501a:	4b65      	ldr	r3, [pc, #404]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800501c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005020:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005028:	4961      	ldr	r1, [pc, #388]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800502a:	4313      	orrs	r3, r2
 800502c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005038:	2b00      	cmp	r3, #0
 800503a:	d00a      	beq.n	8005052 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800503c:	4b5c      	ldr	r3, [pc, #368]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005042:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800504a:	4959      	ldr	r1, [pc, #356]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800505a:	2b00      	cmp	r3, #0
 800505c:	d00a      	beq.n	8005074 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800505e:	4b54      	ldr	r3, [pc, #336]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005060:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005064:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800506c:	4950      	ldr	r1, [pc, #320]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800506e:	4313      	orrs	r3, r2
 8005070:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800507c:	2b00      	cmp	r3, #0
 800507e:	d00a      	beq.n	8005096 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8005080:	4b4b      	ldr	r3, [pc, #300]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005082:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005086:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800508e:	4948      	ldr	r1, [pc, #288]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005090:	4313      	orrs	r3, r2
 8005092:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d00a      	beq.n	80050b8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80050a2:	4b43      	ldr	r3, [pc, #268]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80050b0:	493f      	ldr	r1, [pc, #252]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050b2:	4313      	orrs	r3, r2
 80050b4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d028      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80050c4:	4b3a      	ldr	r3, [pc, #232]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050ca:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050d2:	4937      	ldr	r1, [pc, #220]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050de:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80050e2:	d106      	bne.n	80050f2 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80050e4:	4b32      	ldr	r3, [pc, #200]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050e6:	68db      	ldr	r3, [r3, #12]
 80050e8:	4a31      	ldr	r2, [pc, #196]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80050ea:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80050ee:	60d3      	str	r3, [r2, #12]
 80050f0:	e011      	b.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80050f6:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80050fa:	d10c      	bne.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	3304      	adds	r3, #4
 8005100:	2101      	movs	r1, #1
 8005102:	4618      	mov	r0, r3
 8005104:	f000 f8c8 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8005108:	4603      	mov	r3, r0
 800510a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800510c:	7cfb      	ldrb	r3, [r7, #19]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d001      	beq.n	8005116 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8005112:	7cfb      	ldrb	r3, [r7, #19]
 8005114:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800511e:	2b00      	cmp	r3, #0
 8005120:	d028      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8005122:	4b23      	ldr	r3, [pc, #140]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005124:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005128:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005130:	491f      	ldr	r1, [pc, #124]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005132:	4313      	orrs	r3, r2
 8005134:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800513c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8005140:	d106      	bne.n	8005150 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005142:	4b1b      	ldr	r3, [pc, #108]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	4a1a      	ldr	r2, [pc, #104]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005148:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800514c:	60d3      	str	r3, [r2, #12]
 800514e:	e011      	b.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005154:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005158:	d10c      	bne.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3304      	adds	r3, #4
 800515e:	2101      	movs	r1, #1
 8005160:	4618      	mov	r0, r3
 8005162:	f000 f899 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8005166:	4603      	mov	r3, r0
 8005168:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800516a:	7cfb      	ldrb	r3, [r7, #19]
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8005170:	7cfb      	ldrb	r3, [r7, #19]
 8005172:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800517c:	2b00      	cmp	r3, #0
 800517e:	d02b      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8005180:	4b0b      	ldr	r3, [pc, #44]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005186:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800518e:	4908      	ldr	r1, [pc, #32]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8005190:	4313      	orrs	r3, r2
 8005192:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800519a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800519e:	d109      	bne.n	80051b4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80051a0:	4b03      	ldr	r3, [pc, #12]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a2:	68db      	ldr	r3, [r3, #12]
 80051a4:	4a02      	ldr	r2, [pc, #8]	; (80051b0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80051a6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80051aa:	60d3      	str	r3, [r2, #12]
 80051ac:	e014      	b.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80051ae:	bf00      	nop
 80051b0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80051b8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80051bc:	d10c      	bne.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	3304      	adds	r3, #4
 80051c2:	2101      	movs	r1, #1
 80051c4:	4618      	mov	r0, r3
 80051c6:	f000 f867 	bl	8005298 <RCCEx_PLLSAI1_Config>
 80051ca:	4603      	mov	r3, r0
 80051cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80051ce:	7cfb      	ldrb	r3, [r7, #19]
 80051d0:	2b00      	cmp	r3, #0
 80051d2:	d001      	beq.n	80051d8 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 80051d4:	7cfb      	ldrb	r3, [r7, #19]
 80051d6:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d02f      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80051e4:	4b2b      	ldr	r3, [pc, #172]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80051ea:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051f2:	4928      	ldr	r1, [pc, #160]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80051f4:	4313      	orrs	r3, r2
 80051f6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80051fe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8005202:	d10d      	bne.n	8005220 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	3304      	adds	r3, #4
 8005208:	2102      	movs	r1, #2
 800520a:	4618      	mov	r0, r3
 800520c:	f000 f844 	bl	8005298 <RCCEx_PLLSAI1_Config>
 8005210:	4603      	mov	r3, r0
 8005212:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005214:	7cfb      	ldrb	r3, [r7, #19]
 8005216:	2b00      	cmp	r3, #0
 8005218:	d014      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800521a:	7cfb      	ldrb	r3, [r7, #19]
 800521c:	74bb      	strb	r3, [r7, #18]
 800521e:	e011      	b.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005224:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8005228:	d10c      	bne.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	3320      	adds	r3, #32
 800522e:	2102      	movs	r1, #2
 8005230:	4618      	mov	r0, r3
 8005232:	f000 f925 	bl	8005480 <RCCEx_PLLSAI2_Config>
 8005236:	4603      	mov	r3, r0
 8005238:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800523a:	7cfb      	ldrb	r3, [r7, #19]
 800523c:	2b00      	cmp	r3, #0
 800523e:	d001      	beq.n	8005244 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8005240:	7cfb      	ldrb	r3, [r7, #19]
 8005242:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800524c:	2b00      	cmp	r3, #0
 800524e:	d00a      	beq.n	8005266 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8005250:	4b10      	ldr	r3, [pc, #64]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005252:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005256:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800525e:	490d      	ldr	r1, [pc, #52]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005260:	4313      	orrs	r3, r2
 8005262:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800526e:	2b00      	cmp	r3, #0
 8005270:	d00b      	beq.n	800528a <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8005272:	4b08      	ldr	r3, [pc, #32]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005274:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005278:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005282:	4904      	ldr	r1, [pc, #16]	; (8005294 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8005284:	4313      	orrs	r3, r2
 8005286:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800528a:	7cbb      	ldrb	r3, [r7, #18]
}
 800528c:	4618      	mov	r0, r3
 800528e:	3718      	adds	r7, #24
 8005290:	46bd      	mov	sp, r7
 8005292:	bd80      	pop	{r7, pc}
 8005294:	40021000 	.word	0x40021000

08005298 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8005298:	b580      	push	{r7, lr}
 800529a:	b084      	sub	sp, #16
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80052a2:	2300      	movs	r3, #0
 80052a4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80052a6:	4b75      	ldr	r3, [pc, #468]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052a8:	68db      	ldr	r3, [r3, #12]
 80052aa:	f003 0303 	and.w	r3, r3, #3
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d018      	beq.n	80052e4 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80052b2:	4b72      	ldr	r3, [pc, #456]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052b4:	68db      	ldr	r3, [r3, #12]
 80052b6:	f003 0203 	and.w	r2, r3, #3
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	429a      	cmp	r2, r3
 80052c0:	d10d      	bne.n	80052de <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	681b      	ldr	r3, [r3, #0]
       ||
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d009      	beq.n	80052de <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80052ca:	4b6c      	ldr	r3, [pc, #432]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052cc:	68db      	ldr	r3, [r3, #12]
 80052ce:	091b      	lsrs	r3, r3, #4
 80052d0:	f003 0307 	and.w	r3, r3, #7
 80052d4:	1c5a      	adds	r2, r3, #1
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	685b      	ldr	r3, [r3, #4]
       ||
 80052da:	429a      	cmp	r2, r3
 80052dc:	d047      	beq.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80052de:	2301      	movs	r3, #1
 80052e0:	73fb      	strb	r3, [r7, #15]
 80052e2:	e044      	b.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	2b03      	cmp	r3, #3
 80052ea:	d018      	beq.n	800531e <RCCEx_PLLSAI1_Config+0x86>
 80052ec:	2b03      	cmp	r3, #3
 80052ee:	d825      	bhi.n	800533c <RCCEx_PLLSAI1_Config+0xa4>
 80052f0:	2b01      	cmp	r3, #1
 80052f2:	d002      	beq.n	80052fa <RCCEx_PLLSAI1_Config+0x62>
 80052f4:	2b02      	cmp	r3, #2
 80052f6:	d009      	beq.n	800530c <RCCEx_PLLSAI1_Config+0x74>
 80052f8:	e020      	b.n	800533c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80052fa:	4b60      	ldr	r3, [pc, #384]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f003 0302 	and.w	r3, r3, #2
 8005302:	2b00      	cmp	r3, #0
 8005304:	d11d      	bne.n	8005342 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8005306:	2301      	movs	r3, #1
 8005308:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800530a:	e01a      	b.n	8005342 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800530c:	4b5b      	ldr	r3, [pc, #364]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800530e:	681b      	ldr	r3, [r3, #0]
 8005310:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005314:	2b00      	cmp	r3, #0
 8005316:	d116      	bne.n	8005346 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8005318:	2301      	movs	r3, #1
 800531a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800531c:	e013      	b.n	8005346 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800531e:	4b57      	ldr	r3, [pc, #348]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005326:	2b00      	cmp	r3, #0
 8005328:	d10f      	bne.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800532a:	4b54      	ldr	r3, [pc, #336]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d109      	bne.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8005336:	2301      	movs	r3, #1
 8005338:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800533a:	e006      	b.n	800534a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	73fb      	strb	r3, [r7, #15]
      break;
 8005340:	e004      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005342:	bf00      	nop
 8005344:	e002      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8005346:	bf00      	nop
 8005348:	e000      	b.n	800534c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800534a:	bf00      	nop
    }

    if(status == HAL_OK)
 800534c:	7bfb      	ldrb	r3, [r7, #15]
 800534e:	2b00      	cmp	r3, #0
 8005350:	d10d      	bne.n	800536e <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8005352:	4b4a      	ldr	r3, [pc, #296]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005354:	68db      	ldr	r3, [r3, #12]
 8005356:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	6819      	ldr	r1, [r3, #0]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	685b      	ldr	r3, [r3, #4]
 8005362:	3b01      	subs	r3, #1
 8005364:	011b      	lsls	r3, r3, #4
 8005366:	430b      	orrs	r3, r1
 8005368:	4944      	ldr	r1, [pc, #272]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800536a:	4313      	orrs	r3, r2
 800536c:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 800536e:	7bfb      	ldrb	r3, [r7, #15]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d17d      	bne.n	8005470 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8005374:	4b41      	ldr	r3, [pc, #260]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	4a40      	ldr	r2, [pc, #256]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800537a:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 800537e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005380:	f7fc ff6e 	bl	8002260 <HAL_GetTick>
 8005384:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005386:	e009      	b.n	800539c <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005388:	f7fc ff6a 	bl	8002260 <HAL_GetTick>
 800538c:	4602      	mov	r2, r0
 800538e:	68bb      	ldr	r3, [r7, #8]
 8005390:	1ad3      	subs	r3, r2, r3
 8005392:	2b02      	cmp	r3, #2
 8005394:	d902      	bls.n	800539c <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8005396:	2303      	movs	r3, #3
 8005398:	73fb      	strb	r3, [r7, #15]
        break;
 800539a:	e005      	b.n	80053a8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800539c:	4b37      	ldr	r3, [pc, #220]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80053a4:	2b00      	cmp	r3, #0
 80053a6:	d1ef      	bne.n	8005388 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 80053a8:	7bfb      	ldrb	r3, [r7, #15]
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d160      	bne.n	8005470 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	2b00      	cmp	r3, #0
 80053b2:	d111      	bne.n	80053d8 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053b4:	4b31      	ldr	r3, [pc, #196]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053b6:	691b      	ldr	r3, [r3, #16]
 80053b8:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80053bc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80053c0:	687a      	ldr	r2, [r7, #4]
 80053c2:	6892      	ldr	r2, [r2, #8]
 80053c4:	0211      	lsls	r1, r2, #8
 80053c6:	687a      	ldr	r2, [r7, #4]
 80053c8:	68d2      	ldr	r2, [r2, #12]
 80053ca:	0912      	lsrs	r2, r2, #4
 80053cc:	0452      	lsls	r2, r2, #17
 80053ce:	430a      	orrs	r2, r1
 80053d0:	492a      	ldr	r1, [pc, #168]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053d2:	4313      	orrs	r3, r2
 80053d4:	610b      	str	r3, [r1, #16]
 80053d6:	e027      	b.n	8005428 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80053d8:	683b      	ldr	r3, [r7, #0]
 80053da:	2b01      	cmp	r3, #1
 80053dc:	d112      	bne.n	8005404 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80053de:	4b27      	ldr	r3, [pc, #156]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053e0:	691b      	ldr	r3, [r3, #16]
 80053e2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80053e6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	6892      	ldr	r2, [r2, #8]
 80053ee:	0211      	lsls	r1, r2, #8
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	6912      	ldr	r2, [r2, #16]
 80053f4:	0852      	lsrs	r2, r2, #1
 80053f6:	3a01      	subs	r2, #1
 80053f8:	0552      	lsls	r2, r2, #21
 80053fa:	430a      	orrs	r2, r1
 80053fc:	491f      	ldr	r1, [pc, #124]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 80053fe:	4313      	orrs	r3, r2
 8005400:	610b      	str	r3, [r1, #16]
 8005402:	e011      	b.n	8005428 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8005404:	4b1d      	ldr	r3, [pc, #116]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005406:	691b      	ldr	r3, [r3, #16]
 8005408:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800540c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8005410:	687a      	ldr	r2, [r7, #4]
 8005412:	6892      	ldr	r2, [r2, #8]
 8005414:	0211      	lsls	r1, r2, #8
 8005416:	687a      	ldr	r2, [r7, #4]
 8005418:	6952      	ldr	r2, [r2, #20]
 800541a:	0852      	lsrs	r2, r2, #1
 800541c:	3a01      	subs	r2, #1
 800541e:	0652      	lsls	r2, r2, #25
 8005420:	430a      	orrs	r2, r1
 8005422:	4916      	ldr	r1, [pc, #88]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005424:	4313      	orrs	r3, r2
 8005426:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8005428:	4b14      	ldr	r3, [pc, #80]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	4a13      	ldr	r2, [pc, #76]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800542e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8005432:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005434:	f7fc ff14 	bl	8002260 <HAL_GetTick>
 8005438:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800543a:	e009      	b.n	8005450 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800543c:	f7fc ff10 	bl	8002260 <HAL_GetTick>
 8005440:	4602      	mov	r2, r0
 8005442:	68bb      	ldr	r3, [r7, #8]
 8005444:	1ad3      	subs	r3, r2, r3
 8005446:	2b02      	cmp	r3, #2
 8005448:	d902      	bls.n	8005450 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 800544a:	2303      	movs	r3, #3
 800544c:	73fb      	strb	r3, [r7, #15]
          break;
 800544e:	e005      	b.n	800545c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005450:	4b0a      	ldr	r3, [pc, #40]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005458:	2b00      	cmp	r3, #0
 800545a:	d0ef      	beq.n	800543c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 800545c:	7bfb      	ldrb	r3, [r7, #15]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d106      	bne.n	8005470 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8005462:	4b06      	ldr	r3, [pc, #24]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 8005464:	691a      	ldr	r2, [r3, #16]
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	699b      	ldr	r3, [r3, #24]
 800546a:	4904      	ldr	r1, [pc, #16]	; (800547c <RCCEx_PLLSAI1_Config+0x1e4>)
 800546c:	4313      	orrs	r3, r2
 800546e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005470:	7bfb      	ldrb	r3, [r7, #15]
}
 8005472:	4618      	mov	r0, r3
 8005474:	3710      	adds	r7, #16
 8005476:	46bd      	mov	sp, r7
 8005478:	bd80      	pop	{r7, pc}
 800547a:	bf00      	nop
 800547c:	40021000 	.word	0x40021000

08005480 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005480:	b580      	push	{r7, lr}
 8005482:	b084      	sub	sp, #16
 8005484:	af00      	add	r7, sp, #0
 8005486:	6078      	str	r0, [r7, #4]
 8005488:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800548a:	2300      	movs	r3, #0
 800548c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800548e:	4b6a      	ldr	r3, [pc, #424]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	f003 0303 	and.w	r3, r3, #3
 8005496:	2b00      	cmp	r3, #0
 8005498:	d018      	beq.n	80054cc <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800549a:	4b67      	ldr	r3, [pc, #412]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 800549c:	68db      	ldr	r3, [r3, #12]
 800549e:	f003 0203 	and.w	r2, r3, #3
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	429a      	cmp	r2, r3
 80054a8:	d10d      	bne.n	80054c6 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
       ||
 80054ae:	2b00      	cmp	r3, #0
 80054b0:	d009      	beq.n	80054c6 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 80054b2:	4b61      	ldr	r3, [pc, #388]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054b4:	68db      	ldr	r3, [r3, #12]
 80054b6:	091b      	lsrs	r3, r3, #4
 80054b8:	f003 0307 	and.w	r3, r3, #7
 80054bc:	1c5a      	adds	r2, r3, #1
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	685b      	ldr	r3, [r3, #4]
       ||
 80054c2:	429a      	cmp	r2, r3
 80054c4:	d047      	beq.n	8005556 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80054c6:	2301      	movs	r3, #1
 80054c8:	73fb      	strb	r3, [r7, #15]
 80054ca:	e044      	b.n	8005556 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b03      	cmp	r3, #3
 80054d2:	d018      	beq.n	8005506 <RCCEx_PLLSAI2_Config+0x86>
 80054d4:	2b03      	cmp	r3, #3
 80054d6:	d825      	bhi.n	8005524 <RCCEx_PLLSAI2_Config+0xa4>
 80054d8:	2b01      	cmp	r3, #1
 80054da:	d002      	beq.n	80054e2 <RCCEx_PLLSAI2_Config+0x62>
 80054dc:	2b02      	cmp	r3, #2
 80054de:	d009      	beq.n	80054f4 <RCCEx_PLLSAI2_Config+0x74>
 80054e0:	e020      	b.n	8005524 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80054e2:	4b55      	ldr	r3, [pc, #340]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	f003 0302 	and.w	r3, r3, #2
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d11d      	bne.n	800552a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 80054ee:	2301      	movs	r3, #1
 80054f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80054f2:	e01a      	b.n	800552a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80054f4:	4b50      	ldr	r3, [pc, #320]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054fc:	2b00      	cmp	r3, #0
 80054fe:	d116      	bne.n	800552e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8005500:	2301      	movs	r3, #1
 8005502:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8005504:	e013      	b.n	800552e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8005506:	4b4c      	ldr	r3, [pc, #304]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d10f      	bne.n	8005532 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8005512:	4b49      	ldr	r3, [pc, #292]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d109      	bne.n	8005532 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8005522:	e006      	b.n	8005532 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8005524:	2301      	movs	r3, #1
 8005526:	73fb      	strb	r3, [r7, #15]
      break;
 8005528:	e004      	b.n	8005534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800552a:	bf00      	nop
 800552c:	e002      	b.n	8005534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 800552e:	bf00      	nop
 8005530:	e000      	b.n	8005534 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8005532:	bf00      	nop
    }

    if(status == HAL_OK)
 8005534:	7bfb      	ldrb	r3, [r7, #15]
 8005536:	2b00      	cmp	r3, #0
 8005538:	d10d      	bne.n	8005556 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800553a:	4b3f      	ldr	r3, [pc, #252]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 800553c:	68db      	ldr	r3, [r3, #12]
 800553e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	6819      	ldr	r1, [r3, #0]
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	685b      	ldr	r3, [r3, #4]
 800554a:	3b01      	subs	r3, #1
 800554c:	011b      	lsls	r3, r3, #4
 800554e:	430b      	orrs	r3, r1
 8005550:	4939      	ldr	r1, [pc, #228]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005552:	4313      	orrs	r3, r2
 8005554:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8005556:	7bfb      	ldrb	r3, [r7, #15]
 8005558:	2b00      	cmp	r3, #0
 800555a:	d167      	bne.n	800562c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 800555c:	4b36      	ldr	r3, [pc, #216]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	4a35      	ldr	r2, [pc, #212]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005562:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005566:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005568:	f7fc fe7a 	bl	8002260 <HAL_GetTick>
 800556c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800556e:	e009      	b.n	8005584 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005570:	f7fc fe76 	bl	8002260 <HAL_GetTick>
 8005574:	4602      	mov	r2, r0
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	1ad3      	subs	r3, r2, r3
 800557a:	2b02      	cmp	r3, #2
 800557c:	d902      	bls.n	8005584 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800557e:	2303      	movs	r3, #3
 8005580:	73fb      	strb	r3, [r7, #15]
        break;
 8005582:	e005      	b.n	8005590 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005584:	4b2c      	ldr	r3, [pc, #176]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800558c:	2b00      	cmp	r3, #0
 800558e:	d1ef      	bne.n	8005570 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8005590:	7bfb      	ldrb	r3, [r7, #15]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d14a      	bne.n	800562c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	2b00      	cmp	r3, #0
 800559a:	d111      	bne.n	80055c0 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800559c:	4b26      	ldr	r3, [pc, #152]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 800559e:	695b      	ldr	r3, [r3, #20]
 80055a0:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 80055a4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80055a8:	687a      	ldr	r2, [r7, #4]
 80055aa:	6892      	ldr	r2, [r2, #8]
 80055ac:	0211      	lsls	r1, r2, #8
 80055ae:	687a      	ldr	r2, [r7, #4]
 80055b0:	68d2      	ldr	r2, [r2, #12]
 80055b2:	0912      	lsrs	r2, r2, #4
 80055b4:	0452      	lsls	r2, r2, #17
 80055b6:	430a      	orrs	r2, r1
 80055b8:	491f      	ldr	r1, [pc, #124]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ba:	4313      	orrs	r3, r2
 80055bc:	614b      	str	r3, [r1, #20]
 80055be:	e011      	b.n	80055e4 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80055c0:	4b1d      	ldr	r3, [pc, #116]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055c2:	695b      	ldr	r3, [r3, #20]
 80055c4:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80055c8:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80055cc:	687a      	ldr	r2, [r7, #4]
 80055ce:	6892      	ldr	r2, [r2, #8]
 80055d0:	0211      	lsls	r1, r2, #8
 80055d2:	687a      	ldr	r2, [r7, #4]
 80055d4:	6912      	ldr	r2, [r2, #16]
 80055d6:	0852      	lsrs	r2, r2, #1
 80055d8:	3a01      	subs	r2, #1
 80055da:	0652      	lsls	r2, r2, #25
 80055dc:	430a      	orrs	r2, r1
 80055de:	4916      	ldr	r1, [pc, #88]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e0:	4313      	orrs	r3, r2
 80055e2:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80055e4:	4b14      	ldr	r3, [pc, #80]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	4a13      	ldr	r2, [pc, #76]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 80055ea:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80055ee:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80055f0:	f7fc fe36 	bl	8002260 <HAL_GetTick>
 80055f4:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80055f6:	e009      	b.n	800560c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80055f8:	f7fc fe32 	bl	8002260 <HAL_GetTick>
 80055fc:	4602      	mov	r2, r0
 80055fe:	68bb      	ldr	r3, [r7, #8]
 8005600:	1ad3      	subs	r3, r2, r3
 8005602:	2b02      	cmp	r3, #2
 8005604:	d902      	bls.n	800560c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8005606:	2303      	movs	r3, #3
 8005608:	73fb      	strb	r3, [r7, #15]
          break;
 800560a:	e005      	b.n	8005618 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800560c:	4b0a      	ldr	r3, [pc, #40]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005614:	2b00      	cmp	r3, #0
 8005616:	d0ef      	beq.n	80055f8 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8005618:	7bfb      	ldrb	r3, [r7, #15]
 800561a:	2b00      	cmp	r3, #0
 800561c:	d106      	bne.n	800562c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 800561e:	4b06      	ldr	r3, [pc, #24]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005620:	695a      	ldr	r2, [r3, #20]
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	695b      	ldr	r3, [r3, #20]
 8005626:	4904      	ldr	r1, [pc, #16]	; (8005638 <RCCEx_PLLSAI2_Config+0x1b8>)
 8005628:	4313      	orrs	r3, r2
 800562a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 800562c:	7bfb      	ldrb	r3, [r7, #15]
}
 800562e:	4618      	mov	r0, r3
 8005630:	3710      	adds	r7, #16
 8005632:	46bd      	mov	sp, r7
 8005634:	bd80      	pop	{r7, pc}
 8005636:	bf00      	nop
 8005638:	40021000 	.word	0x40021000

0800563c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800563c:	b580      	push	{r7, lr}
 800563e:	b084      	sub	sp, #16
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2b00      	cmp	r3, #0
 8005648:	d101      	bne.n	800564e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800564a:	2301      	movs	r3, #1
 800564c:	e095      	b.n	800577a <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005652:	2b00      	cmp	r3, #0
 8005654:	d108      	bne.n	8005668 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	685b      	ldr	r3, [r3, #4]
 800565a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800565e:	d009      	beq.n	8005674 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	2200      	movs	r2, #0
 8005664:	61da      	str	r2, [r3, #28]
 8005666:	e005      	b.n	8005674 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	2200      	movs	r2, #0
 800566c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	2200      	movs	r2, #0
 8005672:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	2200      	movs	r2, #0
 8005678:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005680:	b2db      	uxtb	r3, r3
 8005682:	2b00      	cmp	r3, #0
 8005684:	d106      	bne.n	8005694 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	2200      	movs	r2, #0
 800568a:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800568e:	6878      	ldr	r0, [r7, #4]
 8005690:	f7fc fb58 	bl	8001d44 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	2202      	movs	r2, #2
 8005698:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800569c:	687b      	ldr	r3, [r7, #4]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	681a      	ldr	r2, [r3, #0]
 80056a2:	687b      	ldr	r3, [r7, #4]
 80056a4:	681b      	ldr	r3, [r3, #0]
 80056a6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80056aa:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	68db      	ldr	r3, [r3, #12]
 80056b0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056b4:	d902      	bls.n	80056bc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80056b6:	2300      	movs	r3, #0
 80056b8:	60fb      	str	r3, [r7, #12]
 80056ba:	e002      	b.n	80056c2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80056bc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80056c0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f5b3 6f70 	cmp.w	r3, #3840	; 0xf00
 80056ca:	d007      	beq.n	80056dc <HAL_SPI_Init+0xa0>
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	68db      	ldr	r3, [r3, #12]
 80056d0:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 80056d4:	d002      	beq.n	80056dc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	2200      	movs	r2, #0
 80056da:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80056ec:	431a      	orrs	r2, r3
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	691b      	ldr	r3, [r3, #16]
 80056f2:	f003 0302 	and.w	r3, r3, #2
 80056f6:	431a      	orrs	r2, r3
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	695b      	ldr	r3, [r3, #20]
 80056fc:	f003 0301 	and.w	r3, r3, #1
 8005700:	431a      	orrs	r2, r3
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	699b      	ldr	r3, [r3, #24]
 8005706:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800570a:	431a      	orrs	r2, r3
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	69db      	ldr	r3, [r3, #28]
 8005710:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005714:	431a      	orrs	r2, r3
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	6a1b      	ldr	r3, [r3, #32]
 800571a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800571e:	ea42 0103 	orr.w	r1, r2, r3
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005726:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	681b      	ldr	r3, [r3, #0]
 800572e:	430a      	orrs	r2, r1
 8005730:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	0c1b      	lsrs	r3, r3, #16
 8005738:	f003 0204 	and.w	r2, r3, #4
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005740:	f003 0310 	and.w	r3, r3, #16
 8005744:	431a      	orrs	r2, r3
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800574a:	f003 0308 	and.w	r3, r3, #8
 800574e:	431a      	orrs	r2, r3
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	68db      	ldr	r3, [r3, #12]
 8005754:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005758:	ea42 0103 	orr.w	r1, r2, r3
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	430a      	orrs	r2, r1
 8005768:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	2200      	movs	r2, #0
 800576e:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2201      	movs	r2, #1
 8005774:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

  return HAL_OK;
 8005778:	2300      	movs	r3, #0
}
 800577a:	4618      	mov	r0, r3
 800577c:	3710      	adds	r7, #16
 800577e:	46bd      	mov	sp, r7
 8005780:	bd80      	pop	{r7, pc}

08005782 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005782:	b580      	push	{r7, lr}
 8005784:	b088      	sub	sp, #32
 8005786:	af00      	add	r7, sp, #0
 8005788:	60f8      	str	r0, [r7, #12]
 800578a:	60b9      	str	r1, [r7, #8]
 800578c:	603b      	str	r3, [r7, #0]
 800578e:	4613      	mov	r3, r2
 8005790:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005792:	2300      	movs	r3, #0
 8005794:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005796:	68fb      	ldr	r3, [r7, #12]
 8005798:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800579c:	2b01      	cmp	r3, #1
 800579e:	d101      	bne.n	80057a4 <HAL_SPI_Transmit+0x22>
 80057a0:	2302      	movs	r3, #2
 80057a2:	e158      	b.n	8005a56 <HAL_SPI_Transmit+0x2d4>
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2201      	movs	r2, #1
 80057a8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80057ac:	f7fc fd58 	bl	8002260 <HAL_GetTick>
 80057b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80057b2:	88fb      	ldrh	r3, [r7, #6]
 80057b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80057b6:	68fb      	ldr	r3, [r7, #12]
 80057b8:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 80057bc:	b2db      	uxtb	r3, r3
 80057be:	2b01      	cmp	r3, #1
 80057c0:	d002      	beq.n	80057c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80057c2:	2302      	movs	r3, #2
 80057c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057c6:	e13d      	b.n	8005a44 <HAL_SPI_Transmit+0x2c2>
  }

  if ((pData == NULL) || (Size == 0U))
 80057c8:	68bb      	ldr	r3, [r7, #8]
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	d002      	beq.n	80057d4 <HAL_SPI_Transmit+0x52>
 80057ce:	88fb      	ldrh	r3, [r7, #6]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d102      	bne.n	80057da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80057d4:	2301      	movs	r3, #1
 80057d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80057d8:	e134      	b.n	8005a44 <HAL_SPI_Transmit+0x2c2>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	2203      	movs	r2, #3
 80057de:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	2200      	movs	r2, #0
 80057e6:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	68ba      	ldr	r2, [r7, #8]
 80057ec:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferSize  = Size;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	88fa      	ldrh	r2, [r7, #6]
 80057f2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->TxXferCount = Size;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	88fa      	ldrh	r2, [r7, #6]
 80057f8:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	2200      	movs	r2, #0
 80057fe:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferSize  = 0U;
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	2200      	movs	r2, #0
 8005804:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  hspi->RxXferCount = 0U;
 8005808:	68fb      	ldr	r3, [r7, #12]
 800580a:	2200      	movs	r2, #0
 800580c:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxISR       = NULL;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	2200      	movs	r2, #0
 8005814:	651a      	str	r2, [r3, #80]	; 0x50
  hspi->RxISR       = NULL;
 8005816:	68fb      	ldr	r3, [r7, #12]
 8005818:	2200      	movs	r2, #0
 800581a:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800581c:	68fb      	ldr	r3, [r7, #12]
 800581e:	689b      	ldr	r3, [r3, #8]
 8005820:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005824:	d10f      	bne.n	8005846 <HAL_SPI_Transmit+0xc4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005826:	68fb      	ldr	r3, [r7, #12]
 8005828:	681b      	ldr	r3, [r3, #0]
 800582a:	681a      	ldr	r2, [r3, #0]
 800582c:	68fb      	ldr	r3, [r7, #12]
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005834:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	681a      	ldr	r2, [r3, #0]
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	681b      	ldr	r3, [r3, #0]
 8005840:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005844:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005846:	68fb      	ldr	r3, [r7, #12]
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	681b      	ldr	r3, [r3, #0]
 800584c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005850:	2b40      	cmp	r3, #64	; 0x40
 8005852:	d007      	beq.n	8005864 <HAL_SPI_Transmit+0xe2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	681a      	ldr	r2, [r3, #0]
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005862:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	68db      	ldr	r3, [r3, #12]
 8005868:	f5b3 6fe0 	cmp.w	r3, #1792	; 0x700
 800586c:	d94b      	bls.n	8005906 <HAL_SPI_Transmit+0x184>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	685b      	ldr	r3, [r3, #4]
 8005872:	2b00      	cmp	r3, #0
 8005874:	d002      	beq.n	800587c <HAL_SPI_Transmit+0xfa>
 8005876:	8afb      	ldrh	r3, [r7, #22]
 8005878:	2b01      	cmp	r3, #1
 800587a:	d13e      	bne.n	80058fa <HAL_SPI_Transmit+0x178>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800587c:	68fb      	ldr	r3, [r7, #12]
 800587e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005880:	881a      	ldrh	r2, [r3, #0]
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800588c:	1c9a      	adds	r2, r3, #2
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8005892:	68fb      	ldr	r3, [r7, #12]
 8005894:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005896:	b29b      	uxth	r3, r3
 8005898:	3b01      	subs	r3, #1
 800589a:	b29a      	uxth	r2, r3
 800589c:	68fb      	ldr	r3, [r7, #12]
 800589e:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80058a0:	e02b      	b.n	80058fa <HAL_SPI_Transmit+0x178>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80058a2:	68fb      	ldr	r3, [r7, #12]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	689b      	ldr	r3, [r3, #8]
 80058a8:	f003 0302 	and.w	r3, r3, #2
 80058ac:	2b02      	cmp	r3, #2
 80058ae:	d112      	bne.n	80058d6 <HAL_SPI_Transmit+0x154>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058b4:	881a      	ldrh	r2, [r3, #0]
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058c0:	1c9a      	adds	r2, r3, #2
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058ca:	b29b      	uxth	r3, r3
 80058cc:	3b01      	subs	r3, #1
 80058ce:	b29a      	uxth	r2, r3
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	87da      	strh	r2, [r3, #62]	; 0x3e
 80058d4:	e011      	b.n	80058fa <HAL_SPI_Transmit+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80058d6:	f7fc fcc3 	bl	8002260 <HAL_GetTick>
 80058da:	4602      	mov	r2, r0
 80058dc:	69bb      	ldr	r3, [r7, #24]
 80058de:	1ad3      	subs	r3, r2, r3
 80058e0:	683a      	ldr	r2, [r7, #0]
 80058e2:	429a      	cmp	r2, r3
 80058e4:	d803      	bhi.n	80058ee <HAL_SPI_Transmit+0x16c>
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058ec:	d102      	bne.n	80058f4 <HAL_SPI_Transmit+0x172>
 80058ee:	683b      	ldr	r3, [r7, #0]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d102      	bne.n	80058fa <HAL_SPI_Transmit+0x178>
        {
          errorcode = HAL_TIMEOUT;
 80058f4:	2303      	movs	r3, #3
 80058f6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80058f8:	e0a4      	b.n	8005a44 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80058fa:	68fb      	ldr	r3, [r7, #12]
 80058fc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80058fe:	b29b      	uxth	r3, r3
 8005900:	2b00      	cmp	r3, #0
 8005902:	d1ce      	bne.n	80058a2 <HAL_SPI_Transmit+0x120>
 8005904:	e07c      	b.n	8005a00 <HAL_SPI_Transmit+0x27e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	685b      	ldr	r3, [r3, #4]
 800590a:	2b00      	cmp	r3, #0
 800590c:	d002      	beq.n	8005914 <HAL_SPI_Transmit+0x192>
 800590e:	8afb      	ldrh	r3, [r7, #22]
 8005910:	2b01      	cmp	r3, #1
 8005912:	d170      	bne.n	80059f6 <HAL_SPI_Transmit+0x274>
    {
      if (hspi->TxXferCount > 1U)
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005918:	b29b      	uxth	r3, r3
 800591a:	2b01      	cmp	r3, #1
 800591c:	d912      	bls.n	8005944 <HAL_SPI_Transmit+0x1c2>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800591e:	68fb      	ldr	r3, [r7, #12]
 8005920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005922:	881a      	ldrh	r2, [r3, #0]
 8005924:	68fb      	ldr	r3, [r7, #12]
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800592a:	68fb      	ldr	r3, [r7, #12]
 800592c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800592e:	1c9a      	adds	r2, r3, #2
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount -= 2U;
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005938:	b29b      	uxth	r3, r3
 800593a:	3b02      	subs	r3, #2
 800593c:	b29a      	uxth	r2, r3
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005942:	e058      	b.n	80059f6 <HAL_SPI_Transmit+0x274>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	330c      	adds	r3, #12
 800594e:	7812      	ldrb	r2, [r2, #0]
 8005950:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005956:	1c5a      	adds	r2, r3, #1
 8005958:	68fb      	ldr	r3, [r7, #12]
 800595a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 800595c:	68fb      	ldr	r3, [r7, #12]
 800595e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005960:	b29b      	uxth	r3, r3
 8005962:	3b01      	subs	r3, #1
 8005964:	b29a      	uxth	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	87da      	strh	r2, [r3, #62]	; 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800596a:	e044      	b.n	80059f6 <HAL_SPI_Transmit+0x274>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800596c:	68fb      	ldr	r3, [r7, #12]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 0302 	and.w	r3, r3, #2
 8005976:	2b02      	cmp	r3, #2
 8005978:	d12b      	bne.n	80059d2 <HAL_SPI_Transmit+0x250>
      {
        if (hspi->TxXferCount > 1U)
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800597e:	b29b      	uxth	r3, r3
 8005980:	2b01      	cmp	r3, #1
 8005982:	d912      	bls.n	80059aa <HAL_SPI_Transmit+0x228>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005984:	68fb      	ldr	r3, [r7, #12]
 8005986:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005988:	881a      	ldrh	r2, [r3, #0]
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8005990:	68fb      	ldr	r3, [r7, #12]
 8005992:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005994:	1c9a      	adds	r2, r3, #2
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount -= 2U;
 800599a:	68fb      	ldr	r3, [r7, #12]
 800599c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800599e:	b29b      	uxth	r3, r3
 80059a0:	3b02      	subs	r3, #2
 80059a2:	b29a      	uxth	r2, r3
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059a8:	e025      	b.n	80059f6 <HAL_SPI_Transmit+0x274>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80059aa:	68fb      	ldr	r3, [r7, #12]
 80059ac:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	330c      	adds	r3, #12
 80059b4:	7812      	ldrb	r2, [r2, #0]
 80059b6:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059bc:	1c5a      	adds	r2, r3, #1
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	639a      	str	r2, [r3, #56]	; 0x38
          hspi->TxXferCount--;
 80059c2:	68fb      	ldr	r3, [r7, #12]
 80059c4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059c6:	b29b      	uxth	r3, r3
 80059c8:	3b01      	subs	r3, #1
 80059ca:	b29a      	uxth	r2, r3
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	87da      	strh	r2, [r3, #62]	; 0x3e
 80059d0:	e011      	b.n	80059f6 <HAL_SPI_Transmit+0x274>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80059d2:	f7fc fc45 	bl	8002260 <HAL_GetTick>
 80059d6:	4602      	mov	r2, r0
 80059d8:	69bb      	ldr	r3, [r7, #24]
 80059da:	1ad3      	subs	r3, r2, r3
 80059dc:	683a      	ldr	r2, [r7, #0]
 80059de:	429a      	cmp	r2, r3
 80059e0:	d803      	bhi.n	80059ea <HAL_SPI_Transmit+0x268>
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80059e8:	d102      	bne.n	80059f0 <HAL_SPI_Transmit+0x26e>
 80059ea:	683b      	ldr	r3, [r7, #0]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d102      	bne.n	80059f6 <HAL_SPI_Transmit+0x274>
        {
          errorcode = HAL_TIMEOUT;
 80059f0:	2303      	movs	r3, #3
 80059f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80059f4:	e026      	b.n	8005a44 <HAL_SPI_Transmit+0x2c2>
    while (hspi->TxXferCount > 0U)
 80059f6:	68fb      	ldr	r3, [r7, #12]
 80059f8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80059fa:	b29b      	uxth	r3, r3
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d1b5      	bne.n	800596c <HAL_SPI_Transmit+0x1ea>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005a00:	69ba      	ldr	r2, [r7, #24]
 8005a02:	6839      	ldr	r1, [r7, #0]
 8005a04:	68f8      	ldr	r0, [r7, #12]
 8005a06:	f000 fa73 	bl	8005ef0 <SPI_EndRxTxTransaction>
 8005a0a:	4603      	mov	r3, r0
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d002      	beq.n	8005a16 <HAL_SPI_Transmit+0x294>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005a10:	68fb      	ldr	r3, [r7, #12]
 8005a12:	2220      	movs	r2, #32
 8005a14:	661a      	str	r2, [r3, #96]	; 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005a16:	68fb      	ldr	r3, [r7, #12]
 8005a18:	689b      	ldr	r3, [r3, #8]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d10a      	bne.n	8005a34 <HAL_SPI_Transmit+0x2b2>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005a1e:	2300      	movs	r3, #0
 8005a20:	613b      	str	r3, [r7, #16]
 8005a22:	68fb      	ldr	r3, [r7, #12]
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	613b      	str	r3, [r7, #16]
 8005a2a:	68fb      	ldr	r3, [r7, #12]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	689b      	ldr	r3, [r3, #8]
 8005a30:	613b      	str	r3, [r7, #16]
 8005a32:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005a38:	2b00      	cmp	r3, #0
 8005a3a:	d002      	beq.n	8005a42 <HAL_SPI_Transmit+0x2c0>
  {
    errorcode = HAL_ERROR;
 8005a3c:	2301      	movs	r3, #1
 8005a3e:	77fb      	strb	r3, [r7, #31]
 8005a40:	e000      	b.n	8005a44 <HAL_SPI_Transmit+0x2c2>
  }

error:
 8005a42:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c
  return errorcode;
 8005a54:	7ffb      	ldrb	r3, [r7, #31]
}
 8005a56:	4618      	mov	r0, r3
 8005a58:	3720      	adds	r7, #32
 8005a5a:	46bd      	mov	sp, r7
 8005a5c:	bd80      	pop	{r7, pc}
	...

08005a60 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8005a60:	b580      	push	{r7, lr}
 8005a62:	b088      	sub	sp, #32
 8005a64:	af00      	add	r7, sp, #0
 8005a66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	689b      	ldr	r3, [r3, #8]
 8005a76:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005a78:	69bb      	ldr	r3, [r7, #24]
 8005a7a:	099b      	lsrs	r3, r3, #6
 8005a7c:	f003 0301 	and.w	r3, r3, #1
 8005a80:	2b00      	cmp	r3, #0
 8005a82:	d10f      	bne.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005a84:	69bb      	ldr	r3, [r7, #24]
 8005a86:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d00a      	beq.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	099b      	lsrs	r3, r3, #6
 8005a92:	f003 0301 	and.w	r3, r3, #1
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d004      	beq.n	8005aa4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005a9e:	6878      	ldr	r0, [r7, #4]
 8005aa0:	4798      	blx	r3
    return;
 8005aa2:	e0d7      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8005aa4:	69bb      	ldr	r3, [r7, #24]
 8005aa6:	085b      	lsrs	r3, r3, #1
 8005aa8:	f003 0301 	and.w	r3, r3, #1
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d00a      	beq.n	8005ac6 <HAL_SPI_IRQHandler+0x66>
 8005ab0:	69fb      	ldr	r3, [r7, #28]
 8005ab2:	09db      	lsrs	r3, r3, #7
 8005ab4:	f003 0301 	and.w	r3, r3, #1
 8005ab8:	2b00      	cmp	r3, #0
 8005aba:	d004      	beq.n	8005ac6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005ac0:	6878      	ldr	r0, [r7, #4]
 8005ac2:	4798      	blx	r3
    return;
 8005ac4:	e0c6      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005ac6:	69bb      	ldr	r3, [r7, #24]
 8005ac8:	095b      	lsrs	r3, r3, #5
 8005aca:	f003 0301 	and.w	r3, r3, #1
 8005ace:	2b00      	cmp	r3, #0
 8005ad0:	d10c      	bne.n	8005aec <HAL_SPI_IRQHandler+0x8c>
 8005ad2:	69bb      	ldr	r3, [r7, #24]
 8005ad4:	099b      	lsrs	r3, r3, #6
 8005ad6:	f003 0301 	and.w	r3, r3, #1
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d106      	bne.n	8005aec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8005ade:	69bb      	ldr	r3, [r7, #24]
 8005ae0:	0a1b      	lsrs	r3, r3, #8
 8005ae2:	f003 0301 	and.w	r3, r3, #1
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	f000 80b4 	beq.w	8005c54 <HAL_SPI_IRQHandler+0x1f4>
 8005aec:	69fb      	ldr	r3, [r7, #28]
 8005aee:	095b      	lsrs	r3, r3, #5
 8005af0:	f003 0301 	and.w	r3, r3, #1
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	f000 80ad 	beq.w	8005c54 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8005afa:	69bb      	ldr	r3, [r7, #24]
 8005afc:	099b      	lsrs	r3, r3, #6
 8005afe:	f003 0301 	and.w	r3, r3, #1
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d023      	beq.n	8005b4e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8005b06:	687b      	ldr	r3, [r7, #4]
 8005b08:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b03      	cmp	r3, #3
 8005b10:	d011      	beq.n	8005b36 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b16:	f043 0204 	orr.w	r2, r3, #4
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	661a      	str	r2, [r3, #96]	; 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b1e:	2300      	movs	r3, #0
 8005b20:	617b      	str	r3, [r7, #20]
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	68db      	ldr	r3, [r3, #12]
 8005b28:	617b      	str	r3, [r7, #20]
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	689b      	ldr	r3, [r3, #8]
 8005b30:	617b      	str	r3, [r7, #20]
 8005b32:	697b      	ldr	r3, [r7, #20]
 8005b34:	e00b      	b.n	8005b4e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005b36:	2300      	movs	r3, #0
 8005b38:	613b      	str	r3, [r7, #16]
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	68db      	ldr	r3, [r3, #12]
 8005b40:	613b      	str	r3, [r7, #16]
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	689b      	ldr	r3, [r3, #8]
 8005b48:	613b      	str	r3, [r7, #16]
 8005b4a:	693b      	ldr	r3, [r7, #16]
        return;
 8005b4c:	e082      	b.n	8005c54 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8005b4e:	69bb      	ldr	r3, [r7, #24]
 8005b50:	095b      	lsrs	r3, r3, #5
 8005b52:	f003 0301 	and.w	r3, r3, #1
 8005b56:	2b00      	cmp	r3, #0
 8005b58:	d014      	beq.n	8005b84 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b5e:	f043 0201 	orr.w	r2, r3, #1
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8005b66:	2300      	movs	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	689b      	ldr	r3, [r3, #8]
 8005b70:	60fb      	str	r3, [r7, #12]
 8005b72:	687b      	ldr	r3, [r7, #4]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	687b      	ldr	r3, [r7, #4]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005b80:	601a      	str	r2, [r3, #0]
 8005b82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8005b84:	69bb      	ldr	r3, [r7, #24]
 8005b86:	0a1b      	lsrs	r3, r3, #8
 8005b88:	f003 0301 	and.w	r3, r3, #1
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d00c      	beq.n	8005baa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005b94:	f043 0208 	orr.w	r2, r3, #8
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	661a      	str	r2, [r3, #96]	; 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8005b9c:	2300      	movs	r3, #0
 8005b9e:	60bb      	str	r3, [r7, #8]
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	681b      	ldr	r3, [r3, #0]
 8005ba4:	689b      	ldr	r3, [r3, #8]
 8005ba6:	60bb      	str	r3, [r7, #8]
 8005ba8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	d04f      	beq.n	8005c52 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	685a      	ldr	r2, [r3, #4]
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005bc0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	2201      	movs	r2, #1
 8005bc6:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8005bca:	69fb      	ldr	r3, [r7, #28]
 8005bcc:	f003 0302 	and.w	r3, r3, #2
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d104      	bne.n	8005bde <HAL_SPI_IRQHandler+0x17e>
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d034      	beq.n	8005c48 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	685a      	ldr	r2, [r3, #4]
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	681b      	ldr	r3, [r3, #0]
 8005be8:	f022 0203 	bic.w	r2, r2, #3
 8005bec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8005bee:	687b      	ldr	r3, [r7, #4]
 8005bf0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d011      	beq.n	8005c1a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005bfa:	4a18      	ldr	r2, [pc, #96]	; (8005c5c <HAL_SPI_IRQHandler+0x1fc>)
 8005bfc:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005c02:	4618      	mov	r0, r3
 8005c04:	f7fd ff2c 	bl	8003a60 <HAL_DMA_Abort_IT>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d005      	beq.n	8005c1a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	661a      	str	r2, [r3, #96]	; 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c1e:	2b00      	cmp	r3, #0
 8005c20:	d016      	beq.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c26:	4a0d      	ldr	r2, [pc, #52]	; (8005c5c <HAL_SPI_IRQHandler+0x1fc>)
 8005c28:	639a      	str	r2, [r3, #56]	; 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fd ff16 	bl	8003a60 <HAL_DMA_Abort_IT>
 8005c34:	4603      	mov	r3, r0
 8005c36:	2b00      	cmp	r3, #0
 8005c38:	d00a      	beq.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005c3e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	661a      	str	r2, [r3, #96]	; 0x60
        if (hspi->hdmatx != NULL)
 8005c46:	e003      	b.n	8005c50 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8005c48:	6878      	ldr	r0, [r7, #4]
 8005c4a:	f000 f809 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8005c4e:	e000      	b.n	8005c52 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8005c50:	bf00      	nop
    return;
 8005c52:	bf00      	nop
  }
}
 8005c54:	3720      	adds	r7, #32
 8005c56:	46bd      	mov	sp, r7
 8005c58:	bd80      	pop	{r7, pc}
 8005c5a:	bf00      	nop
 8005c5c:	08005c91 	.word	0x08005c91

08005c60 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8005c60:	b480      	push	{r7}
 8005c62:	b083      	sub	sp, #12
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8005c68:	bf00      	nop
 8005c6a:	370c      	adds	r7, #12
 8005c6c:	46bd      	mov	sp, r7
 8005c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c72:	4770      	bx	lr

08005c74 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8005c74:	b480      	push	{r7}
 8005c76:	b083      	sub	sp, #12
 8005c78:	af00      	add	r7, sp, #0
 8005c7a:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	f893 305d 	ldrb.w	r3, [r3, #93]	; 0x5d
 8005c82:	b2db      	uxtb	r3, r3
}
 8005c84:	4618      	mov	r0, r3
 8005c86:	370c      	adds	r7, #12
 8005c88:	46bd      	mov	sp, r7
 8005c8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c8e:	4770      	bx	lr

08005c90 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005c90:	b580      	push	{r7, lr}
 8005c92:	b084      	sub	sp, #16
 8005c94:	af00      	add	r7, sp, #0
 8005c96:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c9c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	2200      	movs	r2, #0
 8005ca2:	f8a3 2046 	strh.w	r2, [r3, #70]	; 0x46
  hspi->TxXferCount = 0U;
 8005ca6:	68fb      	ldr	r3, [r7, #12]
 8005ca8:	2200      	movs	r2, #0
 8005caa:	87da      	strh	r2, [r3, #62]	; 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8005cac:	68f8      	ldr	r0, [r7, #12]
 8005cae:	f7ff ffd7 	bl	8005c60 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8005cb2:	bf00      	nop
 8005cb4:	3710      	adds	r7, #16
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
	...

08005cbc <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005cbc:	b580      	push	{r7, lr}
 8005cbe:	b088      	sub	sp, #32
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	60f8      	str	r0, [r7, #12]
 8005cc4:	60b9      	str	r1, [r7, #8]
 8005cc6:	603b      	str	r3, [r7, #0]
 8005cc8:	4613      	mov	r3, r2
 8005cca:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005ccc:	f7fc fac8 	bl	8002260 <HAL_GetTick>
 8005cd0:	4602      	mov	r2, r0
 8005cd2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005cd4:	1a9b      	subs	r3, r3, r2
 8005cd6:	683a      	ldr	r2, [r7, #0]
 8005cd8:	4413      	add	r3, r2
 8005cda:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005cdc:	f7fc fac0 	bl	8002260 <HAL_GetTick>
 8005ce0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005ce2:	4b39      	ldr	r3, [pc, #228]	; (8005dc8 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	015b      	lsls	r3, r3, #5
 8005ce8:	0d1b      	lsrs	r3, r3, #20
 8005cea:	69fa      	ldr	r2, [r7, #28]
 8005cec:	fb02 f303 	mul.w	r3, r2, r3
 8005cf0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005cf2:	e054      	b.n	8005d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cfa:	d050      	beq.n	8005d9e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005cfc:	f7fc fab0 	bl	8002260 <HAL_GetTick>
 8005d00:	4602      	mov	r2, r0
 8005d02:	69bb      	ldr	r3, [r7, #24]
 8005d04:	1ad3      	subs	r3, r2, r3
 8005d06:	69fa      	ldr	r2, [r7, #28]
 8005d08:	429a      	cmp	r2, r3
 8005d0a:	d902      	bls.n	8005d12 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005d0c:	69fb      	ldr	r3, [r7, #28]
 8005d0e:	2b00      	cmp	r3, #0
 8005d10:	d13d      	bne.n	8005d8e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	685a      	ldr	r2, [r3, #4]
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005d20:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	685b      	ldr	r3, [r3, #4]
 8005d26:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005d2a:	d111      	bne.n	8005d50 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005d2c:	68fb      	ldr	r3, [r7, #12]
 8005d2e:	689b      	ldr	r3, [r3, #8]
 8005d30:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005d34:	d004      	beq.n	8005d40 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	689b      	ldr	r3, [r3, #8]
 8005d3a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005d3e:	d107      	bne.n	8005d50 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005d40:	68fb      	ldr	r3, [r7, #12]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d4e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005d54:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005d58:	d10f      	bne.n	8005d7a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	681a      	ldr	r2, [r3, #0]
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005d68:	601a      	str	r2, [r3, #0]
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	681a      	ldr	r2, [r3, #0]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005d78:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	2201      	movs	r2, #1
 8005d7e:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	2200      	movs	r2, #0
 8005d86:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005d8a:	2303      	movs	r3, #3
 8005d8c:	e017      	b.n	8005dbe <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005d8e:	697b      	ldr	r3, [r7, #20]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	d101      	bne.n	8005d98 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005d94:	2300      	movs	r3, #0
 8005d96:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8005d98:	697b      	ldr	r3, [r7, #20]
 8005d9a:	3b01      	subs	r3, #1
 8005d9c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	689a      	ldr	r2, [r3, #8]
 8005da4:	68bb      	ldr	r3, [r7, #8]
 8005da6:	4013      	ands	r3, r2
 8005da8:	68ba      	ldr	r2, [r7, #8]
 8005daa:	429a      	cmp	r2, r3
 8005dac:	bf0c      	ite	eq
 8005dae:	2301      	moveq	r3, #1
 8005db0:	2300      	movne	r3, #0
 8005db2:	b2db      	uxtb	r3, r3
 8005db4:	461a      	mov	r2, r3
 8005db6:	79fb      	ldrb	r3, [r7, #7]
 8005db8:	429a      	cmp	r2, r3
 8005dba:	d19b      	bne.n	8005cf4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005dbc:	2300      	movs	r3, #0
}
 8005dbe:	4618      	mov	r0, r3
 8005dc0:	3720      	adds	r7, #32
 8005dc2:	46bd      	mov	sp, r7
 8005dc4:	bd80      	pop	{r7, pc}
 8005dc6:	bf00      	nop
 8005dc8:	20000000 	.word	0x20000000

08005dcc <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005dcc:	b580      	push	{r7, lr}
 8005dce:	b088      	sub	sp, #32
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	60f8      	str	r0, [r7, #12]
 8005dd4:	60b9      	str	r1, [r7, #8]
 8005dd6:	607a      	str	r2, [r7, #4]
 8005dd8:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8005dda:	f7fc fa41 	bl	8002260 <HAL_GetTick>
 8005dde:	4602      	mov	r2, r0
 8005de0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005de2:	1a9b      	subs	r3, r3, r2
 8005de4:	683a      	ldr	r2, [r7, #0]
 8005de6:	4413      	add	r3, r2
 8005de8:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005dea:	f7fc fa39 	bl	8002260 <HAL_GetTick>
 8005dee:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8005df0:	4b3e      	ldr	r3, [pc, #248]	; (8005eec <SPI_WaitFifoStateUntilTimeout+0x120>)
 8005df2:	681a      	ldr	r2, [r3, #0]
 8005df4:	4613      	mov	r3, r2
 8005df6:	009b      	lsls	r3, r3, #2
 8005df8:	4413      	add	r3, r2
 8005dfa:	00da      	lsls	r2, r3, #3
 8005dfc:	1ad3      	subs	r3, r2, r3
 8005dfe:	0d1b      	lsrs	r3, r3, #20
 8005e00:	69fa      	ldr	r2, [r7, #28]
 8005e02:	fb02 f303 	mul.w	r3, r2, r3
 8005e06:	613b      	str	r3, [r7, #16]

  while ((hspi->Instance->SR & Fifo) != State)
 8005e08:	e062      	b.n	8005ed0 <SPI_WaitFifoStateUntilTimeout+0x104>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8005e0a:	68bb      	ldr	r3, [r7, #8]
 8005e0c:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8005e10:	d109      	bne.n	8005e26 <SPI_WaitFifoStateUntilTimeout+0x5a>
 8005e12:	687b      	ldr	r3, [r7, #4]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d106      	bne.n	8005e26 <SPI_WaitFifoStateUntilTimeout+0x5a>
    {
      /* Flush Data Register by a blank read */
      tmpreg = READ_REG(*((__IO uint8_t *)&hspi->Instance->DR));
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	330c      	adds	r3, #12
 8005e1e:	781b      	ldrb	r3, [r3, #0]
 8005e20:	b2db      	uxtb	r3, r3
 8005e22:	617b      	str	r3, [r7, #20]
      /* To avoid GCC warning */
      UNUSED(tmpreg);
 8005e24:	697b      	ldr	r3, [r7, #20]
    }

    if (Timeout != HAL_MAX_DELAY)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e2c:	d050      	beq.n	8005ed0 <SPI_WaitFifoStateUntilTimeout+0x104>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005e2e:	f7fc fa17 	bl	8002260 <HAL_GetTick>
 8005e32:	4602      	mov	r2, r0
 8005e34:	69bb      	ldr	r3, [r7, #24]
 8005e36:	1ad3      	subs	r3, r2, r3
 8005e38:	69fa      	ldr	r2, [r7, #28]
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d902      	bls.n	8005e44 <SPI_WaitFifoStateUntilTimeout+0x78>
 8005e3e:	69fb      	ldr	r3, [r7, #28]
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d13d      	bne.n	8005ec0 <SPI_WaitFifoStateUntilTimeout+0xf4>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	685a      	ldr	r2, [r3, #4]
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	681b      	ldr	r3, [r3, #0]
 8005e4e:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8005e52:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	685b      	ldr	r3, [r3, #4]
 8005e58:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005e5c:	d111      	bne.n	8005e82 <SPI_WaitFifoStateUntilTimeout+0xb6>
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	689b      	ldr	r3, [r3, #8]
 8005e62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005e66:	d004      	beq.n	8005e72 <SPI_WaitFifoStateUntilTimeout+0xa6>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005e68:	68fb      	ldr	r3, [r7, #12]
 8005e6a:	689b      	ldr	r3, [r3, #8]
 8005e6c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005e70:	d107      	bne.n	8005e82 <SPI_WaitFifoStateUntilTimeout+0xb6>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	681b      	ldr	r3, [r3, #0]
 8005e76:	681a      	ldr	r2, [r3, #0]
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	681b      	ldr	r3, [r3, #0]
 8005e7c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e80:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005e82:	68fb      	ldr	r3, [r7, #12]
 8005e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005e86:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005e8a:	d10f      	bne.n	8005eac <SPI_WaitFifoStateUntilTimeout+0xe0>
        {
          SPI_RESET_CRC(hspi);
 8005e8c:	68fb      	ldr	r3, [r7, #12]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	681a      	ldr	r2, [r3, #0]
 8005e92:	68fb      	ldr	r3, [r7, #12]
 8005e94:	681b      	ldr	r3, [r3, #0]
 8005e96:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005e9a:	601a      	str	r2, [r3, #0]
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	681b      	ldr	r3, [r3, #0]
 8005ea0:	681a      	ldr	r2, [r3, #0]
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005eaa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	2201      	movs	r2, #1
 8005eb0:	f883 205d 	strb.w	r2, [r3, #93]	; 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	2200      	movs	r2, #0
 8005eb8:	f883 205c 	strb.w	r2, [r3, #92]	; 0x5c

        return HAL_TIMEOUT;
 8005ebc:	2303      	movs	r3, #3
 8005ebe:	e010      	b.n	8005ee2 <SPI_WaitFifoStateUntilTimeout+0x116>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005ec0:	693b      	ldr	r3, [r7, #16]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d101      	bne.n	8005eca <SPI_WaitFifoStateUntilTimeout+0xfe>
      {
        tmp_timeout = 0U;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	61fb      	str	r3, [r7, #28]
      }      
      count--;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	3b01      	subs	r3, #1
 8005ece:	613b      	str	r3, [r7, #16]
  while ((hspi->Instance->SR & Fifo) != State)
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	689a      	ldr	r2, [r3, #8]
 8005ed6:	68bb      	ldr	r3, [r7, #8]
 8005ed8:	4013      	ands	r3, r2
 8005eda:	687a      	ldr	r2, [r7, #4]
 8005edc:	429a      	cmp	r2, r3
 8005ede:	d194      	bne.n	8005e0a <SPI_WaitFifoStateUntilTimeout+0x3e>
    }
  }

  return HAL_OK;
 8005ee0:	2300      	movs	r3, #0
}
 8005ee2:	4618      	mov	r0, r3
 8005ee4:	3720      	adds	r7, #32
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	bd80      	pop	{r7, pc}
 8005eea:	bf00      	nop
 8005eec:	20000000 	.word	0x20000000

08005ef0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8005ef0:	b580      	push	{r7, lr}
 8005ef2:	b086      	sub	sp, #24
 8005ef4:	af02      	add	r7, sp, #8
 8005ef6:	60f8      	str	r0, [r7, #12]
 8005ef8:	60b9      	str	r1, [r7, #8]
 8005efa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	9300      	str	r3, [sp, #0]
 8005f00:	68bb      	ldr	r3, [r7, #8]
 8005f02:	2200      	movs	r2, #0
 8005f04:	f44f 51c0 	mov.w	r1, #6144	; 0x1800
 8005f08:	68f8      	ldr	r0, [r7, #12]
 8005f0a:	f7ff ff5f 	bl	8005dcc <SPI_WaitFifoStateUntilTimeout>
 8005f0e:	4603      	mov	r3, r0
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d007      	beq.n	8005f24 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f18:	f043 0220 	orr.w	r2, r3, #32
 8005f1c:	68fb      	ldr	r3, [r7, #12]
 8005f1e:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e027      	b.n	8005f74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	9300      	str	r3, [sp, #0]
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	2180      	movs	r1, #128	; 0x80
 8005f2e:	68f8      	ldr	r0, [r7, #12]
 8005f30:	f7ff fec4 	bl	8005cbc <SPI_WaitFlagStateUntilTimeout>
 8005f34:	4603      	mov	r3, r0
 8005f36:	2b00      	cmp	r3, #0
 8005f38:	d007      	beq.n	8005f4a <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f3e:	f043 0220 	orr.w	r2, r3, #32
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e014      	b.n	8005f74 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	9300      	str	r3, [sp, #0]
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2200      	movs	r2, #0
 8005f52:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 8005f56:	68f8      	ldr	r0, [r7, #12]
 8005f58:	f7ff ff38 	bl	8005dcc <SPI_WaitFifoStateUntilTimeout>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b00      	cmp	r3, #0
 8005f60:	d007      	beq.n	8005f72 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005f62:	68fb      	ldr	r3, [r7, #12]
 8005f64:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005f66:	f043 0220 	orr.w	r2, r3, #32
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8005f6e:	2303      	movs	r3, #3
 8005f70:	e000      	b.n	8005f74 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8005f72:	2300      	movs	r3, #0
}
 8005f74:	4618      	mov	r0, r3
 8005f76:	3710      	adds	r7, #16
 8005f78:	46bd      	mov	sp, r7
 8005f7a:	bd80      	pop	{r7, pc}

08005f7c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005f7c:	b580      	push	{r7, lr}
 8005f7e:	b082      	sub	sp, #8
 8005f80:	af00      	add	r7, sp, #0
 8005f82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005f8a:	2301      	movs	r3, #1
 8005f8c:	e040      	b.n	8006010 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d106      	bne.n	8005fa4 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2200      	movs	r2, #0
 8005f9a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005f9e:	6878      	ldr	r0, [r7, #4]
 8005fa0:	f7fb ff1a 	bl	8001dd8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	2224      	movs	r2, #36	; 0x24
 8005fa8:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	681b      	ldr	r3, [r3, #0]
 8005fae:	681a      	ldr	r2, [r3, #0]
 8005fb0:	687b      	ldr	r3, [r7, #4]
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	f022 0201 	bic.w	r2, r2, #1
 8005fb8:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005fba:	6878      	ldr	r0, [r7, #4]
 8005fbc:	f000 f8c0 	bl	8006140 <UART_SetConfig>
 8005fc0:	4603      	mov	r3, r0
 8005fc2:	2b01      	cmp	r3, #1
 8005fc4:	d101      	bne.n	8005fca <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005fc6:	2301      	movs	r3, #1
 8005fc8:	e022      	b.n	8006010 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d002      	beq.n	8005fd8 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8005fd2:	6878      	ldr	r0, [r7, #4]
 8005fd4:	f000 fb3e 	bl	8006654 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	685a      	ldr	r2, [r3, #4]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005fe6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	689a      	ldr	r2, [r3, #8]
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005ff6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	681a      	ldr	r2, [r3, #0]
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f042 0201 	orr.w	r2, r2, #1
 8006006:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006008:	6878      	ldr	r0, [r7, #4]
 800600a:	f000 fbc5 	bl	8006798 <UART_CheckIdleState>
 800600e:	4603      	mov	r3, r0
}
 8006010:	4618      	mov	r0, r3
 8006012:	3708      	adds	r7, #8
 8006014:	46bd      	mov	sp, r7
 8006016:	bd80      	pop	{r7, pc}

08006018 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006018:	b580      	push	{r7, lr}
 800601a:	b08a      	sub	sp, #40	; 0x28
 800601c:	af02      	add	r7, sp, #8
 800601e:	60f8      	str	r0, [r7, #12]
 8006020:	60b9      	str	r1, [r7, #8]
 8006022:	603b      	str	r3, [r7, #0]
 8006024:	4613      	mov	r3, r2
 8006026:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006028:	68fb      	ldr	r3, [r7, #12]
 800602a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800602c:	2b20      	cmp	r3, #32
 800602e:	f040 8082 	bne.w	8006136 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 8006032:	68bb      	ldr	r3, [r7, #8]
 8006034:	2b00      	cmp	r3, #0
 8006036:	d002      	beq.n	800603e <HAL_UART_Transmit+0x26>
 8006038:	88fb      	ldrh	r3, [r7, #6]
 800603a:	2b00      	cmp	r3, #0
 800603c:	d101      	bne.n	8006042 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e07a      	b.n	8006138 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8006048:	2b01      	cmp	r3, #1
 800604a:	d101      	bne.n	8006050 <HAL_UART_Transmit+0x38>
 800604c:	2302      	movs	r3, #2
 800604e:	e073      	b.n	8006138 <HAL_UART_Transmit+0x120>
 8006050:	68fb      	ldr	r3, [r7, #12]
 8006052:	2201      	movs	r2, #1
 8006054:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006058:	68fb      	ldr	r3, [r7, #12]
 800605a:	2200      	movs	r2, #0
 800605c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006060:	68fb      	ldr	r3, [r7, #12]
 8006062:	2221      	movs	r2, #33	; 0x21
 8006064:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006066:	f7fc f8fb 	bl	8002260 <HAL_GetTick>
 800606a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	88fa      	ldrh	r2, [r7, #6]
 8006070:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8006074:	68fb      	ldr	r3, [r7, #12]
 8006076:	88fa      	ldrh	r2, [r7, #6]
 8006078:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	689b      	ldr	r3, [r3, #8]
 8006080:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006084:	d108      	bne.n	8006098 <HAL_UART_Transmit+0x80>
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	691b      	ldr	r3, [r3, #16]
 800608a:	2b00      	cmp	r3, #0
 800608c:	d104      	bne.n	8006098 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 800608e:	2300      	movs	r3, #0
 8006090:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8006092:	68bb      	ldr	r3, [r7, #8]
 8006094:	61bb      	str	r3, [r7, #24]
 8006096:	e003      	b.n	80060a0 <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8006098:	68bb      	ldr	r3, [r7, #8]
 800609a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800609c:	2300      	movs	r3, #0
 800609e:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	2200      	movs	r2, #0
 80060a4:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 80060a8:	e02d      	b.n	8006106 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80060aa:	683b      	ldr	r3, [r7, #0]
 80060ac:	9300      	str	r3, [sp, #0]
 80060ae:	697b      	ldr	r3, [r7, #20]
 80060b0:	2200      	movs	r2, #0
 80060b2:	2180      	movs	r1, #128	; 0x80
 80060b4:	68f8      	ldr	r0, [r7, #12]
 80060b6:	f000 fbb8 	bl	800682a <UART_WaitOnFlagUntilTimeout>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 80060c0:	2303      	movs	r3, #3
 80060c2:	e039      	b.n	8006138 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 80060c4:	69fb      	ldr	r3, [r7, #28]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d10b      	bne.n	80060e2 <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80060ca:	69bb      	ldr	r3, [r7, #24]
 80060cc:	881a      	ldrh	r2, [r3, #0]
 80060ce:	68fb      	ldr	r3, [r7, #12]
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80060d6:	b292      	uxth	r2, r2
 80060d8:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 80060da:	69bb      	ldr	r3, [r7, #24]
 80060dc:	3302      	adds	r3, #2
 80060de:	61bb      	str	r3, [r7, #24]
 80060e0:	e008      	b.n	80060f4 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80060e2:	69fb      	ldr	r3, [r7, #28]
 80060e4:	781a      	ldrb	r2, [r3, #0]
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	b292      	uxth	r2, r2
 80060ec:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80060ee:	69fb      	ldr	r3, [r7, #28]
 80060f0:	3301      	adds	r3, #1
 80060f2:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80060fa:	b29b      	uxth	r3, r3
 80060fc:	3b01      	subs	r3, #1
 80060fe:	b29a      	uxth	r2, r3
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800610c:	b29b      	uxth	r3, r3
 800610e:	2b00      	cmp	r3, #0
 8006110:	d1cb      	bne.n	80060aa <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8006112:	683b      	ldr	r3, [r7, #0]
 8006114:	9300      	str	r3, [sp, #0]
 8006116:	697b      	ldr	r3, [r7, #20]
 8006118:	2200      	movs	r2, #0
 800611a:	2140      	movs	r1, #64	; 0x40
 800611c:	68f8      	ldr	r0, [r7, #12]
 800611e:	f000 fb84 	bl	800682a <UART_WaitOnFlagUntilTimeout>
 8006122:	4603      	mov	r3, r0
 8006124:	2b00      	cmp	r3, #0
 8006126:	d001      	beq.n	800612c <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8006128:	2303      	movs	r3, #3
 800612a:	e005      	b.n	8006138 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	2220      	movs	r2, #32
 8006130:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8006132:	2300      	movs	r3, #0
 8006134:	e000      	b.n	8006138 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8006136:	2302      	movs	r3, #2
  }
}
 8006138:	4618      	mov	r0, r3
 800613a:	3720      	adds	r7, #32
 800613c:	46bd      	mov	sp, r7
 800613e:	bd80      	pop	{r7, pc}

08006140 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006140:	b5b0      	push	{r4, r5, r7, lr}
 8006142:	b088      	sub	sp, #32
 8006144:	af00      	add	r7, sp, #0
 8006146:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006148:	2300      	movs	r3, #0
 800614a:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	689a      	ldr	r2, [r3, #8]
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	691b      	ldr	r3, [r3, #16]
 8006154:	431a      	orrs	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	695b      	ldr	r3, [r3, #20]
 800615a:	431a      	orrs	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	69db      	ldr	r3, [r3, #28]
 8006160:	4313      	orrs	r3, r2
 8006162:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	681a      	ldr	r2, [r3, #0]
 800616a:	4bad      	ldr	r3, [pc, #692]	; (8006420 <UART_SetConfig+0x2e0>)
 800616c:	4013      	ands	r3, r2
 800616e:	687a      	ldr	r2, [r7, #4]
 8006170:	6812      	ldr	r2, [r2, #0]
 8006172:	69f9      	ldr	r1, [r7, #28]
 8006174:	430b      	orrs	r3, r1
 8006176:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	685b      	ldr	r3, [r3, #4]
 800617e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	68da      	ldr	r2, [r3, #12]
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	430a      	orrs	r2, r1
 800618c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	699b      	ldr	r3, [r3, #24]
 8006192:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	4aa2      	ldr	r2, [pc, #648]	; (8006424 <UART_SetConfig+0x2e4>)
 800619a:	4293      	cmp	r3, r2
 800619c:	d004      	beq.n	80061a8 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800619e:	687b      	ldr	r3, [r7, #4]
 80061a0:	6a1b      	ldr	r3, [r3, #32]
 80061a2:	69fa      	ldr	r2, [r7, #28]
 80061a4:	4313      	orrs	r3, r2
 80061a6:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	69fa      	ldr	r2, [r7, #28]
 80061b8:	430a      	orrs	r2, r1
 80061ba:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a99      	ldr	r2, [pc, #612]	; (8006428 <UART_SetConfig+0x2e8>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d121      	bne.n	800620a <UART_SetConfig+0xca>
 80061c6:	4b99      	ldr	r3, [pc, #612]	; (800642c <UART_SetConfig+0x2ec>)
 80061c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061cc:	f003 0303 	and.w	r3, r3, #3
 80061d0:	2b03      	cmp	r3, #3
 80061d2:	d817      	bhi.n	8006204 <UART_SetConfig+0xc4>
 80061d4:	a201      	add	r2, pc, #4	; (adr r2, 80061dc <UART_SetConfig+0x9c>)
 80061d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80061da:	bf00      	nop
 80061dc:	080061ed 	.word	0x080061ed
 80061e0:	080061f9 	.word	0x080061f9
 80061e4:	080061f3 	.word	0x080061f3
 80061e8:	080061ff 	.word	0x080061ff
 80061ec:	2301      	movs	r3, #1
 80061ee:	76fb      	strb	r3, [r7, #27]
 80061f0:	e0e7      	b.n	80063c2 <UART_SetConfig+0x282>
 80061f2:	2302      	movs	r3, #2
 80061f4:	76fb      	strb	r3, [r7, #27]
 80061f6:	e0e4      	b.n	80063c2 <UART_SetConfig+0x282>
 80061f8:	2304      	movs	r3, #4
 80061fa:	76fb      	strb	r3, [r7, #27]
 80061fc:	e0e1      	b.n	80063c2 <UART_SetConfig+0x282>
 80061fe:	2308      	movs	r3, #8
 8006200:	76fb      	strb	r3, [r7, #27]
 8006202:	e0de      	b.n	80063c2 <UART_SetConfig+0x282>
 8006204:	2310      	movs	r3, #16
 8006206:	76fb      	strb	r3, [r7, #27]
 8006208:	e0db      	b.n	80063c2 <UART_SetConfig+0x282>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	681b      	ldr	r3, [r3, #0]
 800620e:	4a88      	ldr	r2, [pc, #544]	; (8006430 <UART_SetConfig+0x2f0>)
 8006210:	4293      	cmp	r3, r2
 8006212:	d132      	bne.n	800627a <UART_SetConfig+0x13a>
 8006214:	4b85      	ldr	r3, [pc, #532]	; (800642c <UART_SetConfig+0x2ec>)
 8006216:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800621a:	f003 030c 	and.w	r3, r3, #12
 800621e:	2b0c      	cmp	r3, #12
 8006220:	d828      	bhi.n	8006274 <UART_SetConfig+0x134>
 8006222:	a201      	add	r2, pc, #4	; (adr r2, 8006228 <UART_SetConfig+0xe8>)
 8006224:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006228:	0800625d 	.word	0x0800625d
 800622c:	08006275 	.word	0x08006275
 8006230:	08006275 	.word	0x08006275
 8006234:	08006275 	.word	0x08006275
 8006238:	08006269 	.word	0x08006269
 800623c:	08006275 	.word	0x08006275
 8006240:	08006275 	.word	0x08006275
 8006244:	08006275 	.word	0x08006275
 8006248:	08006263 	.word	0x08006263
 800624c:	08006275 	.word	0x08006275
 8006250:	08006275 	.word	0x08006275
 8006254:	08006275 	.word	0x08006275
 8006258:	0800626f 	.word	0x0800626f
 800625c:	2300      	movs	r3, #0
 800625e:	76fb      	strb	r3, [r7, #27]
 8006260:	e0af      	b.n	80063c2 <UART_SetConfig+0x282>
 8006262:	2302      	movs	r3, #2
 8006264:	76fb      	strb	r3, [r7, #27]
 8006266:	e0ac      	b.n	80063c2 <UART_SetConfig+0x282>
 8006268:	2304      	movs	r3, #4
 800626a:	76fb      	strb	r3, [r7, #27]
 800626c:	e0a9      	b.n	80063c2 <UART_SetConfig+0x282>
 800626e:	2308      	movs	r3, #8
 8006270:	76fb      	strb	r3, [r7, #27]
 8006272:	e0a6      	b.n	80063c2 <UART_SetConfig+0x282>
 8006274:	2310      	movs	r3, #16
 8006276:	76fb      	strb	r3, [r7, #27]
 8006278:	e0a3      	b.n	80063c2 <UART_SetConfig+0x282>
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	681b      	ldr	r3, [r3, #0]
 800627e:	4a6d      	ldr	r2, [pc, #436]	; (8006434 <UART_SetConfig+0x2f4>)
 8006280:	4293      	cmp	r3, r2
 8006282:	d120      	bne.n	80062c6 <UART_SetConfig+0x186>
 8006284:	4b69      	ldr	r3, [pc, #420]	; (800642c <UART_SetConfig+0x2ec>)
 8006286:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800628a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800628e:	2b30      	cmp	r3, #48	; 0x30
 8006290:	d013      	beq.n	80062ba <UART_SetConfig+0x17a>
 8006292:	2b30      	cmp	r3, #48	; 0x30
 8006294:	d814      	bhi.n	80062c0 <UART_SetConfig+0x180>
 8006296:	2b20      	cmp	r3, #32
 8006298:	d009      	beq.n	80062ae <UART_SetConfig+0x16e>
 800629a:	2b20      	cmp	r3, #32
 800629c:	d810      	bhi.n	80062c0 <UART_SetConfig+0x180>
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d002      	beq.n	80062a8 <UART_SetConfig+0x168>
 80062a2:	2b10      	cmp	r3, #16
 80062a4:	d006      	beq.n	80062b4 <UART_SetConfig+0x174>
 80062a6:	e00b      	b.n	80062c0 <UART_SetConfig+0x180>
 80062a8:	2300      	movs	r3, #0
 80062aa:	76fb      	strb	r3, [r7, #27]
 80062ac:	e089      	b.n	80063c2 <UART_SetConfig+0x282>
 80062ae:	2302      	movs	r3, #2
 80062b0:	76fb      	strb	r3, [r7, #27]
 80062b2:	e086      	b.n	80063c2 <UART_SetConfig+0x282>
 80062b4:	2304      	movs	r3, #4
 80062b6:	76fb      	strb	r3, [r7, #27]
 80062b8:	e083      	b.n	80063c2 <UART_SetConfig+0x282>
 80062ba:	2308      	movs	r3, #8
 80062bc:	76fb      	strb	r3, [r7, #27]
 80062be:	e080      	b.n	80063c2 <UART_SetConfig+0x282>
 80062c0:	2310      	movs	r3, #16
 80062c2:	76fb      	strb	r3, [r7, #27]
 80062c4:	e07d      	b.n	80063c2 <UART_SetConfig+0x282>
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	4a5b      	ldr	r2, [pc, #364]	; (8006438 <UART_SetConfig+0x2f8>)
 80062cc:	4293      	cmp	r3, r2
 80062ce:	d120      	bne.n	8006312 <UART_SetConfig+0x1d2>
 80062d0:	4b56      	ldr	r3, [pc, #344]	; (800642c <UART_SetConfig+0x2ec>)
 80062d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80062d6:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80062da:	2bc0      	cmp	r3, #192	; 0xc0
 80062dc:	d013      	beq.n	8006306 <UART_SetConfig+0x1c6>
 80062de:	2bc0      	cmp	r3, #192	; 0xc0
 80062e0:	d814      	bhi.n	800630c <UART_SetConfig+0x1cc>
 80062e2:	2b80      	cmp	r3, #128	; 0x80
 80062e4:	d009      	beq.n	80062fa <UART_SetConfig+0x1ba>
 80062e6:	2b80      	cmp	r3, #128	; 0x80
 80062e8:	d810      	bhi.n	800630c <UART_SetConfig+0x1cc>
 80062ea:	2b00      	cmp	r3, #0
 80062ec:	d002      	beq.n	80062f4 <UART_SetConfig+0x1b4>
 80062ee:	2b40      	cmp	r3, #64	; 0x40
 80062f0:	d006      	beq.n	8006300 <UART_SetConfig+0x1c0>
 80062f2:	e00b      	b.n	800630c <UART_SetConfig+0x1cc>
 80062f4:	2300      	movs	r3, #0
 80062f6:	76fb      	strb	r3, [r7, #27]
 80062f8:	e063      	b.n	80063c2 <UART_SetConfig+0x282>
 80062fa:	2302      	movs	r3, #2
 80062fc:	76fb      	strb	r3, [r7, #27]
 80062fe:	e060      	b.n	80063c2 <UART_SetConfig+0x282>
 8006300:	2304      	movs	r3, #4
 8006302:	76fb      	strb	r3, [r7, #27]
 8006304:	e05d      	b.n	80063c2 <UART_SetConfig+0x282>
 8006306:	2308      	movs	r3, #8
 8006308:	76fb      	strb	r3, [r7, #27]
 800630a:	e05a      	b.n	80063c2 <UART_SetConfig+0x282>
 800630c:	2310      	movs	r3, #16
 800630e:	76fb      	strb	r3, [r7, #27]
 8006310:	e057      	b.n	80063c2 <UART_SetConfig+0x282>
 8006312:	687b      	ldr	r3, [r7, #4]
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a49      	ldr	r2, [pc, #292]	; (800643c <UART_SetConfig+0x2fc>)
 8006318:	4293      	cmp	r3, r2
 800631a:	d125      	bne.n	8006368 <UART_SetConfig+0x228>
 800631c:	4b43      	ldr	r3, [pc, #268]	; (800642c <UART_SetConfig+0x2ec>)
 800631e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006322:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006326:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800632a:	d017      	beq.n	800635c <UART_SetConfig+0x21c>
 800632c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006330:	d817      	bhi.n	8006362 <UART_SetConfig+0x222>
 8006332:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006336:	d00b      	beq.n	8006350 <UART_SetConfig+0x210>
 8006338:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800633c:	d811      	bhi.n	8006362 <UART_SetConfig+0x222>
 800633e:	2b00      	cmp	r3, #0
 8006340:	d003      	beq.n	800634a <UART_SetConfig+0x20a>
 8006342:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006346:	d006      	beq.n	8006356 <UART_SetConfig+0x216>
 8006348:	e00b      	b.n	8006362 <UART_SetConfig+0x222>
 800634a:	2300      	movs	r3, #0
 800634c:	76fb      	strb	r3, [r7, #27]
 800634e:	e038      	b.n	80063c2 <UART_SetConfig+0x282>
 8006350:	2302      	movs	r3, #2
 8006352:	76fb      	strb	r3, [r7, #27]
 8006354:	e035      	b.n	80063c2 <UART_SetConfig+0x282>
 8006356:	2304      	movs	r3, #4
 8006358:	76fb      	strb	r3, [r7, #27]
 800635a:	e032      	b.n	80063c2 <UART_SetConfig+0x282>
 800635c:	2308      	movs	r3, #8
 800635e:	76fb      	strb	r3, [r7, #27]
 8006360:	e02f      	b.n	80063c2 <UART_SetConfig+0x282>
 8006362:	2310      	movs	r3, #16
 8006364:	76fb      	strb	r3, [r7, #27]
 8006366:	e02c      	b.n	80063c2 <UART_SetConfig+0x282>
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	4a2d      	ldr	r2, [pc, #180]	; (8006424 <UART_SetConfig+0x2e4>)
 800636e:	4293      	cmp	r3, r2
 8006370:	d125      	bne.n	80063be <UART_SetConfig+0x27e>
 8006372:	4b2e      	ldr	r3, [pc, #184]	; (800642c <UART_SetConfig+0x2ec>)
 8006374:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006378:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800637c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006380:	d017      	beq.n	80063b2 <UART_SetConfig+0x272>
 8006382:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006386:	d817      	bhi.n	80063b8 <UART_SetConfig+0x278>
 8006388:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800638c:	d00b      	beq.n	80063a6 <UART_SetConfig+0x266>
 800638e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006392:	d811      	bhi.n	80063b8 <UART_SetConfig+0x278>
 8006394:	2b00      	cmp	r3, #0
 8006396:	d003      	beq.n	80063a0 <UART_SetConfig+0x260>
 8006398:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800639c:	d006      	beq.n	80063ac <UART_SetConfig+0x26c>
 800639e:	e00b      	b.n	80063b8 <UART_SetConfig+0x278>
 80063a0:	2300      	movs	r3, #0
 80063a2:	76fb      	strb	r3, [r7, #27]
 80063a4:	e00d      	b.n	80063c2 <UART_SetConfig+0x282>
 80063a6:	2302      	movs	r3, #2
 80063a8:	76fb      	strb	r3, [r7, #27]
 80063aa:	e00a      	b.n	80063c2 <UART_SetConfig+0x282>
 80063ac:	2304      	movs	r3, #4
 80063ae:	76fb      	strb	r3, [r7, #27]
 80063b0:	e007      	b.n	80063c2 <UART_SetConfig+0x282>
 80063b2:	2308      	movs	r3, #8
 80063b4:	76fb      	strb	r3, [r7, #27]
 80063b6:	e004      	b.n	80063c2 <UART_SetConfig+0x282>
 80063b8:	2310      	movs	r3, #16
 80063ba:	76fb      	strb	r3, [r7, #27]
 80063bc:	e001      	b.n	80063c2 <UART_SetConfig+0x282>
 80063be:	2310      	movs	r3, #16
 80063c0:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80063c2:	687b      	ldr	r3, [r7, #4]
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4a17      	ldr	r2, [pc, #92]	; (8006424 <UART_SetConfig+0x2e4>)
 80063c8:	4293      	cmp	r3, r2
 80063ca:	f040 8087 	bne.w	80064dc <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80063ce:	7efb      	ldrb	r3, [r7, #27]
 80063d0:	2b08      	cmp	r3, #8
 80063d2:	d837      	bhi.n	8006444 <UART_SetConfig+0x304>
 80063d4:	a201      	add	r2, pc, #4	; (adr r2, 80063dc <UART_SetConfig+0x29c>)
 80063d6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80063da:	bf00      	nop
 80063dc:	08006401 	.word	0x08006401
 80063e0:	08006445 	.word	0x08006445
 80063e4:	08006409 	.word	0x08006409
 80063e8:	08006445 	.word	0x08006445
 80063ec:	0800640f 	.word	0x0800640f
 80063f0:	08006445 	.word	0x08006445
 80063f4:	08006445 	.word	0x08006445
 80063f8:	08006445 	.word	0x08006445
 80063fc:	08006417 	.word	0x08006417
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006400:	f7fe fbd4 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 8006404:	6178      	str	r0, [r7, #20]
        break;
 8006406:	e022      	b.n	800644e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006408:	4b0d      	ldr	r3, [pc, #52]	; (8006440 <UART_SetConfig+0x300>)
 800640a:	617b      	str	r3, [r7, #20]
        break;
 800640c:	e01f      	b.n	800644e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800640e:	f7fe fb35 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8006412:	6178      	str	r0, [r7, #20]
        break;
 8006414:	e01b      	b.n	800644e <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006416:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800641a:	617b      	str	r3, [r7, #20]
        break;
 800641c:	e017      	b.n	800644e <UART_SetConfig+0x30e>
 800641e:	bf00      	nop
 8006420:	efff69f3 	.word	0xefff69f3
 8006424:	40008000 	.word	0x40008000
 8006428:	40013800 	.word	0x40013800
 800642c:	40021000 	.word	0x40021000
 8006430:	40004400 	.word	0x40004400
 8006434:	40004800 	.word	0x40004800
 8006438:	40004c00 	.word	0x40004c00
 800643c:	40005000 	.word	0x40005000
 8006440:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8006444:	2300      	movs	r3, #0
 8006446:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006448:	2301      	movs	r3, #1
 800644a:	76bb      	strb	r3, [r7, #26]
        break;
 800644c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800644e:	697b      	ldr	r3, [r7, #20]
 8006450:	2b00      	cmp	r3, #0
 8006452:	f000 80f1 	beq.w	8006638 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	685a      	ldr	r2, [r3, #4]
 800645a:	4613      	mov	r3, r2
 800645c:	005b      	lsls	r3, r3, #1
 800645e:	4413      	add	r3, r2
 8006460:	697a      	ldr	r2, [r7, #20]
 8006462:	429a      	cmp	r2, r3
 8006464:	d305      	bcc.n	8006472 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	685b      	ldr	r3, [r3, #4]
 800646a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800646c:	697a      	ldr	r2, [r7, #20]
 800646e:	429a      	cmp	r2, r3
 8006470:	d902      	bls.n	8006478 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006472:	2301      	movs	r3, #1
 8006474:	76bb      	strb	r3, [r7, #26]
 8006476:	e0df      	b.n	8006638 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006478:	697b      	ldr	r3, [r7, #20]
 800647a:	4618      	mov	r0, r3
 800647c:	f04f 0100 	mov.w	r1, #0
 8006480:	f04f 0200 	mov.w	r2, #0
 8006484:	f04f 0300 	mov.w	r3, #0
 8006488:	020b      	lsls	r3, r1, #8
 800648a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800648e:	0202      	lsls	r2, r0, #8
 8006490:	6879      	ldr	r1, [r7, #4]
 8006492:	6849      	ldr	r1, [r1, #4]
 8006494:	0849      	lsrs	r1, r1, #1
 8006496:	4608      	mov	r0, r1
 8006498:	f04f 0100 	mov.w	r1, #0
 800649c:	1814      	adds	r4, r2, r0
 800649e:	eb43 0501 	adc.w	r5, r3, r1
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	685b      	ldr	r3, [r3, #4]
 80064a6:	461a      	mov	r2, r3
 80064a8:	f04f 0300 	mov.w	r3, #0
 80064ac:	4620      	mov	r0, r4
 80064ae:	4629      	mov	r1, r5
 80064b0:	f7fa fbea 	bl	8000c88 <__aeabi_uldivmod>
 80064b4:	4602      	mov	r2, r0
 80064b6:	460b      	mov	r3, r1
 80064b8:	4613      	mov	r3, r2
 80064ba:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80064c2:	d308      	bcc.n	80064d6 <UART_SetConfig+0x396>
 80064c4:	693b      	ldr	r3, [r7, #16]
 80064c6:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80064ca:	d204      	bcs.n	80064d6 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 80064cc:	687b      	ldr	r3, [r7, #4]
 80064ce:	681b      	ldr	r3, [r3, #0]
 80064d0:	693a      	ldr	r2, [r7, #16]
 80064d2:	60da      	str	r2, [r3, #12]
 80064d4:	e0b0      	b.n	8006638 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 80064d6:	2301      	movs	r3, #1
 80064d8:	76bb      	strb	r3, [r7, #26]
 80064da:	e0ad      	b.n	8006638 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	69db      	ldr	r3, [r3, #28]
 80064e0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80064e4:	d15c      	bne.n	80065a0 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 80064e6:	7efb      	ldrb	r3, [r7, #27]
 80064e8:	2b08      	cmp	r3, #8
 80064ea:	d828      	bhi.n	800653e <UART_SetConfig+0x3fe>
 80064ec:	a201      	add	r2, pc, #4	; (adr r2, 80064f4 <UART_SetConfig+0x3b4>)
 80064ee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80064f2:	bf00      	nop
 80064f4:	08006519 	.word	0x08006519
 80064f8:	08006521 	.word	0x08006521
 80064fc:	08006529 	.word	0x08006529
 8006500:	0800653f 	.word	0x0800653f
 8006504:	0800652f 	.word	0x0800652f
 8006508:	0800653f 	.word	0x0800653f
 800650c:	0800653f 	.word	0x0800653f
 8006510:	0800653f 	.word	0x0800653f
 8006514:	08006537 	.word	0x08006537
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006518:	f7fe fb48 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 800651c:	6178      	str	r0, [r7, #20]
        break;
 800651e:	e013      	b.n	8006548 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006520:	f7fe fb5a 	bl	8004bd8 <HAL_RCC_GetPCLK2Freq>
 8006524:	6178      	str	r0, [r7, #20]
        break;
 8006526:	e00f      	b.n	8006548 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006528:	4b49      	ldr	r3, [pc, #292]	; (8006650 <UART_SetConfig+0x510>)
 800652a:	617b      	str	r3, [r7, #20]
        break;
 800652c:	e00c      	b.n	8006548 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800652e:	f7fe faa5 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 8006532:	6178      	str	r0, [r7, #20]
        break;
 8006534:	e008      	b.n	8006548 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006536:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800653a:	617b      	str	r3, [r7, #20]
        break;
 800653c:	e004      	b.n	8006548 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 800653e:	2300      	movs	r3, #0
 8006540:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8006542:	2301      	movs	r3, #1
 8006544:	76bb      	strb	r3, [r7, #26]
        break;
 8006546:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006548:	697b      	ldr	r3, [r7, #20]
 800654a:	2b00      	cmp	r3, #0
 800654c:	d074      	beq.n	8006638 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	005a      	lsls	r2, r3, #1
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	685b      	ldr	r3, [r3, #4]
 8006556:	085b      	lsrs	r3, r3, #1
 8006558:	441a      	add	r2, r3
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006562:	b29b      	uxth	r3, r3
 8006564:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	2b0f      	cmp	r3, #15
 800656a:	d916      	bls.n	800659a <UART_SetConfig+0x45a>
 800656c:	693b      	ldr	r3, [r7, #16]
 800656e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006572:	d212      	bcs.n	800659a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	b29b      	uxth	r3, r3
 8006578:	f023 030f 	bic.w	r3, r3, #15
 800657c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800657e:	693b      	ldr	r3, [r7, #16]
 8006580:	085b      	lsrs	r3, r3, #1
 8006582:	b29b      	uxth	r3, r3
 8006584:	f003 0307 	and.w	r3, r3, #7
 8006588:	b29a      	uxth	r2, r3
 800658a:	89fb      	ldrh	r3, [r7, #14]
 800658c:	4313      	orrs	r3, r2
 800658e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	89fa      	ldrh	r2, [r7, #14]
 8006596:	60da      	str	r2, [r3, #12]
 8006598:	e04e      	b.n	8006638 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800659a:	2301      	movs	r3, #1
 800659c:	76bb      	strb	r3, [r7, #26]
 800659e:	e04b      	b.n	8006638 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 80065a0:	7efb      	ldrb	r3, [r7, #27]
 80065a2:	2b08      	cmp	r3, #8
 80065a4:	d827      	bhi.n	80065f6 <UART_SetConfig+0x4b6>
 80065a6:	a201      	add	r2, pc, #4	; (adr r2, 80065ac <UART_SetConfig+0x46c>)
 80065a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065ac:	080065d1 	.word	0x080065d1
 80065b0:	080065d9 	.word	0x080065d9
 80065b4:	080065e1 	.word	0x080065e1
 80065b8:	080065f7 	.word	0x080065f7
 80065bc:	080065e7 	.word	0x080065e7
 80065c0:	080065f7 	.word	0x080065f7
 80065c4:	080065f7 	.word	0x080065f7
 80065c8:	080065f7 	.word	0x080065f7
 80065cc:	080065ef 	.word	0x080065ef
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80065d0:	f7fe faec 	bl	8004bac <HAL_RCC_GetPCLK1Freq>
 80065d4:	6178      	str	r0, [r7, #20]
        break;
 80065d6:	e013      	b.n	8006600 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80065d8:	f7fe fafe 	bl	8004bd8 <HAL_RCC_GetPCLK2Freq>
 80065dc:	6178      	str	r0, [r7, #20]
        break;
 80065de:	e00f      	b.n	8006600 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80065e0:	4b1b      	ldr	r3, [pc, #108]	; (8006650 <UART_SetConfig+0x510>)
 80065e2:	617b      	str	r3, [r7, #20]
        break;
 80065e4:	e00c      	b.n	8006600 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80065e6:	f7fe fa49 	bl	8004a7c <HAL_RCC_GetSysClockFreq>
 80065ea:	6178      	str	r0, [r7, #20]
        break;
 80065ec:	e008      	b.n	8006600 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80065ee:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80065f2:	617b      	str	r3, [r7, #20]
        break;
 80065f4:	e004      	b.n	8006600 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 80065f6:	2300      	movs	r3, #0
 80065f8:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80065fa:	2301      	movs	r3, #1
 80065fc:	76bb      	strb	r3, [r7, #26]
        break;
 80065fe:	bf00      	nop
    }

    if (pclk != 0U)
 8006600:	697b      	ldr	r3, [r7, #20]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d018      	beq.n	8006638 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	685b      	ldr	r3, [r3, #4]
 800660a:	085a      	lsrs	r2, r3, #1
 800660c:	697b      	ldr	r3, [r7, #20]
 800660e:	441a      	add	r2, r3
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	685b      	ldr	r3, [r3, #4]
 8006614:	fbb2 f3f3 	udiv	r3, r2, r3
 8006618:	b29b      	uxth	r3, r3
 800661a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800661c:	693b      	ldr	r3, [r7, #16]
 800661e:	2b0f      	cmp	r3, #15
 8006620:	d908      	bls.n	8006634 <UART_SetConfig+0x4f4>
 8006622:	693b      	ldr	r3, [r7, #16]
 8006624:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006628:	d204      	bcs.n	8006634 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	693a      	ldr	r2, [r7, #16]
 8006630:	60da      	str	r2, [r3, #12]
 8006632:	e001      	b.n	8006638 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 8006634:	2301      	movs	r3, #1
 8006636:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	2200      	movs	r2, #0
 800663c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	2200      	movs	r2, #0
 8006642:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 8006644:	7ebb      	ldrb	r3, [r7, #26]
}
 8006646:	4618      	mov	r0, r3
 8006648:	3720      	adds	r7, #32
 800664a:	46bd      	mov	sp, r7
 800664c:	bdb0      	pop	{r4, r5, r7, pc}
 800664e:	bf00      	nop
 8006650:	00f42400 	.word	0x00f42400

08006654 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b00      	cmp	r3, #0
 8006666:	d00a      	beq.n	800667e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	681b      	ldr	r3, [r3, #0]
 800666c:	685b      	ldr	r3, [r3, #4]
 800666e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	430a      	orrs	r2, r1
 800667c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800667e:	687b      	ldr	r3, [r7, #4]
 8006680:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006682:	f003 0302 	and.w	r3, r3, #2
 8006686:	2b00      	cmp	r3, #0
 8006688:	d00a      	beq.n	80066a0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800668a:	687b      	ldr	r3, [r7, #4]
 800668c:	681b      	ldr	r3, [r3, #0]
 800668e:	685b      	ldr	r3, [r3, #4]
 8006690:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	430a      	orrs	r2, r1
 800669e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066a4:	f003 0304 	and.w	r3, r3, #4
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d00a      	beq.n	80066c2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	685b      	ldr	r3, [r3, #4]
 80066b2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	681b      	ldr	r3, [r3, #0]
 80066be:	430a      	orrs	r2, r1
 80066c0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c6:	f003 0308 	and.w	r3, r3, #8
 80066ca:	2b00      	cmp	r3, #0
 80066cc:	d00a      	beq.n	80066e4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	685b      	ldr	r3, [r3, #4]
 80066d4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	430a      	orrs	r2, r1
 80066e2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066e8:	f003 0310 	and.w	r3, r3, #16
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d00a      	beq.n	8006706 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	689b      	ldr	r3, [r3, #8]
 80066f6:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	430a      	orrs	r2, r1
 8006704:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800670a:	f003 0320 	and.w	r3, r3, #32
 800670e:	2b00      	cmp	r3, #0
 8006710:	d00a      	beq.n	8006728 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	689b      	ldr	r3, [r3, #8]
 8006718:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	681b      	ldr	r3, [r3, #0]
 8006724:	430a      	orrs	r2, r1
 8006726:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800672c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006730:	2b00      	cmp	r3, #0
 8006732:	d01a      	beq.n	800676a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	685b      	ldr	r3, [r3, #4]
 800673a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	681b      	ldr	r3, [r3, #0]
 8006746:	430a      	orrs	r2, r1
 8006748:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800674e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8006752:	d10a      	bne.n	800676a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	685b      	ldr	r3, [r3, #4]
 800675a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	430a      	orrs	r2, r1
 8006768:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800676e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006772:	2b00      	cmp	r3, #0
 8006774:	d00a      	beq.n	800678c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	685b      	ldr	r3, [r3, #4]
 800677c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	681b      	ldr	r3, [r3, #0]
 8006788:	430a      	orrs	r2, r1
 800678a:	605a      	str	r2, [r3, #4]
  }
}
 800678c:	bf00      	nop
 800678e:	370c      	adds	r7, #12
 8006790:	46bd      	mov	sp, r7
 8006792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006796:	4770      	bx	lr

08006798 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006798:	b580      	push	{r7, lr}
 800679a:	b086      	sub	sp, #24
 800679c:	af02      	add	r7, sp, #8
 800679e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	2200      	movs	r2, #0
 80067a4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80067a8:	f7fb fd5a 	bl	8002260 <HAL_GetTick>
 80067ac:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80067ae:	687b      	ldr	r3, [r7, #4]
 80067b0:	681b      	ldr	r3, [r3, #0]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f003 0308 	and.w	r3, r3, #8
 80067b8:	2b08      	cmp	r3, #8
 80067ba:	d10e      	bne.n	80067da <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067bc:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067c0:	9300      	str	r3, [sp, #0]
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	2200      	movs	r2, #0
 80067c6:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80067ca:	6878      	ldr	r0, [r7, #4]
 80067cc:	f000 f82d 	bl	800682a <UART_WaitOnFlagUntilTimeout>
 80067d0:	4603      	mov	r3, r0
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d001      	beq.n	80067da <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80067d6:	2303      	movs	r3, #3
 80067d8:	e023      	b.n	8006822 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	681b      	ldr	r3, [r3, #0]
 80067e0:	f003 0304 	and.w	r3, r3, #4
 80067e4:	2b04      	cmp	r3, #4
 80067e6:	d10e      	bne.n	8006806 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80067e8:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80067ec:	9300      	str	r3, [sp, #0]
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	2200      	movs	r2, #0
 80067f2:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80067f6:	6878      	ldr	r0, [r7, #4]
 80067f8:	f000 f817 	bl	800682a <UART_WaitOnFlagUntilTimeout>
 80067fc:	4603      	mov	r3, r0
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d001      	beq.n	8006806 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006802:	2303      	movs	r3, #3
 8006804:	e00d      	b.n	8006822 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2220      	movs	r2, #32
 800680a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	2220      	movs	r2, #32
 8006810:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	2200      	movs	r2, #0
 8006816:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2200      	movs	r2, #0
 800681c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3710      	adds	r7, #16
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b084      	sub	sp, #16
 800682e:	af00      	add	r7, sp, #0
 8006830:	60f8      	str	r0, [r7, #12]
 8006832:	60b9      	str	r1, [r7, #8]
 8006834:	603b      	str	r3, [r7, #0]
 8006836:	4613      	mov	r3, r2
 8006838:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800683a:	e05e      	b.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800683c:	69bb      	ldr	r3, [r7, #24]
 800683e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006842:	d05a      	beq.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006844:	f7fb fd0c 	bl	8002260 <HAL_GetTick>
 8006848:	4602      	mov	r2, r0
 800684a:	683b      	ldr	r3, [r7, #0]
 800684c:	1ad3      	subs	r3, r2, r3
 800684e:	69ba      	ldr	r2, [r7, #24]
 8006850:	429a      	cmp	r2, r3
 8006852:	d302      	bcc.n	800685a <UART_WaitOnFlagUntilTimeout+0x30>
 8006854:	69bb      	ldr	r3, [r7, #24]
 8006856:	2b00      	cmp	r3, #0
 8006858:	d11b      	bne.n	8006892 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800685a:	68fb      	ldr	r3, [r7, #12]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681a      	ldr	r2, [r3, #0]
 8006860:	68fb      	ldr	r3, [r7, #12]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006868:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	681b      	ldr	r3, [r3, #0]
 800686e:	689a      	ldr	r2, [r3, #8]
 8006870:	68fb      	ldr	r3, [r7, #12]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	f022 0201 	bic.w	r2, r2, #1
 8006878:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	2220      	movs	r2, #32
 800687e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	2220      	movs	r2, #32
 8006884:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	2200      	movs	r2, #0
 800688a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800688e:	2303      	movs	r3, #3
 8006890:	e043      	b.n	800691a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	681b      	ldr	r3, [r3, #0]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f003 0304 	and.w	r3, r3, #4
 800689c:	2b00      	cmp	r3, #0
 800689e:	d02c      	beq.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80068a0:	68fb      	ldr	r3, [r7, #12]
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	69db      	ldr	r3, [r3, #28]
 80068a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80068aa:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80068ae:	d124      	bne.n	80068fa <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80068b0:	68fb      	ldr	r3, [r7, #12]
 80068b2:	681b      	ldr	r3, [r3, #0]
 80068b4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80068b8:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	681b      	ldr	r3, [r3, #0]
 80068be:	681a      	ldr	r2, [r3, #0]
 80068c0:	68fb      	ldr	r3, [r7, #12]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80068c8:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068ca:	68fb      	ldr	r3, [r7, #12]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	689a      	ldr	r2, [r3, #8]
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	681b      	ldr	r3, [r3, #0]
 80068d4:	f022 0201 	bic.w	r2, r2, #1
 80068d8:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 80068da:	68fb      	ldr	r3, [r7, #12]
 80068dc:	2220      	movs	r2, #32
 80068de:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	2220      	movs	r2, #32
 80068e4:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80068e6:	68fb      	ldr	r3, [r7, #12]
 80068e8:	2220      	movs	r2, #32
 80068ea:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80068ee:	68fb      	ldr	r3, [r7, #12]
 80068f0:	2200      	movs	r2, #0
 80068f2:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 80068f6:	2303      	movs	r3, #3
 80068f8:	e00f      	b.n	800691a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80068fa:	68fb      	ldr	r3, [r7, #12]
 80068fc:	681b      	ldr	r3, [r3, #0]
 80068fe:	69da      	ldr	r2, [r3, #28]
 8006900:	68bb      	ldr	r3, [r7, #8]
 8006902:	4013      	ands	r3, r2
 8006904:	68ba      	ldr	r2, [r7, #8]
 8006906:	429a      	cmp	r2, r3
 8006908:	bf0c      	ite	eq
 800690a:	2301      	moveq	r3, #1
 800690c:	2300      	movne	r3, #0
 800690e:	b2db      	uxtb	r3, r3
 8006910:	461a      	mov	r2, r3
 8006912:	79fb      	ldrb	r3, [r7, #7]
 8006914:	429a      	cmp	r2, r3
 8006916:	d091      	beq.n	800683c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006918:	2300      	movs	r3, #0
}
 800691a:	4618      	mov	r0, r3
 800691c:	3710      	adds	r7, #16
 800691e:	46bd      	mov	sp, r7
 8006920:	bd80      	pop	{r7, pc}
	...

08006924 <__errno>:
 8006924:	4b01      	ldr	r3, [pc, #4]	; (800692c <__errno+0x8>)
 8006926:	6818      	ldr	r0, [r3, #0]
 8006928:	4770      	bx	lr
 800692a:	bf00      	nop
 800692c:	2000000c 	.word	0x2000000c

08006930 <__libc_init_array>:
 8006930:	b570      	push	{r4, r5, r6, lr}
 8006932:	4d0d      	ldr	r5, [pc, #52]	; (8006968 <__libc_init_array+0x38>)
 8006934:	4c0d      	ldr	r4, [pc, #52]	; (800696c <__libc_init_array+0x3c>)
 8006936:	1b64      	subs	r4, r4, r5
 8006938:	10a4      	asrs	r4, r4, #2
 800693a:	2600      	movs	r6, #0
 800693c:	42a6      	cmp	r6, r4
 800693e:	d109      	bne.n	8006954 <__libc_init_array+0x24>
 8006940:	4d0b      	ldr	r5, [pc, #44]	; (8006970 <__libc_init_array+0x40>)
 8006942:	4c0c      	ldr	r4, [pc, #48]	; (8006974 <__libc_init_array+0x44>)
 8006944:	f004 fc44 	bl	800b1d0 <_init>
 8006948:	1b64      	subs	r4, r4, r5
 800694a:	10a4      	asrs	r4, r4, #2
 800694c:	2600      	movs	r6, #0
 800694e:	42a6      	cmp	r6, r4
 8006950:	d105      	bne.n	800695e <__libc_init_array+0x2e>
 8006952:	bd70      	pop	{r4, r5, r6, pc}
 8006954:	f855 3b04 	ldr.w	r3, [r5], #4
 8006958:	4798      	blx	r3
 800695a:	3601      	adds	r6, #1
 800695c:	e7ee      	b.n	800693c <__libc_init_array+0xc>
 800695e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006962:	4798      	blx	r3
 8006964:	3601      	adds	r6, #1
 8006966:	e7f2      	b.n	800694e <__libc_init_array+0x1e>
 8006968:	0800b85c 	.word	0x0800b85c
 800696c:	0800b85c 	.word	0x0800b85c
 8006970:	0800b85c 	.word	0x0800b85c
 8006974:	0800b860 	.word	0x0800b860

08006978 <memset>:
 8006978:	4402      	add	r2, r0
 800697a:	4603      	mov	r3, r0
 800697c:	4293      	cmp	r3, r2
 800697e:	d100      	bne.n	8006982 <memset+0xa>
 8006980:	4770      	bx	lr
 8006982:	f803 1b01 	strb.w	r1, [r3], #1
 8006986:	e7f9      	b.n	800697c <memset+0x4>

08006988 <__cvt>:
 8006988:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800698c:	ec55 4b10 	vmov	r4, r5, d0
 8006990:	2d00      	cmp	r5, #0
 8006992:	460e      	mov	r6, r1
 8006994:	4619      	mov	r1, r3
 8006996:	462b      	mov	r3, r5
 8006998:	bfbb      	ittet	lt
 800699a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800699e:	461d      	movlt	r5, r3
 80069a0:	2300      	movge	r3, #0
 80069a2:	232d      	movlt	r3, #45	; 0x2d
 80069a4:	700b      	strb	r3, [r1, #0]
 80069a6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80069a8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80069ac:	4691      	mov	r9, r2
 80069ae:	f023 0820 	bic.w	r8, r3, #32
 80069b2:	bfbc      	itt	lt
 80069b4:	4622      	movlt	r2, r4
 80069b6:	4614      	movlt	r4, r2
 80069b8:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069bc:	d005      	beq.n	80069ca <__cvt+0x42>
 80069be:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80069c2:	d100      	bne.n	80069c6 <__cvt+0x3e>
 80069c4:	3601      	adds	r6, #1
 80069c6:	2102      	movs	r1, #2
 80069c8:	e000      	b.n	80069cc <__cvt+0x44>
 80069ca:	2103      	movs	r1, #3
 80069cc:	ab03      	add	r3, sp, #12
 80069ce:	9301      	str	r3, [sp, #4]
 80069d0:	ab02      	add	r3, sp, #8
 80069d2:	9300      	str	r3, [sp, #0]
 80069d4:	ec45 4b10 	vmov	d0, r4, r5
 80069d8:	4653      	mov	r3, sl
 80069da:	4632      	mov	r2, r6
 80069dc:	f001 fdb4 	bl	8008548 <_dtoa_r>
 80069e0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80069e4:	4607      	mov	r7, r0
 80069e6:	d102      	bne.n	80069ee <__cvt+0x66>
 80069e8:	f019 0f01 	tst.w	r9, #1
 80069ec:	d022      	beq.n	8006a34 <__cvt+0xac>
 80069ee:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80069f2:	eb07 0906 	add.w	r9, r7, r6
 80069f6:	d110      	bne.n	8006a1a <__cvt+0x92>
 80069f8:	783b      	ldrb	r3, [r7, #0]
 80069fa:	2b30      	cmp	r3, #48	; 0x30
 80069fc:	d10a      	bne.n	8006a14 <__cvt+0x8c>
 80069fe:	2200      	movs	r2, #0
 8006a00:	2300      	movs	r3, #0
 8006a02:	4620      	mov	r0, r4
 8006a04:	4629      	mov	r1, r5
 8006a06:	f7fa f85f 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a0a:	b918      	cbnz	r0, 8006a14 <__cvt+0x8c>
 8006a0c:	f1c6 0601 	rsb	r6, r6, #1
 8006a10:	f8ca 6000 	str.w	r6, [sl]
 8006a14:	f8da 3000 	ldr.w	r3, [sl]
 8006a18:	4499      	add	r9, r3
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	2300      	movs	r3, #0
 8006a1e:	4620      	mov	r0, r4
 8006a20:	4629      	mov	r1, r5
 8006a22:	f7fa f851 	bl	8000ac8 <__aeabi_dcmpeq>
 8006a26:	b108      	cbz	r0, 8006a2c <__cvt+0xa4>
 8006a28:	f8cd 900c 	str.w	r9, [sp, #12]
 8006a2c:	2230      	movs	r2, #48	; 0x30
 8006a2e:	9b03      	ldr	r3, [sp, #12]
 8006a30:	454b      	cmp	r3, r9
 8006a32:	d307      	bcc.n	8006a44 <__cvt+0xbc>
 8006a34:	9b03      	ldr	r3, [sp, #12]
 8006a36:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006a38:	1bdb      	subs	r3, r3, r7
 8006a3a:	4638      	mov	r0, r7
 8006a3c:	6013      	str	r3, [r2, #0]
 8006a3e:	b004      	add	sp, #16
 8006a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006a44:	1c59      	adds	r1, r3, #1
 8006a46:	9103      	str	r1, [sp, #12]
 8006a48:	701a      	strb	r2, [r3, #0]
 8006a4a:	e7f0      	b.n	8006a2e <__cvt+0xa6>

08006a4c <__exponent>:
 8006a4c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006a4e:	4603      	mov	r3, r0
 8006a50:	2900      	cmp	r1, #0
 8006a52:	bfb8      	it	lt
 8006a54:	4249      	neglt	r1, r1
 8006a56:	f803 2b02 	strb.w	r2, [r3], #2
 8006a5a:	bfb4      	ite	lt
 8006a5c:	222d      	movlt	r2, #45	; 0x2d
 8006a5e:	222b      	movge	r2, #43	; 0x2b
 8006a60:	2909      	cmp	r1, #9
 8006a62:	7042      	strb	r2, [r0, #1]
 8006a64:	dd2a      	ble.n	8006abc <__exponent+0x70>
 8006a66:	f10d 0407 	add.w	r4, sp, #7
 8006a6a:	46a4      	mov	ip, r4
 8006a6c:	270a      	movs	r7, #10
 8006a6e:	46a6      	mov	lr, r4
 8006a70:	460a      	mov	r2, r1
 8006a72:	fb91 f6f7 	sdiv	r6, r1, r7
 8006a76:	fb07 1516 	mls	r5, r7, r6, r1
 8006a7a:	3530      	adds	r5, #48	; 0x30
 8006a7c:	2a63      	cmp	r2, #99	; 0x63
 8006a7e:	f104 34ff 	add.w	r4, r4, #4294967295
 8006a82:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8006a86:	4631      	mov	r1, r6
 8006a88:	dcf1      	bgt.n	8006a6e <__exponent+0x22>
 8006a8a:	3130      	adds	r1, #48	; 0x30
 8006a8c:	f1ae 0502 	sub.w	r5, lr, #2
 8006a90:	f804 1c01 	strb.w	r1, [r4, #-1]
 8006a94:	1c44      	adds	r4, r0, #1
 8006a96:	4629      	mov	r1, r5
 8006a98:	4561      	cmp	r1, ip
 8006a9a:	d30a      	bcc.n	8006ab2 <__exponent+0x66>
 8006a9c:	f10d 0209 	add.w	r2, sp, #9
 8006aa0:	eba2 020e 	sub.w	r2, r2, lr
 8006aa4:	4565      	cmp	r5, ip
 8006aa6:	bf88      	it	hi
 8006aa8:	2200      	movhi	r2, #0
 8006aaa:	4413      	add	r3, r2
 8006aac:	1a18      	subs	r0, r3, r0
 8006aae:	b003      	add	sp, #12
 8006ab0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006ab2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006ab6:	f804 2f01 	strb.w	r2, [r4, #1]!
 8006aba:	e7ed      	b.n	8006a98 <__exponent+0x4c>
 8006abc:	2330      	movs	r3, #48	; 0x30
 8006abe:	3130      	adds	r1, #48	; 0x30
 8006ac0:	7083      	strb	r3, [r0, #2]
 8006ac2:	70c1      	strb	r1, [r0, #3]
 8006ac4:	1d03      	adds	r3, r0, #4
 8006ac6:	e7f1      	b.n	8006aac <__exponent+0x60>

08006ac8 <_printf_float>:
 8006ac8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006acc:	ed2d 8b02 	vpush	{d8}
 8006ad0:	b08d      	sub	sp, #52	; 0x34
 8006ad2:	460c      	mov	r4, r1
 8006ad4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8006ad8:	4616      	mov	r6, r2
 8006ada:	461f      	mov	r7, r3
 8006adc:	4605      	mov	r5, r0
 8006ade:	f002 fe8f 	bl	8009800 <_localeconv_r>
 8006ae2:	f8d0 a000 	ldr.w	sl, [r0]
 8006ae6:	4650      	mov	r0, sl
 8006ae8:	f7f9 fb72 	bl	80001d0 <strlen>
 8006aec:	2300      	movs	r3, #0
 8006aee:	930a      	str	r3, [sp, #40]	; 0x28
 8006af0:	6823      	ldr	r3, [r4, #0]
 8006af2:	9305      	str	r3, [sp, #20]
 8006af4:	f8d8 3000 	ldr.w	r3, [r8]
 8006af8:	f894 b018 	ldrb.w	fp, [r4, #24]
 8006afc:	3307      	adds	r3, #7
 8006afe:	f023 0307 	bic.w	r3, r3, #7
 8006b02:	f103 0208 	add.w	r2, r3, #8
 8006b06:	f8c8 2000 	str.w	r2, [r8]
 8006b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b0e:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8006b12:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8006b16:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8006b1a:	9307      	str	r3, [sp, #28]
 8006b1c:	f8cd 8018 	str.w	r8, [sp, #24]
 8006b20:	ee08 0a10 	vmov	s16, r0
 8006b24:	4b9f      	ldr	r3, [pc, #636]	; (8006da4 <_printf_float+0x2dc>)
 8006b26:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b2a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b2e:	f7f9 fffd 	bl	8000b2c <__aeabi_dcmpun>
 8006b32:	bb88      	cbnz	r0, 8006b98 <_printf_float+0xd0>
 8006b34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006b38:	4b9a      	ldr	r3, [pc, #616]	; (8006da4 <_printf_float+0x2dc>)
 8006b3a:	f04f 32ff 	mov.w	r2, #4294967295
 8006b3e:	f7f9 ffd7 	bl	8000af0 <__aeabi_dcmple>
 8006b42:	bb48      	cbnz	r0, 8006b98 <_printf_float+0xd0>
 8006b44:	2200      	movs	r2, #0
 8006b46:	2300      	movs	r3, #0
 8006b48:	4640      	mov	r0, r8
 8006b4a:	4649      	mov	r1, r9
 8006b4c:	f7f9 ffc6 	bl	8000adc <__aeabi_dcmplt>
 8006b50:	b110      	cbz	r0, 8006b58 <_printf_float+0x90>
 8006b52:	232d      	movs	r3, #45	; 0x2d
 8006b54:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b58:	4b93      	ldr	r3, [pc, #588]	; (8006da8 <_printf_float+0x2e0>)
 8006b5a:	4894      	ldr	r0, [pc, #592]	; (8006dac <_printf_float+0x2e4>)
 8006b5c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8006b60:	bf94      	ite	ls
 8006b62:	4698      	movls	r8, r3
 8006b64:	4680      	movhi	r8, r0
 8006b66:	2303      	movs	r3, #3
 8006b68:	6123      	str	r3, [r4, #16]
 8006b6a:	9b05      	ldr	r3, [sp, #20]
 8006b6c:	f023 0204 	bic.w	r2, r3, #4
 8006b70:	6022      	str	r2, [r4, #0]
 8006b72:	f04f 0900 	mov.w	r9, #0
 8006b76:	9700      	str	r7, [sp, #0]
 8006b78:	4633      	mov	r3, r6
 8006b7a:	aa0b      	add	r2, sp, #44	; 0x2c
 8006b7c:	4621      	mov	r1, r4
 8006b7e:	4628      	mov	r0, r5
 8006b80:	f000 f9d8 	bl	8006f34 <_printf_common>
 8006b84:	3001      	adds	r0, #1
 8006b86:	f040 8090 	bne.w	8006caa <_printf_float+0x1e2>
 8006b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8006b8e:	b00d      	add	sp, #52	; 0x34
 8006b90:	ecbd 8b02 	vpop	{d8}
 8006b94:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006b98:	4642      	mov	r2, r8
 8006b9a:	464b      	mov	r3, r9
 8006b9c:	4640      	mov	r0, r8
 8006b9e:	4649      	mov	r1, r9
 8006ba0:	f7f9 ffc4 	bl	8000b2c <__aeabi_dcmpun>
 8006ba4:	b140      	cbz	r0, 8006bb8 <_printf_float+0xf0>
 8006ba6:	464b      	mov	r3, r9
 8006ba8:	2b00      	cmp	r3, #0
 8006baa:	bfbc      	itt	lt
 8006bac:	232d      	movlt	r3, #45	; 0x2d
 8006bae:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8006bb2:	487f      	ldr	r0, [pc, #508]	; (8006db0 <_printf_float+0x2e8>)
 8006bb4:	4b7f      	ldr	r3, [pc, #508]	; (8006db4 <_printf_float+0x2ec>)
 8006bb6:	e7d1      	b.n	8006b5c <_printf_float+0x94>
 8006bb8:	6863      	ldr	r3, [r4, #4]
 8006bba:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8006bbe:	9206      	str	r2, [sp, #24]
 8006bc0:	1c5a      	adds	r2, r3, #1
 8006bc2:	d13f      	bne.n	8006c44 <_printf_float+0x17c>
 8006bc4:	2306      	movs	r3, #6
 8006bc6:	6063      	str	r3, [r4, #4]
 8006bc8:	9b05      	ldr	r3, [sp, #20]
 8006bca:	6861      	ldr	r1, [r4, #4]
 8006bcc:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	9303      	str	r3, [sp, #12]
 8006bd4:	ab0a      	add	r3, sp, #40	; 0x28
 8006bd6:	e9cd b301 	strd	fp, r3, [sp, #4]
 8006bda:	ab09      	add	r3, sp, #36	; 0x24
 8006bdc:	ec49 8b10 	vmov	d0, r8, r9
 8006be0:	9300      	str	r3, [sp, #0]
 8006be2:	6022      	str	r2, [r4, #0]
 8006be4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8006be8:	4628      	mov	r0, r5
 8006bea:	f7ff fecd 	bl	8006988 <__cvt>
 8006bee:	9b06      	ldr	r3, [sp, #24]
 8006bf0:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006bf2:	2b47      	cmp	r3, #71	; 0x47
 8006bf4:	4680      	mov	r8, r0
 8006bf6:	d108      	bne.n	8006c0a <_printf_float+0x142>
 8006bf8:	1cc8      	adds	r0, r1, #3
 8006bfa:	db02      	blt.n	8006c02 <_printf_float+0x13a>
 8006bfc:	6863      	ldr	r3, [r4, #4]
 8006bfe:	4299      	cmp	r1, r3
 8006c00:	dd41      	ble.n	8006c86 <_printf_float+0x1be>
 8006c02:	f1ab 0b02 	sub.w	fp, fp, #2
 8006c06:	fa5f fb8b 	uxtb.w	fp, fp
 8006c0a:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006c0e:	d820      	bhi.n	8006c52 <_printf_float+0x18a>
 8006c10:	3901      	subs	r1, #1
 8006c12:	465a      	mov	r2, fp
 8006c14:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8006c18:	9109      	str	r1, [sp, #36]	; 0x24
 8006c1a:	f7ff ff17 	bl	8006a4c <__exponent>
 8006c1e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006c20:	1813      	adds	r3, r2, r0
 8006c22:	2a01      	cmp	r2, #1
 8006c24:	4681      	mov	r9, r0
 8006c26:	6123      	str	r3, [r4, #16]
 8006c28:	dc02      	bgt.n	8006c30 <_printf_float+0x168>
 8006c2a:	6822      	ldr	r2, [r4, #0]
 8006c2c:	07d2      	lsls	r2, r2, #31
 8006c2e:	d501      	bpl.n	8006c34 <_printf_float+0x16c>
 8006c30:	3301      	adds	r3, #1
 8006c32:	6123      	str	r3, [r4, #16]
 8006c34:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8006c38:	2b00      	cmp	r3, #0
 8006c3a:	d09c      	beq.n	8006b76 <_printf_float+0xae>
 8006c3c:	232d      	movs	r3, #45	; 0x2d
 8006c3e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006c42:	e798      	b.n	8006b76 <_printf_float+0xae>
 8006c44:	9a06      	ldr	r2, [sp, #24]
 8006c46:	2a47      	cmp	r2, #71	; 0x47
 8006c48:	d1be      	bne.n	8006bc8 <_printf_float+0x100>
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1bc      	bne.n	8006bc8 <_printf_float+0x100>
 8006c4e:	2301      	movs	r3, #1
 8006c50:	e7b9      	b.n	8006bc6 <_printf_float+0xfe>
 8006c52:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8006c56:	d118      	bne.n	8006c8a <_printf_float+0x1c2>
 8006c58:	2900      	cmp	r1, #0
 8006c5a:	6863      	ldr	r3, [r4, #4]
 8006c5c:	dd0b      	ble.n	8006c76 <_printf_float+0x1ae>
 8006c5e:	6121      	str	r1, [r4, #16]
 8006c60:	b913      	cbnz	r3, 8006c68 <_printf_float+0x1a0>
 8006c62:	6822      	ldr	r2, [r4, #0]
 8006c64:	07d0      	lsls	r0, r2, #31
 8006c66:	d502      	bpl.n	8006c6e <_printf_float+0x1a6>
 8006c68:	3301      	adds	r3, #1
 8006c6a:	440b      	add	r3, r1
 8006c6c:	6123      	str	r3, [r4, #16]
 8006c6e:	65a1      	str	r1, [r4, #88]	; 0x58
 8006c70:	f04f 0900 	mov.w	r9, #0
 8006c74:	e7de      	b.n	8006c34 <_printf_float+0x16c>
 8006c76:	b913      	cbnz	r3, 8006c7e <_printf_float+0x1b6>
 8006c78:	6822      	ldr	r2, [r4, #0]
 8006c7a:	07d2      	lsls	r2, r2, #31
 8006c7c:	d501      	bpl.n	8006c82 <_printf_float+0x1ba>
 8006c7e:	3302      	adds	r3, #2
 8006c80:	e7f4      	b.n	8006c6c <_printf_float+0x1a4>
 8006c82:	2301      	movs	r3, #1
 8006c84:	e7f2      	b.n	8006c6c <_printf_float+0x1a4>
 8006c86:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8006c8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006c8c:	4299      	cmp	r1, r3
 8006c8e:	db05      	blt.n	8006c9c <_printf_float+0x1d4>
 8006c90:	6823      	ldr	r3, [r4, #0]
 8006c92:	6121      	str	r1, [r4, #16]
 8006c94:	07d8      	lsls	r0, r3, #31
 8006c96:	d5ea      	bpl.n	8006c6e <_printf_float+0x1a6>
 8006c98:	1c4b      	adds	r3, r1, #1
 8006c9a:	e7e7      	b.n	8006c6c <_printf_float+0x1a4>
 8006c9c:	2900      	cmp	r1, #0
 8006c9e:	bfd4      	ite	le
 8006ca0:	f1c1 0202 	rsble	r2, r1, #2
 8006ca4:	2201      	movgt	r2, #1
 8006ca6:	4413      	add	r3, r2
 8006ca8:	e7e0      	b.n	8006c6c <_printf_float+0x1a4>
 8006caa:	6823      	ldr	r3, [r4, #0]
 8006cac:	055a      	lsls	r2, r3, #21
 8006cae:	d407      	bmi.n	8006cc0 <_printf_float+0x1f8>
 8006cb0:	6923      	ldr	r3, [r4, #16]
 8006cb2:	4642      	mov	r2, r8
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4628      	mov	r0, r5
 8006cb8:	47b8      	blx	r7
 8006cba:	3001      	adds	r0, #1
 8006cbc:	d12c      	bne.n	8006d18 <_printf_float+0x250>
 8006cbe:	e764      	b.n	8006b8a <_printf_float+0xc2>
 8006cc0:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8006cc4:	f240 80e0 	bls.w	8006e88 <_printf_float+0x3c0>
 8006cc8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006ccc:	2200      	movs	r2, #0
 8006cce:	2300      	movs	r3, #0
 8006cd0:	f7f9 fefa 	bl	8000ac8 <__aeabi_dcmpeq>
 8006cd4:	2800      	cmp	r0, #0
 8006cd6:	d034      	beq.n	8006d42 <_printf_float+0x27a>
 8006cd8:	4a37      	ldr	r2, [pc, #220]	; (8006db8 <_printf_float+0x2f0>)
 8006cda:	2301      	movs	r3, #1
 8006cdc:	4631      	mov	r1, r6
 8006cde:	4628      	mov	r0, r5
 8006ce0:	47b8      	blx	r7
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	f43f af51 	beq.w	8006b8a <_printf_float+0xc2>
 8006ce8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006cec:	429a      	cmp	r2, r3
 8006cee:	db02      	blt.n	8006cf6 <_printf_float+0x22e>
 8006cf0:	6823      	ldr	r3, [r4, #0]
 8006cf2:	07d8      	lsls	r0, r3, #31
 8006cf4:	d510      	bpl.n	8006d18 <_printf_float+0x250>
 8006cf6:	ee18 3a10 	vmov	r3, s16
 8006cfa:	4652      	mov	r2, sl
 8006cfc:	4631      	mov	r1, r6
 8006cfe:	4628      	mov	r0, r5
 8006d00:	47b8      	blx	r7
 8006d02:	3001      	adds	r0, #1
 8006d04:	f43f af41 	beq.w	8006b8a <_printf_float+0xc2>
 8006d08:	f04f 0800 	mov.w	r8, #0
 8006d0c:	f104 091a 	add.w	r9, r4, #26
 8006d10:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d12:	3b01      	subs	r3, #1
 8006d14:	4543      	cmp	r3, r8
 8006d16:	dc09      	bgt.n	8006d2c <_printf_float+0x264>
 8006d18:	6823      	ldr	r3, [r4, #0]
 8006d1a:	079b      	lsls	r3, r3, #30
 8006d1c:	f100 8105 	bmi.w	8006f2a <_printf_float+0x462>
 8006d20:	68e0      	ldr	r0, [r4, #12]
 8006d22:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006d24:	4298      	cmp	r0, r3
 8006d26:	bfb8      	it	lt
 8006d28:	4618      	movlt	r0, r3
 8006d2a:	e730      	b.n	8006b8e <_printf_float+0xc6>
 8006d2c:	2301      	movs	r3, #1
 8006d2e:	464a      	mov	r2, r9
 8006d30:	4631      	mov	r1, r6
 8006d32:	4628      	mov	r0, r5
 8006d34:	47b8      	blx	r7
 8006d36:	3001      	adds	r0, #1
 8006d38:	f43f af27 	beq.w	8006b8a <_printf_float+0xc2>
 8006d3c:	f108 0801 	add.w	r8, r8, #1
 8006d40:	e7e6      	b.n	8006d10 <_printf_float+0x248>
 8006d42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	dc39      	bgt.n	8006dbc <_printf_float+0x2f4>
 8006d48:	4a1b      	ldr	r2, [pc, #108]	; (8006db8 <_printf_float+0x2f0>)
 8006d4a:	2301      	movs	r3, #1
 8006d4c:	4631      	mov	r1, r6
 8006d4e:	4628      	mov	r0, r5
 8006d50:	47b8      	blx	r7
 8006d52:	3001      	adds	r0, #1
 8006d54:	f43f af19 	beq.w	8006b8a <_printf_float+0xc2>
 8006d58:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006d5c:	4313      	orrs	r3, r2
 8006d5e:	d102      	bne.n	8006d66 <_printf_float+0x29e>
 8006d60:	6823      	ldr	r3, [r4, #0]
 8006d62:	07d9      	lsls	r1, r3, #31
 8006d64:	d5d8      	bpl.n	8006d18 <_printf_float+0x250>
 8006d66:	ee18 3a10 	vmov	r3, s16
 8006d6a:	4652      	mov	r2, sl
 8006d6c:	4631      	mov	r1, r6
 8006d6e:	4628      	mov	r0, r5
 8006d70:	47b8      	blx	r7
 8006d72:	3001      	adds	r0, #1
 8006d74:	f43f af09 	beq.w	8006b8a <_printf_float+0xc2>
 8006d78:	f04f 0900 	mov.w	r9, #0
 8006d7c:	f104 0a1a 	add.w	sl, r4, #26
 8006d80:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006d82:	425b      	negs	r3, r3
 8006d84:	454b      	cmp	r3, r9
 8006d86:	dc01      	bgt.n	8006d8c <_printf_float+0x2c4>
 8006d88:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d8a:	e792      	b.n	8006cb2 <_printf_float+0x1ea>
 8006d8c:	2301      	movs	r3, #1
 8006d8e:	4652      	mov	r2, sl
 8006d90:	4631      	mov	r1, r6
 8006d92:	4628      	mov	r0, r5
 8006d94:	47b8      	blx	r7
 8006d96:	3001      	adds	r0, #1
 8006d98:	f43f aef7 	beq.w	8006b8a <_printf_float+0xc2>
 8006d9c:	f109 0901 	add.w	r9, r9, #1
 8006da0:	e7ee      	b.n	8006d80 <_printf_float+0x2b8>
 8006da2:	bf00      	nop
 8006da4:	7fefffff 	.word	0x7fefffff
 8006da8:	0800b3a0 	.word	0x0800b3a0
 8006dac:	0800b3a4 	.word	0x0800b3a4
 8006db0:	0800b3ac 	.word	0x0800b3ac
 8006db4:	0800b3a8 	.word	0x0800b3a8
 8006db8:	0800b3b0 	.word	0x0800b3b0
 8006dbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006dbe:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006dc0:	429a      	cmp	r2, r3
 8006dc2:	bfa8      	it	ge
 8006dc4:	461a      	movge	r2, r3
 8006dc6:	2a00      	cmp	r2, #0
 8006dc8:	4691      	mov	r9, r2
 8006dca:	dc37      	bgt.n	8006e3c <_printf_float+0x374>
 8006dcc:	f04f 0b00 	mov.w	fp, #0
 8006dd0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006dd4:	f104 021a 	add.w	r2, r4, #26
 8006dd8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8006dda:	9305      	str	r3, [sp, #20]
 8006ddc:	eba3 0309 	sub.w	r3, r3, r9
 8006de0:	455b      	cmp	r3, fp
 8006de2:	dc33      	bgt.n	8006e4c <_printf_float+0x384>
 8006de4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006de8:	429a      	cmp	r2, r3
 8006dea:	db3b      	blt.n	8006e64 <_printf_float+0x39c>
 8006dec:	6823      	ldr	r3, [r4, #0]
 8006dee:	07da      	lsls	r2, r3, #31
 8006df0:	d438      	bmi.n	8006e64 <_printf_float+0x39c>
 8006df2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006df4:	9b05      	ldr	r3, [sp, #20]
 8006df6:	9909      	ldr	r1, [sp, #36]	; 0x24
 8006df8:	1ad3      	subs	r3, r2, r3
 8006dfa:	eba2 0901 	sub.w	r9, r2, r1
 8006dfe:	4599      	cmp	r9, r3
 8006e00:	bfa8      	it	ge
 8006e02:	4699      	movge	r9, r3
 8006e04:	f1b9 0f00 	cmp.w	r9, #0
 8006e08:	dc35      	bgt.n	8006e76 <_printf_float+0x3ae>
 8006e0a:	f04f 0800 	mov.w	r8, #0
 8006e0e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8006e12:	f104 0a1a 	add.w	sl, r4, #26
 8006e16:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8006e1a:	1a9b      	subs	r3, r3, r2
 8006e1c:	eba3 0309 	sub.w	r3, r3, r9
 8006e20:	4543      	cmp	r3, r8
 8006e22:	f77f af79 	ble.w	8006d18 <_printf_float+0x250>
 8006e26:	2301      	movs	r3, #1
 8006e28:	4652      	mov	r2, sl
 8006e2a:	4631      	mov	r1, r6
 8006e2c:	4628      	mov	r0, r5
 8006e2e:	47b8      	blx	r7
 8006e30:	3001      	adds	r0, #1
 8006e32:	f43f aeaa 	beq.w	8006b8a <_printf_float+0xc2>
 8006e36:	f108 0801 	add.w	r8, r8, #1
 8006e3a:	e7ec      	b.n	8006e16 <_printf_float+0x34e>
 8006e3c:	4613      	mov	r3, r2
 8006e3e:	4631      	mov	r1, r6
 8006e40:	4642      	mov	r2, r8
 8006e42:	4628      	mov	r0, r5
 8006e44:	47b8      	blx	r7
 8006e46:	3001      	adds	r0, #1
 8006e48:	d1c0      	bne.n	8006dcc <_printf_float+0x304>
 8006e4a:	e69e      	b.n	8006b8a <_printf_float+0xc2>
 8006e4c:	2301      	movs	r3, #1
 8006e4e:	4631      	mov	r1, r6
 8006e50:	4628      	mov	r0, r5
 8006e52:	9205      	str	r2, [sp, #20]
 8006e54:	47b8      	blx	r7
 8006e56:	3001      	adds	r0, #1
 8006e58:	f43f ae97 	beq.w	8006b8a <_printf_float+0xc2>
 8006e5c:	9a05      	ldr	r2, [sp, #20]
 8006e5e:	f10b 0b01 	add.w	fp, fp, #1
 8006e62:	e7b9      	b.n	8006dd8 <_printf_float+0x310>
 8006e64:	ee18 3a10 	vmov	r3, s16
 8006e68:	4652      	mov	r2, sl
 8006e6a:	4631      	mov	r1, r6
 8006e6c:	4628      	mov	r0, r5
 8006e6e:	47b8      	blx	r7
 8006e70:	3001      	adds	r0, #1
 8006e72:	d1be      	bne.n	8006df2 <_printf_float+0x32a>
 8006e74:	e689      	b.n	8006b8a <_printf_float+0xc2>
 8006e76:	9a05      	ldr	r2, [sp, #20]
 8006e78:	464b      	mov	r3, r9
 8006e7a:	4442      	add	r2, r8
 8006e7c:	4631      	mov	r1, r6
 8006e7e:	4628      	mov	r0, r5
 8006e80:	47b8      	blx	r7
 8006e82:	3001      	adds	r0, #1
 8006e84:	d1c1      	bne.n	8006e0a <_printf_float+0x342>
 8006e86:	e680      	b.n	8006b8a <_printf_float+0xc2>
 8006e88:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8006e8a:	2a01      	cmp	r2, #1
 8006e8c:	dc01      	bgt.n	8006e92 <_printf_float+0x3ca>
 8006e8e:	07db      	lsls	r3, r3, #31
 8006e90:	d538      	bpl.n	8006f04 <_printf_float+0x43c>
 8006e92:	2301      	movs	r3, #1
 8006e94:	4642      	mov	r2, r8
 8006e96:	4631      	mov	r1, r6
 8006e98:	4628      	mov	r0, r5
 8006e9a:	47b8      	blx	r7
 8006e9c:	3001      	adds	r0, #1
 8006e9e:	f43f ae74 	beq.w	8006b8a <_printf_float+0xc2>
 8006ea2:	ee18 3a10 	vmov	r3, s16
 8006ea6:	4652      	mov	r2, sl
 8006ea8:	4631      	mov	r1, r6
 8006eaa:	4628      	mov	r0, r5
 8006eac:	47b8      	blx	r7
 8006eae:	3001      	adds	r0, #1
 8006eb0:	f43f ae6b 	beq.w	8006b8a <_printf_float+0xc2>
 8006eb4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8006eb8:	2200      	movs	r2, #0
 8006eba:	2300      	movs	r3, #0
 8006ebc:	f7f9 fe04 	bl	8000ac8 <__aeabi_dcmpeq>
 8006ec0:	b9d8      	cbnz	r0, 8006efa <_printf_float+0x432>
 8006ec2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ec4:	f108 0201 	add.w	r2, r8, #1
 8006ec8:	3b01      	subs	r3, #1
 8006eca:	4631      	mov	r1, r6
 8006ecc:	4628      	mov	r0, r5
 8006ece:	47b8      	blx	r7
 8006ed0:	3001      	adds	r0, #1
 8006ed2:	d10e      	bne.n	8006ef2 <_printf_float+0x42a>
 8006ed4:	e659      	b.n	8006b8a <_printf_float+0xc2>
 8006ed6:	2301      	movs	r3, #1
 8006ed8:	4652      	mov	r2, sl
 8006eda:	4631      	mov	r1, r6
 8006edc:	4628      	mov	r0, r5
 8006ede:	47b8      	blx	r7
 8006ee0:	3001      	adds	r0, #1
 8006ee2:	f43f ae52 	beq.w	8006b8a <_printf_float+0xc2>
 8006ee6:	f108 0801 	add.w	r8, r8, #1
 8006eea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006eec:	3b01      	subs	r3, #1
 8006eee:	4543      	cmp	r3, r8
 8006ef0:	dcf1      	bgt.n	8006ed6 <_printf_float+0x40e>
 8006ef2:	464b      	mov	r3, r9
 8006ef4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8006ef8:	e6dc      	b.n	8006cb4 <_printf_float+0x1ec>
 8006efa:	f04f 0800 	mov.w	r8, #0
 8006efe:	f104 0a1a 	add.w	sl, r4, #26
 8006f02:	e7f2      	b.n	8006eea <_printf_float+0x422>
 8006f04:	2301      	movs	r3, #1
 8006f06:	4642      	mov	r2, r8
 8006f08:	e7df      	b.n	8006eca <_printf_float+0x402>
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	464a      	mov	r2, r9
 8006f0e:	4631      	mov	r1, r6
 8006f10:	4628      	mov	r0, r5
 8006f12:	47b8      	blx	r7
 8006f14:	3001      	adds	r0, #1
 8006f16:	f43f ae38 	beq.w	8006b8a <_printf_float+0xc2>
 8006f1a:	f108 0801 	add.w	r8, r8, #1
 8006f1e:	68e3      	ldr	r3, [r4, #12]
 8006f20:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8006f22:	1a5b      	subs	r3, r3, r1
 8006f24:	4543      	cmp	r3, r8
 8006f26:	dcf0      	bgt.n	8006f0a <_printf_float+0x442>
 8006f28:	e6fa      	b.n	8006d20 <_printf_float+0x258>
 8006f2a:	f04f 0800 	mov.w	r8, #0
 8006f2e:	f104 0919 	add.w	r9, r4, #25
 8006f32:	e7f4      	b.n	8006f1e <_printf_float+0x456>

08006f34 <_printf_common>:
 8006f34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f38:	4616      	mov	r6, r2
 8006f3a:	4699      	mov	r9, r3
 8006f3c:	688a      	ldr	r2, [r1, #8]
 8006f3e:	690b      	ldr	r3, [r1, #16]
 8006f40:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006f44:	4293      	cmp	r3, r2
 8006f46:	bfb8      	it	lt
 8006f48:	4613      	movlt	r3, r2
 8006f4a:	6033      	str	r3, [r6, #0]
 8006f4c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006f50:	4607      	mov	r7, r0
 8006f52:	460c      	mov	r4, r1
 8006f54:	b10a      	cbz	r2, 8006f5a <_printf_common+0x26>
 8006f56:	3301      	adds	r3, #1
 8006f58:	6033      	str	r3, [r6, #0]
 8006f5a:	6823      	ldr	r3, [r4, #0]
 8006f5c:	0699      	lsls	r1, r3, #26
 8006f5e:	bf42      	ittt	mi
 8006f60:	6833      	ldrmi	r3, [r6, #0]
 8006f62:	3302      	addmi	r3, #2
 8006f64:	6033      	strmi	r3, [r6, #0]
 8006f66:	6825      	ldr	r5, [r4, #0]
 8006f68:	f015 0506 	ands.w	r5, r5, #6
 8006f6c:	d106      	bne.n	8006f7c <_printf_common+0x48>
 8006f6e:	f104 0a19 	add.w	sl, r4, #25
 8006f72:	68e3      	ldr	r3, [r4, #12]
 8006f74:	6832      	ldr	r2, [r6, #0]
 8006f76:	1a9b      	subs	r3, r3, r2
 8006f78:	42ab      	cmp	r3, r5
 8006f7a:	dc26      	bgt.n	8006fca <_printf_common+0x96>
 8006f7c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8006f80:	1e13      	subs	r3, r2, #0
 8006f82:	6822      	ldr	r2, [r4, #0]
 8006f84:	bf18      	it	ne
 8006f86:	2301      	movne	r3, #1
 8006f88:	0692      	lsls	r2, r2, #26
 8006f8a:	d42b      	bmi.n	8006fe4 <_printf_common+0xb0>
 8006f8c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006f90:	4649      	mov	r1, r9
 8006f92:	4638      	mov	r0, r7
 8006f94:	47c0      	blx	r8
 8006f96:	3001      	adds	r0, #1
 8006f98:	d01e      	beq.n	8006fd8 <_printf_common+0xa4>
 8006f9a:	6823      	ldr	r3, [r4, #0]
 8006f9c:	68e5      	ldr	r5, [r4, #12]
 8006f9e:	6832      	ldr	r2, [r6, #0]
 8006fa0:	f003 0306 	and.w	r3, r3, #6
 8006fa4:	2b04      	cmp	r3, #4
 8006fa6:	bf08      	it	eq
 8006fa8:	1aad      	subeq	r5, r5, r2
 8006faa:	68a3      	ldr	r3, [r4, #8]
 8006fac:	6922      	ldr	r2, [r4, #16]
 8006fae:	bf0c      	ite	eq
 8006fb0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006fb4:	2500      	movne	r5, #0
 8006fb6:	4293      	cmp	r3, r2
 8006fb8:	bfc4      	itt	gt
 8006fba:	1a9b      	subgt	r3, r3, r2
 8006fbc:	18ed      	addgt	r5, r5, r3
 8006fbe:	2600      	movs	r6, #0
 8006fc0:	341a      	adds	r4, #26
 8006fc2:	42b5      	cmp	r5, r6
 8006fc4:	d11a      	bne.n	8006ffc <_printf_common+0xc8>
 8006fc6:	2000      	movs	r0, #0
 8006fc8:	e008      	b.n	8006fdc <_printf_common+0xa8>
 8006fca:	2301      	movs	r3, #1
 8006fcc:	4652      	mov	r2, sl
 8006fce:	4649      	mov	r1, r9
 8006fd0:	4638      	mov	r0, r7
 8006fd2:	47c0      	blx	r8
 8006fd4:	3001      	adds	r0, #1
 8006fd6:	d103      	bne.n	8006fe0 <_printf_common+0xac>
 8006fd8:	f04f 30ff 	mov.w	r0, #4294967295
 8006fdc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fe0:	3501      	adds	r5, #1
 8006fe2:	e7c6      	b.n	8006f72 <_printf_common+0x3e>
 8006fe4:	18e1      	adds	r1, r4, r3
 8006fe6:	1c5a      	adds	r2, r3, #1
 8006fe8:	2030      	movs	r0, #48	; 0x30
 8006fea:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006fee:	4422      	add	r2, r4
 8006ff0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006ff4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006ff8:	3302      	adds	r3, #2
 8006ffa:	e7c7      	b.n	8006f8c <_printf_common+0x58>
 8006ffc:	2301      	movs	r3, #1
 8006ffe:	4622      	mov	r2, r4
 8007000:	4649      	mov	r1, r9
 8007002:	4638      	mov	r0, r7
 8007004:	47c0      	blx	r8
 8007006:	3001      	adds	r0, #1
 8007008:	d0e6      	beq.n	8006fd8 <_printf_common+0xa4>
 800700a:	3601      	adds	r6, #1
 800700c:	e7d9      	b.n	8006fc2 <_printf_common+0x8e>
	...

08007010 <_printf_i>:
 8007010:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007014:	460c      	mov	r4, r1
 8007016:	4691      	mov	r9, r2
 8007018:	7e27      	ldrb	r7, [r4, #24]
 800701a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800701c:	2f78      	cmp	r7, #120	; 0x78
 800701e:	4680      	mov	r8, r0
 8007020:	469a      	mov	sl, r3
 8007022:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007026:	d807      	bhi.n	8007038 <_printf_i+0x28>
 8007028:	2f62      	cmp	r7, #98	; 0x62
 800702a:	d80a      	bhi.n	8007042 <_printf_i+0x32>
 800702c:	2f00      	cmp	r7, #0
 800702e:	f000 80d8 	beq.w	80071e2 <_printf_i+0x1d2>
 8007032:	2f58      	cmp	r7, #88	; 0x58
 8007034:	f000 80a3 	beq.w	800717e <_printf_i+0x16e>
 8007038:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800703c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007040:	e03a      	b.n	80070b8 <_printf_i+0xa8>
 8007042:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007046:	2b15      	cmp	r3, #21
 8007048:	d8f6      	bhi.n	8007038 <_printf_i+0x28>
 800704a:	a001      	add	r0, pc, #4	; (adr r0, 8007050 <_printf_i+0x40>)
 800704c:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007050:	080070a9 	.word	0x080070a9
 8007054:	080070bd 	.word	0x080070bd
 8007058:	08007039 	.word	0x08007039
 800705c:	08007039 	.word	0x08007039
 8007060:	08007039 	.word	0x08007039
 8007064:	08007039 	.word	0x08007039
 8007068:	080070bd 	.word	0x080070bd
 800706c:	08007039 	.word	0x08007039
 8007070:	08007039 	.word	0x08007039
 8007074:	08007039 	.word	0x08007039
 8007078:	08007039 	.word	0x08007039
 800707c:	080071c9 	.word	0x080071c9
 8007080:	080070ed 	.word	0x080070ed
 8007084:	080071ab 	.word	0x080071ab
 8007088:	08007039 	.word	0x08007039
 800708c:	08007039 	.word	0x08007039
 8007090:	080071eb 	.word	0x080071eb
 8007094:	08007039 	.word	0x08007039
 8007098:	080070ed 	.word	0x080070ed
 800709c:	08007039 	.word	0x08007039
 80070a0:	08007039 	.word	0x08007039
 80070a4:	080071b3 	.word	0x080071b3
 80070a8:	680b      	ldr	r3, [r1, #0]
 80070aa:	1d1a      	adds	r2, r3, #4
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	600a      	str	r2, [r1, #0]
 80070b0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80070b4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80070b8:	2301      	movs	r3, #1
 80070ba:	e0a3      	b.n	8007204 <_printf_i+0x1f4>
 80070bc:	6825      	ldr	r5, [r4, #0]
 80070be:	6808      	ldr	r0, [r1, #0]
 80070c0:	062e      	lsls	r6, r5, #24
 80070c2:	f100 0304 	add.w	r3, r0, #4
 80070c6:	d50a      	bpl.n	80070de <_printf_i+0xce>
 80070c8:	6805      	ldr	r5, [r0, #0]
 80070ca:	600b      	str	r3, [r1, #0]
 80070cc:	2d00      	cmp	r5, #0
 80070ce:	da03      	bge.n	80070d8 <_printf_i+0xc8>
 80070d0:	232d      	movs	r3, #45	; 0x2d
 80070d2:	426d      	negs	r5, r5
 80070d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070d8:	485e      	ldr	r0, [pc, #376]	; (8007254 <_printf_i+0x244>)
 80070da:	230a      	movs	r3, #10
 80070dc:	e019      	b.n	8007112 <_printf_i+0x102>
 80070de:	f015 0f40 	tst.w	r5, #64	; 0x40
 80070e2:	6805      	ldr	r5, [r0, #0]
 80070e4:	600b      	str	r3, [r1, #0]
 80070e6:	bf18      	it	ne
 80070e8:	b22d      	sxthne	r5, r5
 80070ea:	e7ef      	b.n	80070cc <_printf_i+0xbc>
 80070ec:	680b      	ldr	r3, [r1, #0]
 80070ee:	6825      	ldr	r5, [r4, #0]
 80070f0:	1d18      	adds	r0, r3, #4
 80070f2:	6008      	str	r0, [r1, #0]
 80070f4:	0628      	lsls	r0, r5, #24
 80070f6:	d501      	bpl.n	80070fc <_printf_i+0xec>
 80070f8:	681d      	ldr	r5, [r3, #0]
 80070fa:	e002      	b.n	8007102 <_printf_i+0xf2>
 80070fc:	0669      	lsls	r1, r5, #25
 80070fe:	d5fb      	bpl.n	80070f8 <_printf_i+0xe8>
 8007100:	881d      	ldrh	r5, [r3, #0]
 8007102:	4854      	ldr	r0, [pc, #336]	; (8007254 <_printf_i+0x244>)
 8007104:	2f6f      	cmp	r7, #111	; 0x6f
 8007106:	bf0c      	ite	eq
 8007108:	2308      	moveq	r3, #8
 800710a:	230a      	movne	r3, #10
 800710c:	2100      	movs	r1, #0
 800710e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007112:	6866      	ldr	r6, [r4, #4]
 8007114:	60a6      	str	r6, [r4, #8]
 8007116:	2e00      	cmp	r6, #0
 8007118:	bfa2      	ittt	ge
 800711a:	6821      	ldrge	r1, [r4, #0]
 800711c:	f021 0104 	bicge.w	r1, r1, #4
 8007120:	6021      	strge	r1, [r4, #0]
 8007122:	b90d      	cbnz	r5, 8007128 <_printf_i+0x118>
 8007124:	2e00      	cmp	r6, #0
 8007126:	d04d      	beq.n	80071c4 <_printf_i+0x1b4>
 8007128:	4616      	mov	r6, r2
 800712a:	fbb5 f1f3 	udiv	r1, r5, r3
 800712e:	fb03 5711 	mls	r7, r3, r1, r5
 8007132:	5dc7      	ldrb	r7, [r0, r7]
 8007134:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007138:	462f      	mov	r7, r5
 800713a:	42bb      	cmp	r3, r7
 800713c:	460d      	mov	r5, r1
 800713e:	d9f4      	bls.n	800712a <_printf_i+0x11a>
 8007140:	2b08      	cmp	r3, #8
 8007142:	d10b      	bne.n	800715c <_printf_i+0x14c>
 8007144:	6823      	ldr	r3, [r4, #0]
 8007146:	07df      	lsls	r7, r3, #31
 8007148:	d508      	bpl.n	800715c <_printf_i+0x14c>
 800714a:	6923      	ldr	r3, [r4, #16]
 800714c:	6861      	ldr	r1, [r4, #4]
 800714e:	4299      	cmp	r1, r3
 8007150:	bfde      	ittt	le
 8007152:	2330      	movle	r3, #48	; 0x30
 8007154:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007158:	f106 36ff 	addle.w	r6, r6, #4294967295
 800715c:	1b92      	subs	r2, r2, r6
 800715e:	6122      	str	r2, [r4, #16]
 8007160:	f8cd a000 	str.w	sl, [sp]
 8007164:	464b      	mov	r3, r9
 8007166:	aa03      	add	r2, sp, #12
 8007168:	4621      	mov	r1, r4
 800716a:	4640      	mov	r0, r8
 800716c:	f7ff fee2 	bl	8006f34 <_printf_common>
 8007170:	3001      	adds	r0, #1
 8007172:	d14c      	bne.n	800720e <_printf_i+0x1fe>
 8007174:	f04f 30ff 	mov.w	r0, #4294967295
 8007178:	b004      	add	sp, #16
 800717a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800717e:	4835      	ldr	r0, [pc, #212]	; (8007254 <_printf_i+0x244>)
 8007180:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007184:	6823      	ldr	r3, [r4, #0]
 8007186:	680e      	ldr	r6, [r1, #0]
 8007188:	061f      	lsls	r7, r3, #24
 800718a:	f856 5b04 	ldr.w	r5, [r6], #4
 800718e:	600e      	str	r6, [r1, #0]
 8007190:	d514      	bpl.n	80071bc <_printf_i+0x1ac>
 8007192:	07d9      	lsls	r1, r3, #31
 8007194:	bf44      	itt	mi
 8007196:	f043 0320 	orrmi.w	r3, r3, #32
 800719a:	6023      	strmi	r3, [r4, #0]
 800719c:	b91d      	cbnz	r5, 80071a6 <_printf_i+0x196>
 800719e:	6823      	ldr	r3, [r4, #0]
 80071a0:	f023 0320 	bic.w	r3, r3, #32
 80071a4:	6023      	str	r3, [r4, #0]
 80071a6:	2310      	movs	r3, #16
 80071a8:	e7b0      	b.n	800710c <_printf_i+0xfc>
 80071aa:	6823      	ldr	r3, [r4, #0]
 80071ac:	f043 0320 	orr.w	r3, r3, #32
 80071b0:	6023      	str	r3, [r4, #0]
 80071b2:	2378      	movs	r3, #120	; 0x78
 80071b4:	4828      	ldr	r0, [pc, #160]	; (8007258 <_printf_i+0x248>)
 80071b6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80071ba:	e7e3      	b.n	8007184 <_printf_i+0x174>
 80071bc:	065e      	lsls	r6, r3, #25
 80071be:	bf48      	it	mi
 80071c0:	b2ad      	uxthmi	r5, r5
 80071c2:	e7e6      	b.n	8007192 <_printf_i+0x182>
 80071c4:	4616      	mov	r6, r2
 80071c6:	e7bb      	b.n	8007140 <_printf_i+0x130>
 80071c8:	680b      	ldr	r3, [r1, #0]
 80071ca:	6826      	ldr	r6, [r4, #0]
 80071cc:	6960      	ldr	r0, [r4, #20]
 80071ce:	1d1d      	adds	r5, r3, #4
 80071d0:	600d      	str	r5, [r1, #0]
 80071d2:	0635      	lsls	r5, r6, #24
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	d501      	bpl.n	80071dc <_printf_i+0x1cc>
 80071d8:	6018      	str	r0, [r3, #0]
 80071da:	e002      	b.n	80071e2 <_printf_i+0x1d2>
 80071dc:	0671      	lsls	r1, r6, #25
 80071de:	d5fb      	bpl.n	80071d8 <_printf_i+0x1c8>
 80071e0:	8018      	strh	r0, [r3, #0]
 80071e2:	2300      	movs	r3, #0
 80071e4:	6123      	str	r3, [r4, #16]
 80071e6:	4616      	mov	r6, r2
 80071e8:	e7ba      	b.n	8007160 <_printf_i+0x150>
 80071ea:	680b      	ldr	r3, [r1, #0]
 80071ec:	1d1a      	adds	r2, r3, #4
 80071ee:	600a      	str	r2, [r1, #0]
 80071f0:	681e      	ldr	r6, [r3, #0]
 80071f2:	6862      	ldr	r2, [r4, #4]
 80071f4:	2100      	movs	r1, #0
 80071f6:	4630      	mov	r0, r6
 80071f8:	f7f8 fff2 	bl	80001e0 <memchr>
 80071fc:	b108      	cbz	r0, 8007202 <_printf_i+0x1f2>
 80071fe:	1b80      	subs	r0, r0, r6
 8007200:	6060      	str	r0, [r4, #4]
 8007202:	6863      	ldr	r3, [r4, #4]
 8007204:	6123      	str	r3, [r4, #16]
 8007206:	2300      	movs	r3, #0
 8007208:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800720c:	e7a8      	b.n	8007160 <_printf_i+0x150>
 800720e:	6923      	ldr	r3, [r4, #16]
 8007210:	4632      	mov	r2, r6
 8007212:	4649      	mov	r1, r9
 8007214:	4640      	mov	r0, r8
 8007216:	47d0      	blx	sl
 8007218:	3001      	adds	r0, #1
 800721a:	d0ab      	beq.n	8007174 <_printf_i+0x164>
 800721c:	6823      	ldr	r3, [r4, #0]
 800721e:	079b      	lsls	r3, r3, #30
 8007220:	d413      	bmi.n	800724a <_printf_i+0x23a>
 8007222:	68e0      	ldr	r0, [r4, #12]
 8007224:	9b03      	ldr	r3, [sp, #12]
 8007226:	4298      	cmp	r0, r3
 8007228:	bfb8      	it	lt
 800722a:	4618      	movlt	r0, r3
 800722c:	e7a4      	b.n	8007178 <_printf_i+0x168>
 800722e:	2301      	movs	r3, #1
 8007230:	4632      	mov	r2, r6
 8007232:	4649      	mov	r1, r9
 8007234:	4640      	mov	r0, r8
 8007236:	47d0      	blx	sl
 8007238:	3001      	adds	r0, #1
 800723a:	d09b      	beq.n	8007174 <_printf_i+0x164>
 800723c:	3501      	adds	r5, #1
 800723e:	68e3      	ldr	r3, [r4, #12]
 8007240:	9903      	ldr	r1, [sp, #12]
 8007242:	1a5b      	subs	r3, r3, r1
 8007244:	42ab      	cmp	r3, r5
 8007246:	dcf2      	bgt.n	800722e <_printf_i+0x21e>
 8007248:	e7eb      	b.n	8007222 <_printf_i+0x212>
 800724a:	2500      	movs	r5, #0
 800724c:	f104 0619 	add.w	r6, r4, #25
 8007250:	e7f5      	b.n	800723e <_printf_i+0x22e>
 8007252:	bf00      	nop
 8007254:	0800b3b2 	.word	0x0800b3b2
 8007258:	0800b3c3 	.word	0x0800b3c3

0800725c <_scanf_float>:
 800725c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007260:	b087      	sub	sp, #28
 8007262:	4617      	mov	r7, r2
 8007264:	9303      	str	r3, [sp, #12]
 8007266:	688b      	ldr	r3, [r1, #8]
 8007268:	1e5a      	subs	r2, r3, #1
 800726a:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800726e:	bf83      	ittte	hi
 8007270:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8007274:	195b      	addhi	r3, r3, r5
 8007276:	9302      	strhi	r3, [sp, #8]
 8007278:	2300      	movls	r3, #0
 800727a:	bf86      	itte	hi
 800727c:	f240 135d 	movwhi	r3, #349	; 0x15d
 8007280:	608b      	strhi	r3, [r1, #8]
 8007282:	9302      	strls	r3, [sp, #8]
 8007284:	680b      	ldr	r3, [r1, #0]
 8007286:	468b      	mov	fp, r1
 8007288:	2500      	movs	r5, #0
 800728a:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800728e:	f84b 3b1c 	str.w	r3, [fp], #28
 8007292:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8007296:	4680      	mov	r8, r0
 8007298:	460c      	mov	r4, r1
 800729a:	465e      	mov	r6, fp
 800729c:	46aa      	mov	sl, r5
 800729e:	46a9      	mov	r9, r5
 80072a0:	9501      	str	r5, [sp, #4]
 80072a2:	68a2      	ldr	r2, [r4, #8]
 80072a4:	b152      	cbz	r2, 80072bc <_scanf_float+0x60>
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	781b      	ldrb	r3, [r3, #0]
 80072aa:	2b4e      	cmp	r3, #78	; 0x4e
 80072ac:	d864      	bhi.n	8007378 <_scanf_float+0x11c>
 80072ae:	2b40      	cmp	r3, #64	; 0x40
 80072b0:	d83c      	bhi.n	800732c <_scanf_float+0xd0>
 80072b2:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 80072b6:	b2c8      	uxtb	r0, r1
 80072b8:	280e      	cmp	r0, #14
 80072ba:	d93a      	bls.n	8007332 <_scanf_float+0xd6>
 80072bc:	f1b9 0f00 	cmp.w	r9, #0
 80072c0:	d003      	beq.n	80072ca <_scanf_float+0x6e>
 80072c2:	6823      	ldr	r3, [r4, #0]
 80072c4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80072c8:	6023      	str	r3, [r4, #0]
 80072ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80072ce:	f1ba 0f01 	cmp.w	sl, #1
 80072d2:	f200 8113 	bhi.w	80074fc <_scanf_float+0x2a0>
 80072d6:	455e      	cmp	r6, fp
 80072d8:	f200 8105 	bhi.w	80074e6 <_scanf_float+0x28a>
 80072dc:	2501      	movs	r5, #1
 80072de:	4628      	mov	r0, r5
 80072e0:	b007      	add	sp, #28
 80072e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80072e6:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80072ea:	2a0d      	cmp	r2, #13
 80072ec:	d8e6      	bhi.n	80072bc <_scanf_float+0x60>
 80072ee:	a101      	add	r1, pc, #4	; (adr r1, 80072f4 <_scanf_float+0x98>)
 80072f0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80072f4:	08007433 	.word	0x08007433
 80072f8:	080072bd 	.word	0x080072bd
 80072fc:	080072bd 	.word	0x080072bd
 8007300:	080072bd 	.word	0x080072bd
 8007304:	08007493 	.word	0x08007493
 8007308:	0800746b 	.word	0x0800746b
 800730c:	080072bd 	.word	0x080072bd
 8007310:	080072bd 	.word	0x080072bd
 8007314:	08007441 	.word	0x08007441
 8007318:	080072bd 	.word	0x080072bd
 800731c:	080072bd 	.word	0x080072bd
 8007320:	080072bd 	.word	0x080072bd
 8007324:	080072bd 	.word	0x080072bd
 8007328:	080073f9 	.word	0x080073f9
 800732c:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8007330:	e7db      	b.n	80072ea <_scanf_float+0x8e>
 8007332:	290e      	cmp	r1, #14
 8007334:	d8c2      	bhi.n	80072bc <_scanf_float+0x60>
 8007336:	a001      	add	r0, pc, #4	; (adr r0, 800733c <_scanf_float+0xe0>)
 8007338:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800733c:	080073eb 	.word	0x080073eb
 8007340:	080072bd 	.word	0x080072bd
 8007344:	080073eb 	.word	0x080073eb
 8007348:	0800747f 	.word	0x0800747f
 800734c:	080072bd 	.word	0x080072bd
 8007350:	08007399 	.word	0x08007399
 8007354:	080073d5 	.word	0x080073d5
 8007358:	080073d5 	.word	0x080073d5
 800735c:	080073d5 	.word	0x080073d5
 8007360:	080073d5 	.word	0x080073d5
 8007364:	080073d5 	.word	0x080073d5
 8007368:	080073d5 	.word	0x080073d5
 800736c:	080073d5 	.word	0x080073d5
 8007370:	080073d5 	.word	0x080073d5
 8007374:	080073d5 	.word	0x080073d5
 8007378:	2b6e      	cmp	r3, #110	; 0x6e
 800737a:	d809      	bhi.n	8007390 <_scanf_float+0x134>
 800737c:	2b60      	cmp	r3, #96	; 0x60
 800737e:	d8b2      	bhi.n	80072e6 <_scanf_float+0x8a>
 8007380:	2b54      	cmp	r3, #84	; 0x54
 8007382:	d077      	beq.n	8007474 <_scanf_float+0x218>
 8007384:	2b59      	cmp	r3, #89	; 0x59
 8007386:	d199      	bne.n	80072bc <_scanf_float+0x60>
 8007388:	2d07      	cmp	r5, #7
 800738a:	d197      	bne.n	80072bc <_scanf_float+0x60>
 800738c:	2508      	movs	r5, #8
 800738e:	e029      	b.n	80073e4 <_scanf_float+0x188>
 8007390:	2b74      	cmp	r3, #116	; 0x74
 8007392:	d06f      	beq.n	8007474 <_scanf_float+0x218>
 8007394:	2b79      	cmp	r3, #121	; 0x79
 8007396:	e7f6      	b.n	8007386 <_scanf_float+0x12a>
 8007398:	6821      	ldr	r1, [r4, #0]
 800739a:	05c8      	lsls	r0, r1, #23
 800739c:	d51a      	bpl.n	80073d4 <_scanf_float+0x178>
 800739e:	9b02      	ldr	r3, [sp, #8]
 80073a0:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80073a4:	6021      	str	r1, [r4, #0]
 80073a6:	f109 0901 	add.w	r9, r9, #1
 80073aa:	b11b      	cbz	r3, 80073b4 <_scanf_float+0x158>
 80073ac:	3b01      	subs	r3, #1
 80073ae:	3201      	adds	r2, #1
 80073b0:	9302      	str	r3, [sp, #8]
 80073b2:	60a2      	str	r2, [r4, #8]
 80073b4:	68a3      	ldr	r3, [r4, #8]
 80073b6:	3b01      	subs	r3, #1
 80073b8:	60a3      	str	r3, [r4, #8]
 80073ba:	6923      	ldr	r3, [r4, #16]
 80073bc:	3301      	adds	r3, #1
 80073be:	6123      	str	r3, [r4, #16]
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	3b01      	subs	r3, #1
 80073c4:	2b00      	cmp	r3, #0
 80073c6:	607b      	str	r3, [r7, #4]
 80073c8:	f340 8084 	ble.w	80074d4 <_scanf_float+0x278>
 80073cc:	683b      	ldr	r3, [r7, #0]
 80073ce:	3301      	adds	r3, #1
 80073d0:	603b      	str	r3, [r7, #0]
 80073d2:	e766      	b.n	80072a2 <_scanf_float+0x46>
 80073d4:	eb1a 0f05 	cmn.w	sl, r5
 80073d8:	f47f af70 	bne.w	80072bc <_scanf_float+0x60>
 80073dc:	6822      	ldr	r2, [r4, #0]
 80073de:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80073e2:	6022      	str	r2, [r4, #0]
 80073e4:	f806 3b01 	strb.w	r3, [r6], #1
 80073e8:	e7e4      	b.n	80073b4 <_scanf_float+0x158>
 80073ea:	6822      	ldr	r2, [r4, #0]
 80073ec:	0610      	lsls	r0, r2, #24
 80073ee:	f57f af65 	bpl.w	80072bc <_scanf_float+0x60>
 80073f2:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80073f6:	e7f4      	b.n	80073e2 <_scanf_float+0x186>
 80073f8:	f1ba 0f00 	cmp.w	sl, #0
 80073fc:	d10e      	bne.n	800741c <_scanf_float+0x1c0>
 80073fe:	f1b9 0f00 	cmp.w	r9, #0
 8007402:	d10e      	bne.n	8007422 <_scanf_float+0x1c6>
 8007404:	6822      	ldr	r2, [r4, #0]
 8007406:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 800740a:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 800740e:	d108      	bne.n	8007422 <_scanf_float+0x1c6>
 8007410:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8007414:	6022      	str	r2, [r4, #0]
 8007416:	f04f 0a01 	mov.w	sl, #1
 800741a:	e7e3      	b.n	80073e4 <_scanf_float+0x188>
 800741c:	f1ba 0f02 	cmp.w	sl, #2
 8007420:	d055      	beq.n	80074ce <_scanf_float+0x272>
 8007422:	2d01      	cmp	r5, #1
 8007424:	d002      	beq.n	800742c <_scanf_float+0x1d0>
 8007426:	2d04      	cmp	r5, #4
 8007428:	f47f af48 	bne.w	80072bc <_scanf_float+0x60>
 800742c:	3501      	adds	r5, #1
 800742e:	b2ed      	uxtb	r5, r5
 8007430:	e7d8      	b.n	80073e4 <_scanf_float+0x188>
 8007432:	f1ba 0f01 	cmp.w	sl, #1
 8007436:	f47f af41 	bne.w	80072bc <_scanf_float+0x60>
 800743a:	f04f 0a02 	mov.w	sl, #2
 800743e:	e7d1      	b.n	80073e4 <_scanf_float+0x188>
 8007440:	b97d      	cbnz	r5, 8007462 <_scanf_float+0x206>
 8007442:	f1b9 0f00 	cmp.w	r9, #0
 8007446:	f47f af3c 	bne.w	80072c2 <_scanf_float+0x66>
 800744a:	6822      	ldr	r2, [r4, #0]
 800744c:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8007450:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8007454:	f47f af39 	bne.w	80072ca <_scanf_float+0x6e>
 8007458:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800745c:	6022      	str	r2, [r4, #0]
 800745e:	2501      	movs	r5, #1
 8007460:	e7c0      	b.n	80073e4 <_scanf_float+0x188>
 8007462:	2d03      	cmp	r5, #3
 8007464:	d0e2      	beq.n	800742c <_scanf_float+0x1d0>
 8007466:	2d05      	cmp	r5, #5
 8007468:	e7de      	b.n	8007428 <_scanf_float+0x1cc>
 800746a:	2d02      	cmp	r5, #2
 800746c:	f47f af26 	bne.w	80072bc <_scanf_float+0x60>
 8007470:	2503      	movs	r5, #3
 8007472:	e7b7      	b.n	80073e4 <_scanf_float+0x188>
 8007474:	2d06      	cmp	r5, #6
 8007476:	f47f af21 	bne.w	80072bc <_scanf_float+0x60>
 800747a:	2507      	movs	r5, #7
 800747c:	e7b2      	b.n	80073e4 <_scanf_float+0x188>
 800747e:	6822      	ldr	r2, [r4, #0]
 8007480:	0591      	lsls	r1, r2, #22
 8007482:	f57f af1b 	bpl.w	80072bc <_scanf_float+0x60>
 8007486:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 800748a:	6022      	str	r2, [r4, #0]
 800748c:	f8cd 9004 	str.w	r9, [sp, #4]
 8007490:	e7a8      	b.n	80073e4 <_scanf_float+0x188>
 8007492:	6822      	ldr	r2, [r4, #0]
 8007494:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8007498:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 800749c:	d006      	beq.n	80074ac <_scanf_float+0x250>
 800749e:	0550      	lsls	r0, r2, #21
 80074a0:	f57f af0c 	bpl.w	80072bc <_scanf_float+0x60>
 80074a4:	f1b9 0f00 	cmp.w	r9, #0
 80074a8:	f43f af0f 	beq.w	80072ca <_scanf_float+0x6e>
 80074ac:	0591      	lsls	r1, r2, #22
 80074ae:	bf58      	it	pl
 80074b0:	9901      	ldrpl	r1, [sp, #4]
 80074b2:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80074b6:	bf58      	it	pl
 80074b8:	eba9 0101 	subpl.w	r1, r9, r1
 80074bc:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 80074c0:	bf58      	it	pl
 80074c2:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 80074c6:	6022      	str	r2, [r4, #0]
 80074c8:	f04f 0900 	mov.w	r9, #0
 80074cc:	e78a      	b.n	80073e4 <_scanf_float+0x188>
 80074ce:	f04f 0a03 	mov.w	sl, #3
 80074d2:	e787      	b.n	80073e4 <_scanf_float+0x188>
 80074d4:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80074d8:	4639      	mov	r1, r7
 80074da:	4640      	mov	r0, r8
 80074dc:	4798      	blx	r3
 80074de:	2800      	cmp	r0, #0
 80074e0:	f43f aedf 	beq.w	80072a2 <_scanf_float+0x46>
 80074e4:	e6ea      	b.n	80072bc <_scanf_float+0x60>
 80074e6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80074ea:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80074ee:	463a      	mov	r2, r7
 80074f0:	4640      	mov	r0, r8
 80074f2:	4798      	blx	r3
 80074f4:	6923      	ldr	r3, [r4, #16]
 80074f6:	3b01      	subs	r3, #1
 80074f8:	6123      	str	r3, [r4, #16]
 80074fa:	e6ec      	b.n	80072d6 <_scanf_float+0x7a>
 80074fc:	1e6b      	subs	r3, r5, #1
 80074fe:	2b06      	cmp	r3, #6
 8007500:	d825      	bhi.n	800754e <_scanf_float+0x2f2>
 8007502:	2d02      	cmp	r5, #2
 8007504:	d836      	bhi.n	8007574 <_scanf_float+0x318>
 8007506:	455e      	cmp	r6, fp
 8007508:	f67f aee8 	bls.w	80072dc <_scanf_float+0x80>
 800750c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007510:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007514:	463a      	mov	r2, r7
 8007516:	4640      	mov	r0, r8
 8007518:	4798      	blx	r3
 800751a:	6923      	ldr	r3, [r4, #16]
 800751c:	3b01      	subs	r3, #1
 800751e:	6123      	str	r3, [r4, #16]
 8007520:	e7f1      	b.n	8007506 <_scanf_float+0x2aa>
 8007522:	9802      	ldr	r0, [sp, #8]
 8007524:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007528:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 800752c:	9002      	str	r0, [sp, #8]
 800752e:	463a      	mov	r2, r7
 8007530:	4640      	mov	r0, r8
 8007532:	4798      	blx	r3
 8007534:	6923      	ldr	r3, [r4, #16]
 8007536:	3b01      	subs	r3, #1
 8007538:	6123      	str	r3, [r4, #16]
 800753a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800753e:	fa5f fa8a 	uxtb.w	sl, sl
 8007542:	f1ba 0f02 	cmp.w	sl, #2
 8007546:	d1ec      	bne.n	8007522 <_scanf_float+0x2c6>
 8007548:	3d03      	subs	r5, #3
 800754a:	b2ed      	uxtb	r5, r5
 800754c:	1b76      	subs	r6, r6, r5
 800754e:	6823      	ldr	r3, [r4, #0]
 8007550:	05da      	lsls	r2, r3, #23
 8007552:	d52f      	bpl.n	80075b4 <_scanf_float+0x358>
 8007554:	055b      	lsls	r3, r3, #21
 8007556:	d510      	bpl.n	800757a <_scanf_float+0x31e>
 8007558:	455e      	cmp	r6, fp
 800755a:	f67f aebf 	bls.w	80072dc <_scanf_float+0x80>
 800755e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007562:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007566:	463a      	mov	r2, r7
 8007568:	4640      	mov	r0, r8
 800756a:	4798      	blx	r3
 800756c:	6923      	ldr	r3, [r4, #16]
 800756e:	3b01      	subs	r3, #1
 8007570:	6123      	str	r3, [r4, #16]
 8007572:	e7f1      	b.n	8007558 <_scanf_float+0x2fc>
 8007574:	46aa      	mov	sl, r5
 8007576:	9602      	str	r6, [sp, #8]
 8007578:	e7df      	b.n	800753a <_scanf_float+0x2de>
 800757a:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800757e:	6923      	ldr	r3, [r4, #16]
 8007580:	2965      	cmp	r1, #101	; 0x65
 8007582:	f103 33ff 	add.w	r3, r3, #4294967295
 8007586:	f106 35ff 	add.w	r5, r6, #4294967295
 800758a:	6123      	str	r3, [r4, #16]
 800758c:	d00c      	beq.n	80075a8 <_scanf_float+0x34c>
 800758e:	2945      	cmp	r1, #69	; 0x45
 8007590:	d00a      	beq.n	80075a8 <_scanf_float+0x34c>
 8007592:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8007596:	463a      	mov	r2, r7
 8007598:	4640      	mov	r0, r8
 800759a:	4798      	blx	r3
 800759c:	6923      	ldr	r3, [r4, #16]
 800759e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80075a2:	3b01      	subs	r3, #1
 80075a4:	1eb5      	subs	r5, r6, #2
 80075a6:	6123      	str	r3, [r4, #16]
 80075a8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80075ac:	463a      	mov	r2, r7
 80075ae:	4640      	mov	r0, r8
 80075b0:	4798      	blx	r3
 80075b2:	462e      	mov	r6, r5
 80075b4:	6825      	ldr	r5, [r4, #0]
 80075b6:	f015 0510 	ands.w	r5, r5, #16
 80075ba:	d158      	bne.n	800766e <_scanf_float+0x412>
 80075bc:	7035      	strb	r5, [r6, #0]
 80075be:	6823      	ldr	r3, [r4, #0]
 80075c0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80075c4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80075c8:	d11c      	bne.n	8007604 <_scanf_float+0x3a8>
 80075ca:	9b01      	ldr	r3, [sp, #4]
 80075cc:	454b      	cmp	r3, r9
 80075ce:	eba3 0209 	sub.w	r2, r3, r9
 80075d2:	d124      	bne.n	800761e <_scanf_float+0x3c2>
 80075d4:	2200      	movs	r2, #0
 80075d6:	4659      	mov	r1, fp
 80075d8:	4640      	mov	r0, r8
 80075da:	f000 fe9b 	bl	8008314 <_strtod_r>
 80075de:	9b03      	ldr	r3, [sp, #12]
 80075e0:	6821      	ldr	r1, [r4, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	f011 0f02 	tst.w	r1, #2
 80075e8:	ec57 6b10 	vmov	r6, r7, d0
 80075ec:	f103 0204 	add.w	r2, r3, #4
 80075f0:	d020      	beq.n	8007634 <_scanf_float+0x3d8>
 80075f2:	9903      	ldr	r1, [sp, #12]
 80075f4:	600a      	str	r2, [r1, #0]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	e9c3 6700 	strd	r6, r7, [r3]
 80075fc:	68e3      	ldr	r3, [r4, #12]
 80075fe:	3301      	adds	r3, #1
 8007600:	60e3      	str	r3, [r4, #12]
 8007602:	e66c      	b.n	80072de <_scanf_float+0x82>
 8007604:	9b04      	ldr	r3, [sp, #16]
 8007606:	2b00      	cmp	r3, #0
 8007608:	d0e4      	beq.n	80075d4 <_scanf_float+0x378>
 800760a:	9905      	ldr	r1, [sp, #20]
 800760c:	230a      	movs	r3, #10
 800760e:	462a      	mov	r2, r5
 8007610:	3101      	adds	r1, #1
 8007612:	4640      	mov	r0, r8
 8007614:	f000 ff08 	bl	8008428 <_strtol_r>
 8007618:	9b04      	ldr	r3, [sp, #16]
 800761a:	9e05      	ldr	r6, [sp, #20]
 800761c:	1ac2      	subs	r2, r0, r3
 800761e:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8007622:	429e      	cmp	r6, r3
 8007624:	bf28      	it	cs
 8007626:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 800762a:	4912      	ldr	r1, [pc, #72]	; (8007674 <_scanf_float+0x418>)
 800762c:	4630      	mov	r0, r6
 800762e:	f000 f82b 	bl	8007688 <siprintf>
 8007632:	e7cf      	b.n	80075d4 <_scanf_float+0x378>
 8007634:	f011 0f04 	tst.w	r1, #4
 8007638:	9903      	ldr	r1, [sp, #12]
 800763a:	600a      	str	r2, [r1, #0]
 800763c:	d1db      	bne.n	80075f6 <_scanf_float+0x39a>
 800763e:	f8d3 8000 	ldr.w	r8, [r3]
 8007642:	ee10 2a10 	vmov	r2, s0
 8007646:	ee10 0a10 	vmov	r0, s0
 800764a:	463b      	mov	r3, r7
 800764c:	4639      	mov	r1, r7
 800764e:	f7f9 fa6d 	bl	8000b2c <__aeabi_dcmpun>
 8007652:	b128      	cbz	r0, 8007660 <_scanf_float+0x404>
 8007654:	4808      	ldr	r0, [pc, #32]	; (8007678 <_scanf_float+0x41c>)
 8007656:	f000 f811 	bl	800767c <nanf>
 800765a:	ed88 0a00 	vstr	s0, [r8]
 800765e:	e7cd      	b.n	80075fc <_scanf_float+0x3a0>
 8007660:	4630      	mov	r0, r6
 8007662:	4639      	mov	r1, r7
 8007664:	f7f9 fac0 	bl	8000be8 <__aeabi_d2f>
 8007668:	f8c8 0000 	str.w	r0, [r8]
 800766c:	e7c6      	b.n	80075fc <_scanf_float+0x3a0>
 800766e:	2500      	movs	r5, #0
 8007670:	e635      	b.n	80072de <_scanf_float+0x82>
 8007672:	bf00      	nop
 8007674:	0800b3d4 	.word	0x0800b3d4
 8007678:	0800b7f0 	.word	0x0800b7f0

0800767c <nanf>:
 800767c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8007684 <nanf+0x8>
 8007680:	4770      	bx	lr
 8007682:	bf00      	nop
 8007684:	7fc00000 	.word	0x7fc00000

08007688 <siprintf>:
 8007688:	b40e      	push	{r1, r2, r3}
 800768a:	b500      	push	{lr}
 800768c:	b09c      	sub	sp, #112	; 0x70
 800768e:	ab1d      	add	r3, sp, #116	; 0x74
 8007690:	9002      	str	r0, [sp, #8]
 8007692:	9006      	str	r0, [sp, #24]
 8007694:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8007698:	4809      	ldr	r0, [pc, #36]	; (80076c0 <siprintf+0x38>)
 800769a:	9107      	str	r1, [sp, #28]
 800769c:	9104      	str	r1, [sp, #16]
 800769e:	4909      	ldr	r1, [pc, #36]	; (80076c4 <siprintf+0x3c>)
 80076a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80076a4:	9105      	str	r1, [sp, #20]
 80076a6:	6800      	ldr	r0, [r0, #0]
 80076a8:	9301      	str	r3, [sp, #4]
 80076aa:	a902      	add	r1, sp, #8
 80076ac:	f002 fea4 	bl	800a3f8 <_svfiprintf_r>
 80076b0:	9b02      	ldr	r3, [sp, #8]
 80076b2:	2200      	movs	r2, #0
 80076b4:	701a      	strb	r2, [r3, #0]
 80076b6:	b01c      	add	sp, #112	; 0x70
 80076b8:	f85d eb04 	ldr.w	lr, [sp], #4
 80076bc:	b003      	add	sp, #12
 80076be:	4770      	bx	lr
 80076c0:	2000000c 	.word	0x2000000c
 80076c4:	ffff0208 	.word	0xffff0208

080076c8 <sulp>:
 80076c8:	b570      	push	{r4, r5, r6, lr}
 80076ca:	4604      	mov	r4, r0
 80076cc:	460d      	mov	r5, r1
 80076ce:	ec45 4b10 	vmov	d0, r4, r5
 80076d2:	4616      	mov	r6, r2
 80076d4:	f002 fc2c 	bl	8009f30 <__ulp>
 80076d8:	ec51 0b10 	vmov	r0, r1, d0
 80076dc:	b17e      	cbz	r6, 80076fe <sulp+0x36>
 80076de:	f3c5 530a 	ubfx	r3, r5, #20, #11
 80076e2:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80076e6:	2b00      	cmp	r3, #0
 80076e8:	dd09      	ble.n	80076fe <sulp+0x36>
 80076ea:	051b      	lsls	r3, r3, #20
 80076ec:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 80076f0:	2400      	movs	r4, #0
 80076f2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 80076f6:	4622      	mov	r2, r4
 80076f8:	462b      	mov	r3, r5
 80076fa:	f7f8 ff7d 	bl	80005f8 <__aeabi_dmul>
 80076fe:	bd70      	pop	{r4, r5, r6, pc}

08007700 <_strtod_l>:
 8007700:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007704:	b0a3      	sub	sp, #140	; 0x8c
 8007706:	461f      	mov	r7, r3
 8007708:	2300      	movs	r3, #0
 800770a:	931e      	str	r3, [sp, #120]	; 0x78
 800770c:	4ba4      	ldr	r3, [pc, #656]	; (80079a0 <_strtod_l+0x2a0>)
 800770e:	9219      	str	r2, [sp, #100]	; 0x64
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	9307      	str	r3, [sp, #28]
 8007714:	4604      	mov	r4, r0
 8007716:	4618      	mov	r0, r3
 8007718:	4688      	mov	r8, r1
 800771a:	f7f8 fd59 	bl	80001d0 <strlen>
 800771e:	f04f 0a00 	mov.w	sl, #0
 8007722:	4605      	mov	r5, r0
 8007724:	f04f 0b00 	mov.w	fp, #0
 8007728:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800772c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800772e:	781a      	ldrb	r2, [r3, #0]
 8007730:	2a2b      	cmp	r2, #43	; 0x2b
 8007732:	d04c      	beq.n	80077ce <_strtod_l+0xce>
 8007734:	d839      	bhi.n	80077aa <_strtod_l+0xaa>
 8007736:	2a0d      	cmp	r2, #13
 8007738:	d832      	bhi.n	80077a0 <_strtod_l+0xa0>
 800773a:	2a08      	cmp	r2, #8
 800773c:	d832      	bhi.n	80077a4 <_strtod_l+0xa4>
 800773e:	2a00      	cmp	r2, #0
 8007740:	d03c      	beq.n	80077bc <_strtod_l+0xbc>
 8007742:	2300      	movs	r3, #0
 8007744:	930e      	str	r3, [sp, #56]	; 0x38
 8007746:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8007748:	7833      	ldrb	r3, [r6, #0]
 800774a:	2b30      	cmp	r3, #48	; 0x30
 800774c:	f040 80b4 	bne.w	80078b8 <_strtod_l+0x1b8>
 8007750:	7873      	ldrb	r3, [r6, #1]
 8007752:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007756:	2b58      	cmp	r3, #88	; 0x58
 8007758:	d16c      	bne.n	8007834 <_strtod_l+0x134>
 800775a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800775c:	9301      	str	r3, [sp, #4]
 800775e:	ab1e      	add	r3, sp, #120	; 0x78
 8007760:	9702      	str	r7, [sp, #8]
 8007762:	9300      	str	r3, [sp, #0]
 8007764:	4a8f      	ldr	r2, [pc, #572]	; (80079a4 <_strtod_l+0x2a4>)
 8007766:	ab1f      	add	r3, sp, #124	; 0x7c
 8007768:	a91d      	add	r1, sp, #116	; 0x74
 800776a:	4620      	mov	r0, r4
 800776c:	f001 fd40 	bl	80091f0 <__gethex>
 8007770:	f010 0707 	ands.w	r7, r0, #7
 8007774:	4605      	mov	r5, r0
 8007776:	d005      	beq.n	8007784 <_strtod_l+0x84>
 8007778:	2f06      	cmp	r7, #6
 800777a:	d12a      	bne.n	80077d2 <_strtod_l+0xd2>
 800777c:	3601      	adds	r6, #1
 800777e:	2300      	movs	r3, #0
 8007780:	961d      	str	r6, [sp, #116]	; 0x74
 8007782:	930e      	str	r3, [sp, #56]	; 0x38
 8007784:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007786:	2b00      	cmp	r3, #0
 8007788:	f040 8596 	bne.w	80082b8 <_strtod_l+0xbb8>
 800778c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800778e:	b1db      	cbz	r3, 80077c8 <_strtod_l+0xc8>
 8007790:	4652      	mov	r2, sl
 8007792:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8007796:	ec43 2b10 	vmov	d0, r2, r3
 800779a:	b023      	add	sp, #140	; 0x8c
 800779c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077a0:	2a20      	cmp	r2, #32
 80077a2:	d1ce      	bne.n	8007742 <_strtod_l+0x42>
 80077a4:	3301      	adds	r3, #1
 80077a6:	931d      	str	r3, [sp, #116]	; 0x74
 80077a8:	e7c0      	b.n	800772c <_strtod_l+0x2c>
 80077aa:	2a2d      	cmp	r2, #45	; 0x2d
 80077ac:	d1c9      	bne.n	8007742 <_strtod_l+0x42>
 80077ae:	2201      	movs	r2, #1
 80077b0:	920e      	str	r2, [sp, #56]	; 0x38
 80077b2:	1c5a      	adds	r2, r3, #1
 80077b4:	921d      	str	r2, [sp, #116]	; 0x74
 80077b6:	785b      	ldrb	r3, [r3, #1]
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d1c4      	bne.n	8007746 <_strtod_l+0x46>
 80077bc:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80077be:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	f040 8576 	bne.w	80082b4 <_strtod_l+0xbb4>
 80077c8:	4652      	mov	r2, sl
 80077ca:	465b      	mov	r3, fp
 80077cc:	e7e3      	b.n	8007796 <_strtod_l+0x96>
 80077ce:	2200      	movs	r2, #0
 80077d0:	e7ee      	b.n	80077b0 <_strtod_l+0xb0>
 80077d2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80077d4:	b13a      	cbz	r2, 80077e6 <_strtod_l+0xe6>
 80077d6:	2135      	movs	r1, #53	; 0x35
 80077d8:	a820      	add	r0, sp, #128	; 0x80
 80077da:	f002 fcb4 	bl	800a146 <__copybits>
 80077de:	991e      	ldr	r1, [sp, #120]	; 0x78
 80077e0:	4620      	mov	r0, r4
 80077e2:	f002 f879 	bl	80098d8 <_Bfree>
 80077e6:	3f01      	subs	r7, #1
 80077e8:	2f05      	cmp	r7, #5
 80077ea:	d807      	bhi.n	80077fc <_strtod_l+0xfc>
 80077ec:	e8df f007 	tbb	[pc, r7]
 80077f0:	1d180b0e 	.word	0x1d180b0e
 80077f4:	030e      	.short	0x030e
 80077f6:	f04f 0b00 	mov.w	fp, #0
 80077fa:	46da      	mov	sl, fp
 80077fc:	0728      	lsls	r0, r5, #28
 80077fe:	d5c1      	bpl.n	8007784 <_strtod_l+0x84>
 8007800:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8007804:	e7be      	b.n	8007784 <_strtod_l+0x84>
 8007806:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800780a:	e7f7      	b.n	80077fc <_strtod_l+0xfc>
 800780c:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8007810:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8007812:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007816:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800781a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800781e:	e7ed      	b.n	80077fc <_strtod_l+0xfc>
 8007820:	f8df b184 	ldr.w	fp, [pc, #388]	; 80079a8 <_strtod_l+0x2a8>
 8007824:	f04f 0a00 	mov.w	sl, #0
 8007828:	e7e8      	b.n	80077fc <_strtod_l+0xfc>
 800782a:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800782e:	f04f 3aff 	mov.w	sl, #4294967295
 8007832:	e7e3      	b.n	80077fc <_strtod_l+0xfc>
 8007834:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007836:	1c5a      	adds	r2, r3, #1
 8007838:	921d      	str	r2, [sp, #116]	; 0x74
 800783a:	785b      	ldrb	r3, [r3, #1]
 800783c:	2b30      	cmp	r3, #48	; 0x30
 800783e:	d0f9      	beq.n	8007834 <_strtod_l+0x134>
 8007840:	2b00      	cmp	r3, #0
 8007842:	d09f      	beq.n	8007784 <_strtod_l+0x84>
 8007844:	2301      	movs	r3, #1
 8007846:	f04f 0900 	mov.w	r9, #0
 800784a:	9304      	str	r3, [sp, #16]
 800784c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800784e:	930a      	str	r3, [sp, #40]	; 0x28
 8007850:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8007854:	464f      	mov	r7, r9
 8007856:	220a      	movs	r2, #10
 8007858:	981d      	ldr	r0, [sp, #116]	; 0x74
 800785a:	7806      	ldrb	r6, [r0, #0]
 800785c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007860:	b2d9      	uxtb	r1, r3
 8007862:	2909      	cmp	r1, #9
 8007864:	d92a      	bls.n	80078bc <_strtod_l+0x1bc>
 8007866:	9907      	ldr	r1, [sp, #28]
 8007868:	462a      	mov	r2, r5
 800786a:	f002 fedd 	bl	800a628 <strncmp>
 800786e:	b398      	cbz	r0, 80078d8 <_strtod_l+0x1d8>
 8007870:	2000      	movs	r0, #0
 8007872:	4633      	mov	r3, r6
 8007874:	463d      	mov	r5, r7
 8007876:	9007      	str	r0, [sp, #28]
 8007878:	4602      	mov	r2, r0
 800787a:	2b65      	cmp	r3, #101	; 0x65
 800787c:	d001      	beq.n	8007882 <_strtod_l+0x182>
 800787e:	2b45      	cmp	r3, #69	; 0x45
 8007880:	d118      	bne.n	80078b4 <_strtod_l+0x1b4>
 8007882:	b91d      	cbnz	r5, 800788c <_strtod_l+0x18c>
 8007884:	9b04      	ldr	r3, [sp, #16]
 8007886:	4303      	orrs	r3, r0
 8007888:	d098      	beq.n	80077bc <_strtod_l+0xbc>
 800788a:	2500      	movs	r5, #0
 800788c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8007890:	f108 0301 	add.w	r3, r8, #1
 8007894:	931d      	str	r3, [sp, #116]	; 0x74
 8007896:	f898 3001 	ldrb.w	r3, [r8, #1]
 800789a:	2b2b      	cmp	r3, #43	; 0x2b
 800789c:	d075      	beq.n	800798a <_strtod_l+0x28a>
 800789e:	2b2d      	cmp	r3, #45	; 0x2d
 80078a0:	d07b      	beq.n	800799a <_strtod_l+0x29a>
 80078a2:	f04f 0c00 	mov.w	ip, #0
 80078a6:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 80078aa:	2909      	cmp	r1, #9
 80078ac:	f240 8082 	bls.w	80079b4 <_strtod_l+0x2b4>
 80078b0:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 80078b4:	2600      	movs	r6, #0
 80078b6:	e09d      	b.n	80079f4 <_strtod_l+0x2f4>
 80078b8:	2300      	movs	r3, #0
 80078ba:	e7c4      	b.n	8007846 <_strtod_l+0x146>
 80078bc:	2f08      	cmp	r7, #8
 80078be:	bfd8      	it	le
 80078c0:	9909      	ldrle	r1, [sp, #36]	; 0x24
 80078c2:	f100 0001 	add.w	r0, r0, #1
 80078c6:	bfda      	itte	le
 80078c8:	fb02 3301 	mlale	r3, r2, r1, r3
 80078cc:	9309      	strle	r3, [sp, #36]	; 0x24
 80078ce:	fb02 3909 	mlagt	r9, r2, r9, r3
 80078d2:	3701      	adds	r7, #1
 80078d4:	901d      	str	r0, [sp, #116]	; 0x74
 80078d6:	e7bf      	b.n	8007858 <_strtod_l+0x158>
 80078d8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078da:	195a      	adds	r2, r3, r5
 80078dc:	921d      	str	r2, [sp, #116]	; 0x74
 80078de:	5d5b      	ldrb	r3, [r3, r5]
 80078e0:	2f00      	cmp	r7, #0
 80078e2:	d037      	beq.n	8007954 <_strtod_l+0x254>
 80078e4:	9007      	str	r0, [sp, #28]
 80078e6:	463d      	mov	r5, r7
 80078e8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 80078ec:	2a09      	cmp	r2, #9
 80078ee:	d912      	bls.n	8007916 <_strtod_l+0x216>
 80078f0:	2201      	movs	r2, #1
 80078f2:	e7c2      	b.n	800787a <_strtod_l+0x17a>
 80078f4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80078f6:	1c5a      	adds	r2, r3, #1
 80078f8:	921d      	str	r2, [sp, #116]	; 0x74
 80078fa:	785b      	ldrb	r3, [r3, #1]
 80078fc:	3001      	adds	r0, #1
 80078fe:	2b30      	cmp	r3, #48	; 0x30
 8007900:	d0f8      	beq.n	80078f4 <_strtod_l+0x1f4>
 8007902:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8007906:	2a08      	cmp	r2, #8
 8007908:	f200 84db 	bhi.w	80082c2 <_strtod_l+0xbc2>
 800790c:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800790e:	9007      	str	r0, [sp, #28]
 8007910:	2000      	movs	r0, #0
 8007912:	920a      	str	r2, [sp, #40]	; 0x28
 8007914:	4605      	mov	r5, r0
 8007916:	3b30      	subs	r3, #48	; 0x30
 8007918:	f100 0201 	add.w	r2, r0, #1
 800791c:	d014      	beq.n	8007948 <_strtod_l+0x248>
 800791e:	9907      	ldr	r1, [sp, #28]
 8007920:	4411      	add	r1, r2
 8007922:	9107      	str	r1, [sp, #28]
 8007924:	462a      	mov	r2, r5
 8007926:	eb00 0e05 	add.w	lr, r0, r5
 800792a:	210a      	movs	r1, #10
 800792c:	4572      	cmp	r2, lr
 800792e:	d113      	bne.n	8007958 <_strtod_l+0x258>
 8007930:	182a      	adds	r2, r5, r0
 8007932:	2a08      	cmp	r2, #8
 8007934:	f105 0501 	add.w	r5, r5, #1
 8007938:	4405      	add	r5, r0
 800793a:	dc1c      	bgt.n	8007976 <_strtod_l+0x276>
 800793c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800793e:	220a      	movs	r2, #10
 8007940:	fb02 3301 	mla	r3, r2, r1, r3
 8007944:	9309      	str	r3, [sp, #36]	; 0x24
 8007946:	2200      	movs	r2, #0
 8007948:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800794a:	1c59      	adds	r1, r3, #1
 800794c:	911d      	str	r1, [sp, #116]	; 0x74
 800794e:	785b      	ldrb	r3, [r3, #1]
 8007950:	4610      	mov	r0, r2
 8007952:	e7c9      	b.n	80078e8 <_strtod_l+0x1e8>
 8007954:	4638      	mov	r0, r7
 8007956:	e7d2      	b.n	80078fe <_strtod_l+0x1fe>
 8007958:	2a08      	cmp	r2, #8
 800795a:	dc04      	bgt.n	8007966 <_strtod_l+0x266>
 800795c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800795e:	434e      	muls	r6, r1
 8007960:	9609      	str	r6, [sp, #36]	; 0x24
 8007962:	3201      	adds	r2, #1
 8007964:	e7e2      	b.n	800792c <_strtod_l+0x22c>
 8007966:	f102 0c01 	add.w	ip, r2, #1
 800796a:	f1bc 0f10 	cmp.w	ip, #16
 800796e:	bfd8      	it	le
 8007970:	fb01 f909 	mulle.w	r9, r1, r9
 8007974:	e7f5      	b.n	8007962 <_strtod_l+0x262>
 8007976:	2d10      	cmp	r5, #16
 8007978:	bfdc      	itt	le
 800797a:	220a      	movle	r2, #10
 800797c:	fb02 3909 	mlale	r9, r2, r9, r3
 8007980:	e7e1      	b.n	8007946 <_strtod_l+0x246>
 8007982:	2300      	movs	r3, #0
 8007984:	9307      	str	r3, [sp, #28]
 8007986:	2201      	movs	r2, #1
 8007988:	e77c      	b.n	8007884 <_strtod_l+0x184>
 800798a:	f04f 0c00 	mov.w	ip, #0
 800798e:	f108 0302 	add.w	r3, r8, #2
 8007992:	931d      	str	r3, [sp, #116]	; 0x74
 8007994:	f898 3002 	ldrb.w	r3, [r8, #2]
 8007998:	e785      	b.n	80078a6 <_strtod_l+0x1a6>
 800799a:	f04f 0c01 	mov.w	ip, #1
 800799e:	e7f6      	b.n	800798e <_strtod_l+0x28e>
 80079a0:	0800b630 	.word	0x0800b630
 80079a4:	0800b3dc 	.word	0x0800b3dc
 80079a8:	7ff00000 	.word	0x7ff00000
 80079ac:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079ae:	1c59      	adds	r1, r3, #1
 80079b0:	911d      	str	r1, [sp, #116]	; 0x74
 80079b2:	785b      	ldrb	r3, [r3, #1]
 80079b4:	2b30      	cmp	r3, #48	; 0x30
 80079b6:	d0f9      	beq.n	80079ac <_strtod_l+0x2ac>
 80079b8:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 80079bc:	2908      	cmp	r1, #8
 80079be:	f63f af79 	bhi.w	80078b4 <_strtod_l+0x1b4>
 80079c2:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 80079c6:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079c8:	9308      	str	r3, [sp, #32]
 80079ca:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80079cc:	1c59      	adds	r1, r3, #1
 80079ce:	911d      	str	r1, [sp, #116]	; 0x74
 80079d0:	785b      	ldrb	r3, [r3, #1]
 80079d2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 80079d6:	2e09      	cmp	r6, #9
 80079d8:	d937      	bls.n	8007a4a <_strtod_l+0x34a>
 80079da:	9e08      	ldr	r6, [sp, #32]
 80079dc:	1b89      	subs	r1, r1, r6
 80079de:	2908      	cmp	r1, #8
 80079e0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 80079e4:	dc02      	bgt.n	80079ec <_strtod_l+0x2ec>
 80079e6:	4576      	cmp	r6, lr
 80079e8:	bfa8      	it	ge
 80079ea:	4676      	movge	r6, lr
 80079ec:	f1bc 0f00 	cmp.w	ip, #0
 80079f0:	d000      	beq.n	80079f4 <_strtod_l+0x2f4>
 80079f2:	4276      	negs	r6, r6
 80079f4:	2d00      	cmp	r5, #0
 80079f6:	d14f      	bne.n	8007a98 <_strtod_l+0x398>
 80079f8:	9904      	ldr	r1, [sp, #16]
 80079fa:	4301      	orrs	r1, r0
 80079fc:	f47f aec2 	bne.w	8007784 <_strtod_l+0x84>
 8007a00:	2a00      	cmp	r2, #0
 8007a02:	f47f aedb 	bne.w	80077bc <_strtod_l+0xbc>
 8007a06:	2b69      	cmp	r3, #105	; 0x69
 8007a08:	d027      	beq.n	8007a5a <_strtod_l+0x35a>
 8007a0a:	dc24      	bgt.n	8007a56 <_strtod_l+0x356>
 8007a0c:	2b49      	cmp	r3, #73	; 0x49
 8007a0e:	d024      	beq.n	8007a5a <_strtod_l+0x35a>
 8007a10:	2b4e      	cmp	r3, #78	; 0x4e
 8007a12:	f47f aed3 	bne.w	80077bc <_strtod_l+0xbc>
 8007a16:	499e      	ldr	r1, [pc, #632]	; (8007c90 <_strtod_l+0x590>)
 8007a18:	a81d      	add	r0, sp, #116	; 0x74
 8007a1a:	f001 fe41 	bl	80096a0 <__match>
 8007a1e:	2800      	cmp	r0, #0
 8007a20:	f43f aecc 	beq.w	80077bc <_strtod_l+0xbc>
 8007a24:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a26:	781b      	ldrb	r3, [r3, #0]
 8007a28:	2b28      	cmp	r3, #40	; 0x28
 8007a2a:	d12d      	bne.n	8007a88 <_strtod_l+0x388>
 8007a2c:	4999      	ldr	r1, [pc, #612]	; (8007c94 <_strtod_l+0x594>)
 8007a2e:	aa20      	add	r2, sp, #128	; 0x80
 8007a30:	a81d      	add	r0, sp, #116	; 0x74
 8007a32:	f001 fe49 	bl	80096c8 <__hexnan>
 8007a36:	2805      	cmp	r0, #5
 8007a38:	d126      	bne.n	8007a88 <_strtod_l+0x388>
 8007a3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007a3c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8007a40:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8007a44:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8007a48:	e69c      	b.n	8007784 <_strtod_l+0x84>
 8007a4a:	210a      	movs	r1, #10
 8007a4c:	fb01 3e0e 	mla	lr, r1, lr, r3
 8007a50:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8007a54:	e7b9      	b.n	80079ca <_strtod_l+0x2ca>
 8007a56:	2b6e      	cmp	r3, #110	; 0x6e
 8007a58:	e7db      	b.n	8007a12 <_strtod_l+0x312>
 8007a5a:	498f      	ldr	r1, [pc, #572]	; (8007c98 <_strtod_l+0x598>)
 8007a5c:	a81d      	add	r0, sp, #116	; 0x74
 8007a5e:	f001 fe1f 	bl	80096a0 <__match>
 8007a62:	2800      	cmp	r0, #0
 8007a64:	f43f aeaa 	beq.w	80077bc <_strtod_l+0xbc>
 8007a68:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a6a:	498c      	ldr	r1, [pc, #560]	; (8007c9c <_strtod_l+0x59c>)
 8007a6c:	3b01      	subs	r3, #1
 8007a6e:	a81d      	add	r0, sp, #116	; 0x74
 8007a70:	931d      	str	r3, [sp, #116]	; 0x74
 8007a72:	f001 fe15 	bl	80096a0 <__match>
 8007a76:	b910      	cbnz	r0, 8007a7e <_strtod_l+0x37e>
 8007a78:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007a7a:	3301      	adds	r3, #1
 8007a7c:	931d      	str	r3, [sp, #116]	; 0x74
 8007a7e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 8007cac <_strtod_l+0x5ac>
 8007a82:	f04f 0a00 	mov.w	sl, #0
 8007a86:	e67d      	b.n	8007784 <_strtod_l+0x84>
 8007a88:	4885      	ldr	r0, [pc, #532]	; (8007ca0 <_strtod_l+0x5a0>)
 8007a8a:	f002 fdb5 	bl	800a5f8 <nan>
 8007a8e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8007a92:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8007a96:	e675      	b.n	8007784 <_strtod_l+0x84>
 8007a98:	9b07      	ldr	r3, [sp, #28]
 8007a9a:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007a9c:	1af3      	subs	r3, r6, r3
 8007a9e:	2f00      	cmp	r7, #0
 8007aa0:	bf08      	it	eq
 8007aa2:	462f      	moveq	r7, r5
 8007aa4:	2d10      	cmp	r5, #16
 8007aa6:	9308      	str	r3, [sp, #32]
 8007aa8:	46a8      	mov	r8, r5
 8007aaa:	bfa8      	it	ge
 8007aac:	f04f 0810 	movge.w	r8, #16
 8007ab0:	f7f8 fd28 	bl	8000504 <__aeabi_ui2d>
 8007ab4:	2d09      	cmp	r5, #9
 8007ab6:	4682      	mov	sl, r0
 8007ab8:	468b      	mov	fp, r1
 8007aba:	dd13      	ble.n	8007ae4 <_strtod_l+0x3e4>
 8007abc:	4b79      	ldr	r3, [pc, #484]	; (8007ca4 <_strtod_l+0x5a4>)
 8007abe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007ac2:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8007ac6:	f7f8 fd97 	bl	80005f8 <__aeabi_dmul>
 8007aca:	4682      	mov	sl, r0
 8007acc:	4648      	mov	r0, r9
 8007ace:	468b      	mov	fp, r1
 8007ad0:	f7f8 fd18 	bl	8000504 <__aeabi_ui2d>
 8007ad4:	4602      	mov	r2, r0
 8007ad6:	460b      	mov	r3, r1
 8007ad8:	4650      	mov	r0, sl
 8007ada:	4659      	mov	r1, fp
 8007adc:	f7f8 fbd6 	bl	800028c <__adddf3>
 8007ae0:	4682      	mov	sl, r0
 8007ae2:	468b      	mov	fp, r1
 8007ae4:	2d0f      	cmp	r5, #15
 8007ae6:	dc38      	bgt.n	8007b5a <_strtod_l+0x45a>
 8007ae8:	9b08      	ldr	r3, [sp, #32]
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	f43f ae4a 	beq.w	8007784 <_strtod_l+0x84>
 8007af0:	dd24      	ble.n	8007b3c <_strtod_l+0x43c>
 8007af2:	2b16      	cmp	r3, #22
 8007af4:	dc0b      	bgt.n	8007b0e <_strtod_l+0x40e>
 8007af6:	4d6b      	ldr	r5, [pc, #428]	; (8007ca4 <_strtod_l+0x5a4>)
 8007af8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8007afc:	e9d5 0100 	ldrd	r0, r1, [r5]
 8007b00:	4652      	mov	r2, sl
 8007b02:	465b      	mov	r3, fp
 8007b04:	f7f8 fd78 	bl	80005f8 <__aeabi_dmul>
 8007b08:	4682      	mov	sl, r0
 8007b0a:	468b      	mov	fp, r1
 8007b0c:	e63a      	b.n	8007784 <_strtod_l+0x84>
 8007b0e:	9a08      	ldr	r2, [sp, #32]
 8007b10:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8007b14:	4293      	cmp	r3, r2
 8007b16:	db20      	blt.n	8007b5a <_strtod_l+0x45a>
 8007b18:	4c62      	ldr	r4, [pc, #392]	; (8007ca4 <_strtod_l+0x5a4>)
 8007b1a:	f1c5 050f 	rsb	r5, r5, #15
 8007b1e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8007b22:	4652      	mov	r2, sl
 8007b24:	465b      	mov	r3, fp
 8007b26:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b2a:	f7f8 fd65 	bl	80005f8 <__aeabi_dmul>
 8007b2e:	9b08      	ldr	r3, [sp, #32]
 8007b30:	1b5d      	subs	r5, r3, r5
 8007b32:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8007b36:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007b3a:	e7e3      	b.n	8007b04 <_strtod_l+0x404>
 8007b3c:	9b08      	ldr	r3, [sp, #32]
 8007b3e:	3316      	adds	r3, #22
 8007b40:	db0b      	blt.n	8007b5a <_strtod_l+0x45a>
 8007b42:	9b07      	ldr	r3, [sp, #28]
 8007b44:	4a57      	ldr	r2, [pc, #348]	; (8007ca4 <_strtod_l+0x5a4>)
 8007b46:	1b9e      	subs	r6, r3, r6
 8007b48:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8007b4c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007b50:	4650      	mov	r0, sl
 8007b52:	4659      	mov	r1, fp
 8007b54:	f7f8 fe7a 	bl	800084c <__aeabi_ddiv>
 8007b58:	e7d6      	b.n	8007b08 <_strtod_l+0x408>
 8007b5a:	9b08      	ldr	r3, [sp, #32]
 8007b5c:	eba5 0808 	sub.w	r8, r5, r8
 8007b60:	4498      	add	r8, r3
 8007b62:	f1b8 0f00 	cmp.w	r8, #0
 8007b66:	dd71      	ble.n	8007c4c <_strtod_l+0x54c>
 8007b68:	f018 030f 	ands.w	r3, r8, #15
 8007b6c:	d00a      	beq.n	8007b84 <_strtod_l+0x484>
 8007b6e:	494d      	ldr	r1, [pc, #308]	; (8007ca4 <_strtod_l+0x5a4>)
 8007b70:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8007b74:	4652      	mov	r2, sl
 8007b76:	465b      	mov	r3, fp
 8007b78:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007b7c:	f7f8 fd3c 	bl	80005f8 <__aeabi_dmul>
 8007b80:	4682      	mov	sl, r0
 8007b82:	468b      	mov	fp, r1
 8007b84:	f038 080f 	bics.w	r8, r8, #15
 8007b88:	d04d      	beq.n	8007c26 <_strtod_l+0x526>
 8007b8a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8007b8e:	dd22      	ble.n	8007bd6 <_strtod_l+0x4d6>
 8007b90:	2500      	movs	r5, #0
 8007b92:	462e      	mov	r6, r5
 8007b94:	9509      	str	r5, [sp, #36]	; 0x24
 8007b96:	9507      	str	r5, [sp, #28]
 8007b98:	2322      	movs	r3, #34	; 0x22
 8007b9a:	f8df b110 	ldr.w	fp, [pc, #272]	; 8007cac <_strtod_l+0x5ac>
 8007b9e:	6023      	str	r3, [r4, #0]
 8007ba0:	f04f 0a00 	mov.w	sl, #0
 8007ba4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	f43f adec 	beq.w	8007784 <_strtod_l+0x84>
 8007bac:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007bae:	4620      	mov	r0, r4
 8007bb0:	f001 fe92 	bl	80098d8 <_Bfree>
 8007bb4:	9907      	ldr	r1, [sp, #28]
 8007bb6:	4620      	mov	r0, r4
 8007bb8:	f001 fe8e 	bl	80098d8 <_Bfree>
 8007bbc:	4631      	mov	r1, r6
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	f001 fe8a 	bl	80098d8 <_Bfree>
 8007bc4:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bc6:	4620      	mov	r0, r4
 8007bc8:	f001 fe86 	bl	80098d8 <_Bfree>
 8007bcc:	4629      	mov	r1, r5
 8007bce:	4620      	mov	r0, r4
 8007bd0:	f001 fe82 	bl	80098d8 <_Bfree>
 8007bd4:	e5d6      	b.n	8007784 <_strtod_l+0x84>
 8007bd6:	2300      	movs	r3, #0
 8007bd8:	ea4f 1828 	mov.w	r8, r8, asr #4
 8007bdc:	4650      	mov	r0, sl
 8007bde:	4659      	mov	r1, fp
 8007be0:	4699      	mov	r9, r3
 8007be2:	f1b8 0f01 	cmp.w	r8, #1
 8007be6:	dc21      	bgt.n	8007c2c <_strtod_l+0x52c>
 8007be8:	b10b      	cbz	r3, 8007bee <_strtod_l+0x4ee>
 8007bea:	4682      	mov	sl, r0
 8007bec:	468b      	mov	fp, r1
 8007bee:	4b2e      	ldr	r3, [pc, #184]	; (8007ca8 <_strtod_l+0x5a8>)
 8007bf0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8007bf4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8007bf8:	4652      	mov	r2, sl
 8007bfa:	465b      	mov	r3, fp
 8007bfc:	e9d9 0100 	ldrd	r0, r1, [r9]
 8007c00:	f7f8 fcfa 	bl	80005f8 <__aeabi_dmul>
 8007c04:	4b29      	ldr	r3, [pc, #164]	; (8007cac <_strtod_l+0x5ac>)
 8007c06:	460a      	mov	r2, r1
 8007c08:	400b      	ands	r3, r1
 8007c0a:	4929      	ldr	r1, [pc, #164]	; (8007cb0 <_strtod_l+0x5b0>)
 8007c0c:	428b      	cmp	r3, r1
 8007c0e:	4682      	mov	sl, r0
 8007c10:	d8be      	bhi.n	8007b90 <_strtod_l+0x490>
 8007c12:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8007c16:	428b      	cmp	r3, r1
 8007c18:	bf86      	itte	hi
 8007c1a:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8007cb4 <_strtod_l+0x5b4>
 8007c1e:	f04f 3aff 	movhi.w	sl, #4294967295
 8007c22:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8007c26:	2300      	movs	r3, #0
 8007c28:	9304      	str	r3, [sp, #16]
 8007c2a:	e081      	b.n	8007d30 <_strtod_l+0x630>
 8007c2c:	f018 0f01 	tst.w	r8, #1
 8007c30:	d007      	beq.n	8007c42 <_strtod_l+0x542>
 8007c32:	4b1d      	ldr	r3, [pc, #116]	; (8007ca8 <_strtod_l+0x5a8>)
 8007c34:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8007c38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c3c:	f7f8 fcdc 	bl	80005f8 <__aeabi_dmul>
 8007c40:	2301      	movs	r3, #1
 8007c42:	f109 0901 	add.w	r9, r9, #1
 8007c46:	ea4f 0868 	mov.w	r8, r8, asr #1
 8007c4a:	e7ca      	b.n	8007be2 <_strtod_l+0x4e2>
 8007c4c:	d0eb      	beq.n	8007c26 <_strtod_l+0x526>
 8007c4e:	f1c8 0800 	rsb	r8, r8, #0
 8007c52:	f018 020f 	ands.w	r2, r8, #15
 8007c56:	d00a      	beq.n	8007c6e <_strtod_l+0x56e>
 8007c58:	4b12      	ldr	r3, [pc, #72]	; (8007ca4 <_strtod_l+0x5a4>)
 8007c5a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007c5e:	4650      	mov	r0, sl
 8007c60:	4659      	mov	r1, fp
 8007c62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c66:	f7f8 fdf1 	bl	800084c <__aeabi_ddiv>
 8007c6a:	4682      	mov	sl, r0
 8007c6c:	468b      	mov	fp, r1
 8007c6e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8007c72:	d0d8      	beq.n	8007c26 <_strtod_l+0x526>
 8007c74:	f1b8 0f1f 	cmp.w	r8, #31
 8007c78:	dd1e      	ble.n	8007cb8 <_strtod_l+0x5b8>
 8007c7a:	2500      	movs	r5, #0
 8007c7c:	462e      	mov	r6, r5
 8007c7e:	9509      	str	r5, [sp, #36]	; 0x24
 8007c80:	9507      	str	r5, [sp, #28]
 8007c82:	2322      	movs	r3, #34	; 0x22
 8007c84:	f04f 0a00 	mov.w	sl, #0
 8007c88:	f04f 0b00 	mov.w	fp, #0
 8007c8c:	6023      	str	r3, [r4, #0]
 8007c8e:	e789      	b.n	8007ba4 <_strtod_l+0x4a4>
 8007c90:	0800b3ad 	.word	0x0800b3ad
 8007c94:	0800b3f0 	.word	0x0800b3f0
 8007c98:	0800b3a5 	.word	0x0800b3a5
 8007c9c:	0800b534 	.word	0x0800b534
 8007ca0:	0800b7f0 	.word	0x0800b7f0
 8007ca4:	0800b6d0 	.word	0x0800b6d0
 8007ca8:	0800b6a8 	.word	0x0800b6a8
 8007cac:	7ff00000 	.word	0x7ff00000
 8007cb0:	7ca00000 	.word	0x7ca00000
 8007cb4:	7fefffff 	.word	0x7fefffff
 8007cb8:	f018 0310 	ands.w	r3, r8, #16
 8007cbc:	bf18      	it	ne
 8007cbe:	236a      	movne	r3, #106	; 0x6a
 8007cc0:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8008078 <_strtod_l+0x978>
 8007cc4:	9304      	str	r3, [sp, #16]
 8007cc6:	4650      	mov	r0, sl
 8007cc8:	4659      	mov	r1, fp
 8007cca:	2300      	movs	r3, #0
 8007ccc:	f018 0f01 	tst.w	r8, #1
 8007cd0:	d004      	beq.n	8007cdc <_strtod_l+0x5dc>
 8007cd2:	e9d9 2300 	ldrd	r2, r3, [r9]
 8007cd6:	f7f8 fc8f 	bl	80005f8 <__aeabi_dmul>
 8007cda:	2301      	movs	r3, #1
 8007cdc:	ea5f 0868 	movs.w	r8, r8, asr #1
 8007ce0:	f109 0908 	add.w	r9, r9, #8
 8007ce4:	d1f2      	bne.n	8007ccc <_strtod_l+0x5cc>
 8007ce6:	b10b      	cbz	r3, 8007cec <_strtod_l+0x5ec>
 8007ce8:	4682      	mov	sl, r0
 8007cea:	468b      	mov	fp, r1
 8007cec:	9b04      	ldr	r3, [sp, #16]
 8007cee:	b1bb      	cbz	r3, 8007d20 <_strtod_l+0x620>
 8007cf0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 8007cf4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	4659      	mov	r1, fp
 8007cfc:	dd10      	ble.n	8007d20 <_strtod_l+0x620>
 8007cfe:	2b1f      	cmp	r3, #31
 8007d00:	f340 8128 	ble.w	8007f54 <_strtod_l+0x854>
 8007d04:	2b34      	cmp	r3, #52	; 0x34
 8007d06:	bfde      	ittt	le
 8007d08:	3b20      	suble	r3, #32
 8007d0a:	f04f 32ff 	movle.w	r2, #4294967295
 8007d0e:	fa02 f303 	lslle.w	r3, r2, r3
 8007d12:	f04f 0a00 	mov.w	sl, #0
 8007d16:	bfcc      	ite	gt
 8007d18:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8007d1c:	ea03 0b01 	andle.w	fp, r3, r1
 8007d20:	2200      	movs	r2, #0
 8007d22:	2300      	movs	r3, #0
 8007d24:	4650      	mov	r0, sl
 8007d26:	4659      	mov	r1, fp
 8007d28:	f7f8 fece 	bl	8000ac8 <__aeabi_dcmpeq>
 8007d2c:	2800      	cmp	r0, #0
 8007d2e:	d1a4      	bne.n	8007c7a <_strtod_l+0x57a>
 8007d30:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d32:	9300      	str	r3, [sp, #0]
 8007d34:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007d36:	462b      	mov	r3, r5
 8007d38:	463a      	mov	r2, r7
 8007d3a:	4620      	mov	r0, r4
 8007d3c:	f001 fe38 	bl	80099b0 <__s2b>
 8007d40:	9009      	str	r0, [sp, #36]	; 0x24
 8007d42:	2800      	cmp	r0, #0
 8007d44:	f43f af24 	beq.w	8007b90 <_strtod_l+0x490>
 8007d48:	9b07      	ldr	r3, [sp, #28]
 8007d4a:	1b9e      	subs	r6, r3, r6
 8007d4c:	9b08      	ldr	r3, [sp, #32]
 8007d4e:	2b00      	cmp	r3, #0
 8007d50:	bfb4      	ite	lt
 8007d52:	4633      	movlt	r3, r6
 8007d54:	2300      	movge	r3, #0
 8007d56:	9310      	str	r3, [sp, #64]	; 0x40
 8007d58:	9b08      	ldr	r3, [sp, #32]
 8007d5a:	2500      	movs	r5, #0
 8007d5c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8007d60:	9318      	str	r3, [sp, #96]	; 0x60
 8007d62:	462e      	mov	r6, r5
 8007d64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d66:	4620      	mov	r0, r4
 8007d68:	6859      	ldr	r1, [r3, #4]
 8007d6a:	f001 fd75 	bl	8009858 <_Balloc>
 8007d6e:	9007      	str	r0, [sp, #28]
 8007d70:	2800      	cmp	r0, #0
 8007d72:	f43f af11 	beq.w	8007b98 <_strtod_l+0x498>
 8007d76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007d78:	691a      	ldr	r2, [r3, #16]
 8007d7a:	3202      	adds	r2, #2
 8007d7c:	f103 010c 	add.w	r1, r3, #12
 8007d80:	0092      	lsls	r2, r2, #2
 8007d82:	300c      	adds	r0, #12
 8007d84:	f001 fd5a 	bl	800983c <memcpy>
 8007d88:	ec4b ab10 	vmov	d0, sl, fp
 8007d8c:	aa20      	add	r2, sp, #128	; 0x80
 8007d8e:	a91f      	add	r1, sp, #124	; 0x7c
 8007d90:	4620      	mov	r0, r4
 8007d92:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8007d96:	f002 f947 	bl	800a028 <__d2b>
 8007d9a:	901e      	str	r0, [sp, #120]	; 0x78
 8007d9c:	2800      	cmp	r0, #0
 8007d9e:	f43f aefb 	beq.w	8007b98 <_strtod_l+0x498>
 8007da2:	2101      	movs	r1, #1
 8007da4:	4620      	mov	r0, r4
 8007da6:	f001 fe9d 	bl	8009ae4 <__i2b>
 8007daa:	4606      	mov	r6, r0
 8007dac:	2800      	cmp	r0, #0
 8007dae:	f43f aef3 	beq.w	8007b98 <_strtod_l+0x498>
 8007db2:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8007db4:	9904      	ldr	r1, [sp, #16]
 8007db6:	2b00      	cmp	r3, #0
 8007db8:	bfab      	itete	ge
 8007dba:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 8007dbc:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 8007dbe:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8007dc0:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8007dc4:	bfac      	ite	ge
 8007dc6:	eb03 0902 	addge.w	r9, r3, r2
 8007dca:	1ad7      	sublt	r7, r2, r3
 8007dcc:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007dce:	eba3 0801 	sub.w	r8, r3, r1
 8007dd2:	4490      	add	r8, r2
 8007dd4:	4ba3      	ldr	r3, [pc, #652]	; (8008064 <_strtod_l+0x964>)
 8007dd6:	f108 38ff 	add.w	r8, r8, #4294967295
 8007dda:	4598      	cmp	r8, r3
 8007ddc:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8007de0:	f280 80cc 	bge.w	8007f7c <_strtod_l+0x87c>
 8007de4:	eba3 0308 	sub.w	r3, r3, r8
 8007de8:	2b1f      	cmp	r3, #31
 8007dea:	eba2 0203 	sub.w	r2, r2, r3
 8007dee:	f04f 0101 	mov.w	r1, #1
 8007df2:	f300 80b6 	bgt.w	8007f62 <_strtod_l+0x862>
 8007df6:	fa01 f303 	lsl.w	r3, r1, r3
 8007dfa:	9311      	str	r3, [sp, #68]	; 0x44
 8007dfc:	2300      	movs	r3, #0
 8007dfe:	930c      	str	r3, [sp, #48]	; 0x30
 8007e00:	eb09 0802 	add.w	r8, r9, r2
 8007e04:	9b04      	ldr	r3, [sp, #16]
 8007e06:	45c1      	cmp	r9, r8
 8007e08:	4417      	add	r7, r2
 8007e0a:	441f      	add	r7, r3
 8007e0c:	464b      	mov	r3, r9
 8007e0e:	bfa8      	it	ge
 8007e10:	4643      	movge	r3, r8
 8007e12:	42bb      	cmp	r3, r7
 8007e14:	bfa8      	it	ge
 8007e16:	463b      	movge	r3, r7
 8007e18:	2b00      	cmp	r3, #0
 8007e1a:	bfc2      	ittt	gt
 8007e1c:	eba8 0803 	subgt.w	r8, r8, r3
 8007e20:	1aff      	subgt	r7, r7, r3
 8007e22:	eba9 0903 	subgt.w	r9, r9, r3
 8007e26:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007e28:	2b00      	cmp	r3, #0
 8007e2a:	dd17      	ble.n	8007e5c <_strtod_l+0x75c>
 8007e2c:	4631      	mov	r1, r6
 8007e2e:	461a      	mov	r2, r3
 8007e30:	4620      	mov	r0, r4
 8007e32:	f001 ff13 	bl	8009c5c <__pow5mult>
 8007e36:	4606      	mov	r6, r0
 8007e38:	2800      	cmp	r0, #0
 8007e3a:	f43f aead 	beq.w	8007b98 <_strtod_l+0x498>
 8007e3e:	4601      	mov	r1, r0
 8007e40:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8007e42:	4620      	mov	r0, r4
 8007e44:	f001 fe64 	bl	8009b10 <__multiply>
 8007e48:	900f      	str	r0, [sp, #60]	; 0x3c
 8007e4a:	2800      	cmp	r0, #0
 8007e4c:	f43f aea4 	beq.w	8007b98 <_strtod_l+0x498>
 8007e50:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007e52:	4620      	mov	r0, r4
 8007e54:	f001 fd40 	bl	80098d8 <_Bfree>
 8007e58:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007e5a:	931e      	str	r3, [sp, #120]	; 0x78
 8007e5c:	f1b8 0f00 	cmp.w	r8, #0
 8007e60:	f300 8091 	bgt.w	8007f86 <_strtod_l+0x886>
 8007e64:	9b08      	ldr	r3, [sp, #32]
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	dd08      	ble.n	8007e7c <_strtod_l+0x77c>
 8007e6a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8007e6c:	9907      	ldr	r1, [sp, #28]
 8007e6e:	4620      	mov	r0, r4
 8007e70:	f001 fef4 	bl	8009c5c <__pow5mult>
 8007e74:	9007      	str	r0, [sp, #28]
 8007e76:	2800      	cmp	r0, #0
 8007e78:	f43f ae8e 	beq.w	8007b98 <_strtod_l+0x498>
 8007e7c:	2f00      	cmp	r7, #0
 8007e7e:	dd08      	ble.n	8007e92 <_strtod_l+0x792>
 8007e80:	9907      	ldr	r1, [sp, #28]
 8007e82:	463a      	mov	r2, r7
 8007e84:	4620      	mov	r0, r4
 8007e86:	f001 ff43 	bl	8009d10 <__lshift>
 8007e8a:	9007      	str	r0, [sp, #28]
 8007e8c:	2800      	cmp	r0, #0
 8007e8e:	f43f ae83 	beq.w	8007b98 <_strtod_l+0x498>
 8007e92:	f1b9 0f00 	cmp.w	r9, #0
 8007e96:	dd08      	ble.n	8007eaa <_strtod_l+0x7aa>
 8007e98:	4631      	mov	r1, r6
 8007e9a:	464a      	mov	r2, r9
 8007e9c:	4620      	mov	r0, r4
 8007e9e:	f001 ff37 	bl	8009d10 <__lshift>
 8007ea2:	4606      	mov	r6, r0
 8007ea4:	2800      	cmp	r0, #0
 8007ea6:	f43f ae77 	beq.w	8007b98 <_strtod_l+0x498>
 8007eaa:	9a07      	ldr	r2, [sp, #28]
 8007eac:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007eae:	4620      	mov	r0, r4
 8007eb0:	f001 ffb6 	bl	8009e20 <__mdiff>
 8007eb4:	4605      	mov	r5, r0
 8007eb6:	2800      	cmp	r0, #0
 8007eb8:	f43f ae6e 	beq.w	8007b98 <_strtod_l+0x498>
 8007ebc:	68c3      	ldr	r3, [r0, #12]
 8007ebe:	930f      	str	r3, [sp, #60]	; 0x3c
 8007ec0:	2300      	movs	r3, #0
 8007ec2:	60c3      	str	r3, [r0, #12]
 8007ec4:	4631      	mov	r1, r6
 8007ec6:	f001 ff8f 	bl	8009de8 <__mcmp>
 8007eca:	2800      	cmp	r0, #0
 8007ecc:	da65      	bge.n	8007f9a <_strtod_l+0x89a>
 8007ece:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ed0:	ea53 030a 	orrs.w	r3, r3, sl
 8007ed4:	f040 8087 	bne.w	8007fe6 <_strtod_l+0x8e6>
 8007ed8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	f040 8082 	bne.w	8007fe6 <_strtod_l+0x8e6>
 8007ee2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8007ee6:	0d1b      	lsrs	r3, r3, #20
 8007ee8:	051b      	lsls	r3, r3, #20
 8007eea:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007eee:	d97a      	bls.n	8007fe6 <_strtod_l+0x8e6>
 8007ef0:	696b      	ldr	r3, [r5, #20]
 8007ef2:	b913      	cbnz	r3, 8007efa <_strtod_l+0x7fa>
 8007ef4:	692b      	ldr	r3, [r5, #16]
 8007ef6:	2b01      	cmp	r3, #1
 8007ef8:	dd75      	ble.n	8007fe6 <_strtod_l+0x8e6>
 8007efa:	4629      	mov	r1, r5
 8007efc:	2201      	movs	r2, #1
 8007efe:	4620      	mov	r0, r4
 8007f00:	f001 ff06 	bl	8009d10 <__lshift>
 8007f04:	4631      	mov	r1, r6
 8007f06:	4605      	mov	r5, r0
 8007f08:	f001 ff6e 	bl	8009de8 <__mcmp>
 8007f0c:	2800      	cmp	r0, #0
 8007f0e:	dd6a      	ble.n	8007fe6 <_strtod_l+0x8e6>
 8007f10:	9904      	ldr	r1, [sp, #16]
 8007f12:	4a55      	ldr	r2, [pc, #340]	; (8008068 <_strtod_l+0x968>)
 8007f14:	465b      	mov	r3, fp
 8007f16:	2900      	cmp	r1, #0
 8007f18:	f000 8085 	beq.w	8008026 <_strtod_l+0x926>
 8007f1c:	ea02 010b 	and.w	r1, r2, fp
 8007f20:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007f24:	dc7f      	bgt.n	8008026 <_strtod_l+0x926>
 8007f26:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007f2a:	f77f aeaa 	ble.w	8007c82 <_strtod_l+0x582>
 8007f2e:	4a4f      	ldr	r2, [pc, #316]	; (800806c <_strtod_l+0x96c>)
 8007f30:	2300      	movs	r3, #0
 8007f32:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 8007f36:	4650      	mov	r0, sl
 8007f38:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8007f3c:	4659      	mov	r1, fp
 8007f3e:	f7f8 fb5b 	bl	80005f8 <__aeabi_dmul>
 8007f42:	460b      	mov	r3, r1
 8007f44:	4303      	orrs	r3, r0
 8007f46:	bf08      	it	eq
 8007f48:	2322      	moveq	r3, #34	; 0x22
 8007f4a:	4682      	mov	sl, r0
 8007f4c:	468b      	mov	fp, r1
 8007f4e:	bf08      	it	eq
 8007f50:	6023      	streq	r3, [r4, #0]
 8007f52:	e62b      	b.n	8007bac <_strtod_l+0x4ac>
 8007f54:	f04f 32ff 	mov.w	r2, #4294967295
 8007f58:	fa02 f303 	lsl.w	r3, r2, r3
 8007f5c:	ea03 0a0a 	and.w	sl, r3, sl
 8007f60:	e6de      	b.n	8007d20 <_strtod_l+0x620>
 8007f62:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8007f66:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8007f6a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8007f6e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8007f72:	fa01 f308 	lsl.w	r3, r1, r8
 8007f76:	930c      	str	r3, [sp, #48]	; 0x30
 8007f78:	9111      	str	r1, [sp, #68]	; 0x44
 8007f7a:	e741      	b.n	8007e00 <_strtod_l+0x700>
 8007f7c:	2300      	movs	r3, #0
 8007f7e:	930c      	str	r3, [sp, #48]	; 0x30
 8007f80:	2301      	movs	r3, #1
 8007f82:	9311      	str	r3, [sp, #68]	; 0x44
 8007f84:	e73c      	b.n	8007e00 <_strtod_l+0x700>
 8007f86:	991e      	ldr	r1, [sp, #120]	; 0x78
 8007f88:	4642      	mov	r2, r8
 8007f8a:	4620      	mov	r0, r4
 8007f8c:	f001 fec0 	bl	8009d10 <__lshift>
 8007f90:	901e      	str	r0, [sp, #120]	; 0x78
 8007f92:	2800      	cmp	r0, #0
 8007f94:	f47f af66 	bne.w	8007e64 <_strtod_l+0x764>
 8007f98:	e5fe      	b.n	8007b98 <_strtod_l+0x498>
 8007f9a:	465f      	mov	r7, fp
 8007f9c:	d16e      	bne.n	800807c <_strtod_l+0x97c>
 8007f9e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007fa0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8007fa4:	b342      	cbz	r2, 8007ff8 <_strtod_l+0x8f8>
 8007fa6:	4a32      	ldr	r2, [pc, #200]	; (8008070 <_strtod_l+0x970>)
 8007fa8:	4293      	cmp	r3, r2
 8007faa:	d128      	bne.n	8007ffe <_strtod_l+0x8fe>
 8007fac:	9b04      	ldr	r3, [sp, #16]
 8007fae:	4650      	mov	r0, sl
 8007fb0:	b1eb      	cbz	r3, 8007fee <_strtod_l+0x8ee>
 8007fb2:	4a2d      	ldr	r2, [pc, #180]	; (8008068 <_strtod_l+0x968>)
 8007fb4:	403a      	ands	r2, r7
 8007fb6:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 8007fba:	f04f 31ff 	mov.w	r1, #4294967295
 8007fbe:	d819      	bhi.n	8007ff4 <_strtod_l+0x8f4>
 8007fc0:	0d12      	lsrs	r2, r2, #20
 8007fc2:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007fc6:	fa01 f303 	lsl.w	r3, r1, r3
 8007fca:	4298      	cmp	r0, r3
 8007fcc:	d117      	bne.n	8007ffe <_strtod_l+0x8fe>
 8007fce:	4b29      	ldr	r3, [pc, #164]	; (8008074 <_strtod_l+0x974>)
 8007fd0:	429f      	cmp	r7, r3
 8007fd2:	d102      	bne.n	8007fda <_strtod_l+0x8da>
 8007fd4:	3001      	adds	r0, #1
 8007fd6:	f43f addf 	beq.w	8007b98 <_strtod_l+0x498>
 8007fda:	4b23      	ldr	r3, [pc, #140]	; (8008068 <_strtod_l+0x968>)
 8007fdc:	403b      	ands	r3, r7
 8007fde:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8007fe2:	f04f 0a00 	mov.w	sl, #0
 8007fe6:	9b04      	ldr	r3, [sp, #16]
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d1a0      	bne.n	8007f2e <_strtod_l+0x82e>
 8007fec:	e5de      	b.n	8007bac <_strtod_l+0x4ac>
 8007fee:	f04f 33ff 	mov.w	r3, #4294967295
 8007ff2:	e7ea      	b.n	8007fca <_strtod_l+0x8ca>
 8007ff4:	460b      	mov	r3, r1
 8007ff6:	e7e8      	b.n	8007fca <_strtod_l+0x8ca>
 8007ff8:	ea53 030a 	orrs.w	r3, r3, sl
 8007ffc:	d088      	beq.n	8007f10 <_strtod_l+0x810>
 8007ffe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008000:	b1db      	cbz	r3, 800803a <_strtod_l+0x93a>
 8008002:	423b      	tst	r3, r7
 8008004:	d0ef      	beq.n	8007fe6 <_strtod_l+0x8e6>
 8008006:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008008:	9a04      	ldr	r2, [sp, #16]
 800800a:	4650      	mov	r0, sl
 800800c:	4659      	mov	r1, fp
 800800e:	b1c3      	cbz	r3, 8008042 <_strtod_l+0x942>
 8008010:	f7ff fb5a 	bl	80076c8 <sulp>
 8008014:	4602      	mov	r2, r0
 8008016:	460b      	mov	r3, r1
 8008018:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800801c:	f7f8 f936 	bl	800028c <__adddf3>
 8008020:	4682      	mov	sl, r0
 8008022:	468b      	mov	fp, r1
 8008024:	e7df      	b.n	8007fe6 <_strtod_l+0x8e6>
 8008026:	4013      	ands	r3, r2
 8008028:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800802c:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8008030:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 8008034:	f04f 3aff 	mov.w	sl, #4294967295
 8008038:	e7d5      	b.n	8007fe6 <_strtod_l+0x8e6>
 800803a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800803c:	ea13 0f0a 	tst.w	r3, sl
 8008040:	e7e0      	b.n	8008004 <_strtod_l+0x904>
 8008042:	f7ff fb41 	bl	80076c8 <sulp>
 8008046:	4602      	mov	r2, r0
 8008048:	460b      	mov	r3, r1
 800804a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800804e:	f7f8 f91b 	bl	8000288 <__aeabi_dsub>
 8008052:	2200      	movs	r2, #0
 8008054:	2300      	movs	r3, #0
 8008056:	4682      	mov	sl, r0
 8008058:	468b      	mov	fp, r1
 800805a:	f7f8 fd35 	bl	8000ac8 <__aeabi_dcmpeq>
 800805e:	2800      	cmp	r0, #0
 8008060:	d0c1      	beq.n	8007fe6 <_strtod_l+0x8e6>
 8008062:	e60e      	b.n	8007c82 <_strtod_l+0x582>
 8008064:	fffffc02 	.word	0xfffffc02
 8008068:	7ff00000 	.word	0x7ff00000
 800806c:	39500000 	.word	0x39500000
 8008070:	000fffff 	.word	0x000fffff
 8008074:	7fefffff 	.word	0x7fefffff
 8008078:	0800b408 	.word	0x0800b408
 800807c:	4631      	mov	r1, r6
 800807e:	4628      	mov	r0, r5
 8008080:	f002 f82e 	bl	800a0e0 <__ratio>
 8008084:	ec59 8b10 	vmov	r8, r9, d0
 8008088:	ee10 0a10 	vmov	r0, s0
 800808c:	2200      	movs	r2, #0
 800808e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008092:	4649      	mov	r1, r9
 8008094:	f7f8 fd2c 	bl	8000af0 <__aeabi_dcmple>
 8008098:	2800      	cmp	r0, #0
 800809a:	d07c      	beq.n	8008196 <_strtod_l+0xa96>
 800809c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d04c      	beq.n	800813c <_strtod_l+0xa3c>
 80080a2:	4b95      	ldr	r3, [pc, #596]	; (80082f8 <_strtod_l+0xbf8>)
 80080a4:	2200      	movs	r2, #0
 80080a6:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80080aa:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80082f8 <_strtod_l+0xbf8>
 80080ae:	f04f 0800 	mov.w	r8, #0
 80080b2:	4b92      	ldr	r3, [pc, #584]	; (80082fc <_strtod_l+0xbfc>)
 80080b4:	403b      	ands	r3, r7
 80080b6:	9311      	str	r3, [sp, #68]	; 0x44
 80080b8:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80080ba:	4b91      	ldr	r3, [pc, #580]	; (8008300 <_strtod_l+0xc00>)
 80080bc:	429a      	cmp	r2, r3
 80080be:	f040 80b2 	bne.w	8008226 <_strtod_l+0xb26>
 80080c2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80080c6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80080ca:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80080ce:	ec4b ab10 	vmov	d0, sl, fp
 80080d2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80080d6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80080da:	f001 ff29 	bl	8009f30 <__ulp>
 80080de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80080e2:	ec53 2b10 	vmov	r2, r3, d0
 80080e6:	f7f8 fa87 	bl	80005f8 <__aeabi_dmul>
 80080ea:	4652      	mov	r2, sl
 80080ec:	465b      	mov	r3, fp
 80080ee:	f7f8 f8cd 	bl	800028c <__adddf3>
 80080f2:	460b      	mov	r3, r1
 80080f4:	4981      	ldr	r1, [pc, #516]	; (80082fc <_strtod_l+0xbfc>)
 80080f6:	4a83      	ldr	r2, [pc, #524]	; (8008304 <_strtod_l+0xc04>)
 80080f8:	4019      	ands	r1, r3
 80080fa:	4291      	cmp	r1, r2
 80080fc:	4682      	mov	sl, r0
 80080fe:	d95e      	bls.n	80081be <_strtod_l+0xabe>
 8008100:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008102:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008106:	4293      	cmp	r3, r2
 8008108:	d103      	bne.n	8008112 <_strtod_l+0xa12>
 800810a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800810c:	3301      	adds	r3, #1
 800810e:	f43f ad43 	beq.w	8007b98 <_strtod_l+0x498>
 8008112:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8008310 <_strtod_l+0xc10>
 8008116:	f04f 3aff 	mov.w	sl, #4294967295
 800811a:	991e      	ldr	r1, [sp, #120]	; 0x78
 800811c:	4620      	mov	r0, r4
 800811e:	f001 fbdb 	bl	80098d8 <_Bfree>
 8008122:	9907      	ldr	r1, [sp, #28]
 8008124:	4620      	mov	r0, r4
 8008126:	f001 fbd7 	bl	80098d8 <_Bfree>
 800812a:	4631      	mov	r1, r6
 800812c:	4620      	mov	r0, r4
 800812e:	f001 fbd3 	bl	80098d8 <_Bfree>
 8008132:	4629      	mov	r1, r5
 8008134:	4620      	mov	r0, r4
 8008136:	f001 fbcf 	bl	80098d8 <_Bfree>
 800813a:	e613      	b.n	8007d64 <_strtod_l+0x664>
 800813c:	f1ba 0f00 	cmp.w	sl, #0
 8008140:	d11b      	bne.n	800817a <_strtod_l+0xa7a>
 8008142:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008146:	b9f3      	cbnz	r3, 8008186 <_strtod_l+0xa86>
 8008148:	4b6b      	ldr	r3, [pc, #428]	; (80082f8 <_strtod_l+0xbf8>)
 800814a:	2200      	movs	r2, #0
 800814c:	4640      	mov	r0, r8
 800814e:	4649      	mov	r1, r9
 8008150:	f7f8 fcc4 	bl	8000adc <__aeabi_dcmplt>
 8008154:	b9d0      	cbnz	r0, 800818c <_strtod_l+0xa8c>
 8008156:	4640      	mov	r0, r8
 8008158:	4649      	mov	r1, r9
 800815a:	4b6b      	ldr	r3, [pc, #428]	; (8008308 <_strtod_l+0xc08>)
 800815c:	2200      	movs	r2, #0
 800815e:	f7f8 fa4b 	bl	80005f8 <__aeabi_dmul>
 8008162:	4680      	mov	r8, r0
 8008164:	4689      	mov	r9, r1
 8008166:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800816a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800816e:	931b      	str	r3, [sp, #108]	; 0x6c
 8008170:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8008174:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8008178:	e79b      	b.n	80080b2 <_strtod_l+0x9b2>
 800817a:	f1ba 0f01 	cmp.w	sl, #1
 800817e:	d102      	bne.n	8008186 <_strtod_l+0xa86>
 8008180:	2f00      	cmp	r7, #0
 8008182:	f43f ad7e 	beq.w	8007c82 <_strtod_l+0x582>
 8008186:	4b61      	ldr	r3, [pc, #388]	; (800830c <_strtod_l+0xc0c>)
 8008188:	2200      	movs	r2, #0
 800818a:	e78c      	b.n	80080a6 <_strtod_l+0x9a6>
 800818c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8008308 <_strtod_l+0xc08>
 8008190:	f04f 0800 	mov.w	r8, #0
 8008194:	e7e7      	b.n	8008166 <_strtod_l+0xa66>
 8008196:	4b5c      	ldr	r3, [pc, #368]	; (8008308 <_strtod_l+0xc08>)
 8008198:	4640      	mov	r0, r8
 800819a:	4649      	mov	r1, r9
 800819c:	2200      	movs	r2, #0
 800819e:	f7f8 fa2b 	bl	80005f8 <__aeabi_dmul>
 80081a2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80081a4:	4680      	mov	r8, r0
 80081a6:	4689      	mov	r9, r1
 80081a8:	b933      	cbnz	r3, 80081b8 <_strtod_l+0xab8>
 80081aa:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80081ae:	9012      	str	r0, [sp, #72]	; 0x48
 80081b0:	9313      	str	r3, [sp, #76]	; 0x4c
 80081b2:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80081b6:	e7dd      	b.n	8008174 <_strtod_l+0xa74>
 80081b8:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80081bc:	e7f9      	b.n	80081b2 <_strtod_l+0xab2>
 80081be:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80081c2:	9b04      	ldr	r3, [sp, #16]
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d1a8      	bne.n	800811a <_strtod_l+0xa1a>
 80081c8:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80081cc:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80081ce:	0d1b      	lsrs	r3, r3, #20
 80081d0:	051b      	lsls	r3, r3, #20
 80081d2:	429a      	cmp	r2, r3
 80081d4:	d1a1      	bne.n	800811a <_strtod_l+0xa1a>
 80081d6:	4640      	mov	r0, r8
 80081d8:	4649      	mov	r1, r9
 80081da:	f7f8 fd6d 	bl	8000cb8 <__aeabi_d2lz>
 80081de:	f7f8 f9dd 	bl	800059c <__aeabi_l2d>
 80081e2:	4602      	mov	r2, r0
 80081e4:	460b      	mov	r3, r1
 80081e6:	4640      	mov	r0, r8
 80081e8:	4649      	mov	r1, r9
 80081ea:	f7f8 f84d 	bl	8000288 <__aeabi_dsub>
 80081ee:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80081f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80081f4:	ea43 030a 	orr.w	r3, r3, sl
 80081f8:	4313      	orrs	r3, r2
 80081fa:	4680      	mov	r8, r0
 80081fc:	4689      	mov	r9, r1
 80081fe:	d053      	beq.n	80082a8 <_strtod_l+0xba8>
 8008200:	a335      	add	r3, pc, #212	; (adr r3, 80082d8 <_strtod_l+0xbd8>)
 8008202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008206:	f7f8 fc69 	bl	8000adc <__aeabi_dcmplt>
 800820a:	2800      	cmp	r0, #0
 800820c:	f47f acce 	bne.w	8007bac <_strtod_l+0x4ac>
 8008210:	a333      	add	r3, pc, #204	; (adr r3, 80082e0 <_strtod_l+0xbe0>)
 8008212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008216:	4640      	mov	r0, r8
 8008218:	4649      	mov	r1, r9
 800821a:	f7f8 fc7d 	bl	8000b18 <__aeabi_dcmpgt>
 800821e:	2800      	cmp	r0, #0
 8008220:	f43f af7b 	beq.w	800811a <_strtod_l+0xa1a>
 8008224:	e4c2      	b.n	8007bac <_strtod_l+0x4ac>
 8008226:	9b04      	ldr	r3, [sp, #16]
 8008228:	b333      	cbz	r3, 8008278 <_strtod_l+0xb78>
 800822a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800822c:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008230:	d822      	bhi.n	8008278 <_strtod_l+0xb78>
 8008232:	a32d      	add	r3, pc, #180	; (adr r3, 80082e8 <_strtod_l+0xbe8>)
 8008234:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008238:	4640      	mov	r0, r8
 800823a:	4649      	mov	r1, r9
 800823c:	f7f8 fc58 	bl	8000af0 <__aeabi_dcmple>
 8008240:	b1a0      	cbz	r0, 800826c <_strtod_l+0xb6c>
 8008242:	4649      	mov	r1, r9
 8008244:	4640      	mov	r0, r8
 8008246:	f7f8 fcaf 	bl	8000ba8 <__aeabi_d2uiz>
 800824a:	2801      	cmp	r0, #1
 800824c:	bf38      	it	cc
 800824e:	2001      	movcc	r0, #1
 8008250:	f7f8 f958 	bl	8000504 <__aeabi_ui2d>
 8008254:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008256:	4680      	mov	r8, r0
 8008258:	4689      	mov	r9, r1
 800825a:	bb13      	cbnz	r3, 80082a2 <_strtod_l+0xba2>
 800825c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008260:	9014      	str	r0, [sp, #80]	; 0x50
 8008262:	9315      	str	r3, [sp, #84]	; 0x54
 8008264:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008268:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800826c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800826e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8008270:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008274:	1a9b      	subs	r3, r3, r2
 8008276:	930d      	str	r3, [sp, #52]	; 0x34
 8008278:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800827c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008280:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8008284:	f001 fe54 	bl	8009f30 <__ulp>
 8008288:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800828c:	ec53 2b10 	vmov	r2, r3, d0
 8008290:	f7f8 f9b2 	bl	80005f8 <__aeabi_dmul>
 8008294:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008298:	f7f7 fff8 	bl	800028c <__adddf3>
 800829c:	4682      	mov	sl, r0
 800829e:	468b      	mov	fp, r1
 80082a0:	e78f      	b.n	80081c2 <_strtod_l+0xac2>
 80082a2:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80082a6:	e7dd      	b.n	8008264 <_strtod_l+0xb64>
 80082a8:	a311      	add	r3, pc, #68	; (adr r3, 80082f0 <_strtod_l+0xbf0>)
 80082aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082ae:	f7f8 fc15 	bl	8000adc <__aeabi_dcmplt>
 80082b2:	e7b4      	b.n	800821e <_strtod_l+0xb1e>
 80082b4:	2300      	movs	r3, #0
 80082b6:	930e      	str	r3, [sp, #56]	; 0x38
 80082b8:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80082ba:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80082bc:	6013      	str	r3, [r2, #0]
 80082be:	f7ff ba65 	b.w	800778c <_strtod_l+0x8c>
 80082c2:	2b65      	cmp	r3, #101	; 0x65
 80082c4:	f43f ab5d 	beq.w	8007982 <_strtod_l+0x282>
 80082c8:	2b45      	cmp	r3, #69	; 0x45
 80082ca:	f43f ab5a 	beq.w	8007982 <_strtod_l+0x282>
 80082ce:	2201      	movs	r2, #1
 80082d0:	f7ff bb92 	b.w	80079f8 <_strtod_l+0x2f8>
 80082d4:	f3af 8000 	nop.w
 80082d8:	94a03595 	.word	0x94a03595
 80082dc:	3fdfffff 	.word	0x3fdfffff
 80082e0:	35afe535 	.word	0x35afe535
 80082e4:	3fe00000 	.word	0x3fe00000
 80082e8:	ffc00000 	.word	0xffc00000
 80082ec:	41dfffff 	.word	0x41dfffff
 80082f0:	94a03595 	.word	0x94a03595
 80082f4:	3fcfffff 	.word	0x3fcfffff
 80082f8:	3ff00000 	.word	0x3ff00000
 80082fc:	7ff00000 	.word	0x7ff00000
 8008300:	7fe00000 	.word	0x7fe00000
 8008304:	7c9fffff 	.word	0x7c9fffff
 8008308:	3fe00000 	.word	0x3fe00000
 800830c:	bff00000 	.word	0xbff00000
 8008310:	7fefffff 	.word	0x7fefffff

08008314 <_strtod_r>:
 8008314:	4b01      	ldr	r3, [pc, #4]	; (800831c <_strtod_r+0x8>)
 8008316:	f7ff b9f3 	b.w	8007700 <_strtod_l>
 800831a:	bf00      	nop
 800831c:	20000074 	.word	0x20000074

08008320 <_strtol_l.isra.0>:
 8008320:	2b01      	cmp	r3, #1
 8008322:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008326:	d001      	beq.n	800832c <_strtol_l.isra.0+0xc>
 8008328:	2b24      	cmp	r3, #36	; 0x24
 800832a:	d906      	bls.n	800833a <_strtol_l.isra.0+0x1a>
 800832c:	f7fe fafa 	bl	8006924 <__errno>
 8008330:	2316      	movs	r3, #22
 8008332:	6003      	str	r3, [r0, #0]
 8008334:	2000      	movs	r0, #0
 8008336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800833a:	4f3a      	ldr	r7, [pc, #232]	; (8008424 <_strtol_l.isra.0+0x104>)
 800833c:	468e      	mov	lr, r1
 800833e:	4676      	mov	r6, lr
 8008340:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8008344:	5de5      	ldrb	r5, [r4, r7]
 8008346:	f015 0508 	ands.w	r5, r5, #8
 800834a:	d1f8      	bne.n	800833e <_strtol_l.isra.0+0x1e>
 800834c:	2c2d      	cmp	r4, #45	; 0x2d
 800834e:	d134      	bne.n	80083ba <_strtol_l.isra.0+0x9a>
 8008350:	f89e 4000 	ldrb.w	r4, [lr]
 8008354:	f04f 0801 	mov.w	r8, #1
 8008358:	f106 0e02 	add.w	lr, r6, #2
 800835c:	2b00      	cmp	r3, #0
 800835e:	d05c      	beq.n	800841a <_strtol_l.isra.0+0xfa>
 8008360:	2b10      	cmp	r3, #16
 8008362:	d10c      	bne.n	800837e <_strtol_l.isra.0+0x5e>
 8008364:	2c30      	cmp	r4, #48	; 0x30
 8008366:	d10a      	bne.n	800837e <_strtol_l.isra.0+0x5e>
 8008368:	f89e 4000 	ldrb.w	r4, [lr]
 800836c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8008370:	2c58      	cmp	r4, #88	; 0x58
 8008372:	d14d      	bne.n	8008410 <_strtol_l.isra.0+0xf0>
 8008374:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8008378:	2310      	movs	r3, #16
 800837a:	f10e 0e02 	add.w	lr, lr, #2
 800837e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8008382:	f10c 3cff 	add.w	ip, ip, #4294967295
 8008386:	2600      	movs	r6, #0
 8008388:	fbbc f9f3 	udiv	r9, ip, r3
 800838c:	4635      	mov	r5, r6
 800838e:	fb03 ca19 	mls	sl, r3, r9, ip
 8008392:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8008396:	2f09      	cmp	r7, #9
 8008398:	d818      	bhi.n	80083cc <_strtol_l.isra.0+0xac>
 800839a:	463c      	mov	r4, r7
 800839c:	42a3      	cmp	r3, r4
 800839e:	dd24      	ble.n	80083ea <_strtol_l.isra.0+0xca>
 80083a0:	2e00      	cmp	r6, #0
 80083a2:	db1f      	blt.n	80083e4 <_strtol_l.isra.0+0xc4>
 80083a4:	45a9      	cmp	r9, r5
 80083a6:	d31d      	bcc.n	80083e4 <_strtol_l.isra.0+0xc4>
 80083a8:	d101      	bne.n	80083ae <_strtol_l.isra.0+0x8e>
 80083aa:	45a2      	cmp	sl, r4
 80083ac:	db1a      	blt.n	80083e4 <_strtol_l.isra.0+0xc4>
 80083ae:	fb05 4503 	mla	r5, r5, r3, r4
 80083b2:	2601      	movs	r6, #1
 80083b4:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80083b8:	e7eb      	b.n	8008392 <_strtol_l.isra.0+0x72>
 80083ba:	2c2b      	cmp	r4, #43	; 0x2b
 80083bc:	bf08      	it	eq
 80083be:	f89e 4000 	ldrbeq.w	r4, [lr]
 80083c2:	46a8      	mov	r8, r5
 80083c4:	bf08      	it	eq
 80083c6:	f106 0e02 	addeq.w	lr, r6, #2
 80083ca:	e7c7      	b.n	800835c <_strtol_l.isra.0+0x3c>
 80083cc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80083d0:	2f19      	cmp	r7, #25
 80083d2:	d801      	bhi.n	80083d8 <_strtol_l.isra.0+0xb8>
 80083d4:	3c37      	subs	r4, #55	; 0x37
 80083d6:	e7e1      	b.n	800839c <_strtol_l.isra.0+0x7c>
 80083d8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80083dc:	2f19      	cmp	r7, #25
 80083de:	d804      	bhi.n	80083ea <_strtol_l.isra.0+0xca>
 80083e0:	3c57      	subs	r4, #87	; 0x57
 80083e2:	e7db      	b.n	800839c <_strtol_l.isra.0+0x7c>
 80083e4:	f04f 36ff 	mov.w	r6, #4294967295
 80083e8:	e7e4      	b.n	80083b4 <_strtol_l.isra.0+0x94>
 80083ea:	2e00      	cmp	r6, #0
 80083ec:	da05      	bge.n	80083fa <_strtol_l.isra.0+0xda>
 80083ee:	2322      	movs	r3, #34	; 0x22
 80083f0:	6003      	str	r3, [r0, #0]
 80083f2:	4665      	mov	r5, ip
 80083f4:	b942      	cbnz	r2, 8008408 <_strtol_l.isra.0+0xe8>
 80083f6:	4628      	mov	r0, r5
 80083f8:	e79d      	b.n	8008336 <_strtol_l.isra.0+0x16>
 80083fa:	f1b8 0f00 	cmp.w	r8, #0
 80083fe:	d000      	beq.n	8008402 <_strtol_l.isra.0+0xe2>
 8008400:	426d      	negs	r5, r5
 8008402:	2a00      	cmp	r2, #0
 8008404:	d0f7      	beq.n	80083f6 <_strtol_l.isra.0+0xd6>
 8008406:	b10e      	cbz	r6, 800840c <_strtol_l.isra.0+0xec>
 8008408:	f10e 31ff 	add.w	r1, lr, #4294967295
 800840c:	6011      	str	r1, [r2, #0]
 800840e:	e7f2      	b.n	80083f6 <_strtol_l.isra.0+0xd6>
 8008410:	2430      	movs	r4, #48	; 0x30
 8008412:	2b00      	cmp	r3, #0
 8008414:	d1b3      	bne.n	800837e <_strtol_l.isra.0+0x5e>
 8008416:	2308      	movs	r3, #8
 8008418:	e7b1      	b.n	800837e <_strtol_l.isra.0+0x5e>
 800841a:	2c30      	cmp	r4, #48	; 0x30
 800841c:	d0a4      	beq.n	8008368 <_strtol_l.isra.0+0x48>
 800841e:	230a      	movs	r3, #10
 8008420:	e7ad      	b.n	800837e <_strtol_l.isra.0+0x5e>
 8008422:	bf00      	nop
 8008424:	0800b431 	.word	0x0800b431

08008428 <_strtol_r>:
 8008428:	f7ff bf7a 	b.w	8008320 <_strtol_l.isra.0>

0800842c <quorem>:
 800842c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008430:	6903      	ldr	r3, [r0, #16]
 8008432:	690c      	ldr	r4, [r1, #16]
 8008434:	42a3      	cmp	r3, r4
 8008436:	4607      	mov	r7, r0
 8008438:	f2c0 8081 	blt.w	800853e <quorem+0x112>
 800843c:	3c01      	subs	r4, #1
 800843e:	f101 0814 	add.w	r8, r1, #20
 8008442:	f100 0514 	add.w	r5, r0, #20
 8008446:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800844a:	9301      	str	r3, [sp, #4]
 800844c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008450:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008454:	3301      	adds	r3, #1
 8008456:	429a      	cmp	r2, r3
 8008458:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800845c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008460:	fbb2 f6f3 	udiv	r6, r2, r3
 8008464:	d331      	bcc.n	80084ca <quorem+0x9e>
 8008466:	f04f 0e00 	mov.w	lr, #0
 800846a:	4640      	mov	r0, r8
 800846c:	46ac      	mov	ip, r5
 800846e:	46f2      	mov	sl, lr
 8008470:	f850 2b04 	ldr.w	r2, [r0], #4
 8008474:	b293      	uxth	r3, r2
 8008476:	fb06 e303 	mla	r3, r6, r3, lr
 800847a:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800847e:	b29b      	uxth	r3, r3
 8008480:	ebaa 0303 	sub.w	r3, sl, r3
 8008484:	0c12      	lsrs	r2, r2, #16
 8008486:	f8dc a000 	ldr.w	sl, [ip]
 800848a:	fb06 e202 	mla	r2, r6, r2, lr
 800848e:	fa13 f38a 	uxtah	r3, r3, sl
 8008492:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008496:	fa1f fa82 	uxth.w	sl, r2
 800849a:	f8dc 2000 	ldr.w	r2, [ip]
 800849e:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 80084a2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084a6:	b29b      	uxth	r3, r3
 80084a8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084ac:	4581      	cmp	r9, r0
 80084ae:	f84c 3b04 	str.w	r3, [ip], #4
 80084b2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 80084b6:	d2db      	bcs.n	8008470 <quorem+0x44>
 80084b8:	f855 300b 	ldr.w	r3, [r5, fp]
 80084bc:	b92b      	cbnz	r3, 80084ca <quorem+0x9e>
 80084be:	9b01      	ldr	r3, [sp, #4]
 80084c0:	3b04      	subs	r3, #4
 80084c2:	429d      	cmp	r5, r3
 80084c4:	461a      	mov	r2, r3
 80084c6:	d32e      	bcc.n	8008526 <quorem+0xfa>
 80084c8:	613c      	str	r4, [r7, #16]
 80084ca:	4638      	mov	r0, r7
 80084cc:	f001 fc8c 	bl	8009de8 <__mcmp>
 80084d0:	2800      	cmp	r0, #0
 80084d2:	db24      	blt.n	800851e <quorem+0xf2>
 80084d4:	3601      	adds	r6, #1
 80084d6:	4628      	mov	r0, r5
 80084d8:	f04f 0c00 	mov.w	ip, #0
 80084dc:	f858 2b04 	ldr.w	r2, [r8], #4
 80084e0:	f8d0 e000 	ldr.w	lr, [r0]
 80084e4:	b293      	uxth	r3, r2
 80084e6:	ebac 0303 	sub.w	r3, ip, r3
 80084ea:	0c12      	lsrs	r2, r2, #16
 80084ec:	fa13 f38e 	uxtah	r3, r3, lr
 80084f0:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 80084f4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80084fe:	45c1      	cmp	r9, r8
 8008500:	f840 3b04 	str.w	r3, [r0], #4
 8008504:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008508:	d2e8      	bcs.n	80084dc <quorem+0xb0>
 800850a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800850e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008512:	b922      	cbnz	r2, 800851e <quorem+0xf2>
 8008514:	3b04      	subs	r3, #4
 8008516:	429d      	cmp	r5, r3
 8008518:	461a      	mov	r2, r3
 800851a:	d30a      	bcc.n	8008532 <quorem+0x106>
 800851c:	613c      	str	r4, [r7, #16]
 800851e:	4630      	mov	r0, r6
 8008520:	b003      	add	sp, #12
 8008522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008526:	6812      	ldr	r2, [r2, #0]
 8008528:	3b04      	subs	r3, #4
 800852a:	2a00      	cmp	r2, #0
 800852c:	d1cc      	bne.n	80084c8 <quorem+0x9c>
 800852e:	3c01      	subs	r4, #1
 8008530:	e7c7      	b.n	80084c2 <quorem+0x96>
 8008532:	6812      	ldr	r2, [r2, #0]
 8008534:	3b04      	subs	r3, #4
 8008536:	2a00      	cmp	r2, #0
 8008538:	d1f0      	bne.n	800851c <quorem+0xf0>
 800853a:	3c01      	subs	r4, #1
 800853c:	e7eb      	b.n	8008516 <quorem+0xea>
 800853e:	2000      	movs	r0, #0
 8008540:	e7ee      	b.n	8008520 <quorem+0xf4>
 8008542:	0000      	movs	r0, r0
 8008544:	0000      	movs	r0, r0
	...

08008548 <_dtoa_r>:
 8008548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800854c:	ed2d 8b02 	vpush	{d8}
 8008550:	ec57 6b10 	vmov	r6, r7, d0
 8008554:	b095      	sub	sp, #84	; 0x54
 8008556:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008558:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800855c:	9105      	str	r1, [sp, #20]
 800855e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8008562:	4604      	mov	r4, r0
 8008564:	9209      	str	r2, [sp, #36]	; 0x24
 8008566:	930f      	str	r3, [sp, #60]	; 0x3c
 8008568:	b975      	cbnz	r5, 8008588 <_dtoa_r+0x40>
 800856a:	2010      	movs	r0, #16
 800856c:	f001 f94c 	bl	8009808 <malloc>
 8008570:	4602      	mov	r2, r0
 8008572:	6260      	str	r0, [r4, #36]	; 0x24
 8008574:	b920      	cbnz	r0, 8008580 <_dtoa_r+0x38>
 8008576:	4bb2      	ldr	r3, [pc, #712]	; (8008840 <_dtoa_r+0x2f8>)
 8008578:	21ea      	movs	r1, #234	; 0xea
 800857a:	48b2      	ldr	r0, [pc, #712]	; (8008844 <_dtoa_r+0x2fc>)
 800857c:	f002 f874 	bl	800a668 <__assert_func>
 8008580:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8008584:	6005      	str	r5, [r0, #0]
 8008586:	60c5      	str	r5, [r0, #12]
 8008588:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800858a:	6819      	ldr	r1, [r3, #0]
 800858c:	b151      	cbz	r1, 80085a4 <_dtoa_r+0x5c>
 800858e:	685a      	ldr	r2, [r3, #4]
 8008590:	604a      	str	r2, [r1, #4]
 8008592:	2301      	movs	r3, #1
 8008594:	4093      	lsls	r3, r2
 8008596:	608b      	str	r3, [r1, #8]
 8008598:	4620      	mov	r0, r4
 800859a:	f001 f99d 	bl	80098d8 <_Bfree>
 800859e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80085a0:	2200      	movs	r2, #0
 80085a2:	601a      	str	r2, [r3, #0]
 80085a4:	1e3b      	subs	r3, r7, #0
 80085a6:	bfb9      	ittee	lt
 80085a8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80085ac:	9303      	strlt	r3, [sp, #12]
 80085ae:	2300      	movge	r3, #0
 80085b0:	f8c8 3000 	strge.w	r3, [r8]
 80085b4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 80085b8:	4ba3      	ldr	r3, [pc, #652]	; (8008848 <_dtoa_r+0x300>)
 80085ba:	bfbc      	itt	lt
 80085bc:	2201      	movlt	r2, #1
 80085be:	f8c8 2000 	strlt.w	r2, [r8]
 80085c2:	ea33 0309 	bics.w	r3, r3, r9
 80085c6:	d11b      	bne.n	8008600 <_dtoa_r+0xb8>
 80085c8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80085ca:	f242 730f 	movw	r3, #9999	; 0x270f
 80085ce:	6013      	str	r3, [r2, #0]
 80085d0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80085d4:	4333      	orrs	r3, r6
 80085d6:	f000 857a 	beq.w	80090ce <_dtoa_r+0xb86>
 80085da:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80085dc:	b963      	cbnz	r3, 80085f8 <_dtoa_r+0xb0>
 80085de:	4b9b      	ldr	r3, [pc, #620]	; (800884c <_dtoa_r+0x304>)
 80085e0:	e024      	b.n	800862c <_dtoa_r+0xe4>
 80085e2:	4b9b      	ldr	r3, [pc, #620]	; (8008850 <_dtoa_r+0x308>)
 80085e4:	9300      	str	r3, [sp, #0]
 80085e6:	3308      	adds	r3, #8
 80085e8:	9a21      	ldr	r2, [sp, #132]	; 0x84
 80085ea:	6013      	str	r3, [r2, #0]
 80085ec:	9800      	ldr	r0, [sp, #0]
 80085ee:	b015      	add	sp, #84	; 0x54
 80085f0:	ecbd 8b02 	vpop	{d8}
 80085f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80085f8:	4b94      	ldr	r3, [pc, #592]	; (800884c <_dtoa_r+0x304>)
 80085fa:	9300      	str	r3, [sp, #0]
 80085fc:	3303      	adds	r3, #3
 80085fe:	e7f3      	b.n	80085e8 <_dtoa_r+0xa0>
 8008600:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008604:	2200      	movs	r2, #0
 8008606:	ec51 0b17 	vmov	r0, r1, d7
 800860a:	2300      	movs	r3, #0
 800860c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8008610:	f7f8 fa5a 	bl	8000ac8 <__aeabi_dcmpeq>
 8008614:	4680      	mov	r8, r0
 8008616:	b158      	cbz	r0, 8008630 <_dtoa_r+0xe8>
 8008618:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800861a:	2301      	movs	r3, #1
 800861c:	6013      	str	r3, [r2, #0]
 800861e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008620:	2b00      	cmp	r3, #0
 8008622:	f000 8551 	beq.w	80090c8 <_dtoa_r+0xb80>
 8008626:	488b      	ldr	r0, [pc, #556]	; (8008854 <_dtoa_r+0x30c>)
 8008628:	6018      	str	r0, [r3, #0]
 800862a:	1e43      	subs	r3, r0, #1
 800862c:	9300      	str	r3, [sp, #0]
 800862e:	e7dd      	b.n	80085ec <_dtoa_r+0xa4>
 8008630:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8008634:	aa12      	add	r2, sp, #72	; 0x48
 8008636:	a913      	add	r1, sp, #76	; 0x4c
 8008638:	4620      	mov	r0, r4
 800863a:	f001 fcf5 	bl	800a028 <__d2b>
 800863e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8008642:	4683      	mov	fp, r0
 8008644:	2d00      	cmp	r5, #0
 8008646:	d07c      	beq.n	8008742 <_dtoa_r+0x1fa>
 8008648:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800864a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800864e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008652:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8008656:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800865a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800865e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8008662:	4b7d      	ldr	r3, [pc, #500]	; (8008858 <_dtoa_r+0x310>)
 8008664:	2200      	movs	r2, #0
 8008666:	4630      	mov	r0, r6
 8008668:	4639      	mov	r1, r7
 800866a:	f7f7 fe0d 	bl	8000288 <__aeabi_dsub>
 800866e:	a36e      	add	r3, pc, #440	; (adr r3, 8008828 <_dtoa_r+0x2e0>)
 8008670:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008674:	f7f7 ffc0 	bl	80005f8 <__aeabi_dmul>
 8008678:	a36d      	add	r3, pc, #436	; (adr r3, 8008830 <_dtoa_r+0x2e8>)
 800867a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800867e:	f7f7 fe05 	bl	800028c <__adddf3>
 8008682:	4606      	mov	r6, r0
 8008684:	4628      	mov	r0, r5
 8008686:	460f      	mov	r7, r1
 8008688:	f7f7 ff4c 	bl	8000524 <__aeabi_i2d>
 800868c:	a36a      	add	r3, pc, #424	; (adr r3, 8008838 <_dtoa_r+0x2f0>)
 800868e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008692:	f7f7 ffb1 	bl	80005f8 <__aeabi_dmul>
 8008696:	4602      	mov	r2, r0
 8008698:	460b      	mov	r3, r1
 800869a:	4630      	mov	r0, r6
 800869c:	4639      	mov	r1, r7
 800869e:	f7f7 fdf5 	bl	800028c <__adddf3>
 80086a2:	4606      	mov	r6, r0
 80086a4:	460f      	mov	r7, r1
 80086a6:	f7f8 fa57 	bl	8000b58 <__aeabi_d2iz>
 80086aa:	2200      	movs	r2, #0
 80086ac:	4682      	mov	sl, r0
 80086ae:	2300      	movs	r3, #0
 80086b0:	4630      	mov	r0, r6
 80086b2:	4639      	mov	r1, r7
 80086b4:	f7f8 fa12 	bl	8000adc <__aeabi_dcmplt>
 80086b8:	b148      	cbz	r0, 80086ce <_dtoa_r+0x186>
 80086ba:	4650      	mov	r0, sl
 80086bc:	f7f7 ff32 	bl	8000524 <__aeabi_i2d>
 80086c0:	4632      	mov	r2, r6
 80086c2:	463b      	mov	r3, r7
 80086c4:	f7f8 fa00 	bl	8000ac8 <__aeabi_dcmpeq>
 80086c8:	b908      	cbnz	r0, 80086ce <_dtoa_r+0x186>
 80086ca:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086ce:	f1ba 0f16 	cmp.w	sl, #22
 80086d2:	d854      	bhi.n	800877e <_dtoa_r+0x236>
 80086d4:	4b61      	ldr	r3, [pc, #388]	; (800885c <_dtoa_r+0x314>)
 80086d6:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80086da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80086de:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80086e2:	f7f8 f9fb 	bl	8000adc <__aeabi_dcmplt>
 80086e6:	2800      	cmp	r0, #0
 80086e8:	d04b      	beq.n	8008782 <_dtoa_r+0x23a>
 80086ea:	f10a 3aff 	add.w	sl, sl, #4294967295
 80086ee:	2300      	movs	r3, #0
 80086f0:	930e      	str	r3, [sp, #56]	; 0x38
 80086f2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80086f4:	1b5d      	subs	r5, r3, r5
 80086f6:	1e6b      	subs	r3, r5, #1
 80086f8:	9304      	str	r3, [sp, #16]
 80086fa:	bf43      	ittte	mi
 80086fc:	2300      	movmi	r3, #0
 80086fe:	f1c5 0801 	rsbmi	r8, r5, #1
 8008702:	9304      	strmi	r3, [sp, #16]
 8008704:	f04f 0800 	movpl.w	r8, #0
 8008708:	f1ba 0f00 	cmp.w	sl, #0
 800870c:	db3b      	blt.n	8008786 <_dtoa_r+0x23e>
 800870e:	9b04      	ldr	r3, [sp, #16]
 8008710:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8008714:	4453      	add	r3, sl
 8008716:	9304      	str	r3, [sp, #16]
 8008718:	2300      	movs	r3, #0
 800871a:	9306      	str	r3, [sp, #24]
 800871c:	9b05      	ldr	r3, [sp, #20]
 800871e:	2b09      	cmp	r3, #9
 8008720:	d869      	bhi.n	80087f6 <_dtoa_r+0x2ae>
 8008722:	2b05      	cmp	r3, #5
 8008724:	bfc4      	itt	gt
 8008726:	3b04      	subgt	r3, #4
 8008728:	9305      	strgt	r3, [sp, #20]
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	f1a3 0302 	sub.w	r3, r3, #2
 8008730:	bfcc      	ite	gt
 8008732:	2500      	movgt	r5, #0
 8008734:	2501      	movle	r5, #1
 8008736:	2b03      	cmp	r3, #3
 8008738:	d869      	bhi.n	800880e <_dtoa_r+0x2c6>
 800873a:	e8df f003 	tbb	[pc, r3]
 800873e:	4e2c      	.short	0x4e2c
 8008740:	5a4c      	.short	0x5a4c
 8008742:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8008746:	441d      	add	r5, r3
 8008748:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800874c:	2b20      	cmp	r3, #32
 800874e:	bfc1      	itttt	gt
 8008750:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8008754:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008758:	fa09 f303 	lslgt.w	r3, r9, r3
 800875c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008760:	bfda      	itte	le
 8008762:	f1c3 0320 	rsble	r3, r3, #32
 8008766:	fa06 f003 	lslle.w	r0, r6, r3
 800876a:	4318      	orrgt	r0, r3
 800876c:	f7f7 feca 	bl	8000504 <__aeabi_ui2d>
 8008770:	2301      	movs	r3, #1
 8008772:	4606      	mov	r6, r0
 8008774:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008778:	3d01      	subs	r5, #1
 800877a:	9310      	str	r3, [sp, #64]	; 0x40
 800877c:	e771      	b.n	8008662 <_dtoa_r+0x11a>
 800877e:	2301      	movs	r3, #1
 8008780:	e7b6      	b.n	80086f0 <_dtoa_r+0x1a8>
 8008782:	900e      	str	r0, [sp, #56]	; 0x38
 8008784:	e7b5      	b.n	80086f2 <_dtoa_r+0x1aa>
 8008786:	f1ca 0300 	rsb	r3, sl, #0
 800878a:	9306      	str	r3, [sp, #24]
 800878c:	2300      	movs	r3, #0
 800878e:	eba8 080a 	sub.w	r8, r8, sl
 8008792:	930d      	str	r3, [sp, #52]	; 0x34
 8008794:	e7c2      	b.n	800871c <_dtoa_r+0x1d4>
 8008796:	2300      	movs	r3, #0
 8008798:	9308      	str	r3, [sp, #32]
 800879a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800879c:	2b00      	cmp	r3, #0
 800879e:	dc39      	bgt.n	8008814 <_dtoa_r+0x2cc>
 80087a0:	f04f 0901 	mov.w	r9, #1
 80087a4:	f8cd 9004 	str.w	r9, [sp, #4]
 80087a8:	464b      	mov	r3, r9
 80087aa:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 80087ae:	6a60      	ldr	r0, [r4, #36]	; 0x24
 80087b0:	2200      	movs	r2, #0
 80087b2:	6042      	str	r2, [r0, #4]
 80087b4:	2204      	movs	r2, #4
 80087b6:	f102 0614 	add.w	r6, r2, #20
 80087ba:	429e      	cmp	r6, r3
 80087bc:	6841      	ldr	r1, [r0, #4]
 80087be:	d92f      	bls.n	8008820 <_dtoa_r+0x2d8>
 80087c0:	4620      	mov	r0, r4
 80087c2:	f001 f849 	bl	8009858 <_Balloc>
 80087c6:	9000      	str	r0, [sp, #0]
 80087c8:	2800      	cmp	r0, #0
 80087ca:	d14b      	bne.n	8008864 <_dtoa_r+0x31c>
 80087cc:	4b24      	ldr	r3, [pc, #144]	; (8008860 <_dtoa_r+0x318>)
 80087ce:	4602      	mov	r2, r0
 80087d0:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 80087d4:	e6d1      	b.n	800857a <_dtoa_r+0x32>
 80087d6:	2301      	movs	r3, #1
 80087d8:	e7de      	b.n	8008798 <_dtoa_r+0x250>
 80087da:	2300      	movs	r3, #0
 80087dc:	9308      	str	r3, [sp, #32]
 80087de:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80087e0:	eb0a 0903 	add.w	r9, sl, r3
 80087e4:	f109 0301 	add.w	r3, r9, #1
 80087e8:	2b01      	cmp	r3, #1
 80087ea:	9301      	str	r3, [sp, #4]
 80087ec:	bfb8      	it	lt
 80087ee:	2301      	movlt	r3, #1
 80087f0:	e7dd      	b.n	80087ae <_dtoa_r+0x266>
 80087f2:	2301      	movs	r3, #1
 80087f4:	e7f2      	b.n	80087dc <_dtoa_r+0x294>
 80087f6:	2501      	movs	r5, #1
 80087f8:	2300      	movs	r3, #0
 80087fa:	9305      	str	r3, [sp, #20]
 80087fc:	9508      	str	r5, [sp, #32]
 80087fe:	f04f 39ff 	mov.w	r9, #4294967295
 8008802:	2200      	movs	r2, #0
 8008804:	f8cd 9004 	str.w	r9, [sp, #4]
 8008808:	2312      	movs	r3, #18
 800880a:	9209      	str	r2, [sp, #36]	; 0x24
 800880c:	e7cf      	b.n	80087ae <_dtoa_r+0x266>
 800880e:	2301      	movs	r3, #1
 8008810:	9308      	str	r3, [sp, #32]
 8008812:	e7f4      	b.n	80087fe <_dtoa_r+0x2b6>
 8008814:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8008818:	f8cd 9004 	str.w	r9, [sp, #4]
 800881c:	464b      	mov	r3, r9
 800881e:	e7c6      	b.n	80087ae <_dtoa_r+0x266>
 8008820:	3101      	adds	r1, #1
 8008822:	6041      	str	r1, [r0, #4]
 8008824:	0052      	lsls	r2, r2, #1
 8008826:	e7c6      	b.n	80087b6 <_dtoa_r+0x26e>
 8008828:	636f4361 	.word	0x636f4361
 800882c:	3fd287a7 	.word	0x3fd287a7
 8008830:	8b60c8b3 	.word	0x8b60c8b3
 8008834:	3fc68a28 	.word	0x3fc68a28
 8008838:	509f79fb 	.word	0x509f79fb
 800883c:	3fd34413 	.word	0x3fd34413
 8008840:	0800b53e 	.word	0x0800b53e
 8008844:	0800b555 	.word	0x0800b555
 8008848:	7ff00000 	.word	0x7ff00000
 800884c:	0800b53a 	.word	0x0800b53a
 8008850:	0800b531 	.word	0x0800b531
 8008854:	0800b3b1 	.word	0x0800b3b1
 8008858:	3ff80000 	.word	0x3ff80000
 800885c:	0800b6d0 	.word	0x0800b6d0
 8008860:	0800b5b4 	.word	0x0800b5b4
 8008864:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008866:	9a00      	ldr	r2, [sp, #0]
 8008868:	601a      	str	r2, [r3, #0]
 800886a:	9b01      	ldr	r3, [sp, #4]
 800886c:	2b0e      	cmp	r3, #14
 800886e:	f200 80ad 	bhi.w	80089cc <_dtoa_r+0x484>
 8008872:	2d00      	cmp	r5, #0
 8008874:	f000 80aa 	beq.w	80089cc <_dtoa_r+0x484>
 8008878:	f1ba 0f00 	cmp.w	sl, #0
 800887c:	dd36      	ble.n	80088ec <_dtoa_r+0x3a4>
 800887e:	4ac3      	ldr	r2, [pc, #780]	; (8008b8c <_dtoa_r+0x644>)
 8008880:	f00a 030f 	and.w	r3, sl, #15
 8008884:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008888:	ed93 7b00 	vldr	d7, [r3]
 800888c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008890:	ea4f 172a 	mov.w	r7, sl, asr #4
 8008894:	eeb0 8a47 	vmov.f32	s16, s14
 8008898:	eef0 8a67 	vmov.f32	s17, s15
 800889c:	d016      	beq.n	80088cc <_dtoa_r+0x384>
 800889e:	4bbc      	ldr	r3, [pc, #752]	; (8008b90 <_dtoa_r+0x648>)
 80088a0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80088a4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80088a8:	f7f7 ffd0 	bl	800084c <__aeabi_ddiv>
 80088ac:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088b0:	f007 070f 	and.w	r7, r7, #15
 80088b4:	2503      	movs	r5, #3
 80088b6:	4eb6      	ldr	r6, [pc, #728]	; (8008b90 <_dtoa_r+0x648>)
 80088b8:	b957      	cbnz	r7, 80088d0 <_dtoa_r+0x388>
 80088ba:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80088be:	ec53 2b18 	vmov	r2, r3, d8
 80088c2:	f7f7 ffc3 	bl	800084c <__aeabi_ddiv>
 80088c6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80088ca:	e029      	b.n	8008920 <_dtoa_r+0x3d8>
 80088cc:	2502      	movs	r5, #2
 80088ce:	e7f2      	b.n	80088b6 <_dtoa_r+0x36e>
 80088d0:	07f9      	lsls	r1, r7, #31
 80088d2:	d508      	bpl.n	80088e6 <_dtoa_r+0x39e>
 80088d4:	ec51 0b18 	vmov	r0, r1, d8
 80088d8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80088dc:	f7f7 fe8c 	bl	80005f8 <__aeabi_dmul>
 80088e0:	ec41 0b18 	vmov	d8, r0, r1
 80088e4:	3501      	adds	r5, #1
 80088e6:	107f      	asrs	r7, r7, #1
 80088e8:	3608      	adds	r6, #8
 80088ea:	e7e5      	b.n	80088b8 <_dtoa_r+0x370>
 80088ec:	f000 80a6 	beq.w	8008a3c <_dtoa_r+0x4f4>
 80088f0:	f1ca 0600 	rsb	r6, sl, #0
 80088f4:	4ba5      	ldr	r3, [pc, #660]	; (8008b8c <_dtoa_r+0x644>)
 80088f6:	4fa6      	ldr	r7, [pc, #664]	; (8008b90 <_dtoa_r+0x648>)
 80088f8:	f006 020f 	and.w	r2, r6, #15
 80088fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008900:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008904:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8008908:	f7f7 fe76 	bl	80005f8 <__aeabi_dmul>
 800890c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008910:	1136      	asrs	r6, r6, #4
 8008912:	2300      	movs	r3, #0
 8008914:	2502      	movs	r5, #2
 8008916:	2e00      	cmp	r6, #0
 8008918:	f040 8085 	bne.w	8008a26 <_dtoa_r+0x4de>
 800891c:	2b00      	cmp	r3, #0
 800891e:	d1d2      	bne.n	80088c6 <_dtoa_r+0x37e>
 8008920:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008922:	2b00      	cmp	r3, #0
 8008924:	f000 808c 	beq.w	8008a40 <_dtoa_r+0x4f8>
 8008928:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800892c:	4b99      	ldr	r3, [pc, #612]	; (8008b94 <_dtoa_r+0x64c>)
 800892e:	2200      	movs	r2, #0
 8008930:	4630      	mov	r0, r6
 8008932:	4639      	mov	r1, r7
 8008934:	f7f8 f8d2 	bl	8000adc <__aeabi_dcmplt>
 8008938:	2800      	cmp	r0, #0
 800893a:	f000 8081 	beq.w	8008a40 <_dtoa_r+0x4f8>
 800893e:	9b01      	ldr	r3, [sp, #4]
 8008940:	2b00      	cmp	r3, #0
 8008942:	d07d      	beq.n	8008a40 <_dtoa_r+0x4f8>
 8008944:	f1b9 0f00 	cmp.w	r9, #0
 8008948:	dd3c      	ble.n	80089c4 <_dtoa_r+0x47c>
 800894a:	f10a 33ff 	add.w	r3, sl, #4294967295
 800894e:	9307      	str	r3, [sp, #28]
 8008950:	2200      	movs	r2, #0
 8008952:	4b91      	ldr	r3, [pc, #580]	; (8008b98 <_dtoa_r+0x650>)
 8008954:	4630      	mov	r0, r6
 8008956:	4639      	mov	r1, r7
 8008958:	f7f7 fe4e 	bl	80005f8 <__aeabi_dmul>
 800895c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008960:	3501      	adds	r5, #1
 8008962:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8008966:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800896a:	4628      	mov	r0, r5
 800896c:	f7f7 fdda 	bl	8000524 <__aeabi_i2d>
 8008970:	4632      	mov	r2, r6
 8008972:	463b      	mov	r3, r7
 8008974:	f7f7 fe40 	bl	80005f8 <__aeabi_dmul>
 8008978:	4b88      	ldr	r3, [pc, #544]	; (8008b9c <_dtoa_r+0x654>)
 800897a:	2200      	movs	r2, #0
 800897c:	f7f7 fc86 	bl	800028c <__adddf3>
 8008980:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8008984:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008988:	9303      	str	r3, [sp, #12]
 800898a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800898c:	2b00      	cmp	r3, #0
 800898e:	d15c      	bne.n	8008a4a <_dtoa_r+0x502>
 8008990:	4b83      	ldr	r3, [pc, #524]	; (8008ba0 <_dtoa_r+0x658>)
 8008992:	2200      	movs	r2, #0
 8008994:	4630      	mov	r0, r6
 8008996:	4639      	mov	r1, r7
 8008998:	f7f7 fc76 	bl	8000288 <__aeabi_dsub>
 800899c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80089a0:	4606      	mov	r6, r0
 80089a2:	460f      	mov	r7, r1
 80089a4:	f7f8 f8b8 	bl	8000b18 <__aeabi_dcmpgt>
 80089a8:	2800      	cmp	r0, #0
 80089aa:	f040 8296 	bne.w	8008eda <_dtoa_r+0x992>
 80089ae:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80089b2:	4630      	mov	r0, r6
 80089b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80089b8:	4639      	mov	r1, r7
 80089ba:	f7f8 f88f 	bl	8000adc <__aeabi_dcmplt>
 80089be:	2800      	cmp	r0, #0
 80089c0:	f040 8288 	bne.w	8008ed4 <_dtoa_r+0x98c>
 80089c4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80089c8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80089cc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80089ce:	2b00      	cmp	r3, #0
 80089d0:	f2c0 8158 	blt.w	8008c84 <_dtoa_r+0x73c>
 80089d4:	f1ba 0f0e 	cmp.w	sl, #14
 80089d8:	f300 8154 	bgt.w	8008c84 <_dtoa_r+0x73c>
 80089dc:	4b6b      	ldr	r3, [pc, #428]	; (8008b8c <_dtoa_r+0x644>)
 80089de:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80089e2:	e9d3 8900 	ldrd	r8, r9, [r3]
 80089e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	f280 80e3 	bge.w	8008bb4 <_dtoa_r+0x66c>
 80089ee:	9b01      	ldr	r3, [sp, #4]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	f300 80df 	bgt.w	8008bb4 <_dtoa_r+0x66c>
 80089f6:	f040 826d 	bne.w	8008ed4 <_dtoa_r+0x98c>
 80089fa:	4b69      	ldr	r3, [pc, #420]	; (8008ba0 <_dtoa_r+0x658>)
 80089fc:	2200      	movs	r2, #0
 80089fe:	4640      	mov	r0, r8
 8008a00:	4649      	mov	r1, r9
 8008a02:	f7f7 fdf9 	bl	80005f8 <__aeabi_dmul>
 8008a06:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008a0a:	f7f8 f87b 	bl	8000b04 <__aeabi_dcmpge>
 8008a0e:	9e01      	ldr	r6, [sp, #4]
 8008a10:	4637      	mov	r7, r6
 8008a12:	2800      	cmp	r0, #0
 8008a14:	f040 8243 	bne.w	8008e9e <_dtoa_r+0x956>
 8008a18:	9d00      	ldr	r5, [sp, #0]
 8008a1a:	2331      	movs	r3, #49	; 0x31
 8008a1c:	f805 3b01 	strb.w	r3, [r5], #1
 8008a20:	f10a 0a01 	add.w	sl, sl, #1
 8008a24:	e23f      	b.n	8008ea6 <_dtoa_r+0x95e>
 8008a26:	07f2      	lsls	r2, r6, #31
 8008a28:	d505      	bpl.n	8008a36 <_dtoa_r+0x4ee>
 8008a2a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008a2e:	f7f7 fde3 	bl	80005f8 <__aeabi_dmul>
 8008a32:	3501      	adds	r5, #1
 8008a34:	2301      	movs	r3, #1
 8008a36:	1076      	asrs	r6, r6, #1
 8008a38:	3708      	adds	r7, #8
 8008a3a:	e76c      	b.n	8008916 <_dtoa_r+0x3ce>
 8008a3c:	2502      	movs	r5, #2
 8008a3e:	e76f      	b.n	8008920 <_dtoa_r+0x3d8>
 8008a40:	9b01      	ldr	r3, [sp, #4]
 8008a42:	f8cd a01c 	str.w	sl, [sp, #28]
 8008a46:	930c      	str	r3, [sp, #48]	; 0x30
 8008a48:	e78d      	b.n	8008966 <_dtoa_r+0x41e>
 8008a4a:	9900      	ldr	r1, [sp, #0]
 8008a4c:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008a4e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008a50:	4b4e      	ldr	r3, [pc, #312]	; (8008b8c <_dtoa_r+0x644>)
 8008a52:	ed9d 7b02 	vldr	d7, [sp, #8]
 8008a56:	4401      	add	r1, r0
 8008a58:	9102      	str	r1, [sp, #8]
 8008a5a:	9908      	ldr	r1, [sp, #32]
 8008a5c:	eeb0 8a47 	vmov.f32	s16, s14
 8008a60:	eef0 8a67 	vmov.f32	s17, s15
 8008a64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008a68:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008a6c:	2900      	cmp	r1, #0
 8008a6e:	d045      	beq.n	8008afc <_dtoa_r+0x5b4>
 8008a70:	494c      	ldr	r1, [pc, #304]	; (8008ba4 <_dtoa_r+0x65c>)
 8008a72:	2000      	movs	r0, #0
 8008a74:	f7f7 feea 	bl	800084c <__aeabi_ddiv>
 8008a78:	ec53 2b18 	vmov	r2, r3, d8
 8008a7c:	f7f7 fc04 	bl	8000288 <__aeabi_dsub>
 8008a80:	9d00      	ldr	r5, [sp, #0]
 8008a82:	ec41 0b18 	vmov	d8, r0, r1
 8008a86:	4639      	mov	r1, r7
 8008a88:	4630      	mov	r0, r6
 8008a8a:	f7f8 f865 	bl	8000b58 <__aeabi_d2iz>
 8008a8e:	900c      	str	r0, [sp, #48]	; 0x30
 8008a90:	f7f7 fd48 	bl	8000524 <__aeabi_i2d>
 8008a94:	4602      	mov	r2, r0
 8008a96:	460b      	mov	r3, r1
 8008a98:	4630      	mov	r0, r6
 8008a9a:	4639      	mov	r1, r7
 8008a9c:	f7f7 fbf4 	bl	8000288 <__aeabi_dsub>
 8008aa0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008aa2:	3330      	adds	r3, #48	; 0x30
 8008aa4:	f805 3b01 	strb.w	r3, [r5], #1
 8008aa8:	ec53 2b18 	vmov	r2, r3, d8
 8008aac:	4606      	mov	r6, r0
 8008aae:	460f      	mov	r7, r1
 8008ab0:	f7f8 f814 	bl	8000adc <__aeabi_dcmplt>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	d165      	bne.n	8008b84 <_dtoa_r+0x63c>
 8008ab8:	4632      	mov	r2, r6
 8008aba:	463b      	mov	r3, r7
 8008abc:	4935      	ldr	r1, [pc, #212]	; (8008b94 <_dtoa_r+0x64c>)
 8008abe:	2000      	movs	r0, #0
 8008ac0:	f7f7 fbe2 	bl	8000288 <__aeabi_dsub>
 8008ac4:	ec53 2b18 	vmov	r2, r3, d8
 8008ac8:	f7f8 f808 	bl	8000adc <__aeabi_dcmplt>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	f040 80b9 	bne.w	8008c44 <_dtoa_r+0x6fc>
 8008ad2:	9b02      	ldr	r3, [sp, #8]
 8008ad4:	429d      	cmp	r5, r3
 8008ad6:	f43f af75 	beq.w	80089c4 <_dtoa_r+0x47c>
 8008ada:	4b2f      	ldr	r3, [pc, #188]	; (8008b98 <_dtoa_r+0x650>)
 8008adc:	ec51 0b18 	vmov	r0, r1, d8
 8008ae0:	2200      	movs	r2, #0
 8008ae2:	f7f7 fd89 	bl	80005f8 <__aeabi_dmul>
 8008ae6:	4b2c      	ldr	r3, [pc, #176]	; (8008b98 <_dtoa_r+0x650>)
 8008ae8:	ec41 0b18 	vmov	d8, r0, r1
 8008aec:	2200      	movs	r2, #0
 8008aee:	4630      	mov	r0, r6
 8008af0:	4639      	mov	r1, r7
 8008af2:	f7f7 fd81 	bl	80005f8 <__aeabi_dmul>
 8008af6:	4606      	mov	r6, r0
 8008af8:	460f      	mov	r7, r1
 8008afa:	e7c4      	b.n	8008a86 <_dtoa_r+0x53e>
 8008afc:	ec51 0b17 	vmov	r0, r1, d7
 8008b00:	f7f7 fd7a 	bl	80005f8 <__aeabi_dmul>
 8008b04:	9b02      	ldr	r3, [sp, #8]
 8008b06:	9d00      	ldr	r5, [sp, #0]
 8008b08:	930c      	str	r3, [sp, #48]	; 0x30
 8008b0a:	ec41 0b18 	vmov	d8, r0, r1
 8008b0e:	4639      	mov	r1, r7
 8008b10:	4630      	mov	r0, r6
 8008b12:	f7f8 f821 	bl	8000b58 <__aeabi_d2iz>
 8008b16:	9011      	str	r0, [sp, #68]	; 0x44
 8008b18:	f7f7 fd04 	bl	8000524 <__aeabi_i2d>
 8008b1c:	4602      	mov	r2, r0
 8008b1e:	460b      	mov	r3, r1
 8008b20:	4630      	mov	r0, r6
 8008b22:	4639      	mov	r1, r7
 8008b24:	f7f7 fbb0 	bl	8000288 <__aeabi_dsub>
 8008b28:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8008b2a:	3330      	adds	r3, #48	; 0x30
 8008b2c:	f805 3b01 	strb.w	r3, [r5], #1
 8008b30:	9b02      	ldr	r3, [sp, #8]
 8008b32:	429d      	cmp	r5, r3
 8008b34:	4606      	mov	r6, r0
 8008b36:	460f      	mov	r7, r1
 8008b38:	f04f 0200 	mov.w	r2, #0
 8008b3c:	d134      	bne.n	8008ba8 <_dtoa_r+0x660>
 8008b3e:	4b19      	ldr	r3, [pc, #100]	; (8008ba4 <_dtoa_r+0x65c>)
 8008b40:	ec51 0b18 	vmov	r0, r1, d8
 8008b44:	f7f7 fba2 	bl	800028c <__adddf3>
 8008b48:	4602      	mov	r2, r0
 8008b4a:	460b      	mov	r3, r1
 8008b4c:	4630      	mov	r0, r6
 8008b4e:	4639      	mov	r1, r7
 8008b50:	f7f7 ffe2 	bl	8000b18 <__aeabi_dcmpgt>
 8008b54:	2800      	cmp	r0, #0
 8008b56:	d175      	bne.n	8008c44 <_dtoa_r+0x6fc>
 8008b58:	ec53 2b18 	vmov	r2, r3, d8
 8008b5c:	4911      	ldr	r1, [pc, #68]	; (8008ba4 <_dtoa_r+0x65c>)
 8008b5e:	2000      	movs	r0, #0
 8008b60:	f7f7 fb92 	bl	8000288 <__aeabi_dsub>
 8008b64:	4602      	mov	r2, r0
 8008b66:	460b      	mov	r3, r1
 8008b68:	4630      	mov	r0, r6
 8008b6a:	4639      	mov	r1, r7
 8008b6c:	f7f7 ffb6 	bl	8000adc <__aeabi_dcmplt>
 8008b70:	2800      	cmp	r0, #0
 8008b72:	f43f af27 	beq.w	80089c4 <_dtoa_r+0x47c>
 8008b76:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008b78:	1e6b      	subs	r3, r5, #1
 8008b7a:	930c      	str	r3, [sp, #48]	; 0x30
 8008b7c:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008b80:	2b30      	cmp	r3, #48	; 0x30
 8008b82:	d0f8      	beq.n	8008b76 <_dtoa_r+0x62e>
 8008b84:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008b88:	e04a      	b.n	8008c20 <_dtoa_r+0x6d8>
 8008b8a:	bf00      	nop
 8008b8c:	0800b6d0 	.word	0x0800b6d0
 8008b90:	0800b6a8 	.word	0x0800b6a8
 8008b94:	3ff00000 	.word	0x3ff00000
 8008b98:	40240000 	.word	0x40240000
 8008b9c:	401c0000 	.word	0x401c0000
 8008ba0:	40140000 	.word	0x40140000
 8008ba4:	3fe00000 	.word	0x3fe00000
 8008ba8:	4baf      	ldr	r3, [pc, #700]	; (8008e68 <_dtoa_r+0x920>)
 8008baa:	f7f7 fd25 	bl	80005f8 <__aeabi_dmul>
 8008bae:	4606      	mov	r6, r0
 8008bb0:	460f      	mov	r7, r1
 8008bb2:	e7ac      	b.n	8008b0e <_dtoa_r+0x5c6>
 8008bb4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008bb8:	9d00      	ldr	r5, [sp, #0]
 8008bba:	4642      	mov	r2, r8
 8008bbc:	464b      	mov	r3, r9
 8008bbe:	4630      	mov	r0, r6
 8008bc0:	4639      	mov	r1, r7
 8008bc2:	f7f7 fe43 	bl	800084c <__aeabi_ddiv>
 8008bc6:	f7f7 ffc7 	bl	8000b58 <__aeabi_d2iz>
 8008bca:	9002      	str	r0, [sp, #8]
 8008bcc:	f7f7 fcaa 	bl	8000524 <__aeabi_i2d>
 8008bd0:	4642      	mov	r2, r8
 8008bd2:	464b      	mov	r3, r9
 8008bd4:	f7f7 fd10 	bl	80005f8 <__aeabi_dmul>
 8008bd8:	4602      	mov	r2, r0
 8008bda:	460b      	mov	r3, r1
 8008bdc:	4630      	mov	r0, r6
 8008bde:	4639      	mov	r1, r7
 8008be0:	f7f7 fb52 	bl	8000288 <__aeabi_dsub>
 8008be4:	9e02      	ldr	r6, [sp, #8]
 8008be6:	9f01      	ldr	r7, [sp, #4]
 8008be8:	3630      	adds	r6, #48	; 0x30
 8008bea:	f805 6b01 	strb.w	r6, [r5], #1
 8008bee:	9e00      	ldr	r6, [sp, #0]
 8008bf0:	1bae      	subs	r6, r5, r6
 8008bf2:	42b7      	cmp	r7, r6
 8008bf4:	4602      	mov	r2, r0
 8008bf6:	460b      	mov	r3, r1
 8008bf8:	d137      	bne.n	8008c6a <_dtoa_r+0x722>
 8008bfa:	f7f7 fb47 	bl	800028c <__adddf3>
 8008bfe:	4642      	mov	r2, r8
 8008c00:	464b      	mov	r3, r9
 8008c02:	4606      	mov	r6, r0
 8008c04:	460f      	mov	r7, r1
 8008c06:	f7f7 ff87 	bl	8000b18 <__aeabi_dcmpgt>
 8008c0a:	b9c8      	cbnz	r0, 8008c40 <_dtoa_r+0x6f8>
 8008c0c:	4642      	mov	r2, r8
 8008c0e:	464b      	mov	r3, r9
 8008c10:	4630      	mov	r0, r6
 8008c12:	4639      	mov	r1, r7
 8008c14:	f7f7 ff58 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c18:	b110      	cbz	r0, 8008c20 <_dtoa_r+0x6d8>
 8008c1a:	9b02      	ldr	r3, [sp, #8]
 8008c1c:	07d9      	lsls	r1, r3, #31
 8008c1e:	d40f      	bmi.n	8008c40 <_dtoa_r+0x6f8>
 8008c20:	4620      	mov	r0, r4
 8008c22:	4659      	mov	r1, fp
 8008c24:	f000 fe58 	bl	80098d8 <_Bfree>
 8008c28:	2300      	movs	r3, #0
 8008c2a:	702b      	strb	r3, [r5, #0]
 8008c2c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008c2e:	f10a 0001 	add.w	r0, sl, #1
 8008c32:	6018      	str	r0, [r3, #0]
 8008c34:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	f43f acd8 	beq.w	80085ec <_dtoa_r+0xa4>
 8008c3c:	601d      	str	r5, [r3, #0]
 8008c3e:	e4d5      	b.n	80085ec <_dtoa_r+0xa4>
 8008c40:	f8cd a01c 	str.w	sl, [sp, #28]
 8008c44:	462b      	mov	r3, r5
 8008c46:	461d      	mov	r5, r3
 8008c48:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c4c:	2a39      	cmp	r2, #57	; 0x39
 8008c4e:	d108      	bne.n	8008c62 <_dtoa_r+0x71a>
 8008c50:	9a00      	ldr	r2, [sp, #0]
 8008c52:	429a      	cmp	r2, r3
 8008c54:	d1f7      	bne.n	8008c46 <_dtoa_r+0x6fe>
 8008c56:	9a07      	ldr	r2, [sp, #28]
 8008c58:	9900      	ldr	r1, [sp, #0]
 8008c5a:	3201      	adds	r2, #1
 8008c5c:	9207      	str	r2, [sp, #28]
 8008c5e:	2230      	movs	r2, #48	; 0x30
 8008c60:	700a      	strb	r2, [r1, #0]
 8008c62:	781a      	ldrb	r2, [r3, #0]
 8008c64:	3201      	adds	r2, #1
 8008c66:	701a      	strb	r2, [r3, #0]
 8008c68:	e78c      	b.n	8008b84 <_dtoa_r+0x63c>
 8008c6a:	4b7f      	ldr	r3, [pc, #508]	; (8008e68 <_dtoa_r+0x920>)
 8008c6c:	2200      	movs	r2, #0
 8008c6e:	f7f7 fcc3 	bl	80005f8 <__aeabi_dmul>
 8008c72:	2200      	movs	r2, #0
 8008c74:	2300      	movs	r3, #0
 8008c76:	4606      	mov	r6, r0
 8008c78:	460f      	mov	r7, r1
 8008c7a:	f7f7 ff25 	bl	8000ac8 <__aeabi_dcmpeq>
 8008c7e:	2800      	cmp	r0, #0
 8008c80:	d09b      	beq.n	8008bba <_dtoa_r+0x672>
 8008c82:	e7cd      	b.n	8008c20 <_dtoa_r+0x6d8>
 8008c84:	9a08      	ldr	r2, [sp, #32]
 8008c86:	2a00      	cmp	r2, #0
 8008c88:	f000 80c4 	beq.w	8008e14 <_dtoa_r+0x8cc>
 8008c8c:	9a05      	ldr	r2, [sp, #20]
 8008c8e:	2a01      	cmp	r2, #1
 8008c90:	f300 80a8 	bgt.w	8008de4 <_dtoa_r+0x89c>
 8008c94:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8008c96:	2a00      	cmp	r2, #0
 8008c98:	f000 80a0 	beq.w	8008ddc <_dtoa_r+0x894>
 8008c9c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008ca0:	9e06      	ldr	r6, [sp, #24]
 8008ca2:	4645      	mov	r5, r8
 8008ca4:	9a04      	ldr	r2, [sp, #16]
 8008ca6:	2101      	movs	r1, #1
 8008ca8:	441a      	add	r2, r3
 8008caa:	4620      	mov	r0, r4
 8008cac:	4498      	add	r8, r3
 8008cae:	9204      	str	r2, [sp, #16]
 8008cb0:	f000 ff18 	bl	8009ae4 <__i2b>
 8008cb4:	4607      	mov	r7, r0
 8008cb6:	2d00      	cmp	r5, #0
 8008cb8:	dd0b      	ble.n	8008cd2 <_dtoa_r+0x78a>
 8008cba:	9b04      	ldr	r3, [sp, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	dd08      	ble.n	8008cd2 <_dtoa_r+0x78a>
 8008cc0:	42ab      	cmp	r3, r5
 8008cc2:	9a04      	ldr	r2, [sp, #16]
 8008cc4:	bfa8      	it	ge
 8008cc6:	462b      	movge	r3, r5
 8008cc8:	eba8 0803 	sub.w	r8, r8, r3
 8008ccc:	1aed      	subs	r5, r5, r3
 8008cce:	1ad3      	subs	r3, r2, r3
 8008cd0:	9304      	str	r3, [sp, #16]
 8008cd2:	9b06      	ldr	r3, [sp, #24]
 8008cd4:	b1fb      	cbz	r3, 8008d16 <_dtoa_r+0x7ce>
 8008cd6:	9b08      	ldr	r3, [sp, #32]
 8008cd8:	2b00      	cmp	r3, #0
 8008cda:	f000 809f 	beq.w	8008e1c <_dtoa_r+0x8d4>
 8008cde:	2e00      	cmp	r6, #0
 8008ce0:	dd11      	ble.n	8008d06 <_dtoa_r+0x7be>
 8008ce2:	4639      	mov	r1, r7
 8008ce4:	4632      	mov	r2, r6
 8008ce6:	4620      	mov	r0, r4
 8008ce8:	f000 ffb8 	bl	8009c5c <__pow5mult>
 8008cec:	465a      	mov	r2, fp
 8008cee:	4601      	mov	r1, r0
 8008cf0:	4607      	mov	r7, r0
 8008cf2:	4620      	mov	r0, r4
 8008cf4:	f000 ff0c 	bl	8009b10 <__multiply>
 8008cf8:	4659      	mov	r1, fp
 8008cfa:	9007      	str	r0, [sp, #28]
 8008cfc:	4620      	mov	r0, r4
 8008cfe:	f000 fdeb 	bl	80098d8 <_Bfree>
 8008d02:	9b07      	ldr	r3, [sp, #28]
 8008d04:	469b      	mov	fp, r3
 8008d06:	9b06      	ldr	r3, [sp, #24]
 8008d08:	1b9a      	subs	r2, r3, r6
 8008d0a:	d004      	beq.n	8008d16 <_dtoa_r+0x7ce>
 8008d0c:	4659      	mov	r1, fp
 8008d0e:	4620      	mov	r0, r4
 8008d10:	f000 ffa4 	bl	8009c5c <__pow5mult>
 8008d14:	4683      	mov	fp, r0
 8008d16:	2101      	movs	r1, #1
 8008d18:	4620      	mov	r0, r4
 8008d1a:	f000 fee3 	bl	8009ae4 <__i2b>
 8008d1e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	4606      	mov	r6, r0
 8008d24:	dd7c      	ble.n	8008e20 <_dtoa_r+0x8d8>
 8008d26:	461a      	mov	r2, r3
 8008d28:	4601      	mov	r1, r0
 8008d2a:	4620      	mov	r0, r4
 8008d2c:	f000 ff96 	bl	8009c5c <__pow5mult>
 8008d30:	9b05      	ldr	r3, [sp, #20]
 8008d32:	2b01      	cmp	r3, #1
 8008d34:	4606      	mov	r6, r0
 8008d36:	dd76      	ble.n	8008e26 <_dtoa_r+0x8de>
 8008d38:	2300      	movs	r3, #0
 8008d3a:	9306      	str	r3, [sp, #24]
 8008d3c:	6933      	ldr	r3, [r6, #16]
 8008d3e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8008d42:	6918      	ldr	r0, [r3, #16]
 8008d44:	f000 fe7e 	bl	8009a44 <__hi0bits>
 8008d48:	f1c0 0020 	rsb	r0, r0, #32
 8008d4c:	9b04      	ldr	r3, [sp, #16]
 8008d4e:	4418      	add	r0, r3
 8008d50:	f010 001f 	ands.w	r0, r0, #31
 8008d54:	f000 8086 	beq.w	8008e64 <_dtoa_r+0x91c>
 8008d58:	f1c0 0320 	rsb	r3, r0, #32
 8008d5c:	2b04      	cmp	r3, #4
 8008d5e:	dd7f      	ble.n	8008e60 <_dtoa_r+0x918>
 8008d60:	f1c0 001c 	rsb	r0, r0, #28
 8008d64:	9b04      	ldr	r3, [sp, #16]
 8008d66:	4403      	add	r3, r0
 8008d68:	4480      	add	r8, r0
 8008d6a:	4405      	add	r5, r0
 8008d6c:	9304      	str	r3, [sp, #16]
 8008d6e:	f1b8 0f00 	cmp.w	r8, #0
 8008d72:	dd05      	ble.n	8008d80 <_dtoa_r+0x838>
 8008d74:	4659      	mov	r1, fp
 8008d76:	4642      	mov	r2, r8
 8008d78:	4620      	mov	r0, r4
 8008d7a:	f000 ffc9 	bl	8009d10 <__lshift>
 8008d7e:	4683      	mov	fp, r0
 8008d80:	9b04      	ldr	r3, [sp, #16]
 8008d82:	2b00      	cmp	r3, #0
 8008d84:	dd05      	ble.n	8008d92 <_dtoa_r+0x84a>
 8008d86:	4631      	mov	r1, r6
 8008d88:	461a      	mov	r2, r3
 8008d8a:	4620      	mov	r0, r4
 8008d8c:	f000 ffc0 	bl	8009d10 <__lshift>
 8008d90:	4606      	mov	r6, r0
 8008d92:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008d94:	2b00      	cmp	r3, #0
 8008d96:	d069      	beq.n	8008e6c <_dtoa_r+0x924>
 8008d98:	4631      	mov	r1, r6
 8008d9a:	4658      	mov	r0, fp
 8008d9c:	f001 f824 	bl	8009de8 <__mcmp>
 8008da0:	2800      	cmp	r0, #0
 8008da2:	da63      	bge.n	8008e6c <_dtoa_r+0x924>
 8008da4:	2300      	movs	r3, #0
 8008da6:	4659      	mov	r1, fp
 8008da8:	220a      	movs	r2, #10
 8008daa:	4620      	mov	r0, r4
 8008dac:	f000 fdb6 	bl	800991c <__multadd>
 8008db0:	9b08      	ldr	r3, [sp, #32]
 8008db2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8008db6:	4683      	mov	fp, r0
 8008db8:	2b00      	cmp	r3, #0
 8008dba:	f000 818f 	beq.w	80090dc <_dtoa_r+0xb94>
 8008dbe:	4639      	mov	r1, r7
 8008dc0:	2300      	movs	r3, #0
 8008dc2:	220a      	movs	r2, #10
 8008dc4:	4620      	mov	r0, r4
 8008dc6:	f000 fda9 	bl	800991c <__multadd>
 8008dca:	f1b9 0f00 	cmp.w	r9, #0
 8008dce:	4607      	mov	r7, r0
 8008dd0:	f300 808e 	bgt.w	8008ef0 <_dtoa_r+0x9a8>
 8008dd4:	9b05      	ldr	r3, [sp, #20]
 8008dd6:	2b02      	cmp	r3, #2
 8008dd8:	dc50      	bgt.n	8008e7c <_dtoa_r+0x934>
 8008dda:	e089      	b.n	8008ef0 <_dtoa_r+0x9a8>
 8008ddc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008dde:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8008de2:	e75d      	b.n	8008ca0 <_dtoa_r+0x758>
 8008de4:	9b01      	ldr	r3, [sp, #4]
 8008de6:	1e5e      	subs	r6, r3, #1
 8008de8:	9b06      	ldr	r3, [sp, #24]
 8008dea:	42b3      	cmp	r3, r6
 8008dec:	bfbf      	itttt	lt
 8008dee:	9b06      	ldrlt	r3, [sp, #24]
 8008df0:	9606      	strlt	r6, [sp, #24]
 8008df2:	1af2      	sublt	r2, r6, r3
 8008df4:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8008df6:	bfb6      	itet	lt
 8008df8:	189b      	addlt	r3, r3, r2
 8008dfa:	1b9e      	subge	r6, r3, r6
 8008dfc:	930d      	strlt	r3, [sp, #52]	; 0x34
 8008dfe:	9b01      	ldr	r3, [sp, #4]
 8008e00:	bfb8      	it	lt
 8008e02:	2600      	movlt	r6, #0
 8008e04:	2b00      	cmp	r3, #0
 8008e06:	bfb5      	itete	lt
 8008e08:	eba8 0503 	sublt.w	r5, r8, r3
 8008e0c:	9b01      	ldrge	r3, [sp, #4]
 8008e0e:	2300      	movlt	r3, #0
 8008e10:	4645      	movge	r5, r8
 8008e12:	e747      	b.n	8008ca4 <_dtoa_r+0x75c>
 8008e14:	9e06      	ldr	r6, [sp, #24]
 8008e16:	9f08      	ldr	r7, [sp, #32]
 8008e18:	4645      	mov	r5, r8
 8008e1a:	e74c      	b.n	8008cb6 <_dtoa_r+0x76e>
 8008e1c:	9a06      	ldr	r2, [sp, #24]
 8008e1e:	e775      	b.n	8008d0c <_dtoa_r+0x7c4>
 8008e20:	9b05      	ldr	r3, [sp, #20]
 8008e22:	2b01      	cmp	r3, #1
 8008e24:	dc18      	bgt.n	8008e58 <_dtoa_r+0x910>
 8008e26:	9b02      	ldr	r3, [sp, #8]
 8008e28:	b9b3      	cbnz	r3, 8008e58 <_dtoa_r+0x910>
 8008e2a:	9b03      	ldr	r3, [sp, #12]
 8008e2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008e30:	b9a3      	cbnz	r3, 8008e5c <_dtoa_r+0x914>
 8008e32:	9b03      	ldr	r3, [sp, #12]
 8008e34:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8008e38:	0d1b      	lsrs	r3, r3, #20
 8008e3a:	051b      	lsls	r3, r3, #20
 8008e3c:	b12b      	cbz	r3, 8008e4a <_dtoa_r+0x902>
 8008e3e:	9b04      	ldr	r3, [sp, #16]
 8008e40:	3301      	adds	r3, #1
 8008e42:	9304      	str	r3, [sp, #16]
 8008e44:	f108 0801 	add.w	r8, r8, #1
 8008e48:	2301      	movs	r3, #1
 8008e4a:	9306      	str	r3, [sp, #24]
 8008e4c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008e4e:	2b00      	cmp	r3, #0
 8008e50:	f47f af74 	bne.w	8008d3c <_dtoa_r+0x7f4>
 8008e54:	2001      	movs	r0, #1
 8008e56:	e779      	b.n	8008d4c <_dtoa_r+0x804>
 8008e58:	2300      	movs	r3, #0
 8008e5a:	e7f6      	b.n	8008e4a <_dtoa_r+0x902>
 8008e5c:	9b02      	ldr	r3, [sp, #8]
 8008e5e:	e7f4      	b.n	8008e4a <_dtoa_r+0x902>
 8008e60:	d085      	beq.n	8008d6e <_dtoa_r+0x826>
 8008e62:	4618      	mov	r0, r3
 8008e64:	301c      	adds	r0, #28
 8008e66:	e77d      	b.n	8008d64 <_dtoa_r+0x81c>
 8008e68:	40240000 	.word	0x40240000
 8008e6c:	9b01      	ldr	r3, [sp, #4]
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	dc38      	bgt.n	8008ee4 <_dtoa_r+0x99c>
 8008e72:	9b05      	ldr	r3, [sp, #20]
 8008e74:	2b02      	cmp	r3, #2
 8008e76:	dd35      	ble.n	8008ee4 <_dtoa_r+0x99c>
 8008e78:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008e7c:	f1b9 0f00 	cmp.w	r9, #0
 8008e80:	d10d      	bne.n	8008e9e <_dtoa_r+0x956>
 8008e82:	4631      	mov	r1, r6
 8008e84:	464b      	mov	r3, r9
 8008e86:	2205      	movs	r2, #5
 8008e88:	4620      	mov	r0, r4
 8008e8a:	f000 fd47 	bl	800991c <__multadd>
 8008e8e:	4601      	mov	r1, r0
 8008e90:	4606      	mov	r6, r0
 8008e92:	4658      	mov	r0, fp
 8008e94:	f000 ffa8 	bl	8009de8 <__mcmp>
 8008e98:	2800      	cmp	r0, #0
 8008e9a:	f73f adbd 	bgt.w	8008a18 <_dtoa_r+0x4d0>
 8008e9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008ea0:	9d00      	ldr	r5, [sp, #0]
 8008ea2:	ea6f 0a03 	mvn.w	sl, r3
 8008ea6:	f04f 0800 	mov.w	r8, #0
 8008eaa:	4631      	mov	r1, r6
 8008eac:	4620      	mov	r0, r4
 8008eae:	f000 fd13 	bl	80098d8 <_Bfree>
 8008eb2:	2f00      	cmp	r7, #0
 8008eb4:	f43f aeb4 	beq.w	8008c20 <_dtoa_r+0x6d8>
 8008eb8:	f1b8 0f00 	cmp.w	r8, #0
 8008ebc:	d005      	beq.n	8008eca <_dtoa_r+0x982>
 8008ebe:	45b8      	cmp	r8, r7
 8008ec0:	d003      	beq.n	8008eca <_dtoa_r+0x982>
 8008ec2:	4641      	mov	r1, r8
 8008ec4:	4620      	mov	r0, r4
 8008ec6:	f000 fd07 	bl	80098d8 <_Bfree>
 8008eca:	4639      	mov	r1, r7
 8008ecc:	4620      	mov	r0, r4
 8008ece:	f000 fd03 	bl	80098d8 <_Bfree>
 8008ed2:	e6a5      	b.n	8008c20 <_dtoa_r+0x6d8>
 8008ed4:	2600      	movs	r6, #0
 8008ed6:	4637      	mov	r7, r6
 8008ed8:	e7e1      	b.n	8008e9e <_dtoa_r+0x956>
 8008eda:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008edc:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008ee0:	4637      	mov	r7, r6
 8008ee2:	e599      	b.n	8008a18 <_dtoa_r+0x4d0>
 8008ee4:	9b08      	ldr	r3, [sp, #32]
 8008ee6:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008eea:	2b00      	cmp	r3, #0
 8008eec:	f000 80fd 	beq.w	80090ea <_dtoa_r+0xba2>
 8008ef0:	2d00      	cmp	r5, #0
 8008ef2:	dd05      	ble.n	8008f00 <_dtoa_r+0x9b8>
 8008ef4:	4639      	mov	r1, r7
 8008ef6:	462a      	mov	r2, r5
 8008ef8:	4620      	mov	r0, r4
 8008efa:	f000 ff09 	bl	8009d10 <__lshift>
 8008efe:	4607      	mov	r7, r0
 8008f00:	9b06      	ldr	r3, [sp, #24]
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	d05c      	beq.n	8008fc0 <_dtoa_r+0xa78>
 8008f06:	6879      	ldr	r1, [r7, #4]
 8008f08:	4620      	mov	r0, r4
 8008f0a:	f000 fca5 	bl	8009858 <_Balloc>
 8008f0e:	4605      	mov	r5, r0
 8008f10:	b928      	cbnz	r0, 8008f1e <_dtoa_r+0x9d6>
 8008f12:	4b80      	ldr	r3, [pc, #512]	; (8009114 <_dtoa_r+0xbcc>)
 8008f14:	4602      	mov	r2, r0
 8008f16:	f240 21ea 	movw	r1, #746	; 0x2ea
 8008f1a:	f7ff bb2e 	b.w	800857a <_dtoa_r+0x32>
 8008f1e:	693a      	ldr	r2, [r7, #16]
 8008f20:	3202      	adds	r2, #2
 8008f22:	0092      	lsls	r2, r2, #2
 8008f24:	f107 010c 	add.w	r1, r7, #12
 8008f28:	300c      	adds	r0, #12
 8008f2a:	f000 fc87 	bl	800983c <memcpy>
 8008f2e:	2201      	movs	r2, #1
 8008f30:	4629      	mov	r1, r5
 8008f32:	4620      	mov	r0, r4
 8008f34:	f000 feec 	bl	8009d10 <__lshift>
 8008f38:	9b00      	ldr	r3, [sp, #0]
 8008f3a:	3301      	adds	r3, #1
 8008f3c:	9301      	str	r3, [sp, #4]
 8008f3e:	9b00      	ldr	r3, [sp, #0]
 8008f40:	444b      	add	r3, r9
 8008f42:	9307      	str	r3, [sp, #28]
 8008f44:	9b02      	ldr	r3, [sp, #8]
 8008f46:	f003 0301 	and.w	r3, r3, #1
 8008f4a:	46b8      	mov	r8, r7
 8008f4c:	9306      	str	r3, [sp, #24]
 8008f4e:	4607      	mov	r7, r0
 8008f50:	9b01      	ldr	r3, [sp, #4]
 8008f52:	4631      	mov	r1, r6
 8008f54:	3b01      	subs	r3, #1
 8008f56:	4658      	mov	r0, fp
 8008f58:	9302      	str	r3, [sp, #8]
 8008f5a:	f7ff fa67 	bl	800842c <quorem>
 8008f5e:	4603      	mov	r3, r0
 8008f60:	3330      	adds	r3, #48	; 0x30
 8008f62:	9004      	str	r0, [sp, #16]
 8008f64:	4641      	mov	r1, r8
 8008f66:	4658      	mov	r0, fp
 8008f68:	9308      	str	r3, [sp, #32]
 8008f6a:	f000 ff3d 	bl	8009de8 <__mcmp>
 8008f6e:	463a      	mov	r2, r7
 8008f70:	4681      	mov	r9, r0
 8008f72:	4631      	mov	r1, r6
 8008f74:	4620      	mov	r0, r4
 8008f76:	f000 ff53 	bl	8009e20 <__mdiff>
 8008f7a:	68c2      	ldr	r2, [r0, #12]
 8008f7c:	9b08      	ldr	r3, [sp, #32]
 8008f7e:	4605      	mov	r5, r0
 8008f80:	bb02      	cbnz	r2, 8008fc4 <_dtoa_r+0xa7c>
 8008f82:	4601      	mov	r1, r0
 8008f84:	4658      	mov	r0, fp
 8008f86:	f000 ff2f 	bl	8009de8 <__mcmp>
 8008f8a:	9b08      	ldr	r3, [sp, #32]
 8008f8c:	4602      	mov	r2, r0
 8008f8e:	4629      	mov	r1, r5
 8008f90:	4620      	mov	r0, r4
 8008f92:	e9cd 3208 	strd	r3, r2, [sp, #32]
 8008f96:	f000 fc9f 	bl	80098d8 <_Bfree>
 8008f9a:	9b05      	ldr	r3, [sp, #20]
 8008f9c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008f9e:	9d01      	ldr	r5, [sp, #4]
 8008fa0:	ea43 0102 	orr.w	r1, r3, r2
 8008fa4:	9b06      	ldr	r3, [sp, #24]
 8008fa6:	430b      	orrs	r3, r1
 8008fa8:	9b08      	ldr	r3, [sp, #32]
 8008faa:	d10d      	bne.n	8008fc8 <_dtoa_r+0xa80>
 8008fac:	2b39      	cmp	r3, #57	; 0x39
 8008fae:	d029      	beq.n	8009004 <_dtoa_r+0xabc>
 8008fb0:	f1b9 0f00 	cmp.w	r9, #0
 8008fb4:	dd01      	ble.n	8008fba <_dtoa_r+0xa72>
 8008fb6:	9b04      	ldr	r3, [sp, #16]
 8008fb8:	3331      	adds	r3, #49	; 0x31
 8008fba:	9a02      	ldr	r2, [sp, #8]
 8008fbc:	7013      	strb	r3, [r2, #0]
 8008fbe:	e774      	b.n	8008eaa <_dtoa_r+0x962>
 8008fc0:	4638      	mov	r0, r7
 8008fc2:	e7b9      	b.n	8008f38 <_dtoa_r+0x9f0>
 8008fc4:	2201      	movs	r2, #1
 8008fc6:	e7e2      	b.n	8008f8e <_dtoa_r+0xa46>
 8008fc8:	f1b9 0f00 	cmp.w	r9, #0
 8008fcc:	db06      	blt.n	8008fdc <_dtoa_r+0xa94>
 8008fce:	9905      	ldr	r1, [sp, #20]
 8008fd0:	ea41 0909 	orr.w	r9, r1, r9
 8008fd4:	9906      	ldr	r1, [sp, #24]
 8008fd6:	ea59 0101 	orrs.w	r1, r9, r1
 8008fda:	d120      	bne.n	800901e <_dtoa_r+0xad6>
 8008fdc:	2a00      	cmp	r2, #0
 8008fde:	ddec      	ble.n	8008fba <_dtoa_r+0xa72>
 8008fe0:	4659      	mov	r1, fp
 8008fe2:	2201      	movs	r2, #1
 8008fe4:	4620      	mov	r0, r4
 8008fe6:	9301      	str	r3, [sp, #4]
 8008fe8:	f000 fe92 	bl	8009d10 <__lshift>
 8008fec:	4631      	mov	r1, r6
 8008fee:	4683      	mov	fp, r0
 8008ff0:	f000 fefa 	bl	8009de8 <__mcmp>
 8008ff4:	2800      	cmp	r0, #0
 8008ff6:	9b01      	ldr	r3, [sp, #4]
 8008ff8:	dc02      	bgt.n	8009000 <_dtoa_r+0xab8>
 8008ffa:	d1de      	bne.n	8008fba <_dtoa_r+0xa72>
 8008ffc:	07da      	lsls	r2, r3, #31
 8008ffe:	d5dc      	bpl.n	8008fba <_dtoa_r+0xa72>
 8009000:	2b39      	cmp	r3, #57	; 0x39
 8009002:	d1d8      	bne.n	8008fb6 <_dtoa_r+0xa6e>
 8009004:	9a02      	ldr	r2, [sp, #8]
 8009006:	2339      	movs	r3, #57	; 0x39
 8009008:	7013      	strb	r3, [r2, #0]
 800900a:	462b      	mov	r3, r5
 800900c:	461d      	mov	r5, r3
 800900e:	3b01      	subs	r3, #1
 8009010:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009014:	2a39      	cmp	r2, #57	; 0x39
 8009016:	d050      	beq.n	80090ba <_dtoa_r+0xb72>
 8009018:	3201      	adds	r2, #1
 800901a:	701a      	strb	r2, [r3, #0]
 800901c:	e745      	b.n	8008eaa <_dtoa_r+0x962>
 800901e:	2a00      	cmp	r2, #0
 8009020:	dd03      	ble.n	800902a <_dtoa_r+0xae2>
 8009022:	2b39      	cmp	r3, #57	; 0x39
 8009024:	d0ee      	beq.n	8009004 <_dtoa_r+0xabc>
 8009026:	3301      	adds	r3, #1
 8009028:	e7c7      	b.n	8008fba <_dtoa_r+0xa72>
 800902a:	9a01      	ldr	r2, [sp, #4]
 800902c:	9907      	ldr	r1, [sp, #28]
 800902e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8009032:	428a      	cmp	r2, r1
 8009034:	d02a      	beq.n	800908c <_dtoa_r+0xb44>
 8009036:	4659      	mov	r1, fp
 8009038:	2300      	movs	r3, #0
 800903a:	220a      	movs	r2, #10
 800903c:	4620      	mov	r0, r4
 800903e:	f000 fc6d 	bl	800991c <__multadd>
 8009042:	45b8      	cmp	r8, r7
 8009044:	4683      	mov	fp, r0
 8009046:	f04f 0300 	mov.w	r3, #0
 800904a:	f04f 020a 	mov.w	r2, #10
 800904e:	4641      	mov	r1, r8
 8009050:	4620      	mov	r0, r4
 8009052:	d107      	bne.n	8009064 <_dtoa_r+0xb1c>
 8009054:	f000 fc62 	bl	800991c <__multadd>
 8009058:	4680      	mov	r8, r0
 800905a:	4607      	mov	r7, r0
 800905c:	9b01      	ldr	r3, [sp, #4]
 800905e:	3301      	adds	r3, #1
 8009060:	9301      	str	r3, [sp, #4]
 8009062:	e775      	b.n	8008f50 <_dtoa_r+0xa08>
 8009064:	f000 fc5a 	bl	800991c <__multadd>
 8009068:	4639      	mov	r1, r7
 800906a:	4680      	mov	r8, r0
 800906c:	2300      	movs	r3, #0
 800906e:	220a      	movs	r2, #10
 8009070:	4620      	mov	r0, r4
 8009072:	f000 fc53 	bl	800991c <__multadd>
 8009076:	4607      	mov	r7, r0
 8009078:	e7f0      	b.n	800905c <_dtoa_r+0xb14>
 800907a:	f1b9 0f00 	cmp.w	r9, #0
 800907e:	9a00      	ldr	r2, [sp, #0]
 8009080:	bfcc      	ite	gt
 8009082:	464d      	movgt	r5, r9
 8009084:	2501      	movle	r5, #1
 8009086:	4415      	add	r5, r2
 8009088:	f04f 0800 	mov.w	r8, #0
 800908c:	4659      	mov	r1, fp
 800908e:	2201      	movs	r2, #1
 8009090:	4620      	mov	r0, r4
 8009092:	9301      	str	r3, [sp, #4]
 8009094:	f000 fe3c 	bl	8009d10 <__lshift>
 8009098:	4631      	mov	r1, r6
 800909a:	4683      	mov	fp, r0
 800909c:	f000 fea4 	bl	8009de8 <__mcmp>
 80090a0:	2800      	cmp	r0, #0
 80090a2:	dcb2      	bgt.n	800900a <_dtoa_r+0xac2>
 80090a4:	d102      	bne.n	80090ac <_dtoa_r+0xb64>
 80090a6:	9b01      	ldr	r3, [sp, #4]
 80090a8:	07db      	lsls	r3, r3, #31
 80090aa:	d4ae      	bmi.n	800900a <_dtoa_r+0xac2>
 80090ac:	462b      	mov	r3, r5
 80090ae:	461d      	mov	r5, r3
 80090b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80090b4:	2a30      	cmp	r2, #48	; 0x30
 80090b6:	d0fa      	beq.n	80090ae <_dtoa_r+0xb66>
 80090b8:	e6f7      	b.n	8008eaa <_dtoa_r+0x962>
 80090ba:	9a00      	ldr	r2, [sp, #0]
 80090bc:	429a      	cmp	r2, r3
 80090be:	d1a5      	bne.n	800900c <_dtoa_r+0xac4>
 80090c0:	f10a 0a01 	add.w	sl, sl, #1
 80090c4:	2331      	movs	r3, #49	; 0x31
 80090c6:	e779      	b.n	8008fbc <_dtoa_r+0xa74>
 80090c8:	4b13      	ldr	r3, [pc, #76]	; (8009118 <_dtoa_r+0xbd0>)
 80090ca:	f7ff baaf 	b.w	800862c <_dtoa_r+0xe4>
 80090ce:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	f47f aa86 	bne.w	80085e2 <_dtoa_r+0x9a>
 80090d6:	4b11      	ldr	r3, [pc, #68]	; (800911c <_dtoa_r+0xbd4>)
 80090d8:	f7ff baa8 	b.w	800862c <_dtoa_r+0xe4>
 80090dc:	f1b9 0f00 	cmp.w	r9, #0
 80090e0:	dc03      	bgt.n	80090ea <_dtoa_r+0xba2>
 80090e2:	9b05      	ldr	r3, [sp, #20]
 80090e4:	2b02      	cmp	r3, #2
 80090e6:	f73f aec9 	bgt.w	8008e7c <_dtoa_r+0x934>
 80090ea:	9d00      	ldr	r5, [sp, #0]
 80090ec:	4631      	mov	r1, r6
 80090ee:	4658      	mov	r0, fp
 80090f0:	f7ff f99c 	bl	800842c <quorem>
 80090f4:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80090f8:	f805 3b01 	strb.w	r3, [r5], #1
 80090fc:	9a00      	ldr	r2, [sp, #0]
 80090fe:	1aaa      	subs	r2, r5, r2
 8009100:	4591      	cmp	r9, r2
 8009102:	ddba      	ble.n	800907a <_dtoa_r+0xb32>
 8009104:	4659      	mov	r1, fp
 8009106:	2300      	movs	r3, #0
 8009108:	220a      	movs	r2, #10
 800910a:	4620      	mov	r0, r4
 800910c:	f000 fc06 	bl	800991c <__multadd>
 8009110:	4683      	mov	fp, r0
 8009112:	e7eb      	b.n	80090ec <_dtoa_r+0xba4>
 8009114:	0800b5b4 	.word	0x0800b5b4
 8009118:	0800b3b0 	.word	0x0800b3b0
 800911c:	0800b531 	.word	0x0800b531

08009120 <rshift>:
 8009120:	6903      	ldr	r3, [r0, #16]
 8009122:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009126:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800912a:	ea4f 1261 	mov.w	r2, r1, asr #5
 800912e:	f100 0414 	add.w	r4, r0, #20
 8009132:	dd45      	ble.n	80091c0 <rshift+0xa0>
 8009134:	f011 011f 	ands.w	r1, r1, #31
 8009138:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800913c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009140:	d10c      	bne.n	800915c <rshift+0x3c>
 8009142:	f100 0710 	add.w	r7, r0, #16
 8009146:	4629      	mov	r1, r5
 8009148:	42b1      	cmp	r1, r6
 800914a:	d334      	bcc.n	80091b6 <rshift+0x96>
 800914c:	1a9b      	subs	r3, r3, r2
 800914e:	009b      	lsls	r3, r3, #2
 8009150:	1eea      	subs	r2, r5, #3
 8009152:	4296      	cmp	r6, r2
 8009154:	bf38      	it	cc
 8009156:	2300      	movcc	r3, #0
 8009158:	4423      	add	r3, r4
 800915a:	e015      	b.n	8009188 <rshift+0x68>
 800915c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009160:	f1c1 0820 	rsb	r8, r1, #32
 8009164:	40cf      	lsrs	r7, r1
 8009166:	f105 0e04 	add.w	lr, r5, #4
 800916a:	46a1      	mov	r9, r4
 800916c:	4576      	cmp	r6, lr
 800916e:	46f4      	mov	ip, lr
 8009170:	d815      	bhi.n	800919e <rshift+0x7e>
 8009172:	1a9b      	subs	r3, r3, r2
 8009174:	009a      	lsls	r2, r3, #2
 8009176:	3a04      	subs	r2, #4
 8009178:	3501      	adds	r5, #1
 800917a:	42ae      	cmp	r6, r5
 800917c:	bf38      	it	cc
 800917e:	2200      	movcc	r2, #0
 8009180:	18a3      	adds	r3, r4, r2
 8009182:	50a7      	str	r7, [r4, r2]
 8009184:	b107      	cbz	r7, 8009188 <rshift+0x68>
 8009186:	3304      	adds	r3, #4
 8009188:	1b1a      	subs	r2, r3, r4
 800918a:	42a3      	cmp	r3, r4
 800918c:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009190:	bf08      	it	eq
 8009192:	2300      	moveq	r3, #0
 8009194:	6102      	str	r2, [r0, #16]
 8009196:	bf08      	it	eq
 8009198:	6143      	streq	r3, [r0, #20]
 800919a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800919e:	f8dc c000 	ldr.w	ip, [ip]
 80091a2:	fa0c fc08 	lsl.w	ip, ip, r8
 80091a6:	ea4c 0707 	orr.w	r7, ip, r7
 80091aa:	f849 7b04 	str.w	r7, [r9], #4
 80091ae:	f85e 7b04 	ldr.w	r7, [lr], #4
 80091b2:	40cf      	lsrs	r7, r1
 80091b4:	e7da      	b.n	800916c <rshift+0x4c>
 80091b6:	f851 cb04 	ldr.w	ip, [r1], #4
 80091ba:	f847 cf04 	str.w	ip, [r7, #4]!
 80091be:	e7c3      	b.n	8009148 <rshift+0x28>
 80091c0:	4623      	mov	r3, r4
 80091c2:	e7e1      	b.n	8009188 <rshift+0x68>

080091c4 <__hexdig_fun>:
 80091c4:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 80091c8:	2b09      	cmp	r3, #9
 80091ca:	d802      	bhi.n	80091d2 <__hexdig_fun+0xe>
 80091cc:	3820      	subs	r0, #32
 80091ce:	b2c0      	uxtb	r0, r0
 80091d0:	4770      	bx	lr
 80091d2:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 80091d6:	2b05      	cmp	r3, #5
 80091d8:	d801      	bhi.n	80091de <__hexdig_fun+0x1a>
 80091da:	3847      	subs	r0, #71	; 0x47
 80091dc:	e7f7      	b.n	80091ce <__hexdig_fun+0xa>
 80091de:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 80091e2:	2b05      	cmp	r3, #5
 80091e4:	d801      	bhi.n	80091ea <__hexdig_fun+0x26>
 80091e6:	3827      	subs	r0, #39	; 0x27
 80091e8:	e7f1      	b.n	80091ce <__hexdig_fun+0xa>
 80091ea:	2000      	movs	r0, #0
 80091ec:	4770      	bx	lr
	...

080091f0 <__gethex>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	ed2d 8b02 	vpush	{d8}
 80091f8:	b089      	sub	sp, #36	; 0x24
 80091fa:	ee08 0a10 	vmov	s16, r0
 80091fe:	9304      	str	r3, [sp, #16]
 8009200:	4bbc      	ldr	r3, [pc, #752]	; (80094f4 <__gethex+0x304>)
 8009202:	681b      	ldr	r3, [r3, #0]
 8009204:	9301      	str	r3, [sp, #4]
 8009206:	4618      	mov	r0, r3
 8009208:	468b      	mov	fp, r1
 800920a:	4690      	mov	r8, r2
 800920c:	f7f6 ffe0 	bl	80001d0 <strlen>
 8009210:	9b01      	ldr	r3, [sp, #4]
 8009212:	f8db 2000 	ldr.w	r2, [fp]
 8009216:	4403      	add	r3, r0
 8009218:	4682      	mov	sl, r0
 800921a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800921e:	9305      	str	r3, [sp, #20]
 8009220:	1c93      	adds	r3, r2, #2
 8009222:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009226:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800922a:	32fe      	adds	r2, #254	; 0xfe
 800922c:	18d1      	adds	r1, r2, r3
 800922e:	461f      	mov	r7, r3
 8009230:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009234:	9100      	str	r1, [sp, #0]
 8009236:	2830      	cmp	r0, #48	; 0x30
 8009238:	d0f8      	beq.n	800922c <__gethex+0x3c>
 800923a:	f7ff ffc3 	bl	80091c4 <__hexdig_fun>
 800923e:	4604      	mov	r4, r0
 8009240:	2800      	cmp	r0, #0
 8009242:	d13a      	bne.n	80092ba <__gethex+0xca>
 8009244:	9901      	ldr	r1, [sp, #4]
 8009246:	4652      	mov	r2, sl
 8009248:	4638      	mov	r0, r7
 800924a:	f001 f9ed 	bl	800a628 <strncmp>
 800924e:	4605      	mov	r5, r0
 8009250:	2800      	cmp	r0, #0
 8009252:	d168      	bne.n	8009326 <__gethex+0x136>
 8009254:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009258:	eb07 060a 	add.w	r6, r7, sl
 800925c:	f7ff ffb2 	bl	80091c4 <__hexdig_fun>
 8009260:	2800      	cmp	r0, #0
 8009262:	d062      	beq.n	800932a <__gethex+0x13a>
 8009264:	4633      	mov	r3, r6
 8009266:	7818      	ldrb	r0, [r3, #0]
 8009268:	2830      	cmp	r0, #48	; 0x30
 800926a:	461f      	mov	r7, r3
 800926c:	f103 0301 	add.w	r3, r3, #1
 8009270:	d0f9      	beq.n	8009266 <__gethex+0x76>
 8009272:	f7ff ffa7 	bl	80091c4 <__hexdig_fun>
 8009276:	2301      	movs	r3, #1
 8009278:	fab0 f480 	clz	r4, r0
 800927c:	0964      	lsrs	r4, r4, #5
 800927e:	4635      	mov	r5, r6
 8009280:	9300      	str	r3, [sp, #0]
 8009282:	463a      	mov	r2, r7
 8009284:	4616      	mov	r6, r2
 8009286:	3201      	adds	r2, #1
 8009288:	7830      	ldrb	r0, [r6, #0]
 800928a:	f7ff ff9b 	bl	80091c4 <__hexdig_fun>
 800928e:	2800      	cmp	r0, #0
 8009290:	d1f8      	bne.n	8009284 <__gethex+0x94>
 8009292:	9901      	ldr	r1, [sp, #4]
 8009294:	4652      	mov	r2, sl
 8009296:	4630      	mov	r0, r6
 8009298:	f001 f9c6 	bl	800a628 <strncmp>
 800929c:	b980      	cbnz	r0, 80092c0 <__gethex+0xd0>
 800929e:	b94d      	cbnz	r5, 80092b4 <__gethex+0xc4>
 80092a0:	eb06 050a 	add.w	r5, r6, sl
 80092a4:	462a      	mov	r2, r5
 80092a6:	4616      	mov	r6, r2
 80092a8:	3201      	adds	r2, #1
 80092aa:	7830      	ldrb	r0, [r6, #0]
 80092ac:	f7ff ff8a 	bl	80091c4 <__hexdig_fun>
 80092b0:	2800      	cmp	r0, #0
 80092b2:	d1f8      	bne.n	80092a6 <__gethex+0xb6>
 80092b4:	1bad      	subs	r5, r5, r6
 80092b6:	00ad      	lsls	r5, r5, #2
 80092b8:	e004      	b.n	80092c4 <__gethex+0xd4>
 80092ba:	2400      	movs	r4, #0
 80092bc:	4625      	mov	r5, r4
 80092be:	e7e0      	b.n	8009282 <__gethex+0x92>
 80092c0:	2d00      	cmp	r5, #0
 80092c2:	d1f7      	bne.n	80092b4 <__gethex+0xc4>
 80092c4:	7833      	ldrb	r3, [r6, #0]
 80092c6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80092ca:	2b50      	cmp	r3, #80	; 0x50
 80092cc:	d13b      	bne.n	8009346 <__gethex+0x156>
 80092ce:	7873      	ldrb	r3, [r6, #1]
 80092d0:	2b2b      	cmp	r3, #43	; 0x2b
 80092d2:	d02c      	beq.n	800932e <__gethex+0x13e>
 80092d4:	2b2d      	cmp	r3, #45	; 0x2d
 80092d6:	d02e      	beq.n	8009336 <__gethex+0x146>
 80092d8:	1c71      	adds	r1, r6, #1
 80092da:	f04f 0900 	mov.w	r9, #0
 80092de:	7808      	ldrb	r0, [r1, #0]
 80092e0:	f7ff ff70 	bl	80091c4 <__hexdig_fun>
 80092e4:	1e43      	subs	r3, r0, #1
 80092e6:	b2db      	uxtb	r3, r3
 80092e8:	2b18      	cmp	r3, #24
 80092ea:	d82c      	bhi.n	8009346 <__gethex+0x156>
 80092ec:	f1a0 0210 	sub.w	r2, r0, #16
 80092f0:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 80092f4:	f7ff ff66 	bl	80091c4 <__hexdig_fun>
 80092f8:	1e43      	subs	r3, r0, #1
 80092fa:	b2db      	uxtb	r3, r3
 80092fc:	2b18      	cmp	r3, #24
 80092fe:	d91d      	bls.n	800933c <__gethex+0x14c>
 8009300:	f1b9 0f00 	cmp.w	r9, #0
 8009304:	d000      	beq.n	8009308 <__gethex+0x118>
 8009306:	4252      	negs	r2, r2
 8009308:	4415      	add	r5, r2
 800930a:	f8cb 1000 	str.w	r1, [fp]
 800930e:	b1e4      	cbz	r4, 800934a <__gethex+0x15a>
 8009310:	9b00      	ldr	r3, [sp, #0]
 8009312:	2b00      	cmp	r3, #0
 8009314:	bf14      	ite	ne
 8009316:	2700      	movne	r7, #0
 8009318:	2706      	moveq	r7, #6
 800931a:	4638      	mov	r0, r7
 800931c:	b009      	add	sp, #36	; 0x24
 800931e:	ecbd 8b02 	vpop	{d8}
 8009322:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009326:	463e      	mov	r6, r7
 8009328:	4625      	mov	r5, r4
 800932a:	2401      	movs	r4, #1
 800932c:	e7ca      	b.n	80092c4 <__gethex+0xd4>
 800932e:	f04f 0900 	mov.w	r9, #0
 8009332:	1cb1      	adds	r1, r6, #2
 8009334:	e7d3      	b.n	80092de <__gethex+0xee>
 8009336:	f04f 0901 	mov.w	r9, #1
 800933a:	e7fa      	b.n	8009332 <__gethex+0x142>
 800933c:	230a      	movs	r3, #10
 800933e:	fb03 0202 	mla	r2, r3, r2, r0
 8009342:	3a10      	subs	r2, #16
 8009344:	e7d4      	b.n	80092f0 <__gethex+0x100>
 8009346:	4631      	mov	r1, r6
 8009348:	e7df      	b.n	800930a <__gethex+0x11a>
 800934a:	1bf3      	subs	r3, r6, r7
 800934c:	3b01      	subs	r3, #1
 800934e:	4621      	mov	r1, r4
 8009350:	2b07      	cmp	r3, #7
 8009352:	dc0b      	bgt.n	800936c <__gethex+0x17c>
 8009354:	ee18 0a10 	vmov	r0, s16
 8009358:	f000 fa7e 	bl	8009858 <_Balloc>
 800935c:	4604      	mov	r4, r0
 800935e:	b940      	cbnz	r0, 8009372 <__gethex+0x182>
 8009360:	4b65      	ldr	r3, [pc, #404]	; (80094f8 <__gethex+0x308>)
 8009362:	4602      	mov	r2, r0
 8009364:	21de      	movs	r1, #222	; 0xde
 8009366:	4865      	ldr	r0, [pc, #404]	; (80094fc <__gethex+0x30c>)
 8009368:	f001 f97e 	bl	800a668 <__assert_func>
 800936c:	3101      	adds	r1, #1
 800936e:	105b      	asrs	r3, r3, #1
 8009370:	e7ee      	b.n	8009350 <__gethex+0x160>
 8009372:	f100 0914 	add.w	r9, r0, #20
 8009376:	f04f 0b00 	mov.w	fp, #0
 800937a:	f1ca 0301 	rsb	r3, sl, #1
 800937e:	f8cd 9008 	str.w	r9, [sp, #8]
 8009382:	f8cd b000 	str.w	fp, [sp]
 8009386:	9306      	str	r3, [sp, #24]
 8009388:	42b7      	cmp	r7, r6
 800938a:	d340      	bcc.n	800940e <__gethex+0x21e>
 800938c:	9802      	ldr	r0, [sp, #8]
 800938e:	9b00      	ldr	r3, [sp, #0]
 8009390:	f840 3b04 	str.w	r3, [r0], #4
 8009394:	eba0 0009 	sub.w	r0, r0, r9
 8009398:	1080      	asrs	r0, r0, #2
 800939a:	0146      	lsls	r6, r0, #5
 800939c:	6120      	str	r0, [r4, #16]
 800939e:	4618      	mov	r0, r3
 80093a0:	f000 fb50 	bl	8009a44 <__hi0bits>
 80093a4:	1a30      	subs	r0, r6, r0
 80093a6:	f8d8 6000 	ldr.w	r6, [r8]
 80093aa:	42b0      	cmp	r0, r6
 80093ac:	dd63      	ble.n	8009476 <__gethex+0x286>
 80093ae:	1b87      	subs	r7, r0, r6
 80093b0:	4639      	mov	r1, r7
 80093b2:	4620      	mov	r0, r4
 80093b4:	f000 feea 	bl	800a18c <__any_on>
 80093b8:	4682      	mov	sl, r0
 80093ba:	b1a8      	cbz	r0, 80093e8 <__gethex+0x1f8>
 80093bc:	1e7b      	subs	r3, r7, #1
 80093be:	1159      	asrs	r1, r3, #5
 80093c0:	f003 021f 	and.w	r2, r3, #31
 80093c4:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 80093c8:	f04f 0a01 	mov.w	sl, #1
 80093cc:	fa0a f202 	lsl.w	r2, sl, r2
 80093d0:	420a      	tst	r2, r1
 80093d2:	d009      	beq.n	80093e8 <__gethex+0x1f8>
 80093d4:	4553      	cmp	r3, sl
 80093d6:	dd05      	ble.n	80093e4 <__gethex+0x1f4>
 80093d8:	1eb9      	subs	r1, r7, #2
 80093da:	4620      	mov	r0, r4
 80093dc:	f000 fed6 	bl	800a18c <__any_on>
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d145      	bne.n	8009470 <__gethex+0x280>
 80093e4:	f04f 0a02 	mov.w	sl, #2
 80093e8:	4639      	mov	r1, r7
 80093ea:	4620      	mov	r0, r4
 80093ec:	f7ff fe98 	bl	8009120 <rshift>
 80093f0:	443d      	add	r5, r7
 80093f2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80093f6:	42ab      	cmp	r3, r5
 80093f8:	da4c      	bge.n	8009494 <__gethex+0x2a4>
 80093fa:	ee18 0a10 	vmov	r0, s16
 80093fe:	4621      	mov	r1, r4
 8009400:	f000 fa6a 	bl	80098d8 <_Bfree>
 8009404:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009406:	2300      	movs	r3, #0
 8009408:	6013      	str	r3, [r2, #0]
 800940a:	27a3      	movs	r7, #163	; 0xa3
 800940c:	e785      	b.n	800931a <__gethex+0x12a>
 800940e:	1e73      	subs	r3, r6, #1
 8009410:	9a05      	ldr	r2, [sp, #20]
 8009412:	9303      	str	r3, [sp, #12]
 8009414:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009418:	4293      	cmp	r3, r2
 800941a:	d019      	beq.n	8009450 <__gethex+0x260>
 800941c:	f1bb 0f20 	cmp.w	fp, #32
 8009420:	d107      	bne.n	8009432 <__gethex+0x242>
 8009422:	9b02      	ldr	r3, [sp, #8]
 8009424:	9a00      	ldr	r2, [sp, #0]
 8009426:	f843 2b04 	str.w	r2, [r3], #4
 800942a:	9302      	str	r3, [sp, #8]
 800942c:	2300      	movs	r3, #0
 800942e:	9300      	str	r3, [sp, #0]
 8009430:	469b      	mov	fp, r3
 8009432:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009436:	f7ff fec5 	bl	80091c4 <__hexdig_fun>
 800943a:	9b00      	ldr	r3, [sp, #0]
 800943c:	f000 000f 	and.w	r0, r0, #15
 8009440:	fa00 f00b 	lsl.w	r0, r0, fp
 8009444:	4303      	orrs	r3, r0
 8009446:	9300      	str	r3, [sp, #0]
 8009448:	f10b 0b04 	add.w	fp, fp, #4
 800944c:	9b03      	ldr	r3, [sp, #12]
 800944e:	e00d      	b.n	800946c <__gethex+0x27c>
 8009450:	9b03      	ldr	r3, [sp, #12]
 8009452:	9a06      	ldr	r2, [sp, #24]
 8009454:	4413      	add	r3, r2
 8009456:	42bb      	cmp	r3, r7
 8009458:	d3e0      	bcc.n	800941c <__gethex+0x22c>
 800945a:	4618      	mov	r0, r3
 800945c:	9901      	ldr	r1, [sp, #4]
 800945e:	9307      	str	r3, [sp, #28]
 8009460:	4652      	mov	r2, sl
 8009462:	f001 f8e1 	bl	800a628 <strncmp>
 8009466:	9b07      	ldr	r3, [sp, #28]
 8009468:	2800      	cmp	r0, #0
 800946a:	d1d7      	bne.n	800941c <__gethex+0x22c>
 800946c:	461e      	mov	r6, r3
 800946e:	e78b      	b.n	8009388 <__gethex+0x198>
 8009470:	f04f 0a03 	mov.w	sl, #3
 8009474:	e7b8      	b.n	80093e8 <__gethex+0x1f8>
 8009476:	da0a      	bge.n	800948e <__gethex+0x29e>
 8009478:	1a37      	subs	r7, r6, r0
 800947a:	4621      	mov	r1, r4
 800947c:	ee18 0a10 	vmov	r0, s16
 8009480:	463a      	mov	r2, r7
 8009482:	f000 fc45 	bl	8009d10 <__lshift>
 8009486:	1bed      	subs	r5, r5, r7
 8009488:	4604      	mov	r4, r0
 800948a:	f100 0914 	add.w	r9, r0, #20
 800948e:	f04f 0a00 	mov.w	sl, #0
 8009492:	e7ae      	b.n	80093f2 <__gethex+0x202>
 8009494:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009498:	42a8      	cmp	r0, r5
 800949a:	dd72      	ble.n	8009582 <__gethex+0x392>
 800949c:	1b45      	subs	r5, r0, r5
 800949e:	42ae      	cmp	r6, r5
 80094a0:	dc36      	bgt.n	8009510 <__gethex+0x320>
 80094a2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80094a6:	2b02      	cmp	r3, #2
 80094a8:	d02a      	beq.n	8009500 <__gethex+0x310>
 80094aa:	2b03      	cmp	r3, #3
 80094ac:	d02c      	beq.n	8009508 <__gethex+0x318>
 80094ae:	2b01      	cmp	r3, #1
 80094b0:	d115      	bne.n	80094de <__gethex+0x2ee>
 80094b2:	42ae      	cmp	r6, r5
 80094b4:	d113      	bne.n	80094de <__gethex+0x2ee>
 80094b6:	2e01      	cmp	r6, #1
 80094b8:	d10b      	bne.n	80094d2 <__gethex+0x2e2>
 80094ba:	9a04      	ldr	r2, [sp, #16]
 80094bc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80094c0:	6013      	str	r3, [r2, #0]
 80094c2:	2301      	movs	r3, #1
 80094c4:	6123      	str	r3, [r4, #16]
 80094c6:	f8c9 3000 	str.w	r3, [r9]
 80094ca:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80094cc:	2762      	movs	r7, #98	; 0x62
 80094ce:	601c      	str	r4, [r3, #0]
 80094d0:	e723      	b.n	800931a <__gethex+0x12a>
 80094d2:	1e71      	subs	r1, r6, #1
 80094d4:	4620      	mov	r0, r4
 80094d6:	f000 fe59 	bl	800a18c <__any_on>
 80094da:	2800      	cmp	r0, #0
 80094dc:	d1ed      	bne.n	80094ba <__gethex+0x2ca>
 80094de:	ee18 0a10 	vmov	r0, s16
 80094e2:	4621      	mov	r1, r4
 80094e4:	f000 f9f8 	bl	80098d8 <_Bfree>
 80094e8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 80094ea:	2300      	movs	r3, #0
 80094ec:	6013      	str	r3, [r2, #0]
 80094ee:	2750      	movs	r7, #80	; 0x50
 80094f0:	e713      	b.n	800931a <__gethex+0x12a>
 80094f2:	bf00      	nop
 80094f4:	0800b630 	.word	0x0800b630
 80094f8:	0800b5b4 	.word	0x0800b5b4
 80094fc:	0800b5c5 	.word	0x0800b5c5
 8009500:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009502:	2b00      	cmp	r3, #0
 8009504:	d1eb      	bne.n	80094de <__gethex+0x2ee>
 8009506:	e7d8      	b.n	80094ba <__gethex+0x2ca>
 8009508:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800950a:	2b00      	cmp	r3, #0
 800950c:	d1d5      	bne.n	80094ba <__gethex+0x2ca>
 800950e:	e7e6      	b.n	80094de <__gethex+0x2ee>
 8009510:	1e6f      	subs	r7, r5, #1
 8009512:	f1ba 0f00 	cmp.w	sl, #0
 8009516:	d131      	bne.n	800957c <__gethex+0x38c>
 8009518:	b127      	cbz	r7, 8009524 <__gethex+0x334>
 800951a:	4639      	mov	r1, r7
 800951c:	4620      	mov	r0, r4
 800951e:	f000 fe35 	bl	800a18c <__any_on>
 8009522:	4682      	mov	sl, r0
 8009524:	117b      	asrs	r3, r7, #5
 8009526:	2101      	movs	r1, #1
 8009528:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800952c:	f007 071f 	and.w	r7, r7, #31
 8009530:	fa01 f707 	lsl.w	r7, r1, r7
 8009534:	421f      	tst	r7, r3
 8009536:	4629      	mov	r1, r5
 8009538:	4620      	mov	r0, r4
 800953a:	bf18      	it	ne
 800953c:	f04a 0a02 	orrne.w	sl, sl, #2
 8009540:	1b76      	subs	r6, r6, r5
 8009542:	f7ff fded 	bl	8009120 <rshift>
 8009546:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800954a:	2702      	movs	r7, #2
 800954c:	f1ba 0f00 	cmp.w	sl, #0
 8009550:	d048      	beq.n	80095e4 <__gethex+0x3f4>
 8009552:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009556:	2b02      	cmp	r3, #2
 8009558:	d015      	beq.n	8009586 <__gethex+0x396>
 800955a:	2b03      	cmp	r3, #3
 800955c:	d017      	beq.n	800958e <__gethex+0x39e>
 800955e:	2b01      	cmp	r3, #1
 8009560:	d109      	bne.n	8009576 <__gethex+0x386>
 8009562:	f01a 0f02 	tst.w	sl, #2
 8009566:	d006      	beq.n	8009576 <__gethex+0x386>
 8009568:	f8d9 0000 	ldr.w	r0, [r9]
 800956c:	ea4a 0a00 	orr.w	sl, sl, r0
 8009570:	f01a 0f01 	tst.w	sl, #1
 8009574:	d10e      	bne.n	8009594 <__gethex+0x3a4>
 8009576:	f047 0710 	orr.w	r7, r7, #16
 800957a:	e033      	b.n	80095e4 <__gethex+0x3f4>
 800957c:	f04f 0a01 	mov.w	sl, #1
 8009580:	e7d0      	b.n	8009524 <__gethex+0x334>
 8009582:	2701      	movs	r7, #1
 8009584:	e7e2      	b.n	800954c <__gethex+0x35c>
 8009586:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009588:	f1c3 0301 	rsb	r3, r3, #1
 800958c:	9315      	str	r3, [sp, #84]	; 0x54
 800958e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009590:	2b00      	cmp	r3, #0
 8009592:	d0f0      	beq.n	8009576 <__gethex+0x386>
 8009594:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009598:	f104 0314 	add.w	r3, r4, #20
 800959c:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 80095a0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 80095a4:	f04f 0c00 	mov.w	ip, #0
 80095a8:	4618      	mov	r0, r3
 80095aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80095ae:	f1b2 3fff 	cmp.w	r2, #4294967295
 80095b2:	d01c      	beq.n	80095ee <__gethex+0x3fe>
 80095b4:	3201      	adds	r2, #1
 80095b6:	6002      	str	r2, [r0, #0]
 80095b8:	2f02      	cmp	r7, #2
 80095ba:	f104 0314 	add.w	r3, r4, #20
 80095be:	d13f      	bne.n	8009640 <__gethex+0x450>
 80095c0:	f8d8 2000 	ldr.w	r2, [r8]
 80095c4:	3a01      	subs	r2, #1
 80095c6:	42b2      	cmp	r2, r6
 80095c8:	d10a      	bne.n	80095e0 <__gethex+0x3f0>
 80095ca:	1171      	asrs	r1, r6, #5
 80095cc:	2201      	movs	r2, #1
 80095ce:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80095d2:	f006 061f 	and.w	r6, r6, #31
 80095d6:	fa02 f606 	lsl.w	r6, r2, r6
 80095da:	421e      	tst	r6, r3
 80095dc:	bf18      	it	ne
 80095de:	4617      	movne	r7, r2
 80095e0:	f047 0720 	orr.w	r7, r7, #32
 80095e4:	9b14      	ldr	r3, [sp, #80]	; 0x50
 80095e6:	601c      	str	r4, [r3, #0]
 80095e8:	9b04      	ldr	r3, [sp, #16]
 80095ea:	601d      	str	r5, [r3, #0]
 80095ec:	e695      	b.n	800931a <__gethex+0x12a>
 80095ee:	4299      	cmp	r1, r3
 80095f0:	f843 cc04 	str.w	ip, [r3, #-4]
 80095f4:	d8d8      	bhi.n	80095a8 <__gethex+0x3b8>
 80095f6:	68a3      	ldr	r3, [r4, #8]
 80095f8:	459b      	cmp	fp, r3
 80095fa:	db19      	blt.n	8009630 <__gethex+0x440>
 80095fc:	6861      	ldr	r1, [r4, #4]
 80095fe:	ee18 0a10 	vmov	r0, s16
 8009602:	3101      	adds	r1, #1
 8009604:	f000 f928 	bl	8009858 <_Balloc>
 8009608:	4681      	mov	r9, r0
 800960a:	b918      	cbnz	r0, 8009614 <__gethex+0x424>
 800960c:	4b1a      	ldr	r3, [pc, #104]	; (8009678 <__gethex+0x488>)
 800960e:	4602      	mov	r2, r0
 8009610:	2184      	movs	r1, #132	; 0x84
 8009612:	e6a8      	b.n	8009366 <__gethex+0x176>
 8009614:	6922      	ldr	r2, [r4, #16]
 8009616:	3202      	adds	r2, #2
 8009618:	f104 010c 	add.w	r1, r4, #12
 800961c:	0092      	lsls	r2, r2, #2
 800961e:	300c      	adds	r0, #12
 8009620:	f000 f90c 	bl	800983c <memcpy>
 8009624:	4621      	mov	r1, r4
 8009626:	ee18 0a10 	vmov	r0, s16
 800962a:	f000 f955 	bl	80098d8 <_Bfree>
 800962e:	464c      	mov	r4, r9
 8009630:	6923      	ldr	r3, [r4, #16]
 8009632:	1c5a      	adds	r2, r3, #1
 8009634:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8009638:	6122      	str	r2, [r4, #16]
 800963a:	2201      	movs	r2, #1
 800963c:	615a      	str	r2, [r3, #20]
 800963e:	e7bb      	b.n	80095b8 <__gethex+0x3c8>
 8009640:	6922      	ldr	r2, [r4, #16]
 8009642:	455a      	cmp	r2, fp
 8009644:	dd0b      	ble.n	800965e <__gethex+0x46e>
 8009646:	2101      	movs	r1, #1
 8009648:	4620      	mov	r0, r4
 800964a:	f7ff fd69 	bl	8009120 <rshift>
 800964e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009652:	3501      	adds	r5, #1
 8009654:	42ab      	cmp	r3, r5
 8009656:	f6ff aed0 	blt.w	80093fa <__gethex+0x20a>
 800965a:	2701      	movs	r7, #1
 800965c:	e7c0      	b.n	80095e0 <__gethex+0x3f0>
 800965e:	f016 061f 	ands.w	r6, r6, #31
 8009662:	d0fa      	beq.n	800965a <__gethex+0x46a>
 8009664:	449a      	add	sl, r3
 8009666:	f1c6 0620 	rsb	r6, r6, #32
 800966a:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800966e:	f000 f9e9 	bl	8009a44 <__hi0bits>
 8009672:	42b0      	cmp	r0, r6
 8009674:	dbe7      	blt.n	8009646 <__gethex+0x456>
 8009676:	e7f0      	b.n	800965a <__gethex+0x46a>
 8009678:	0800b5b4 	.word	0x0800b5b4

0800967c <L_shift>:
 800967c:	f1c2 0208 	rsb	r2, r2, #8
 8009680:	0092      	lsls	r2, r2, #2
 8009682:	b570      	push	{r4, r5, r6, lr}
 8009684:	f1c2 0620 	rsb	r6, r2, #32
 8009688:	6843      	ldr	r3, [r0, #4]
 800968a:	6804      	ldr	r4, [r0, #0]
 800968c:	fa03 f506 	lsl.w	r5, r3, r6
 8009690:	432c      	orrs	r4, r5
 8009692:	40d3      	lsrs	r3, r2
 8009694:	6004      	str	r4, [r0, #0]
 8009696:	f840 3f04 	str.w	r3, [r0, #4]!
 800969a:	4288      	cmp	r0, r1
 800969c:	d3f4      	bcc.n	8009688 <L_shift+0xc>
 800969e:	bd70      	pop	{r4, r5, r6, pc}

080096a0 <__match>:
 80096a0:	b530      	push	{r4, r5, lr}
 80096a2:	6803      	ldr	r3, [r0, #0]
 80096a4:	3301      	adds	r3, #1
 80096a6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80096aa:	b914      	cbnz	r4, 80096b2 <__match+0x12>
 80096ac:	6003      	str	r3, [r0, #0]
 80096ae:	2001      	movs	r0, #1
 80096b0:	bd30      	pop	{r4, r5, pc}
 80096b2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80096b6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80096ba:	2d19      	cmp	r5, #25
 80096bc:	bf98      	it	ls
 80096be:	3220      	addls	r2, #32
 80096c0:	42a2      	cmp	r2, r4
 80096c2:	d0f0      	beq.n	80096a6 <__match+0x6>
 80096c4:	2000      	movs	r0, #0
 80096c6:	e7f3      	b.n	80096b0 <__match+0x10>

080096c8 <__hexnan>:
 80096c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096cc:	680b      	ldr	r3, [r1, #0]
 80096ce:	6801      	ldr	r1, [r0, #0]
 80096d0:	115e      	asrs	r6, r3, #5
 80096d2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80096d6:	f013 031f 	ands.w	r3, r3, #31
 80096da:	b087      	sub	sp, #28
 80096dc:	bf18      	it	ne
 80096de:	3604      	addne	r6, #4
 80096e0:	2500      	movs	r5, #0
 80096e2:	1f37      	subs	r7, r6, #4
 80096e4:	4682      	mov	sl, r0
 80096e6:	4690      	mov	r8, r2
 80096e8:	9301      	str	r3, [sp, #4]
 80096ea:	f846 5c04 	str.w	r5, [r6, #-4]
 80096ee:	46b9      	mov	r9, r7
 80096f0:	463c      	mov	r4, r7
 80096f2:	9502      	str	r5, [sp, #8]
 80096f4:	46ab      	mov	fp, r5
 80096f6:	784a      	ldrb	r2, [r1, #1]
 80096f8:	1c4b      	adds	r3, r1, #1
 80096fa:	9303      	str	r3, [sp, #12]
 80096fc:	b342      	cbz	r2, 8009750 <__hexnan+0x88>
 80096fe:	4610      	mov	r0, r2
 8009700:	9105      	str	r1, [sp, #20]
 8009702:	9204      	str	r2, [sp, #16]
 8009704:	f7ff fd5e 	bl	80091c4 <__hexdig_fun>
 8009708:	2800      	cmp	r0, #0
 800970a:	d14f      	bne.n	80097ac <__hexnan+0xe4>
 800970c:	9a04      	ldr	r2, [sp, #16]
 800970e:	9905      	ldr	r1, [sp, #20]
 8009710:	2a20      	cmp	r2, #32
 8009712:	d818      	bhi.n	8009746 <__hexnan+0x7e>
 8009714:	9b02      	ldr	r3, [sp, #8]
 8009716:	459b      	cmp	fp, r3
 8009718:	dd13      	ble.n	8009742 <__hexnan+0x7a>
 800971a:	454c      	cmp	r4, r9
 800971c:	d206      	bcs.n	800972c <__hexnan+0x64>
 800971e:	2d07      	cmp	r5, #7
 8009720:	dc04      	bgt.n	800972c <__hexnan+0x64>
 8009722:	462a      	mov	r2, r5
 8009724:	4649      	mov	r1, r9
 8009726:	4620      	mov	r0, r4
 8009728:	f7ff ffa8 	bl	800967c <L_shift>
 800972c:	4544      	cmp	r4, r8
 800972e:	d950      	bls.n	80097d2 <__hexnan+0x10a>
 8009730:	2300      	movs	r3, #0
 8009732:	f1a4 0904 	sub.w	r9, r4, #4
 8009736:	f844 3c04 	str.w	r3, [r4, #-4]
 800973a:	f8cd b008 	str.w	fp, [sp, #8]
 800973e:	464c      	mov	r4, r9
 8009740:	461d      	mov	r5, r3
 8009742:	9903      	ldr	r1, [sp, #12]
 8009744:	e7d7      	b.n	80096f6 <__hexnan+0x2e>
 8009746:	2a29      	cmp	r2, #41	; 0x29
 8009748:	d156      	bne.n	80097f8 <__hexnan+0x130>
 800974a:	3102      	adds	r1, #2
 800974c:	f8ca 1000 	str.w	r1, [sl]
 8009750:	f1bb 0f00 	cmp.w	fp, #0
 8009754:	d050      	beq.n	80097f8 <__hexnan+0x130>
 8009756:	454c      	cmp	r4, r9
 8009758:	d206      	bcs.n	8009768 <__hexnan+0xa0>
 800975a:	2d07      	cmp	r5, #7
 800975c:	dc04      	bgt.n	8009768 <__hexnan+0xa0>
 800975e:	462a      	mov	r2, r5
 8009760:	4649      	mov	r1, r9
 8009762:	4620      	mov	r0, r4
 8009764:	f7ff ff8a 	bl	800967c <L_shift>
 8009768:	4544      	cmp	r4, r8
 800976a:	d934      	bls.n	80097d6 <__hexnan+0x10e>
 800976c:	f1a8 0204 	sub.w	r2, r8, #4
 8009770:	4623      	mov	r3, r4
 8009772:	f853 1b04 	ldr.w	r1, [r3], #4
 8009776:	f842 1f04 	str.w	r1, [r2, #4]!
 800977a:	429f      	cmp	r7, r3
 800977c:	d2f9      	bcs.n	8009772 <__hexnan+0xaa>
 800977e:	1b3b      	subs	r3, r7, r4
 8009780:	f023 0303 	bic.w	r3, r3, #3
 8009784:	3304      	adds	r3, #4
 8009786:	3401      	adds	r4, #1
 8009788:	3e03      	subs	r6, #3
 800978a:	42b4      	cmp	r4, r6
 800978c:	bf88      	it	hi
 800978e:	2304      	movhi	r3, #4
 8009790:	4443      	add	r3, r8
 8009792:	2200      	movs	r2, #0
 8009794:	f843 2b04 	str.w	r2, [r3], #4
 8009798:	429f      	cmp	r7, r3
 800979a:	d2fb      	bcs.n	8009794 <__hexnan+0xcc>
 800979c:	683b      	ldr	r3, [r7, #0]
 800979e:	b91b      	cbnz	r3, 80097a8 <__hexnan+0xe0>
 80097a0:	4547      	cmp	r7, r8
 80097a2:	d127      	bne.n	80097f4 <__hexnan+0x12c>
 80097a4:	2301      	movs	r3, #1
 80097a6:	603b      	str	r3, [r7, #0]
 80097a8:	2005      	movs	r0, #5
 80097aa:	e026      	b.n	80097fa <__hexnan+0x132>
 80097ac:	3501      	adds	r5, #1
 80097ae:	2d08      	cmp	r5, #8
 80097b0:	f10b 0b01 	add.w	fp, fp, #1
 80097b4:	dd06      	ble.n	80097c4 <__hexnan+0xfc>
 80097b6:	4544      	cmp	r4, r8
 80097b8:	d9c3      	bls.n	8009742 <__hexnan+0x7a>
 80097ba:	2300      	movs	r3, #0
 80097bc:	f844 3c04 	str.w	r3, [r4, #-4]
 80097c0:	2501      	movs	r5, #1
 80097c2:	3c04      	subs	r4, #4
 80097c4:	6822      	ldr	r2, [r4, #0]
 80097c6:	f000 000f 	and.w	r0, r0, #15
 80097ca:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 80097ce:	6022      	str	r2, [r4, #0]
 80097d0:	e7b7      	b.n	8009742 <__hexnan+0x7a>
 80097d2:	2508      	movs	r5, #8
 80097d4:	e7b5      	b.n	8009742 <__hexnan+0x7a>
 80097d6:	9b01      	ldr	r3, [sp, #4]
 80097d8:	2b00      	cmp	r3, #0
 80097da:	d0df      	beq.n	800979c <__hexnan+0xd4>
 80097dc:	f04f 32ff 	mov.w	r2, #4294967295
 80097e0:	f1c3 0320 	rsb	r3, r3, #32
 80097e4:	fa22 f303 	lsr.w	r3, r2, r3
 80097e8:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80097ec:	401a      	ands	r2, r3
 80097ee:	f846 2c04 	str.w	r2, [r6, #-4]
 80097f2:	e7d3      	b.n	800979c <__hexnan+0xd4>
 80097f4:	3f04      	subs	r7, #4
 80097f6:	e7d1      	b.n	800979c <__hexnan+0xd4>
 80097f8:	2004      	movs	r0, #4
 80097fa:	b007      	add	sp, #28
 80097fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08009800 <_localeconv_r>:
 8009800:	4800      	ldr	r0, [pc, #0]	; (8009804 <_localeconv_r+0x4>)
 8009802:	4770      	bx	lr
 8009804:	20000164 	.word	0x20000164

08009808 <malloc>:
 8009808:	4b02      	ldr	r3, [pc, #8]	; (8009814 <malloc+0xc>)
 800980a:	4601      	mov	r1, r0
 800980c:	6818      	ldr	r0, [r3, #0]
 800980e:	f000 bd3d 	b.w	800a28c <_malloc_r>
 8009812:	bf00      	nop
 8009814:	2000000c 	.word	0x2000000c

08009818 <__ascii_mbtowc>:
 8009818:	b082      	sub	sp, #8
 800981a:	b901      	cbnz	r1, 800981e <__ascii_mbtowc+0x6>
 800981c:	a901      	add	r1, sp, #4
 800981e:	b142      	cbz	r2, 8009832 <__ascii_mbtowc+0x1a>
 8009820:	b14b      	cbz	r3, 8009836 <__ascii_mbtowc+0x1e>
 8009822:	7813      	ldrb	r3, [r2, #0]
 8009824:	600b      	str	r3, [r1, #0]
 8009826:	7812      	ldrb	r2, [r2, #0]
 8009828:	1e10      	subs	r0, r2, #0
 800982a:	bf18      	it	ne
 800982c:	2001      	movne	r0, #1
 800982e:	b002      	add	sp, #8
 8009830:	4770      	bx	lr
 8009832:	4610      	mov	r0, r2
 8009834:	e7fb      	b.n	800982e <__ascii_mbtowc+0x16>
 8009836:	f06f 0001 	mvn.w	r0, #1
 800983a:	e7f8      	b.n	800982e <__ascii_mbtowc+0x16>

0800983c <memcpy>:
 800983c:	440a      	add	r2, r1
 800983e:	4291      	cmp	r1, r2
 8009840:	f100 33ff 	add.w	r3, r0, #4294967295
 8009844:	d100      	bne.n	8009848 <memcpy+0xc>
 8009846:	4770      	bx	lr
 8009848:	b510      	push	{r4, lr}
 800984a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800984e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009852:	4291      	cmp	r1, r2
 8009854:	d1f9      	bne.n	800984a <memcpy+0xe>
 8009856:	bd10      	pop	{r4, pc}

08009858 <_Balloc>:
 8009858:	b570      	push	{r4, r5, r6, lr}
 800985a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800985c:	4604      	mov	r4, r0
 800985e:	460d      	mov	r5, r1
 8009860:	b976      	cbnz	r6, 8009880 <_Balloc+0x28>
 8009862:	2010      	movs	r0, #16
 8009864:	f7ff ffd0 	bl	8009808 <malloc>
 8009868:	4602      	mov	r2, r0
 800986a:	6260      	str	r0, [r4, #36]	; 0x24
 800986c:	b920      	cbnz	r0, 8009878 <_Balloc+0x20>
 800986e:	4b18      	ldr	r3, [pc, #96]	; (80098d0 <_Balloc+0x78>)
 8009870:	4818      	ldr	r0, [pc, #96]	; (80098d4 <_Balloc+0x7c>)
 8009872:	2166      	movs	r1, #102	; 0x66
 8009874:	f000 fef8 	bl	800a668 <__assert_func>
 8009878:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800987c:	6006      	str	r6, [r0, #0]
 800987e:	60c6      	str	r6, [r0, #12]
 8009880:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009882:	68f3      	ldr	r3, [r6, #12]
 8009884:	b183      	cbz	r3, 80098a8 <_Balloc+0x50>
 8009886:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009888:	68db      	ldr	r3, [r3, #12]
 800988a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800988e:	b9b8      	cbnz	r0, 80098c0 <_Balloc+0x68>
 8009890:	2101      	movs	r1, #1
 8009892:	fa01 f605 	lsl.w	r6, r1, r5
 8009896:	1d72      	adds	r2, r6, #5
 8009898:	0092      	lsls	r2, r2, #2
 800989a:	4620      	mov	r0, r4
 800989c:	f000 fc97 	bl	800a1ce <_calloc_r>
 80098a0:	b160      	cbz	r0, 80098bc <_Balloc+0x64>
 80098a2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80098a6:	e00e      	b.n	80098c6 <_Balloc+0x6e>
 80098a8:	2221      	movs	r2, #33	; 0x21
 80098aa:	2104      	movs	r1, #4
 80098ac:	4620      	mov	r0, r4
 80098ae:	f000 fc8e 	bl	800a1ce <_calloc_r>
 80098b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80098b4:	60f0      	str	r0, [r6, #12]
 80098b6:	68db      	ldr	r3, [r3, #12]
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d1e4      	bne.n	8009886 <_Balloc+0x2e>
 80098bc:	2000      	movs	r0, #0
 80098be:	bd70      	pop	{r4, r5, r6, pc}
 80098c0:	6802      	ldr	r2, [r0, #0]
 80098c2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80098c6:	2300      	movs	r3, #0
 80098c8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80098cc:	e7f7      	b.n	80098be <_Balloc+0x66>
 80098ce:	bf00      	nop
 80098d0:	0800b53e 	.word	0x0800b53e
 80098d4:	0800b644 	.word	0x0800b644

080098d8 <_Bfree>:
 80098d8:	b570      	push	{r4, r5, r6, lr}
 80098da:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80098dc:	4605      	mov	r5, r0
 80098de:	460c      	mov	r4, r1
 80098e0:	b976      	cbnz	r6, 8009900 <_Bfree+0x28>
 80098e2:	2010      	movs	r0, #16
 80098e4:	f7ff ff90 	bl	8009808 <malloc>
 80098e8:	4602      	mov	r2, r0
 80098ea:	6268      	str	r0, [r5, #36]	; 0x24
 80098ec:	b920      	cbnz	r0, 80098f8 <_Bfree+0x20>
 80098ee:	4b09      	ldr	r3, [pc, #36]	; (8009914 <_Bfree+0x3c>)
 80098f0:	4809      	ldr	r0, [pc, #36]	; (8009918 <_Bfree+0x40>)
 80098f2:	218a      	movs	r1, #138	; 0x8a
 80098f4:	f000 feb8 	bl	800a668 <__assert_func>
 80098f8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80098fc:	6006      	str	r6, [r0, #0]
 80098fe:	60c6      	str	r6, [r0, #12]
 8009900:	b13c      	cbz	r4, 8009912 <_Bfree+0x3a>
 8009902:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8009904:	6862      	ldr	r2, [r4, #4]
 8009906:	68db      	ldr	r3, [r3, #12]
 8009908:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800990c:	6021      	str	r1, [r4, #0]
 800990e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8009912:	bd70      	pop	{r4, r5, r6, pc}
 8009914:	0800b53e 	.word	0x0800b53e
 8009918:	0800b644 	.word	0x0800b644

0800991c <__multadd>:
 800991c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009920:	690e      	ldr	r6, [r1, #16]
 8009922:	4607      	mov	r7, r0
 8009924:	4698      	mov	r8, r3
 8009926:	460c      	mov	r4, r1
 8009928:	f101 0014 	add.w	r0, r1, #20
 800992c:	2300      	movs	r3, #0
 800992e:	6805      	ldr	r5, [r0, #0]
 8009930:	b2a9      	uxth	r1, r5
 8009932:	fb02 8101 	mla	r1, r2, r1, r8
 8009936:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800993a:	0c2d      	lsrs	r5, r5, #16
 800993c:	fb02 c505 	mla	r5, r2, r5, ip
 8009940:	b289      	uxth	r1, r1
 8009942:	3301      	adds	r3, #1
 8009944:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8009948:	429e      	cmp	r6, r3
 800994a:	f840 1b04 	str.w	r1, [r0], #4
 800994e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8009952:	dcec      	bgt.n	800992e <__multadd+0x12>
 8009954:	f1b8 0f00 	cmp.w	r8, #0
 8009958:	d022      	beq.n	80099a0 <__multadd+0x84>
 800995a:	68a3      	ldr	r3, [r4, #8]
 800995c:	42b3      	cmp	r3, r6
 800995e:	dc19      	bgt.n	8009994 <__multadd+0x78>
 8009960:	6861      	ldr	r1, [r4, #4]
 8009962:	4638      	mov	r0, r7
 8009964:	3101      	adds	r1, #1
 8009966:	f7ff ff77 	bl	8009858 <_Balloc>
 800996a:	4605      	mov	r5, r0
 800996c:	b928      	cbnz	r0, 800997a <__multadd+0x5e>
 800996e:	4602      	mov	r2, r0
 8009970:	4b0d      	ldr	r3, [pc, #52]	; (80099a8 <__multadd+0x8c>)
 8009972:	480e      	ldr	r0, [pc, #56]	; (80099ac <__multadd+0x90>)
 8009974:	21b5      	movs	r1, #181	; 0xb5
 8009976:	f000 fe77 	bl	800a668 <__assert_func>
 800997a:	6922      	ldr	r2, [r4, #16]
 800997c:	3202      	adds	r2, #2
 800997e:	f104 010c 	add.w	r1, r4, #12
 8009982:	0092      	lsls	r2, r2, #2
 8009984:	300c      	adds	r0, #12
 8009986:	f7ff ff59 	bl	800983c <memcpy>
 800998a:	4621      	mov	r1, r4
 800998c:	4638      	mov	r0, r7
 800998e:	f7ff ffa3 	bl	80098d8 <_Bfree>
 8009992:	462c      	mov	r4, r5
 8009994:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8009998:	3601      	adds	r6, #1
 800999a:	f8c3 8014 	str.w	r8, [r3, #20]
 800999e:	6126      	str	r6, [r4, #16]
 80099a0:	4620      	mov	r0, r4
 80099a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80099a6:	bf00      	nop
 80099a8:	0800b5b4 	.word	0x0800b5b4
 80099ac:	0800b644 	.word	0x0800b644

080099b0 <__s2b>:
 80099b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80099b4:	460c      	mov	r4, r1
 80099b6:	4615      	mov	r5, r2
 80099b8:	461f      	mov	r7, r3
 80099ba:	2209      	movs	r2, #9
 80099bc:	3308      	adds	r3, #8
 80099be:	4606      	mov	r6, r0
 80099c0:	fb93 f3f2 	sdiv	r3, r3, r2
 80099c4:	2100      	movs	r1, #0
 80099c6:	2201      	movs	r2, #1
 80099c8:	429a      	cmp	r2, r3
 80099ca:	db09      	blt.n	80099e0 <__s2b+0x30>
 80099cc:	4630      	mov	r0, r6
 80099ce:	f7ff ff43 	bl	8009858 <_Balloc>
 80099d2:	b940      	cbnz	r0, 80099e6 <__s2b+0x36>
 80099d4:	4602      	mov	r2, r0
 80099d6:	4b19      	ldr	r3, [pc, #100]	; (8009a3c <__s2b+0x8c>)
 80099d8:	4819      	ldr	r0, [pc, #100]	; (8009a40 <__s2b+0x90>)
 80099da:	21ce      	movs	r1, #206	; 0xce
 80099dc:	f000 fe44 	bl	800a668 <__assert_func>
 80099e0:	0052      	lsls	r2, r2, #1
 80099e2:	3101      	adds	r1, #1
 80099e4:	e7f0      	b.n	80099c8 <__s2b+0x18>
 80099e6:	9b08      	ldr	r3, [sp, #32]
 80099e8:	6143      	str	r3, [r0, #20]
 80099ea:	2d09      	cmp	r5, #9
 80099ec:	f04f 0301 	mov.w	r3, #1
 80099f0:	6103      	str	r3, [r0, #16]
 80099f2:	dd16      	ble.n	8009a22 <__s2b+0x72>
 80099f4:	f104 0909 	add.w	r9, r4, #9
 80099f8:	46c8      	mov	r8, r9
 80099fa:	442c      	add	r4, r5
 80099fc:	f818 3b01 	ldrb.w	r3, [r8], #1
 8009a00:	4601      	mov	r1, r0
 8009a02:	3b30      	subs	r3, #48	; 0x30
 8009a04:	220a      	movs	r2, #10
 8009a06:	4630      	mov	r0, r6
 8009a08:	f7ff ff88 	bl	800991c <__multadd>
 8009a0c:	45a0      	cmp	r8, r4
 8009a0e:	d1f5      	bne.n	80099fc <__s2b+0x4c>
 8009a10:	f1a5 0408 	sub.w	r4, r5, #8
 8009a14:	444c      	add	r4, r9
 8009a16:	1b2d      	subs	r5, r5, r4
 8009a18:	1963      	adds	r3, r4, r5
 8009a1a:	42bb      	cmp	r3, r7
 8009a1c:	db04      	blt.n	8009a28 <__s2b+0x78>
 8009a1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009a22:	340a      	adds	r4, #10
 8009a24:	2509      	movs	r5, #9
 8009a26:	e7f6      	b.n	8009a16 <__s2b+0x66>
 8009a28:	f814 3b01 	ldrb.w	r3, [r4], #1
 8009a2c:	4601      	mov	r1, r0
 8009a2e:	3b30      	subs	r3, #48	; 0x30
 8009a30:	220a      	movs	r2, #10
 8009a32:	4630      	mov	r0, r6
 8009a34:	f7ff ff72 	bl	800991c <__multadd>
 8009a38:	e7ee      	b.n	8009a18 <__s2b+0x68>
 8009a3a:	bf00      	nop
 8009a3c:	0800b5b4 	.word	0x0800b5b4
 8009a40:	0800b644 	.word	0x0800b644

08009a44 <__hi0bits>:
 8009a44:	0c03      	lsrs	r3, r0, #16
 8009a46:	041b      	lsls	r3, r3, #16
 8009a48:	b9d3      	cbnz	r3, 8009a80 <__hi0bits+0x3c>
 8009a4a:	0400      	lsls	r0, r0, #16
 8009a4c:	2310      	movs	r3, #16
 8009a4e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8009a52:	bf04      	itt	eq
 8009a54:	0200      	lsleq	r0, r0, #8
 8009a56:	3308      	addeq	r3, #8
 8009a58:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8009a5c:	bf04      	itt	eq
 8009a5e:	0100      	lsleq	r0, r0, #4
 8009a60:	3304      	addeq	r3, #4
 8009a62:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8009a66:	bf04      	itt	eq
 8009a68:	0080      	lsleq	r0, r0, #2
 8009a6a:	3302      	addeq	r3, #2
 8009a6c:	2800      	cmp	r0, #0
 8009a6e:	db05      	blt.n	8009a7c <__hi0bits+0x38>
 8009a70:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8009a74:	f103 0301 	add.w	r3, r3, #1
 8009a78:	bf08      	it	eq
 8009a7a:	2320      	moveq	r3, #32
 8009a7c:	4618      	mov	r0, r3
 8009a7e:	4770      	bx	lr
 8009a80:	2300      	movs	r3, #0
 8009a82:	e7e4      	b.n	8009a4e <__hi0bits+0xa>

08009a84 <__lo0bits>:
 8009a84:	6803      	ldr	r3, [r0, #0]
 8009a86:	f013 0207 	ands.w	r2, r3, #7
 8009a8a:	4601      	mov	r1, r0
 8009a8c:	d00b      	beq.n	8009aa6 <__lo0bits+0x22>
 8009a8e:	07da      	lsls	r2, r3, #31
 8009a90:	d424      	bmi.n	8009adc <__lo0bits+0x58>
 8009a92:	0798      	lsls	r0, r3, #30
 8009a94:	bf49      	itett	mi
 8009a96:	085b      	lsrmi	r3, r3, #1
 8009a98:	089b      	lsrpl	r3, r3, #2
 8009a9a:	2001      	movmi	r0, #1
 8009a9c:	600b      	strmi	r3, [r1, #0]
 8009a9e:	bf5c      	itt	pl
 8009aa0:	600b      	strpl	r3, [r1, #0]
 8009aa2:	2002      	movpl	r0, #2
 8009aa4:	4770      	bx	lr
 8009aa6:	b298      	uxth	r0, r3
 8009aa8:	b9b0      	cbnz	r0, 8009ad8 <__lo0bits+0x54>
 8009aaa:	0c1b      	lsrs	r3, r3, #16
 8009aac:	2010      	movs	r0, #16
 8009aae:	f013 0fff 	tst.w	r3, #255	; 0xff
 8009ab2:	bf04      	itt	eq
 8009ab4:	0a1b      	lsreq	r3, r3, #8
 8009ab6:	3008      	addeq	r0, #8
 8009ab8:	071a      	lsls	r2, r3, #28
 8009aba:	bf04      	itt	eq
 8009abc:	091b      	lsreq	r3, r3, #4
 8009abe:	3004      	addeq	r0, #4
 8009ac0:	079a      	lsls	r2, r3, #30
 8009ac2:	bf04      	itt	eq
 8009ac4:	089b      	lsreq	r3, r3, #2
 8009ac6:	3002      	addeq	r0, #2
 8009ac8:	07da      	lsls	r2, r3, #31
 8009aca:	d403      	bmi.n	8009ad4 <__lo0bits+0x50>
 8009acc:	085b      	lsrs	r3, r3, #1
 8009ace:	f100 0001 	add.w	r0, r0, #1
 8009ad2:	d005      	beq.n	8009ae0 <__lo0bits+0x5c>
 8009ad4:	600b      	str	r3, [r1, #0]
 8009ad6:	4770      	bx	lr
 8009ad8:	4610      	mov	r0, r2
 8009ada:	e7e8      	b.n	8009aae <__lo0bits+0x2a>
 8009adc:	2000      	movs	r0, #0
 8009ade:	4770      	bx	lr
 8009ae0:	2020      	movs	r0, #32
 8009ae2:	4770      	bx	lr

08009ae4 <__i2b>:
 8009ae4:	b510      	push	{r4, lr}
 8009ae6:	460c      	mov	r4, r1
 8009ae8:	2101      	movs	r1, #1
 8009aea:	f7ff feb5 	bl	8009858 <_Balloc>
 8009aee:	4602      	mov	r2, r0
 8009af0:	b928      	cbnz	r0, 8009afe <__i2b+0x1a>
 8009af2:	4b05      	ldr	r3, [pc, #20]	; (8009b08 <__i2b+0x24>)
 8009af4:	4805      	ldr	r0, [pc, #20]	; (8009b0c <__i2b+0x28>)
 8009af6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8009afa:	f000 fdb5 	bl	800a668 <__assert_func>
 8009afe:	2301      	movs	r3, #1
 8009b00:	6144      	str	r4, [r0, #20]
 8009b02:	6103      	str	r3, [r0, #16]
 8009b04:	bd10      	pop	{r4, pc}
 8009b06:	bf00      	nop
 8009b08:	0800b5b4 	.word	0x0800b5b4
 8009b0c:	0800b644 	.word	0x0800b644

08009b10 <__multiply>:
 8009b10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b14:	4614      	mov	r4, r2
 8009b16:	690a      	ldr	r2, [r1, #16]
 8009b18:	6923      	ldr	r3, [r4, #16]
 8009b1a:	429a      	cmp	r2, r3
 8009b1c:	bfb8      	it	lt
 8009b1e:	460b      	movlt	r3, r1
 8009b20:	460d      	mov	r5, r1
 8009b22:	bfbc      	itt	lt
 8009b24:	4625      	movlt	r5, r4
 8009b26:	461c      	movlt	r4, r3
 8009b28:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8009b2c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8009b30:	68ab      	ldr	r3, [r5, #8]
 8009b32:	6869      	ldr	r1, [r5, #4]
 8009b34:	eb0a 0709 	add.w	r7, sl, r9
 8009b38:	42bb      	cmp	r3, r7
 8009b3a:	b085      	sub	sp, #20
 8009b3c:	bfb8      	it	lt
 8009b3e:	3101      	addlt	r1, #1
 8009b40:	f7ff fe8a 	bl	8009858 <_Balloc>
 8009b44:	b930      	cbnz	r0, 8009b54 <__multiply+0x44>
 8009b46:	4602      	mov	r2, r0
 8009b48:	4b42      	ldr	r3, [pc, #264]	; (8009c54 <__multiply+0x144>)
 8009b4a:	4843      	ldr	r0, [pc, #268]	; (8009c58 <__multiply+0x148>)
 8009b4c:	f240 115d 	movw	r1, #349	; 0x15d
 8009b50:	f000 fd8a 	bl	800a668 <__assert_func>
 8009b54:	f100 0614 	add.w	r6, r0, #20
 8009b58:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8009b5c:	4633      	mov	r3, r6
 8009b5e:	2200      	movs	r2, #0
 8009b60:	4543      	cmp	r3, r8
 8009b62:	d31e      	bcc.n	8009ba2 <__multiply+0x92>
 8009b64:	f105 0c14 	add.w	ip, r5, #20
 8009b68:	f104 0314 	add.w	r3, r4, #20
 8009b6c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8009b70:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8009b74:	9202      	str	r2, [sp, #8]
 8009b76:	ebac 0205 	sub.w	r2, ip, r5
 8009b7a:	3a15      	subs	r2, #21
 8009b7c:	f022 0203 	bic.w	r2, r2, #3
 8009b80:	3204      	adds	r2, #4
 8009b82:	f105 0115 	add.w	r1, r5, #21
 8009b86:	458c      	cmp	ip, r1
 8009b88:	bf38      	it	cc
 8009b8a:	2204      	movcc	r2, #4
 8009b8c:	9201      	str	r2, [sp, #4]
 8009b8e:	9a02      	ldr	r2, [sp, #8]
 8009b90:	9303      	str	r3, [sp, #12]
 8009b92:	429a      	cmp	r2, r3
 8009b94:	d808      	bhi.n	8009ba8 <__multiply+0x98>
 8009b96:	2f00      	cmp	r7, #0
 8009b98:	dc55      	bgt.n	8009c46 <__multiply+0x136>
 8009b9a:	6107      	str	r7, [r0, #16]
 8009b9c:	b005      	add	sp, #20
 8009b9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba2:	f843 2b04 	str.w	r2, [r3], #4
 8009ba6:	e7db      	b.n	8009b60 <__multiply+0x50>
 8009ba8:	f8b3 a000 	ldrh.w	sl, [r3]
 8009bac:	f1ba 0f00 	cmp.w	sl, #0
 8009bb0:	d020      	beq.n	8009bf4 <__multiply+0xe4>
 8009bb2:	f105 0e14 	add.w	lr, r5, #20
 8009bb6:	46b1      	mov	r9, r6
 8009bb8:	2200      	movs	r2, #0
 8009bba:	f85e 4b04 	ldr.w	r4, [lr], #4
 8009bbe:	f8d9 b000 	ldr.w	fp, [r9]
 8009bc2:	b2a1      	uxth	r1, r4
 8009bc4:	fa1f fb8b 	uxth.w	fp, fp
 8009bc8:	fb0a b101 	mla	r1, sl, r1, fp
 8009bcc:	4411      	add	r1, r2
 8009bce:	f8d9 2000 	ldr.w	r2, [r9]
 8009bd2:	0c24      	lsrs	r4, r4, #16
 8009bd4:	0c12      	lsrs	r2, r2, #16
 8009bd6:	fb0a 2404 	mla	r4, sl, r4, r2
 8009bda:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8009bde:	b289      	uxth	r1, r1
 8009be0:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009be4:	45f4      	cmp	ip, lr
 8009be6:	f849 1b04 	str.w	r1, [r9], #4
 8009bea:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8009bee:	d8e4      	bhi.n	8009bba <__multiply+0xaa>
 8009bf0:	9901      	ldr	r1, [sp, #4]
 8009bf2:	5072      	str	r2, [r6, r1]
 8009bf4:	9a03      	ldr	r2, [sp, #12]
 8009bf6:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8009bfa:	3304      	adds	r3, #4
 8009bfc:	f1b9 0f00 	cmp.w	r9, #0
 8009c00:	d01f      	beq.n	8009c42 <__multiply+0x132>
 8009c02:	6834      	ldr	r4, [r6, #0]
 8009c04:	f105 0114 	add.w	r1, r5, #20
 8009c08:	46b6      	mov	lr, r6
 8009c0a:	f04f 0a00 	mov.w	sl, #0
 8009c0e:	880a      	ldrh	r2, [r1, #0]
 8009c10:	f8be b002 	ldrh.w	fp, [lr, #2]
 8009c14:	fb09 b202 	mla	r2, r9, r2, fp
 8009c18:	4492      	add	sl, r2
 8009c1a:	b2a4      	uxth	r4, r4
 8009c1c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8009c20:	f84e 4b04 	str.w	r4, [lr], #4
 8009c24:	f851 4b04 	ldr.w	r4, [r1], #4
 8009c28:	f8be 2000 	ldrh.w	r2, [lr]
 8009c2c:	0c24      	lsrs	r4, r4, #16
 8009c2e:	fb09 2404 	mla	r4, r9, r4, r2
 8009c32:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8009c36:	458c      	cmp	ip, r1
 8009c38:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8009c3c:	d8e7      	bhi.n	8009c0e <__multiply+0xfe>
 8009c3e:	9a01      	ldr	r2, [sp, #4]
 8009c40:	50b4      	str	r4, [r6, r2]
 8009c42:	3604      	adds	r6, #4
 8009c44:	e7a3      	b.n	8009b8e <__multiply+0x7e>
 8009c46:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8009c4a:	2b00      	cmp	r3, #0
 8009c4c:	d1a5      	bne.n	8009b9a <__multiply+0x8a>
 8009c4e:	3f01      	subs	r7, #1
 8009c50:	e7a1      	b.n	8009b96 <__multiply+0x86>
 8009c52:	bf00      	nop
 8009c54:	0800b5b4 	.word	0x0800b5b4
 8009c58:	0800b644 	.word	0x0800b644

08009c5c <__pow5mult>:
 8009c5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009c60:	4615      	mov	r5, r2
 8009c62:	f012 0203 	ands.w	r2, r2, #3
 8009c66:	4606      	mov	r6, r0
 8009c68:	460f      	mov	r7, r1
 8009c6a:	d007      	beq.n	8009c7c <__pow5mult+0x20>
 8009c6c:	4c25      	ldr	r4, [pc, #148]	; (8009d04 <__pow5mult+0xa8>)
 8009c6e:	3a01      	subs	r2, #1
 8009c70:	2300      	movs	r3, #0
 8009c72:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009c76:	f7ff fe51 	bl	800991c <__multadd>
 8009c7a:	4607      	mov	r7, r0
 8009c7c:	10ad      	asrs	r5, r5, #2
 8009c7e:	d03d      	beq.n	8009cfc <__pow5mult+0xa0>
 8009c80:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8009c82:	b97c      	cbnz	r4, 8009ca4 <__pow5mult+0x48>
 8009c84:	2010      	movs	r0, #16
 8009c86:	f7ff fdbf 	bl	8009808 <malloc>
 8009c8a:	4602      	mov	r2, r0
 8009c8c:	6270      	str	r0, [r6, #36]	; 0x24
 8009c8e:	b928      	cbnz	r0, 8009c9c <__pow5mult+0x40>
 8009c90:	4b1d      	ldr	r3, [pc, #116]	; (8009d08 <__pow5mult+0xac>)
 8009c92:	481e      	ldr	r0, [pc, #120]	; (8009d0c <__pow5mult+0xb0>)
 8009c94:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8009c98:	f000 fce6 	bl	800a668 <__assert_func>
 8009c9c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009ca0:	6004      	str	r4, [r0, #0]
 8009ca2:	60c4      	str	r4, [r0, #12]
 8009ca4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8009ca8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8009cac:	b94c      	cbnz	r4, 8009cc2 <__pow5mult+0x66>
 8009cae:	f240 2171 	movw	r1, #625	; 0x271
 8009cb2:	4630      	mov	r0, r6
 8009cb4:	f7ff ff16 	bl	8009ae4 <__i2b>
 8009cb8:	2300      	movs	r3, #0
 8009cba:	f8c8 0008 	str.w	r0, [r8, #8]
 8009cbe:	4604      	mov	r4, r0
 8009cc0:	6003      	str	r3, [r0, #0]
 8009cc2:	f04f 0900 	mov.w	r9, #0
 8009cc6:	07eb      	lsls	r3, r5, #31
 8009cc8:	d50a      	bpl.n	8009ce0 <__pow5mult+0x84>
 8009cca:	4639      	mov	r1, r7
 8009ccc:	4622      	mov	r2, r4
 8009cce:	4630      	mov	r0, r6
 8009cd0:	f7ff ff1e 	bl	8009b10 <__multiply>
 8009cd4:	4639      	mov	r1, r7
 8009cd6:	4680      	mov	r8, r0
 8009cd8:	4630      	mov	r0, r6
 8009cda:	f7ff fdfd 	bl	80098d8 <_Bfree>
 8009cde:	4647      	mov	r7, r8
 8009ce0:	106d      	asrs	r5, r5, #1
 8009ce2:	d00b      	beq.n	8009cfc <__pow5mult+0xa0>
 8009ce4:	6820      	ldr	r0, [r4, #0]
 8009ce6:	b938      	cbnz	r0, 8009cf8 <__pow5mult+0x9c>
 8009ce8:	4622      	mov	r2, r4
 8009cea:	4621      	mov	r1, r4
 8009cec:	4630      	mov	r0, r6
 8009cee:	f7ff ff0f 	bl	8009b10 <__multiply>
 8009cf2:	6020      	str	r0, [r4, #0]
 8009cf4:	f8c0 9000 	str.w	r9, [r0]
 8009cf8:	4604      	mov	r4, r0
 8009cfa:	e7e4      	b.n	8009cc6 <__pow5mult+0x6a>
 8009cfc:	4638      	mov	r0, r7
 8009cfe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009d02:	bf00      	nop
 8009d04:	0800b798 	.word	0x0800b798
 8009d08:	0800b53e 	.word	0x0800b53e
 8009d0c:	0800b644 	.word	0x0800b644

08009d10 <__lshift>:
 8009d10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009d14:	460c      	mov	r4, r1
 8009d16:	6849      	ldr	r1, [r1, #4]
 8009d18:	6923      	ldr	r3, [r4, #16]
 8009d1a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8009d1e:	68a3      	ldr	r3, [r4, #8]
 8009d20:	4607      	mov	r7, r0
 8009d22:	4691      	mov	r9, r2
 8009d24:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8009d28:	f108 0601 	add.w	r6, r8, #1
 8009d2c:	42b3      	cmp	r3, r6
 8009d2e:	db0b      	blt.n	8009d48 <__lshift+0x38>
 8009d30:	4638      	mov	r0, r7
 8009d32:	f7ff fd91 	bl	8009858 <_Balloc>
 8009d36:	4605      	mov	r5, r0
 8009d38:	b948      	cbnz	r0, 8009d4e <__lshift+0x3e>
 8009d3a:	4602      	mov	r2, r0
 8009d3c:	4b28      	ldr	r3, [pc, #160]	; (8009de0 <__lshift+0xd0>)
 8009d3e:	4829      	ldr	r0, [pc, #164]	; (8009de4 <__lshift+0xd4>)
 8009d40:	f240 11d9 	movw	r1, #473	; 0x1d9
 8009d44:	f000 fc90 	bl	800a668 <__assert_func>
 8009d48:	3101      	adds	r1, #1
 8009d4a:	005b      	lsls	r3, r3, #1
 8009d4c:	e7ee      	b.n	8009d2c <__lshift+0x1c>
 8009d4e:	2300      	movs	r3, #0
 8009d50:	f100 0114 	add.w	r1, r0, #20
 8009d54:	f100 0210 	add.w	r2, r0, #16
 8009d58:	4618      	mov	r0, r3
 8009d5a:	4553      	cmp	r3, sl
 8009d5c:	db33      	blt.n	8009dc6 <__lshift+0xb6>
 8009d5e:	6920      	ldr	r0, [r4, #16]
 8009d60:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009d64:	f104 0314 	add.w	r3, r4, #20
 8009d68:	f019 091f 	ands.w	r9, r9, #31
 8009d6c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009d70:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009d74:	d02b      	beq.n	8009dce <__lshift+0xbe>
 8009d76:	f1c9 0e20 	rsb	lr, r9, #32
 8009d7a:	468a      	mov	sl, r1
 8009d7c:	2200      	movs	r2, #0
 8009d7e:	6818      	ldr	r0, [r3, #0]
 8009d80:	fa00 f009 	lsl.w	r0, r0, r9
 8009d84:	4302      	orrs	r2, r0
 8009d86:	f84a 2b04 	str.w	r2, [sl], #4
 8009d8a:	f853 2b04 	ldr.w	r2, [r3], #4
 8009d8e:	459c      	cmp	ip, r3
 8009d90:	fa22 f20e 	lsr.w	r2, r2, lr
 8009d94:	d8f3      	bhi.n	8009d7e <__lshift+0x6e>
 8009d96:	ebac 0304 	sub.w	r3, ip, r4
 8009d9a:	3b15      	subs	r3, #21
 8009d9c:	f023 0303 	bic.w	r3, r3, #3
 8009da0:	3304      	adds	r3, #4
 8009da2:	f104 0015 	add.w	r0, r4, #21
 8009da6:	4584      	cmp	ip, r0
 8009da8:	bf38      	it	cc
 8009daa:	2304      	movcc	r3, #4
 8009dac:	50ca      	str	r2, [r1, r3]
 8009dae:	b10a      	cbz	r2, 8009db4 <__lshift+0xa4>
 8009db0:	f108 0602 	add.w	r6, r8, #2
 8009db4:	3e01      	subs	r6, #1
 8009db6:	4638      	mov	r0, r7
 8009db8:	612e      	str	r6, [r5, #16]
 8009dba:	4621      	mov	r1, r4
 8009dbc:	f7ff fd8c 	bl	80098d8 <_Bfree>
 8009dc0:	4628      	mov	r0, r5
 8009dc2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009dc6:	f842 0f04 	str.w	r0, [r2, #4]!
 8009dca:	3301      	adds	r3, #1
 8009dcc:	e7c5      	b.n	8009d5a <__lshift+0x4a>
 8009dce:	3904      	subs	r1, #4
 8009dd0:	f853 2b04 	ldr.w	r2, [r3], #4
 8009dd4:	f841 2f04 	str.w	r2, [r1, #4]!
 8009dd8:	459c      	cmp	ip, r3
 8009dda:	d8f9      	bhi.n	8009dd0 <__lshift+0xc0>
 8009ddc:	e7ea      	b.n	8009db4 <__lshift+0xa4>
 8009dde:	bf00      	nop
 8009de0:	0800b5b4 	.word	0x0800b5b4
 8009de4:	0800b644 	.word	0x0800b644

08009de8 <__mcmp>:
 8009de8:	b530      	push	{r4, r5, lr}
 8009dea:	6902      	ldr	r2, [r0, #16]
 8009dec:	690c      	ldr	r4, [r1, #16]
 8009dee:	1b12      	subs	r2, r2, r4
 8009df0:	d10e      	bne.n	8009e10 <__mcmp+0x28>
 8009df2:	f100 0314 	add.w	r3, r0, #20
 8009df6:	3114      	adds	r1, #20
 8009df8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8009dfc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8009e00:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8009e04:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8009e08:	42a5      	cmp	r5, r4
 8009e0a:	d003      	beq.n	8009e14 <__mcmp+0x2c>
 8009e0c:	d305      	bcc.n	8009e1a <__mcmp+0x32>
 8009e0e:	2201      	movs	r2, #1
 8009e10:	4610      	mov	r0, r2
 8009e12:	bd30      	pop	{r4, r5, pc}
 8009e14:	4283      	cmp	r3, r0
 8009e16:	d3f3      	bcc.n	8009e00 <__mcmp+0x18>
 8009e18:	e7fa      	b.n	8009e10 <__mcmp+0x28>
 8009e1a:	f04f 32ff 	mov.w	r2, #4294967295
 8009e1e:	e7f7      	b.n	8009e10 <__mcmp+0x28>

08009e20 <__mdiff>:
 8009e20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009e24:	460c      	mov	r4, r1
 8009e26:	4606      	mov	r6, r0
 8009e28:	4611      	mov	r1, r2
 8009e2a:	4620      	mov	r0, r4
 8009e2c:	4617      	mov	r7, r2
 8009e2e:	f7ff ffdb 	bl	8009de8 <__mcmp>
 8009e32:	1e05      	subs	r5, r0, #0
 8009e34:	d110      	bne.n	8009e58 <__mdiff+0x38>
 8009e36:	4629      	mov	r1, r5
 8009e38:	4630      	mov	r0, r6
 8009e3a:	f7ff fd0d 	bl	8009858 <_Balloc>
 8009e3e:	b930      	cbnz	r0, 8009e4e <__mdiff+0x2e>
 8009e40:	4b39      	ldr	r3, [pc, #228]	; (8009f28 <__mdiff+0x108>)
 8009e42:	4602      	mov	r2, r0
 8009e44:	f240 2132 	movw	r1, #562	; 0x232
 8009e48:	4838      	ldr	r0, [pc, #224]	; (8009f2c <__mdiff+0x10c>)
 8009e4a:	f000 fc0d 	bl	800a668 <__assert_func>
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8009e54:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e58:	bfa4      	itt	ge
 8009e5a:	463b      	movge	r3, r7
 8009e5c:	4627      	movge	r7, r4
 8009e5e:	4630      	mov	r0, r6
 8009e60:	6879      	ldr	r1, [r7, #4]
 8009e62:	bfa6      	itte	ge
 8009e64:	461c      	movge	r4, r3
 8009e66:	2500      	movge	r5, #0
 8009e68:	2501      	movlt	r5, #1
 8009e6a:	f7ff fcf5 	bl	8009858 <_Balloc>
 8009e6e:	b920      	cbnz	r0, 8009e7a <__mdiff+0x5a>
 8009e70:	4b2d      	ldr	r3, [pc, #180]	; (8009f28 <__mdiff+0x108>)
 8009e72:	4602      	mov	r2, r0
 8009e74:	f44f 7110 	mov.w	r1, #576	; 0x240
 8009e78:	e7e6      	b.n	8009e48 <__mdiff+0x28>
 8009e7a:	693e      	ldr	r6, [r7, #16]
 8009e7c:	60c5      	str	r5, [r0, #12]
 8009e7e:	6925      	ldr	r5, [r4, #16]
 8009e80:	f107 0114 	add.w	r1, r7, #20
 8009e84:	f104 0914 	add.w	r9, r4, #20
 8009e88:	f100 0e14 	add.w	lr, r0, #20
 8009e8c:	f107 0210 	add.w	r2, r7, #16
 8009e90:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8009e94:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8009e98:	46f2      	mov	sl, lr
 8009e9a:	2700      	movs	r7, #0
 8009e9c:	f859 3b04 	ldr.w	r3, [r9], #4
 8009ea0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8009ea4:	fa1f f883 	uxth.w	r8, r3
 8009ea8:	fa17 f78b 	uxtah	r7, r7, fp
 8009eac:	0c1b      	lsrs	r3, r3, #16
 8009eae:	eba7 0808 	sub.w	r8, r7, r8
 8009eb2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8009eb6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8009eba:	fa1f f888 	uxth.w	r8, r8
 8009ebe:	141f      	asrs	r7, r3, #16
 8009ec0:	454d      	cmp	r5, r9
 8009ec2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8009ec6:	f84a 3b04 	str.w	r3, [sl], #4
 8009eca:	d8e7      	bhi.n	8009e9c <__mdiff+0x7c>
 8009ecc:	1b2b      	subs	r3, r5, r4
 8009ece:	3b15      	subs	r3, #21
 8009ed0:	f023 0303 	bic.w	r3, r3, #3
 8009ed4:	3304      	adds	r3, #4
 8009ed6:	3415      	adds	r4, #21
 8009ed8:	42a5      	cmp	r5, r4
 8009eda:	bf38      	it	cc
 8009edc:	2304      	movcc	r3, #4
 8009ede:	4419      	add	r1, r3
 8009ee0:	4473      	add	r3, lr
 8009ee2:	469e      	mov	lr, r3
 8009ee4:	460d      	mov	r5, r1
 8009ee6:	4565      	cmp	r5, ip
 8009ee8:	d30e      	bcc.n	8009f08 <__mdiff+0xe8>
 8009eea:	f10c 0203 	add.w	r2, ip, #3
 8009eee:	1a52      	subs	r2, r2, r1
 8009ef0:	f022 0203 	bic.w	r2, r2, #3
 8009ef4:	3903      	subs	r1, #3
 8009ef6:	458c      	cmp	ip, r1
 8009ef8:	bf38      	it	cc
 8009efa:	2200      	movcc	r2, #0
 8009efc:	441a      	add	r2, r3
 8009efe:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009f02:	b17b      	cbz	r3, 8009f24 <__mdiff+0x104>
 8009f04:	6106      	str	r6, [r0, #16]
 8009f06:	e7a5      	b.n	8009e54 <__mdiff+0x34>
 8009f08:	f855 8b04 	ldr.w	r8, [r5], #4
 8009f0c:	fa17 f488 	uxtah	r4, r7, r8
 8009f10:	1422      	asrs	r2, r4, #16
 8009f12:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009f16:	b2a4      	uxth	r4, r4
 8009f18:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8009f1c:	f84e 4b04 	str.w	r4, [lr], #4
 8009f20:	1417      	asrs	r7, r2, #16
 8009f22:	e7e0      	b.n	8009ee6 <__mdiff+0xc6>
 8009f24:	3e01      	subs	r6, #1
 8009f26:	e7ea      	b.n	8009efe <__mdiff+0xde>
 8009f28:	0800b5b4 	.word	0x0800b5b4
 8009f2c:	0800b644 	.word	0x0800b644

08009f30 <__ulp>:
 8009f30:	b082      	sub	sp, #8
 8009f32:	ed8d 0b00 	vstr	d0, [sp]
 8009f36:	9b01      	ldr	r3, [sp, #4]
 8009f38:	4912      	ldr	r1, [pc, #72]	; (8009f84 <__ulp+0x54>)
 8009f3a:	4019      	ands	r1, r3
 8009f3c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8009f40:	2900      	cmp	r1, #0
 8009f42:	dd05      	ble.n	8009f50 <__ulp+0x20>
 8009f44:	2200      	movs	r2, #0
 8009f46:	460b      	mov	r3, r1
 8009f48:	ec43 2b10 	vmov	d0, r2, r3
 8009f4c:	b002      	add	sp, #8
 8009f4e:	4770      	bx	lr
 8009f50:	4249      	negs	r1, r1
 8009f52:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8009f56:	ea4f 5021 	mov.w	r0, r1, asr #20
 8009f5a:	f04f 0200 	mov.w	r2, #0
 8009f5e:	f04f 0300 	mov.w	r3, #0
 8009f62:	da04      	bge.n	8009f6e <__ulp+0x3e>
 8009f64:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8009f68:	fa41 f300 	asr.w	r3, r1, r0
 8009f6c:	e7ec      	b.n	8009f48 <__ulp+0x18>
 8009f6e:	f1a0 0114 	sub.w	r1, r0, #20
 8009f72:	291e      	cmp	r1, #30
 8009f74:	bfda      	itte	le
 8009f76:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8009f7a:	fa20 f101 	lsrle.w	r1, r0, r1
 8009f7e:	2101      	movgt	r1, #1
 8009f80:	460a      	mov	r2, r1
 8009f82:	e7e1      	b.n	8009f48 <__ulp+0x18>
 8009f84:	7ff00000 	.word	0x7ff00000

08009f88 <__b2d>:
 8009f88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009f8a:	6905      	ldr	r5, [r0, #16]
 8009f8c:	f100 0714 	add.w	r7, r0, #20
 8009f90:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8009f94:	1f2e      	subs	r6, r5, #4
 8009f96:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8009f9a:	4620      	mov	r0, r4
 8009f9c:	f7ff fd52 	bl	8009a44 <__hi0bits>
 8009fa0:	f1c0 0320 	rsb	r3, r0, #32
 8009fa4:	280a      	cmp	r0, #10
 8009fa6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800a024 <__b2d+0x9c>
 8009faa:	600b      	str	r3, [r1, #0]
 8009fac:	dc14      	bgt.n	8009fd8 <__b2d+0x50>
 8009fae:	f1c0 0e0b 	rsb	lr, r0, #11
 8009fb2:	fa24 f10e 	lsr.w	r1, r4, lr
 8009fb6:	42b7      	cmp	r7, r6
 8009fb8:	ea41 030c 	orr.w	r3, r1, ip
 8009fbc:	bf34      	ite	cc
 8009fbe:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009fc2:	2100      	movcs	r1, #0
 8009fc4:	3015      	adds	r0, #21
 8009fc6:	fa04 f000 	lsl.w	r0, r4, r0
 8009fca:	fa21 f10e 	lsr.w	r1, r1, lr
 8009fce:	ea40 0201 	orr.w	r2, r0, r1
 8009fd2:	ec43 2b10 	vmov	d0, r2, r3
 8009fd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009fd8:	42b7      	cmp	r7, r6
 8009fda:	bf3a      	itte	cc
 8009fdc:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8009fe0:	f1a5 0608 	subcc.w	r6, r5, #8
 8009fe4:	2100      	movcs	r1, #0
 8009fe6:	380b      	subs	r0, #11
 8009fe8:	d017      	beq.n	800a01a <__b2d+0x92>
 8009fea:	f1c0 0c20 	rsb	ip, r0, #32
 8009fee:	fa04 f500 	lsl.w	r5, r4, r0
 8009ff2:	42be      	cmp	r6, r7
 8009ff4:	fa21 f40c 	lsr.w	r4, r1, ip
 8009ff8:	ea45 0504 	orr.w	r5, r5, r4
 8009ffc:	bf8c      	ite	hi
 8009ffe:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800a002:	2400      	movls	r4, #0
 800a004:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800a008:	fa01 f000 	lsl.w	r0, r1, r0
 800a00c:	fa24 f40c 	lsr.w	r4, r4, ip
 800a010:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800a014:	ea40 0204 	orr.w	r2, r0, r4
 800a018:	e7db      	b.n	8009fd2 <__b2d+0x4a>
 800a01a:	ea44 030c 	orr.w	r3, r4, ip
 800a01e:	460a      	mov	r2, r1
 800a020:	e7d7      	b.n	8009fd2 <__b2d+0x4a>
 800a022:	bf00      	nop
 800a024:	3ff00000 	.word	0x3ff00000

0800a028 <__d2b>:
 800a028:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800a02c:	4689      	mov	r9, r1
 800a02e:	2101      	movs	r1, #1
 800a030:	ec57 6b10 	vmov	r6, r7, d0
 800a034:	4690      	mov	r8, r2
 800a036:	f7ff fc0f 	bl	8009858 <_Balloc>
 800a03a:	4604      	mov	r4, r0
 800a03c:	b930      	cbnz	r0, 800a04c <__d2b+0x24>
 800a03e:	4602      	mov	r2, r0
 800a040:	4b25      	ldr	r3, [pc, #148]	; (800a0d8 <__d2b+0xb0>)
 800a042:	4826      	ldr	r0, [pc, #152]	; (800a0dc <__d2b+0xb4>)
 800a044:	f240 310a 	movw	r1, #778	; 0x30a
 800a048:	f000 fb0e 	bl	800a668 <__assert_func>
 800a04c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800a050:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a054:	bb35      	cbnz	r5, 800a0a4 <__d2b+0x7c>
 800a056:	2e00      	cmp	r6, #0
 800a058:	9301      	str	r3, [sp, #4]
 800a05a:	d028      	beq.n	800a0ae <__d2b+0x86>
 800a05c:	4668      	mov	r0, sp
 800a05e:	9600      	str	r6, [sp, #0]
 800a060:	f7ff fd10 	bl	8009a84 <__lo0bits>
 800a064:	9900      	ldr	r1, [sp, #0]
 800a066:	b300      	cbz	r0, 800a0aa <__d2b+0x82>
 800a068:	9a01      	ldr	r2, [sp, #4]
 800a06a:	f1c0 0320 	rsb	r3, r0, #32
 800a06e:	fa02 f303 	lsl.w	r3, r2, r3
 800a072:	430b      	orrs	r3, r1
 800a074:	40c2      	lsrs	r2, r0
 800a076:	6163      	str	r3, [r4, #20]
 800a078:	9201      	str	r2, [sp, #4]
 800a07a:	9b01      	ldr	r3, [sp, #4]
 800a07c:	61a3      	str	r3, [r4, #24]
 800a07e:	2b00      	cmp	r3, #0
 800a080:	bf14      	ite	ne
 800a082:	2202      	movne	r2, #2
 800a084:	2201      	moveq	r2, #1
 800a086:	6122      	str	r2, [r4, #16]
 800a088:	b1d5      	cbz	r5, 800a0c0 <__d2b+0x98>
 800a08a:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800a08e:	4405      	add	r5, r0
 800a090:	f8c9 5000 	str.w	r5, [r9]
 800a094:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800a098:	f8c8 0000 	str.w	r0, [r8]
 800a09c:	4620      	mov	r0, r4
 800a09e:	b003      	add	sp, #12
 800a0a0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a0a4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800a0a8:	e7d5      	b.n	800a056 <__d2b+0x2e>
 800a0aa:	6161      	str	r1, [r4, #20]
 800a0ac:	e7e5      	b.n	800a07a <__d2b+0x52>
 800a0ae:	a801      	add	r0, sp, #4
 800a0b0:	f7ff fce8 	bl	8009a84 <__lo0bits>
 800a0b4:	9b01      	ldr	r3, [sp, #4]
 800a0b6:	6163      	str	r3, [r4, #20]
 800a0b8:	2201      	movs	r2, #1
 800a0ba:	6122      	str	r2, [r4, #16]
 800a0bc:	3020      	adds	r0, #32
 800a0be:	e7e3      	b.n	800a088 <__d2b+0x60>
 800a0c0:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800a0c4:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800a0c8:	f8c9 0000 	str.w	r0, [r9]
 800a0cc:	6918      	ldr	r0, [r3, #16]
 800a0ce:	f7ff fcb9 	bl	8009a44 <__hi0bits>
 800a0d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800a0d6:	e7df      	b.n	800a098 <__d2b+0x70>
 800a0d8:	0800b5b4 	.word	0x0800b5b4
 800a0dc:	0800b644 	.word	0x0800b644

0800a0e0 <__ratio>:
 800a0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a0e4:	4688      	mov	r8, r1
 800a0e6:	4669      	mov	r1, sp
 800a0e8:	4681      	mov	r9, r0
 800a0ea:	f7ff ff4d 	bl	8009f88 <__b2d>
 800a0ee:	a901      	add	r1, sp, #4
 800a0f0:	4640      	mov	r0, r8
 800a0f2:	ec55 4b10 	vmov	r4, r5, d0
 800a0f6:	f7ff ff47 	bl	8009f88 <__b2d>
 800a0fa:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a0fe:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800a102:	eba3 0c02 	sub.w	ip, r3, r2
 800a106:	e9dd 3200 	ldrd	r3, r2, [sp]
 800a10a:	1a9b      	subs	r3, r3, r2
 800a10c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800a110:	ec51 0b10 	vmov	r0, r1, d0
 800a114:	2b00      	cmp	r3, #0
 800a116:	bfd6      	itet	le
 800a118:	460a      	movle	r2, r1
 800a11a:	462a      	movgt	r2, r5
 800a11c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800a120:	468b      	mov	fp, r1
 800a122:	462f      	mov	r7, r5
 800a124:	bfd4      	ite	le
 800a126:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800a12a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800a12e:	4620      	mov	r0, r4
 800a130:	ee10 2a10 	vmov	r2, s0
 800a134:	465b      	mov	r3, fp
 800a136:	4639      	mov	r1, r7
 800a138:	f7f6 fb88 	bl	800084c <__aeabi_ddiv>
 800a13c:	ec41 0b10 	vmov	d0, r0, r1
 800a140:	b003      	add	sp, #12
 800a142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a146 <__copybits>:
 800a146:	3901      	subs	r1, #1
 800a148:	b570      	push	{r4, r5, r6, lr}
 800a14a:	1149      	asrs	r1, r1, #5
 800a14c:	6914      	ldr	r4, [r2, #16]
 800a14e:	3101      	adds	r1, #1
 800a150:	f102 0314 	add.w	r3, r2, #20
 800a154:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800a158:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800a15c:	1f05      	subs	r5, r0, #4
 800a15e:	42a3      	cmp	r3, r4
 800a160:	d30c      	bcc.n	800a17c <__copybits+0x36>
 800a162:	1aa3      	subs	r3, r4, r2
 800a164:	3b11      	subs	r3, #17
 800a166:	f023 0303 	bic.w	r3, r3, #3
 800a16a:	3211      	adds	r2, #17
 800a16c:	42a2      	cmp	r2, r4
 800a16e:	bf88      	it	hi
 800a170:	2300      	movhi	r3, #0
 800a172:	4418      	add	r0, r3
 800a174:	2300      	movs	r3, #0
 800a176:	4288      	cmp	r0, r1
 800a178:	d305      	bcc.n	800a186 <__copybits+0x40>
 800a17a:	bd70      	pop	{r4, r5, r6, pc}
 800a17c:	f853 6b04 	ldr.w	r6, [r3], #4
 800a180:	f845 6f04 	str.w	r6, [r5, #4]!
 800a184:	e7eb      	b.n	800a15e <__copybits+0x18>
 800a186:	f840 3b04 	str.w	r3, [r0], #4
 800a18a:	e7f4      	b.n	800a176 <__copybits+0x30>

0800a18c <__any_on>:
 800a18c:	f100 0214 	add.w	r2, r0, #20
 800a190:	6900      	ldr	r0, [r0, #16]
 800a192:	114b      	asrs	r3, r1, #5
 800a194:	4298      	cmp	r0, r3
 800a196:	b510      	push	{r4, lr}
 800a198:	db11      	blt.n	800a1be <__any_on+0x32>
 800a19a:	dd0a      	ble.n	800a1b2 <__any_on+0x26>
 800a19c:	f011 011f 	ands.w	r1, r1, #31
 800a1a0:	d007      	beq.n	800a1b2 <__any_on+0x26>
 800a1a2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800a1a6:	fa24 f001 	lsr.w	r0, r4, r1
 800a1aa:	fa00 f101 	lsl.w	r1, r0, r1
 800a1ae:	428c      	cmp	r4, r1
 800a1b0:	d10b      	bne.n	800a1ca <__any_on+0x3e>
 800a1b2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800a1b6:	4293      	cmp	r3, r2
 800a1b8:	d803      	bhi.n	800a1c2 <__any_on+0x36>
 800a1ba:	2000      	movs	r0, #0
 800a1bc:	bd10      	pop	{r4, pc}
 800a1be:	4603      	mov	r3, r0
 800a1c0:	e7f7      	b.n	800a1b2 <__any_on+0x26>
 800a1c2:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a1c6:	2900      	cmp	r1, #0
 800a1c8:	d0f5      	beq.n	800a1b6 <__any_on+0x2a>
 800a1ca:	2001      	movs	r0, #1
 800a1cc:	e7f6      	b.n	800a1bc <__any_on+0x30>

0800a1ce <_calloc_r>:
 800a1ce:	b513      	push	{r0, r1, r4, lr}
 800a1d0:	434a      	muls	r2, r1
 800a1d2:	4611      	mov	r1, r2
 800a1d4:	9201      	str	r2, [sp, #4]
 800a1d6:	f000 f859 	bl	800a28c <_malloc_r>
 800a1da:	4604      	mov	r4, r0
 800a1dc:	b118      	cbz	r0, 800a1e6 <_calloc_r+0x18>
 800a1de:	9a01      	ldr	r2, [sp, #4]
 800a1e0:	2100      	movs	r1, #0
 800a1e2:	f7fc fbc9 	bl	8006978 <memset>
 800a1e6:	4620      	mov	r0, r4
 800a1e8:	b002      	add	sp, #8
 800a1ea:	bd10      	pop	{r4, pc}

0800a1ec <_free_r>:
 800a1ec:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a1ee:	2900      	cmp	r1, #0
 800a1f0:	d048      	beq.n	800a284 <_free_r+0x98>
 800a1f2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800a1f6:	9001      	str	r0, [sp, #4]
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	f1a1 0404 	sub.w	r4, r1, #4
 800a1fe:	bfb8      	it	lt
 800a200:	18e4      	addlt	r4, r4, r3
 800a202:	f000 fa7b 	bl	800a6fc <__malloc_lock>
 800a206:	4a20      	ldr	r2, [pc, #128]	; (800a288 <_free_r+0x9c>)
 800a208:	9801      	ldr	r0, [sp, #4]
 800a20a:	6813      	ldr	r3, [r2, #0]
 800a20c:	4615      	mov	r5, r2
 800a20e:	b933      	cbnz	r3, 800a21e <_free_r+0x32>
 800a210:	6063      	str	r3, [r4, #4]
 800a212:	6014      	str	r4, [r2, #0]
 800a214:	b003      	add	sp, #12
 800a216:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a21a:	f000 ba75 	b.w	800a708 <__malloc_unlock>
 800a21e:	42a3      	cmp	r3, r4
 800a220:	d90b      	bls.n	800a23a <_free_r+0x4e>
 800a222:	6821      	ldr	r1, [r4, #0]
 800a224:	1862      	adds	r2, r4, r1
 800a226:	4293      	cmp	r3, r2
 800a228:	bf04      	itt	eq
 800a22a:	681a      	ldreq	r2, [r3, #0]
 800a22c:	685b      	ldreq	r3, [r3, #4]
 800a22e:	6063      	str	r3, [r4, #4]
 800a230:	bf04      	itt	eq
 800a232:	1852      	addeq	r2, r2, r1
 800a234:	6022      	streq	r2, [r4, #0]
 800a236:	602c      	str	r4, [r5, #0]
 800a238:	e7ec      	b.n	800a214 <_free_r+0x28>
 800a23a:	461a      	mov	r2, r3
 800a23c:	685b      	ldr	r3, [r3, #4]
 800a23e:	b10b      	cbz	r3, 800a244 <_free_r+0x58>
 800a240:	42a3      	cmp	r3, r4
 800a242:	d9fa      	bls.n	800a23a <_free_r+0x4e>
 800a244:	6811      	ldr	r1, [r2, #0]
 800a246:	1855      	adds	r5, r2, r1
 800a248:	42a5      	cmp	r5, r4
 800a24a:	d10b      	bne.n	800a264 <_free_r+0x78>
 800a24c:	6824      	ldr	r4, [r4, #0]
 800a24e:	4421      	add	r1, r4
 800a250:	1854      	adds	r4, r2, r1
 800a252:	42a3      	cmp	r3, r4
 800a254:	6011      	str	r1, [r2, #0]
 800a256:	d1dd      	bne.n	800a214 <_free_r+0x28>
 800a258:	681c      	ldr	r4, [r3, #0]
 800a25a:	685b      	ldr	r3, [r3, #4]
 800a25c:	6053      	str	r3, [r2, #4]
 800a25e:	4421      	add	r1, r4
 800a260:	6011      	str	r1, [r2, #0]
 800a262:	e7d7      	b.n	800a214 <_free_r+0x28>
 800a264:	d902      	bls.n	800a26c <_free_r+0x80>
 800a266:	230c      	movs	r3, #12
 800a268:	6003      	str	r3, [r0, #0]
 800a26a:	e7d3      	b.n	800a214 <_free_r+0x28>
 800a26c:	6825      	ldr	r5, [r4, #0]
 800a26e:	1961      	adds	r1, r4, r5
 800a270:	428b      	cmp	r3, r1
 800a272:	bf04      	itt	eq
 800a274:	6819      	ldreq	r1, [r3, #0]
 800a276:	685b      	ldreq	r3, [r3, #4]
 800a278:	6063      	str	r3, [r4, #4]
 800a27a:	bf04      	itt	eq
 800a27c:	1949      	addeq	r1, r1, r5
 800a27e:	6021      	streq	r1, [r4, #0]
 800a280:	6054      	str	r4, [r2, #4]
 800a282:	e7c7      	b.n	800a214 <_free_r+0x28>
 800a284:	b003      	add	sp, #12
 800a286:	bd30      	pop	{r4, r5, pc}
 800a288:	20000200 	.word	0x20000200

0800a28c <_malloc_r>:
 800a28c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a28e:	1ccd      	adds	r5, r1, #3
 800a290:	f025 0503 	bic.w	r5, r5, #3
 800a294:	3508      	adds	r5, #8
 800a296:	2d0c      	cmp	r5, #12
 800a298:	bf38      	it	cc
 800a29a:	250c      	movcc	r5, #12
 800a29c:	2d00      	cmp	r5, #0
 800a29e:	4606      	mov	r6, r0
 800a2a0:	db01      	blt.n	800a2a6 <_malloc_r+0x1a>
 800a2a2:	42a9      	cmp	r1, r5
 800a2a4:	d903      	bls.n	800a2ae <_malloc_r+0x22>
 800a2a6:	230c      	movs	r3, #12
 800a2a8:	6033      	str	r3, [r6, #0]
 800a2aa:	2000      	movs	r0, #0
 800a2ac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2ae:	f000 fa25 	bl	800a6fc <__malloc_lock>
 800a2b2:	4921      	ldr	r1, [pc, #132]	; (800a338 <_malloc_r+0xac>)
 800a2b4:	680a      	ldr	r2, [r1, #0]
 800a2b6:	4614      	mov	r4, r2
 800a2b8:	b99c      	cbnz	r4, 800a2e2 <_malloc_r+0x56>
 800a2ba:	4f20      	ldr	r7, [pc, #128]	; (800a33c <_malloc_r+0xb0>)
 800a2bc:	683b      	ldr	r3, [r7, #0]
 800a2be:	b923      	cbnz	r3, 800a2ca <_malloc_r+0x3e>
 800a2c0:	4621      	mov	r1, r4
 800a2c2:	4630      	mov	r0, r6
 800a2c4:	f000 f9a0 	bl	800a608 <_sbrk_r>
 800a2c8:	6038      	str	r0, [r7, #0]
 800a2ca:	4629      	mov	r1, r5
 800a2cc:	4630      	mov	r0, r6
 800a2ce:	f000 f99b 	bl	800a608 <_sbrk_r>
 800a2d2:	1c43      	adds	r3, r0, #1
 800a2d4:	d123      	bne.n	800a31e <_malloc_r+0x92>
 800a2d6:	230c      	movs	r3, #12
 800a2d8:	6033      	str	r3, [r6, #0]
 800a2da:	4630      	mov	r0, r6
 800a2dc:	f000 fa14 	bl	800a708 <__malloc_unlock>
 800a2e0:	e7e3      	b.n	800a2aa <_malloc_r+0x1e>
 800a2e2:	6823      	ldr	r3, [r4, #0]
 800a2e4:	1b5b      	subs	r3, r3, r5
 800a2e6:	d417      	bmi.n	800a318 <_malloc_r+0x8c>
 800a2e8:	2b0b      	cmp	r3, #11
 800a2ea:	d903      	bls.n	800a2f4 <_malloc_r+0x68>
 800a2ec:	6023      	str	r3, [r4, #0]
 800a2ee:	441c      	add	r4, r3
 800a2f0:	6025      	str	r5, [r4, #0]
 800a2f2:	e004      	b.n	800a2fe <_malloc_r+0x72>
 800a2f4:	6863      	ldr	r3, [r4, #4]
 800a2f6:	42a2      	cmp	r2, r4
 800a2f8:	bf0c      	ite	eq
 800a2fa:	600b      	streq	r3, [r1, #0]
 800a2fc:	6053      	strne	r3, [r2, #4]
 800a2fe:	4630      	mov	r0, r6
 800a300:	f000 fa02 	bl	800a708 <__malloc_unlock>
 800a304:	f104 000b 	add.w	r0, r4, #11
 800a308:	1d23      	adds	r3, r4, #4
 800a30a:	f020 0007 	bic.w	r0, r0, #7
 800a30e:	1ac2      	subs	r2, r0, r3
 800a310:	d0cc      	beq.n	800a2ac <_malloc_r+0x20>
 800a312:	1a1b      	subs	r3, r3, r0
 800a314:	50a3      	str	r3, [r4, r2]
 800a316:	e7c9      	b.n	800a2ac <_malloc_r+0x20>
 800a318:	4622      	mov	r2, r4
 800a31a:	6864      	ldr	r4, [r4, #4]
 800a31c:	e7cc      	b.n	800a2b8 <_malloc_r+0x2c>
 800a31e:	1cc4      	adds	r4, r0, #3
 800a320:	f024 0403 	bic.w	r4, r4, #3
 800a324:	42a0      	cmp	r0, r4
 800a326:	d0e3      	beq.n	800a2f0 <_malloc_r+0x64>
 800a328:	1a21      	subs	r1, r4, r0
 800a32a:	4630      	mov	r0, r6
 800a32c:	f000 f96c 	bl	800a608 <_sbrk_r>
 800a330:	3001      	adds	r0, #1
 800a332:	d1dd      	bne.n	800a2f0 <_malloc_r+0x64>
 800a334:	e7cf      	b.n	800a2d6 <_malloc_r+0x4a>
 800a336:	bf00      	nop
 800a338:	20000200 	.word	0x20000200
 800a33c:	20000204 	.word	0x20000204

0800a340 <__ssputs_r>:
 800a340:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a344:	688e      	ldr	r6, [r1, #8]
 800a346:	429e      	cmp	r6, r3
 800a348:	4682      	mov	sl, r0
 800a34a:	460c      	mov	r4, r1
 800a34c:	4690      	mov	r8, r2
 800a34e:	461f      	mov	r7, r3
 800a350:	d838      	bhi.n	800a3c4 <__ssputs_r+0x84>
 800a352:	898a      	ldrh	r2, [r1, #12]
 800a354:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800a358:	d032      	beq.n	800a3c0 <__ssputs_r+0x80>
 800a35a:	6825      	ldr	r5, [r4, #0]
 800a35c:	6909      	ldr	r1, [r1, #16]
 800a35e:	eba5 0901 	sub.w	r9, r5, r1
 800a362:	6965      	ldr	r5, [r4, #20]
 800a364:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a368:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a36c:	3301      	adds	r3, #1
 800a36e:	444b      	add	r3, r9
 800a370:	106d      	asrs	r5, r5, #1
 800a372:	429d      	cmp	r5, r3
 800a374:	bf38      	it	cc
 800a376:	461d      	movcc	r5, r3
 800a378:	0553      	lsls	r3, r2, #21
 800a37a:	d531      	bpl.n	800a3e0 <__ssputs_r+0xa0>
 800a37c:	4629      	mov	r1, r5
 800a37e:	f7ff ff85 	bl	800a28c <_malloc_r>
 800a382:	4606      	mov	r6, r0
 800a384:	b950      	cbnz	r0, 800a39c <__ssputs_r+0x5c>
 800a386:	230c      	movs	r3, #12
 800a388:	f8ca 3000 	str.w	r3, [sl]
 800a38c:	89a3      	ldrh	r3, [r4, #12]
 800a38e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a392:	81a3      	strh	r3, [r4, #12]
 800a394:	f04f 30ff 	mov.w	r0, #4294967295
 800a398:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a39c:	6921      	ldr	r1, [r4, #16]
 800a39e:	464a      	mov	r2, r9
 800a3a0:	f7ff fa4c 	bl	800983c <memcpy>
 800a3a4:	89a3      	ldrh	r3, [r4, #12]
 800a3a6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800a3aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a3ae:	81a3      	strh	r3, [r4, #12]
 800a3b0:	6126      	str	r6, [r4, #16]
 800a3b2:	6165      	str	r5, [r4, #20]
 800a3b4:	444e      	add	r6, r9
 800a3b6:	eba5 0509 	sub.w	r5, r5, r9
 800a3ba:	6026      	str	r6, [r4, #0]
 800a3bc:	60a5      	str	r5, [r4, #8]
 800a3be:	463e      	mov	r6, r7
 800a3c0:	42be      	cmp	r6, r7
 800a3c2:	d900      	bls.n	800a3c6 <__ssputs_r+0x86>
 800a3c4:	463e      	mov	r6, r7
 800a3c6:	4632      	mov	r2, r6
 800a3c8:	6820      	ldr	r0, [r4, #0]
 800a3ca:	4641      	mov	r1, r8
 800a3cc:	f000 f97c 	bl	800a6c8 <memmove>
 800a3d0:	68a3      	ldr	r3, [r4, #8]
 800a3d2:	6822      	ldr	r2, [r4, #0]
 800a3d4:	1b9b      	subs	r3, r3, r6
 800a3d6:	4432      	add	r2, r6
 800a3d8:	60a3      	str	r3, [r4, #8]
 800a3da:	6022      	str	r2, [r4, #0]
 800a3dc:	2000      	movs	r0, #0
 800a3de:	e7db      	b.n	800a398 <__ssputs_r+0x58>
 800a3e0:	462a      	mov	r2, r5
 800a3e2:	f000 f997 	bl	800a714 <_realloc_r>
 800a3e6:	4606      	mov	r6, r0
 800a3e8:	2800      	cmp	r0, #0
 800a3ea:	d1e1      	bne.n	800a3b0 <__ssputs_r+0x70>
 800a3ec:	6921      	ldr	r1, [r4, #16]
 800a3ee:	4650      	mov	r0, sl
 800a3f0:	f7ff fefc 	bl	800a1ec <_free_r>
 800a3f4:	e7c7      	b.n	800a386 <__ssputs_r+0x46>
	...

0800a3f8 <_svfiprintf_r>:
 800a3f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3fc:	4698      	mov	r8, r3
 800a3fe:	898b      	ldrh	r3, [r1, #12]
 800a400:	061b      	lsls	r3, r3, #24
 800a402:	b09d      	sub	sp, #116	; 0x74
 800a404:	4607      	mov	r7, r0
 800a406:	460d      	mov	r5, r1
 800a408:	4614      	mov	r4, r2
 800a40a:	d50e      	bpl.n	800a42a <_svfiprintf_r+0x32>
 800a40c:	690b      	ldr	r3, [r1, #16]
 800a40e:	b963      	cbnz	r3, 800a42a <_svfiprintf_r+0x32>
 800a410:	2140      	movs	r1, #64	; 0x40
 800a412:	f7ff ff3b 	bl	800a28c <_malloc_r>
 800a416:	6028      	str	r0, [r5, #0]
 800a418:	6128      	str	r0, [r5, #16]
 800a41a:	b920      	cbnz	r0, 800a426 <_svfiprintf_r+0x2e>
 800a41c:	230c      	movs	r3, #12
 800a41e:	603b      	str	r3, [r7, #0]
 800a420:	f04f 30ff 	mov.w	r0, #4294967295
 800a424:	e0d1      	b.n	800a5ca <_svfiprintf_r+0x1d2>
 800a426:	2340      	movs	r3, #64	; 0x40
 800a428:	616b      	str	r3, [r5, #20]
 800a42a:	2300      	movs	r3, #0
 800a42c:	9309      	str	r3, [sp, #36]	; 0x24
 800a42e:	2320      	movs	r3, #32
 800a430:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a434:	f8cd 800c 	str.w	r8, [sp, #12]
 800a438:	2330      	movs	r3, #48	; 0x30
 800a43a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800a5e4 <_svfiprintf_r+0x1ec>
 800a43e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a442:	f04f 0901 	mov.w	r9, #1
 800a446:	4623      	mov	r3, r4
 800a448:	469a      	mov	sl, r3
 800a44a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a44e:	b10a      	cbz	r2, 800a454 <_svfiprintf_r+0x5c>
 800a450:	2a25      	cmp	r2, #37	; 0x25
 800a452:	d1f9      	bne.n	800a448 <_svfiprintf_r+0x50>
 800a454:	ebba 0b04 	subs.w	fp, sl, r4
 800a458:	d00b      	beq.n	800a472 <_svfiprintf_r+0x7a>
 800a45a:	465b      	mov	r3, fp
 800a45c:	4622      	mov	r2, r4
 800a45e:	4629      	mov	r1, r5
 800a460:	4638      	mov	r0, r7
 800a462:	f7ff ff6d 	bl	800a340 <__ssputs_r>
 800a466:	3001      	adds	r0, #1
 800a468:	f000 80aa 	beq.w	800a5c0 <_svfiprintf_r+0x1c8>
 800a46c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a46e:	445a      	add	r2, fp
 800a470:	9209      	str	r2, [sp, #36]	; 0x24
 800a472:	f89a 3000 	ldrb.w	r3, [sl]
 800a476:	2b00      	cmp	r3, #0
 800a478:	f000 80a2 	beq.w	800a5c0 <_svfiprintf_r+0x1c8>
 800a47c:	2300      	movs	r3, #0
 800a47e:	f04f 32ff 	mov.w	r2, #4294967295
 800a482:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a486:	f10a 0a01 	add.w	sl, sl, #1
 800a48a:	9304      	str	r3, [sp, #16]
 800a48c:	9307      	str	r3, [sp, #28]
 800a48e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a492:	931a      	str	r3, [sp, #104]	; 0x68
 800a494:	4654      	mov	r4, sl
 800a496:	2205      	movs	r2, #5
 800a498:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a49c:	4851      	ldr	r0, [pc, #324]	; (800a5e4 <_svfiprintf_r+0x1ec>)
 800a49e:	f7f5 fe9f 	bl	80001e0 <memchr>
 800a4a2:	9a04      	ldr	r2, [sp, #16]
 800a4a4:	b9d8      	cbnz	r0, 800a4de <_svfiprintf_r+0xe6>
 800a4a6:	06d0      	lsls	r0, r2, #27
 800a4a8:	bf44      	itt	mi
 800a4aa:	2320      	movmi	r3, #32
 800a4ac:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4b0:	0711      	lsls	r1, r2, #28
 800a4b2:	bf44      	itt	mi
 800a4b4:	232b      	movmi	r3, #43	; 0x2b
 800a4b6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a4ba:	f89a 3000 	ldrb.w	r3, [sl]
 800a4be:	2b2a      	cmp	r3, #42	; 0x2a
 800a4c0:	d015      	beq.n	800a4ee <_svfiprintf_r+0xf6>
 800a4c2:	9a07      	ldr	r2, [sp, #28]
 800a4c4:	4654      	mov	r4, sl
 800a4c6:	2000      	movs	r0, #0
 800a4c8:	f04f 0c0a 	mov.w	ip, #10
 800a4cc:	4621      	mov	r1, r4
 800a4ce:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a4d2:	3b30      	subs	r3, #48	; 0x30
 800a4d4:	2b09      	cmp	r3, #9
 800a4d6:	d94e      	bls.n	800a576 <_svfiprintf_r+0x17e>
 800a4d8:	b1b0      	cbz	r0, 800a508 <_svfiprintf_r+0x110>
 800a4da:	9207      	str	r2, [sp, #28]
 800a4dc:	e014      	b.n	800a508 <_svfiprintf_r+0x110>
 800a4de:	eba0 0308 	sub.w	r3, r0, r8
 800a4e2:	fa09 f303 	lsl.w	r3, r9, r3
 800a4e6:	4313      	orrs	r3, r2
 800a4e8:	9304      	str	r3, [sp, #16]
 800a4ea:	46a2      	mov	sl, r4
 800a4ec:	e7d2      	b.n	800a494 <_svfiprintf_r+0x9c>
 800a4ee:	9b03      	ldr	r3, [sp, #12]
 800a4f0:	1d19      	adds	r1, r3, #4
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	9103      	str	r1, [sp, #12]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	bfbb      	ittet	lt
 800a4fa:	425b      	neglt	r3, r3
 800a4fc:	f042 0202 	orrlt.w	r2, r2, #2
 800a500:	9307      	strge	r3, [sp, #28]
 800a502:	9307      	strlt	r3, [sp, #28]
 800a504:	bfb8      	it	lt
 800a506:	9204      	strlt	r2, [sp, #16]
 800a508:	7823      	ldrb	r3, [r4, #0]
 800a50a:	2b2e      	cmp	r3, #46	; 0x2e
 800a50c:	d10c      	bne.n	800a528 <_svfiprintf_r+0x130>
 800a50e:	7863      	ldrb	r3, [r4, #1]
 800a510:	2b2a      	cmp	r3, #42	; 0x2a
 800a512:	d135      	bne.n	800a580 <_svfiprintf_r+0x188>
 800a514:	9b03      	ldr	r3, [sp, #12]
 800a516:	1d1a      	adds	r2, r3, #4
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	9203      	str	r2, [sp, #12]
 800a51c:	2b00      	cmp	r3, #0
 800a51e:	bfb8      	it	lt
 800a520:	f04f 33ff 	movlt.w	r3, #4294967295
 800a524:	3402      	adds	r4, #2
 800a526:	9305      	str	r3, [sp, #20]
 800a528:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800a5f4 <_svfiprintf_r+0x1fc>
 800a52c:	7821      	ldrb	r1, [r4, #0]
 800a52e:	2203      	movs	r2, #3
 800a530:	4650      	mov	r0, sl
 800a532:	f7f5 fe55 	bl	80001e0 <memchr>
 800a536:	b140      	cbz	r0, 800a54a <_svfiprintf_r+0x152>
 800a538:	2340      	movs	r3, #64	; 0x40
 800a53a:	eba0 000a 	sub.w	r0, r0, sl
 800a53e:	fa03 f000 	lsl.w	r0, r3, r0
 800a542:	9b04      	ldr	r3, [sp, #16]
 800a544:	4303      	orrs	r3, r0
 800a546:	3401      	adds	r4, #1
 800a548:	9304      	str	r3, [sp, #16]
 800a54a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a54e:	4826      	ldr	r0, [pc, #152]	; (800a5e8 <_svfiprintf_r+0x1f0>)
 800a550:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a554:	2206      	movs	r2, #6
 800a556:	f7f5 fe43 	bl	80001e0 <memchr>
 800a55a:	2800      	cmp	r0, #0
 800a55c:	d038      	beq.n	800a5d0 <_svfiprintf_r+0x1d8>
 800a55e:	4b23      	ldr	r3, [pc, #140]	; (800a5ec <_svfiprintf_r+0x1f4>)
 800a560:	bb1b      	cbnz	r3, 800a5aa <_svfiprintf_r+0x1b2>
 800a562:	9b03      	ldr	r3, [sp, #12]
 800a564:	3307      	adds	r3, #7
 800a566:	f023 0307 	bic.w	r3, r3, #7
 800a56a:	3308      	adds	r3, #8
 800a56c:	9303      	str	r3, [sp, #12]
 800a56e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a570:	4433      	add	r3, r6
 800a572:	9309      	str	r3, [sp, #36]	; 0x24
 800a574:	e767      	b.n	800a446 <_svfiprintf_r+0x4e>
 800a576:	fb0c 3202 	mla	r2, ip, r2, r3
 800a57a:	460c      	mov	r4, r1
 800a57c:	2001      	movs	r0, #1
 800a57e:	e7a5      	b.n	800a4cc <_svfiprintf_r+0xd4>
 800a580:	2300      	movs	r3, #0
 800a582:	3401      	adds	r4, #1
 800a584:	9305      	str	r3, [sp, #20]
 800a586:	4619      	mov	r1, r3
 800a588:	f04f 0c0a 	mov.w	ip, #10
 800a58c:	4620      	mov	r0, r4
 800a58e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a592:	3a30      	subs	r2, #48	; 0x30
 800a594:	2a09      	cmp	r2, #9
 800a596:	d903      	bls.n	800a5a0 <_svfiprintf_r+0x1a8>
 800a598:	2b00      	cmp	r3, #0
 800a59a:	d0c5      	beq.n	800a528 <_svfiprintf_r+0x130>
 800a59c:	9105      	str	r1, [sp, #20]
 800a59e:	e7c3      	b.n	800a528 <_svfiprintf_r+0x130>
 800a5a0:	fb0c 2101 	mla	r1, ip, r1, r2
 800a5a4:	4604      	mov	r4, r0
 800a5a6:	2301      	movs	r3, #1
 800a5a8:	e7f0      	b.n	800a58c <_svfiprintf_r+0x194>
 800a5aa:	ab03      	add	r3, sp, #12
 800a5ac:	9300      	str	r3, [sp, #0]
 800a5ae:	462a      	mov	r2, r5
 800a5b0:	4b0f      	ldr	r3, [pc, #60]	; (800a5f0 <_svfiprintf_r+0x1f8>)
 800a5b2:	a904      	add	r1, sp, #16
 800a5b4:	4638      	mov	r0, r7
 800a5b6:	f7fc fa87 	bl	8006ac8 <_printf_float>
 800a5ba:	1c42      	adds	r2, r0, #1
 800a5bc:	4606      	mov	r6, r0
 800a5be:	d1d6      	bne.n	800a56e <_svfiprintf_r+0x176>
 800a5c0:	89ab      	ldrh	r3, [r5, #12]
 800a5c2:	065b      	lsls	r3, r3, #25
 800a5c4:	f53f af2c 	bmi.w	800a420 <_svfiprintf_r+0x28>
 800a5c8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a5ca:	b01d      	add	sp, #116	; 0x74
 800a5cc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d0:	ab03      	add	r3, sp, #12
 800a5d2:	9300      	str	r3, [sp, #0]
 800a5d4:	462a      	mov	r2, r5
 800a5d6:	4b06      	ldr	r3, [pc, #24]	; (800a5f0 <_svfiprintf_r+0x1f8>)
 800a5d8:	a904      	add	r1, sp, #16
 800a5da:	4638      	mov	r0, r7
 800a5dc:	f7fc fd18 	bl	8007010 <_printf_i>
 800a5e0:	e7eb      	b.n	800a5ba <_svfiprintf_r+0x1c2>
 800a5e2:	bf00      	nop
 800a5e4:	0800b7a4 	.word	0x0800b7a4
 800a5e8:	0800b7ae 	.word	0x0800b7ae
 800a5ec:	08006ac9 	.word	0x08006ac9
 800a5f0:	0800a341 	.word	0x0800a341
 800a5f4:	0800b7aa 	.word	0x0800b7aa

0800a5f8 <nan>:
 800a5f8:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800a600 <nan+0x8>
 800a5fc:	4770      	bx	lr
 800a5fe:	bf00      	nop
 800a600:	00000000 	.word	0x00000000
 800a604:	7ff80000 	.word	0x7ff80000

0800a608 <_sbrk_r>:
 800a608:	b538      	push	{r3, r4, r5, lr}
 800a60a:	4d06      	ldr	r5, [pc, #24]	; (800a624 <_sbrk_r+0x1c>)
 800a60c:	2300      	movs	r3, #0
 800a60e:	4604      	mov	r4, r0
 800a610:	4608      	mov	r0, r1
 800a612:	602b      	str	r3, [r5, #0]
 800a614:	f7f7 fd26 	bl	8002064 <_sbrk>
 800a618:	1c43      	adds	r3, r0, #1
 800a61a:	d102      	bne.n	800a622 <_sbrk_r+0x1a>
 800a61c:	682b      	ldr	r3, [r5, #0]
 800a61e:	b103      	cbz	r3, 800a622 <_sbrk_r+0x1a>
 800a620:	6023      	str	r3, [r4, #0]
 800a622:	bd38      	pop	{r3, r4, r5, pc}
 800a624:	20000454 	.word	0x20000454

0800a628 <strncmp>:
 800a628:	b510      	push	{r4, lr}
 800a62a:	b16a      	cbz	r2, 800a648 <strncmp+0x20>
 800a62c:	3901      	subs	r1, #1
 800a62e:	1884      	adds	r4, r0, r2
 800a630:	f810 3b01 	ldrb.w	r3, [r0], #1
 800a634:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800a638:	4293      	cmp	r3, r2
 800a63a:	d103      	bne.n	800a644 <strncmp+0x1c>
 800a63c:	42a0      	cmp	r0, r4
 800a63e:	d001      	beq.n	800a644 <strncmp+0x1c>
 800a640:	2b00      	cmp	r3, #0
 800a642:	d1f5      	bne.n	800a630 <strncmp+0x8>
 800a644:	1a98      	subs	r0, r3, r2
 800a646:	bd10      	pop	{r4, pc}
 800a648:	4610      	mov	r0, r2
 800a64a:	e7fc      	b.n	800a646 <strncmp+0x1e>

0800a64c <__ascii_wctomb>:
 800a64c:	b149      	cbz	r1, 800a662 <__ascii_wctomb+0x16>
 800a64e:	2aff      	cmp	r2, #255	; 0xff
 800a650:	bf85      	ittet	hi
 800a652:	238a      	movhi	r3, #138	; 0x8a
 800a654:	6003      	strhi	r3, [r0, #0]
 800a656:	700a      	strbls	r2, [r1, #0]
 800a658:	f04f 30ff 	movhi.w	r0, #4294967295
 800a65c:	bf98      	it	ls
 800a65e:	2001      	movls	r0, #1
 800a660:	4770      	bx	lr
 800a662:	4608      	mov	r0, r1
 800a664:	4770      	bx	lr
	...

0800a668 <__assert_func>:
 800a668:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800a66a:	4614      	mov	r4, r2
 800a66c:	461a      	mov	r2, r3
 800a66e:	4b09      	ldr	r3, [pc, #36]	; (800a694 <__assert_func+0x2c>)
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	4605      	mov	r5, r0
 800a674:	68d8      	ldr	r0, [r3, #12]
 800a676:	b14c      	cbz	r4, 800a68c <__assert_func+0x24>
 800a678:	4b07      	ldr	r3, [pc, #28]	; (800a698 <__assert_func+0x30>)
 800a67a:	9100      	str	r1, [sp, #0]
 800a67c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800a680:	4906      	ldr	r1, [pc, #24]	; (800a69c <__assert_func+0x34>)
 800a682:	462b      	mov	r3, r5
 800a684:	f000 f80e 	bl	800a6a4 <fiprintf>
 800a688:	f000 fa84 	bl	800ab94 <abort>
 800a68c:	4b04      	ldr	r3, [pc, #16]	; (800a6a0 <__assert_func+0x38>)
 800a68e:	461c      	mov	r4, r3
 800a690:	e7f3      	b.n	800a67a <__assert_func+0x12>
 800a692:	bf00      	nop
 800a694:	2000000c 	.word	0x2000000c
 800a698:	0800b7b5 	.word	0x0800b7b5
 800a69c:	0800b7c2 	.word	0x0800b7c2
 800a6a0:	0800b7f0 	.word	0x0800b7f0

0800a6a4 <fiprintf>:
 800a6a4:	b40e      	push	{r1, r2, r3}
 800a6a6:	b503      	push	{r0, r1, lr}
 800a6a8:	4601      	mov	r1, r0
 800a6aa:	ab03      	add	r3, sp, #12
 800a6ac:	4805      	ldr	r0, [pc, #20]	; (800a6c4 <fiprintf+0x20>)
 800a6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800a6b2:	6800      	ldr	r0, [r0, #0]
 800a6b4:	9301      	str	r3, [sp, #4]
 800a6b6:	f000 f87d 	bl	800a7b4 <_vfiprintf_r>
 800a6ba:	b002      	add	sp, #8
 800a6bc:	f85d eb04 	ldr.w	lr, [sp], #4
 800a6c0:	b003      	add	sp, #12
 800a6c2:	4770      	bx	lr
 800a6c4:	2000000c 	.word	0x2000000c

0800a6c8 <memmove>:
 800a6c8:	4288      	cmp	r0, r1
 800a6ca:	b510      	push	{r4, lr}
 800a6cc:	eb01 0402 	add.w	r4, r1, r2
 800a6d0:	d902      	bls.n	800a6d8 <memmove+0x10>
 800a6d2:	4284      	cmp	r4, r0
 800a6d4:	4623      	mov	r3, r4
 800a6d6:	d807      	bhi.n	800a6e8 <memmove+0x20>
 800a6d8:	1e43      	subs	r3, r0, #1
 800a6da:	42a1      	cmp	r1, r4
 800a6dc:	d008      	beq.n	800a6f0 <memmove+0x28>
 800a6de:	f811 2b01 	ldrb.w	r2, [r1], #1
 800a6e2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800a6e6:	e7f8      	b.n	800a6da <memmove+0x12>
 800a6e8:	4402      	add	r2, r0
 800a6ea:	4601      	mov	r1, r0
 800a6ec:	428a      	cmp	r2, r1
 800a6ee:	d100      	bne.n	800a6f2 <memmove+0x2a>
 800a6f0:	bd10      	pop	{r4, pc}
 800a6f2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800a6f6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800a6fa:	e7f7      	b.n	800a6ec <memmove+0x24>

0800a6fc <__malloc_lock>:
 800a6fc:	4801      	ldr	r0, [pc, #4]	; (800a704 <__malloc_lock+0x8>)
 800a6fe:	f000 bc09 	b.w	800af14 <__retarget_lock_acquire_recursive>
 800a702:	bf00      	nop
 800a704:	2000045c 	.word	0x2000045c

0800a708 <__malloc_unlock>:
 800a708:	4801      	ldr	r0, [pc, #4]	; (800a710 <__malloc_unlock+0x8>)
 800a70a:	f000 bc04 	b.w	800af16 <__retarget_lock_release_recursive>
 800a70e:	bf00      	nop
 800a710:	2000045c 	.word	0x2000045c

0800a714 <_realloc_r>:
 800a714:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a716:	4607      	mov	r7, r0
 800a718:	4614      	mov	r4, r2
 800a71a:	460e      	mov	r6, r1
 800a71c:	b921      	cbnz	r1, 800a728 <_realloc_r+0x14>
 800a71e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800a722:	4611      	mov	r1, r2
 800a724:	f7ff bdb2 	b.w	800a28c <_malloc_r>
 800a728:	b922      	cbnz	r2, 800a734 <_realloc_r+0x20>
 800a72a:	f7ff fd5f 	bl	800a1ec <_free_r>
 800a72e:	4625      	mov	r5, r4
 800a730:	4628      	mov	r0, r5
 800a732:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a734:	f000 fc54 	bl	800afe0 <_malloc_usable_size_r>
 800a738:	42a0      	cmp	r0, r4
 800a73a:	d20f      	bcs.n	800a75c <_realloc_r+0x48>
 800a73c:	4621      	mov	r1, r4
 800a73e:	4638      	mov	r0, r7
 800a740:	f7ff fda4 	bl	800a28c <_malloc_r>
 800a744:	4605      	mov	r5, r0
 800a746:	2800      	cmp	r0, #0
 800a748:	d0f2      	beq.n	800a730 <_realloc_r+0x1c>
 800a74a:	4631      	mov	r1, r6
 800a74c:	4622      	mov	r2, r4
 800a74e:	f7ff f875 	bl	800983c <memcpy>
 800a752:	4631      	mov	r1, r6
 800a754:	4638      	mov	r0, r7
 800a756:	f7ff fd49 	bl	800a1ec <_free_r>
 800a75a:	e7e9      	b.n	800a730 <_realloc_r+0x1c>
 800a75c:	4635      	mov	r5, r6
 800a75e:	e7e7      	b.n	800a730 <_realloc_r+0x1c>

0800a760 <__sfputc_r>:
 800a760:	6893      	ldr	r3, [r2, #8]
 800a762:	3b01      	subs	r3, #1
 800a764:	2b00      	cmp	r3, #0
 800a766:	b410      	push	{r4}
 800a768:	6093      	str	r3, [r2, #8]
 800a76a:	da08      	bge.n	800a77e <__sfputc_r+0x1e>
 800a76c:	6994      	ldr	r4, [r2, #24]
 800a76e:	42a3      	cmp	r3, r4
 800a770:	db01      	blt.n	800a776 <__sfputc_r+0x16>
 800a772:	290a      	cmp	r1, #10
 800a774:	d103      	bne.n	800a77e <__sfputc_r+0x1e>
 800a776:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a77a:	f000 b94b 	b.w	800aa14 <__swbuf_r>
 800a77e:	6813      	ldr	r3, [r2, #0]
 800a780:	1c58      	adds	r0, r3, #1
 800a782:	6010      	str	r0, [r2, #0]
 800a784:	7019      	strb	r1, [r3, #0]
 800a786:	4608      	mov	r0, r1
 800a788:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a78c:	4770      	bx	lr

0800a78e <__sfputs_r>:
 800a78e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a790:	4606      	mov	r6, r0
 800a792:	460f      	mov	r7, r1
 800a794:	4614      	mov	r4, r2
 800a796:	18d5      	adds	r5, r2, r3
 800a798:	42ac      	cmp	r4, r5
 800a79a:	d101      	bne.n	800a7a0 <__sfputs_r+0x12>
 800a79c:	2000      	movs	r0, #0
 800a79e:	e007      	b.n	800a7b0 <__sfputs_r+0x22>
 800a7a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a7a4:	463a      	mov	r2, r7
 800a7a6:	4630      	mov	r0, r6
 800a7a8:	f7ff ffda 	bl	800a760 <__sfputc_r>
 800a7ac:	1c43      	adds	r3, r0, #1
 800a7ae:	d1f3      	bne.n	800a798 <__sfputs_r+0xa>
 800a7b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a7b4 <_vfiprintf_r>:
 800a7b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7b8:	460d      	mov	r5, r1
 800a7ba:	b09d      	sub	sp, #116	; 0x74
 800a7bc:	4614      	mov	r4, r2
 800a7be:	4698      	mov	r8, r3
 800a7c0:	4606      	mov	r6, r0
 800a7c2:	b118      	cbz	r0, 800a7cc <_vfiprintf_r+0x18>
 800a7c4:	6983      	ldr	r3, [r0, #24]
 800a7c6:	b90b      	cbnz	r3, 800a7cc <_vfiprintf_r+0x18>
 800a7c8:	f000 fb06 	bl	800add8 <__sinit>
 800a7cc:	4b89      	ldr	r3, [pc, #548]	; (800a9f4 <_vfiprintf_r+0x240>)
 800a7ce:	429d      	cmp	r5, r3
 800a7d0:	d11b      	bne.n	800a80a <_vfiprintf_r+0x56>
 800a7d2:	6875      	ldr	r5, [r6, #4]
 800a7d4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7d6:	07d9      	lsls	r1, r3, #31
 800a7d8:	d405      	bmi.n	800a7e6 <_vfiprintf_r+0x32>
 800a7da:	89ab      	ldrh	r3, [r5, #12]
 800a7dc:	059a      	lsls	r2, r3, #22
 800a7de:	d402      	bmi.n	800a7e6 <_vfiprintf_r+0x32>
 800a7e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a7e2:	f000 fb97 	bl	800af14 <__retarget_lock_acquire_recursive>
 800a7e6:	89ab      	ldrh	r3, [r5, #12]
 800a7e8:	071b      	lsls	r3, r3, #28
 800a7ea:	d501      	bpl.n	800a7f0 <_vfiprintf_r+0x3c>
 800a7ec:	692b      	ldr	r3, [r5, #16]
 800a7ee:	b9eb      	cbnz	r3, 800a82c <_vfiprintf_r+0x78>
 800a7f0:	4629      	mov	r1, r5
 800a7f2:	4630      	mov	r0, r6
 800a7f4:	f000 f960 	bl	800aab8 <__swsetup_r>
 800a7f8:	b1c0      	cbz	r0, 800a82c <_vfiprintf_r+0x78>
 800a7fa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a7fc:	07dc      	lsls	r4, r3, #31
 800a7fe:	d50e      	bpl.n	800a81e <_vfiprintf_r+0x6a>
 800a800:	f04f 30ff 	mov.w	r0, #4294967295
 800a804:	b01d      	add	sp, #116	; 0x74
 800a806:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a80a:	4b7b      	ldr	r3, [pc, #492]	; (800a9f8 <_vfiprintf_r+0x244>)
 800a80c:	429d      	cmp	r5, r3
 800a80e:	d101      	bne.n	800a814 <_vfiprintf_r+0x60>
 800a810:	68b5      	ldr	r5, [r6, #8]
 800a812:	e7df      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a814:	4b79      	ldr	r3, [pc, #484]	; (800a9fc <_vfiprintf_r+0x248>)
 800a816:	429d      	cmp	r5, r3
 800a818:	bf08      	it	eq
 800a81a:	68f5      	ldreq	r5, [r6, #12]
 800a81c:	e7da      	b.n	800a7d4 <_vfiprintf_r+0x20>
 800a81e:	89ab      	ldrh	r3, [r5, #12]
 800a820:	0598      	lsls	r0, r3, #22
 800a822:	d4ed      	bmi.n	800a800 <_vfiprintf_r+0x4c>
 800a824:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a826:	f000 fb76 	bl	800af16 <__retarget_lock_release_recursive>
 800a82a:	e7e9      	b.n	800a800 <_vfiprintf_r+0x4c>
 800a82c:	2300      	movs	r3, #0
 800a82e:	9309      	str	r3, [sp, #36]	; 0x24
 800a830:	2320      	movs	r3, #32
 800a832:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800a836:	f8cd 800c 	str.w	r8, [sp, #12]
 800a83a:	2330      	movs	r3, #48	; 0x30
 800a83c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800aa00 <_vfiprintf_r+0x24c>
 800a840:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800a844:	f04f 0901 	mov.w	r9, #1
 800a848:	4623      	mov	r3, r4
 800a84a:	469a      	mov	sl, r3
 800a84c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a850:	b10a      	cbz	r2, 800a856 <_vfiprintf_r+0xa2>
 800a852:	2a25      	cmp	r2, #37	; 0x25
 800a854:	d1f9      	bne.n	800a84a <_vfiprintf_r+0x96>
 800a856:	ebba 0b04 	subs.w	fp, sl, r4
 800a85a:	d00b      	beq.n	800a874 <_vfiprintf_r+0xc0>
 800a85c:	465b      	mov	r3, fp
 800a85e:	4622      	mov	r2, r4
 800a860:	4629      	mov	r1, r5
 800a862:	4630      	mov	r0, r6
 800a864:	f7ff ff93 	bl	800a78e <__sfputs_r>
 800a868:	3001      	adds	r0, #1
 800a86a:	f000 80aa 	beq.w	800a9c2 <_vfiprintf_r+0x20e>
 800a86e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a870:	445a      	add	r2, fp
 800a872:	9209      	str	r2, [sp, #36]	; 0x24
 800a874:	f89a 3000 	ldrb.w	r3, [sl]
 800a878:	2b00      	cmp	r3, #0
 800a87a:	f000 80a2 	beq.w	800a9c2 <_vfiprintf_r+0x20e>
 800a87e:	2300      	movs	r3, #0
 800a880:	f04f 32ff 	mov.w	r2, #4294967295
 800a884:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a888:	f10a 0a01 	add.w	sl, sl, #1
 800a88c:	9304      	str	r3, [sp, #16]
 800a88e:	9307      	str	r3, [sp, #28]
 800a890:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800a894:	931a      	str	r3, [sp, #104]	; 0x68
 800a896:	4654      	mov	r4, sl
 800a898:	2205      	movs	r2, #5
 800a89a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a89e:	4858      	ldr	r0, [pc, #352]	; (800aa00 <_vfiprintf_r+0x24c>)
 800a8a0:	f7f5 fc9e 	bl	80001e0 <memchr>
 800a8a4:	9a04      	ldr	r2, [sp, #16]
 800a8a6:	b9d8      	cbnz	r0, 800a8e0 <_vfiprintf_r+0x12c>
 800a8a8:	06d1      	lsls	r1, r2, #27
 800a8aa:	bf44      	itt	mi
 800a8ac:	2320      	movmi	r3, #32
 800a8ae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8b2:	0713      	lsls	r3, r2, #28
 800a8b4:	bf44      	itt	mi
 800a8b6:	232b      	movmi	r3, #43	; 0x2b
 800a8b8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800a8bc:	f89a 3000 	ldrb.w	r3, [sl]
 800a8c0:	2b2a      	cmp	r3, #42	; 0x2a
 800a8c2:	d015      	beq.n	800a8f0 <_vfiprintf_r+0x13c>
 800a8c4:	9a07      	ldr	r2, [sp, #28]
 800a8c6:	4654      	mov	r4, sl
 800a8c8:	2000      	movs	r0, #0
 800a8ca:	f04f 0c0a 	mov.w	ip, #10
 800a8ce:	4621      	mov	r1, r4
 800a8d0:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a8d4:	3b30      	subs	r3, #48	; 0x30
 800a8d6:	2b09      	cmp	r3, #9
 800a8d8:	d94e      	bls.n	800a978 <_vfiprintf_r+0x1c4>
 800a8da:	b1b0      	cbz	r0, 800a90a <_vfiprintf_r+0x156>
 800a8dc:	9207      	str	r2, [sp, #28]
 800a8de:	e014      	b.n	800a90a <_vfiprintf_r+0x156>
 800a8e0:	eba0 0308 	sub.w	r3, r0, r8
 800a8e4:	fa09 f303 	lsl.w	r3, r9, r3
 800a8e8:	4313      	orrs	r3, r2
 800a8ea:	9304      	str	r3, [sp, #16]
 800a8ec:	46a2      	mov	sl, r4
 800a8ee:	e7d2      	b.n	800a896 <_vfiprintf_r+0xe2>
 800a8f0:	9b03      	ldr	r3, [sp, #12]
 800a8f2:	1d19      	adds	r1, r3, #4
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	9103      	str	r1, [sp, #12]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	bfbb      	ittet	lt
 800a8fc:	425b      	neglt	r3, r3
 800a8fe:	f042 0202 	orrlt.w	r2, r2, #2
 800a902:	9307      	strge	r3, [sp, #28]
 800a904:	9307      	strlt	r3, [sp, #28]
 800a906:	bfb8      	it	lt
 800a908:	9204      	strlt	r2, [sp, #16]
 800a90a:	7823      	ldrb	r3, [r4, #0]
 800a90c:	2b2e      	cmp	r3, #46	; 0x2e
 800a90e:	d10c      	bne.n	800a92a <_vfiprintf_r+0x176>
 800a910:	7863      	ldrb	r3, [r4, #1]
 800a912:	2b2a      	cmp	r3, #42	; 0x2a
 800a914:	d135      	bne.n	800a982 <_vfiprintf_r+0x1ce>
 800a916:	9b03      	ldr	r3, [sp, #12]
 800a918:	1d1a      	adds	r2, r3, #4
 800a91a:	681b      	ldr	r3, [r3, #0]
 800a91c:	9203      	str	r2, [sp, #12]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	bfb8      	it	lt
 800a922:	f04f 33ff 	movlt.w	r3, #4294967295
 800a926:	3402      	adds	r4, #2
 800a928:	9305      	str	r3, [sp, #20]
 800a92a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800aa10 <_vfiprintf_r+0x25c>
 800a92e:	7821      	ldrb	r1, [r4, #0]
 800a930:	2203      	movs	r2, #3
 800a932:	4650      	mov	r0, sl
 800a934:	f7f5 fc54 	bl	80001e0 <memchr>
 800a938:	b140      	cbz	r0, 800a94c <_vfiprintf_r+0x198>
 800a93a:	2340      	movs	r3, #64	; 0x40
 800a93c:	eba0 000a 	sub.w	r0, r0, sl
 800a940:	fa03 f000 	lsl.w	r0, r3, r0
 800a944:	9b04      	ldr	r3, [sp, #16]
 800a946:	4303      	orrs	r3, r0
 800a948:	3401      	adds	r4, #1
 800a94a:	9304      	str	r3, [sp, #16]
 800a94c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a950:	482c      	ldr	r0, [pc, #176]	; (800aa04 <_vfiprintf_r+0x250>)
 800a952:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800a956:	2206      	movs	r2, #6
 800a958:	f7f5 fc42 	bl	80001e0 <memchr>
 800a95c:	2800      	cmp	r0, #0
 800a95e:	d03f      	beq.n	800a9e0 <_vfiprintf_r+0x22c>
 800a960:	4b29      	ldr	r3, [pc, #164]	; (800aa08 <_vfiprintf_r+0x254>)
 800a962:	bb1b      	cbnz	r3, 800a9ac <_vfiprintf_r+0x1f8>
 800a964:	9b03      	ldr	r3, [sp, #12]
 800a966:	3307      	adds	r3, #7
 800a968:	f023 0307 	bic.w	r3, r3, #7
 800a96c:	3308      	adds	r3, #8
 800a96e:	9303      	str	r3, [sp, #12]
 800a970:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a972:	443b      	add	r3, r7
 800a974:	9309      	str	r3, [sp, #36]	; 0x24
 800a976:	e767      	b.n	800a848 <_vfiprintf_r+0x94>
 800a978:	fb0c 3202 	mla	r2, ip, r2, r3
 800a97c:	460c      	mov	r4, r1
 800a97e:	2001      	movs	r0, #1
 800a980:	e7a5      	b.n	800a8ce <_vfiprintf_r+0x11a>
 800a982:	2300      	movs	r3, #0
 800a984:	3401      	adds	r4, #1
 800a986:	9305      	str	r3, [sp, #20]
 800a988:	4619      	mov	r1, r3
 800a98a:	f04f 0c0a 	mov.w	ip, #10
 800a98e:	4620      	mov	r0, r4
 800a990:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a994:	3a30      	subs	r2, #48	; 0x30
 800a996:	2a09      	cmp	r2, #9
 800a998:	d903      	bls.n	800a9a2 <_vfiprintf_r+0x1ee>
 800a99a:	2b00      	cmp	r3, #0
 800a99c:	d0c5      	beq.n	800a92a <_vfiprintf_r+0x176>
 800a99e:	9105      	str	r1, [sp, #20]
 800a9a0:	e7c3      	b.n	800a92a <_vfiprintf_r+0x176>
 800a9a2:	fb0c 2101 	mla	r1, ip, r1, r2
 800a9a6:	4604      	mov	r4, r0
 800a9a8:	2301      	movs	r3, #1
 800a9aa:	e7f0      	b.n	800a98e <_vfiprintf_r+0x1da>
 800a9ac:	ab03      	add	r3, sp, #12
 800a9ae:	9300      	str	r3, [sp, #0]
 800a9b0:	462a      	mov	r2, r5
 800a9b2:	4b16      	ldr	r3, [pc, #88]	; (800aa0c <_vfiprintf_r+0x258>)
 800a9b4:	a904      	add	r1, sp, #16
 800a9b6:	4630      	mov	r0, r6
 800a9b8:	f7fc f886 	bl	8006ac8 <_printf_float>
 800a9bc:	4607      	mov	r7, r0
 800a9be:	1c78      	adds	r0, r7, #1
 800a9c0:	d1d6      	bne.n	800a970 <_vfiprintf_r+0x1bc>
 800a9c2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800a9c4:	07d9      	lsls	r1, r3, #31
 800a9c6:	d405      	bmi.n	800a9d4 <_vfiprintf_r+0x220>
 800a9c8:	89ab      	ldrh	r3, [r5, #12]
 800a9ca:	059a      	lsls	r2, r3, #22
 800a9cc:	d402      	bmi.n	800a9d4 <_vfiprintf_r+0x220>
 800a9ce:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800a9d0:	f000 faa1 	bl	800af16 <__retarget_lock_release_recursive>
 800a9d4:	89ab      	ldrh	r3, [r5, #12]
 800a9d6:	065b      	lsls	r3, r3, #25
 800a9d8:	f53f af12 	bmi.w	800a800 <_vfiprintf_r+0x4c>
 800a9dc:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a9de:	e711      	b.n	800a804 <_vfiprintf_r+0x50>
 800a9e0:	ab03      	add	r3, sp, #12
 800a9e2:	9300      	str	r3, [sp, #0]
 800a9e4:	462a      	mov	r2, r5
 800a9e6:	4b09      	ldr	r3, [pc, #36]	; (800aa0c <_vfiprintf_r+0x258>)
 800a9e8:	a904      	add	r1, sp, #16
 800a9ea:	4630      	mov	r0, r6
 800a9ec:	f7fc fb10 	bl	8007010 <_printf_i>
 800a9f0:	e7e4      	b.n	800a9bc <_vfiprintf_r+0x208>
 800a9f2:	bf00      	nop
 800a9f4:	0800b814 	.word	0x0800b814
 800a9f8:	0800b834 	.word	0x0800b834
 800a9fc:	0800b7f4 	.word	0x0800b7f4
 800aa00:	0800b7a4 	.word	0x0800b7a4
 800aa04:	0800b7ae 	.word	0x0800b7ae
 800aa08:	08006ac9 	.word	0x08006ac9
 800aa0c:	0800a78f 	.word	0x0800a78f
 800aa10:	0800b7aa 	.word	0x0800b7aa

0800aa14 <__swbuf_r>:
 800aa14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa16:	460e      	mov	r6, r1
 800aa18:	4614      	mov	r4, r2
 800aa1a:	4605      	mov	r5, r0
 800aa1c:	b118      	cbz	r0, 800aa26 <__swbuf_r+0x12>
 800aa1e:	6983      	ldr	r3, [r0, #24]
 800aa20:	b90b      	cbnz	r3, 800aa26 <__swbuf_r+0x12>
 800aa22:	f000 f9d9 	bl	800add8 <__sinit>
 800aa26:	4b21      	ldr	r3, [pc, #132]	; (800aaac <__swbuf_r+0x98>)
 800aa28:	429c      	cmp	r4, r3
 800aa2a:	d12b      	bne.n	800aa84 <__swbuf_r+0x70>
 800aa2c:	686c      	ldr	r4, [r5, #4]
 800aa2e:	69a3      	ldr	r3, [r4, #24]
 800aa30:	60a3      	str	r3, [r4, #8]
 800aa32:	89a3      	ldrh	r3, [r4, #12]
 800aa34:	071a      	lsls	r2, r3, #28
 800aa36:	d52f      	bpl.n	800aa98 <__swbuf_r+0x84>
 800aa38:	6923      	ldr	r3, [r4, #16]
 800aa3a:	b36b      	cbz	r3, 800aa98 <__swbuf_r+0x84>
 800aa3c:	6923      	ldr	r3, [r4, #16]
 800aa3e:	6820      	ldr	r0, [r4, #0]
 800aa40:	1ac0      	subs	r0, r0, r3
 800aa42:	6963      	ldr	r3, [r4, #20]
 800aa44:	b2f6      	uxtb	r6, r6
 800aa46:	4283      	cmp	r3, r0
 800aa48:	4637      	mov	r7, r6
 800aa4a:	dc04      	bgt.n	800aa56 <__swbuf_r+0x42>
 800aa4c:	4621      	mov	r1, r4
 800aa4e:	4628      	mov	r0, r5
 800aa50:	f000 f92e 	bl	800acb0 <_fflush_r>
 800aa54:	bb30      	cbnz	r0, 800aaa4 <__swbuf_r+0x90>
 800aa56:	68a3      	ldr	r3, [r4, #8]
 800aa58:	3b01      	subs	r3, #1
 800aa5a:	60a3      	str	r3, [r4, #8]
 800aa5c:	6823      	ldr	r3, [r4, #0]
 800aa5e:	1c5a      	adds	r2, r3, #1
 800aa60:	6022      	str	r2, [r4, #0]
 800aa62:	701e      	strb	r6, [r3, #0]
 800aa64:	6963      	ldr	r3, [r4, #20]
 800aa66:	3001      	adds	r0, #1
 800aa68:	4283      	cmp	r3, r0
 800aa6a:	d004      	beq.n	800aa76 <__swbuf_r+0x62>
 800aa6c:	89a3      	ldrh	r3, [r4, #12]
 800aa6e:	07db      	lsls	r3, r3, #31
 800aa70:	d506      	bpl.n	800aa80 <__swbuf_r+0x6c>
 800aa72:	2e0a      	cmp	r6, #10
 800aa74:	d104      	bne.n	800aa80 <__swbuf_r+0x6c>
 800aa76:	4621      	mov	r1, r4
 800aa78:	4628      	mov	r0, r5
 800aa7a:	f000 f919 	bl	800acb0 <_fflush_r>
 800aa7e:	b988      	cbnz	r0, 800aaa4 <__swbuf_r+0x90>
 800aa80:	4638      	mov	r0, r7
 800aa82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa84:	4b0a      	ldr	r3, [pc, #40]	; (800aab0 <__swbuf_r+0x9c>)
 800aa86:	429c      	cmp	r4, r3
 800aa88:	d101      	bne.n	800aa8e <__swbuf_r+0x7a>
 800aa8a:	68ac      	ldr	r4, [r5, #8]
 800aa8c:	e7cf      	b.n	800aa2e <__swbuf_r+0x1a>
 800aa8e:	4b09      	ldr	r3, [pc, #36]	; (800aab4 <__swbuf_r+0xa0>)
 800aa90:	429c      	cmp	r4, r3
 800aa92:	bf08      	it	eq
 800aa94:	68ec      	ldreq	r4, [r5, #12]
 800aa96:	e7ca      	b.n	800aa2e <__swbuf_r+0x1a>
 800aa98:	4621      	mov	r1, r4
 800aa9a:	4628      	mov	r0, r5
 800aa9c:	f000 f80c 	bl	800aab8 <__swsetup_r>
 800aaa0:	2800      	cmp	r0, #0
 800aaa2:	d0cb      	beq.n	800aa3c <__swbuf_r+0x28>
 800aaa4:	f04f 37ff 	mov.w	r7, #4294967295
 800aaa8:	e7ea      	b.n	800aa80 <__swbuf_r+0x6c>
 800aaaa:	bf00      	nop
 800aaac:	0800b814 	.word	0x0800b814
 800aab0:	0800b834 	.word	0x0800b834
 800aab4:	0800b7f4 	.word	0x0800b7f4

0800aab8 <__swsetup_r>:
 800aab8:	4b32      	ldr	r3, [pc, #200]	; (800ab84 <__swsetup_r+0xcc>)
 800aaba:	b570      	push	{r4, r5, r6, lr}
 800aabc:	681d      	ldr	r5, [r3, #0]
 800aabe:	4606      	mov	r6, r0
 800aac0:	460c      	mov	r4, r1
 800aac2:	b125      	cbz	r5, 800aace <__swsetup_r+0x16>
 800aac4:	69ab      	ldr	r3, [r5, #24]
 800aac6:	b913      	cbnz	r3, 800aace <__swsetup_r+0x16>
 800aac8:	4628      	mov	r0, r5
 800aaca:	f000 f985 	bl	800add8 <__sinit>
 800aace:	4b2e      	ldr	r3, [pc, #184]	; (800ab88 <__swsetup_r+0xd0>)
 800aad0:	429c      	cmp	r4, r3
 800aad2:	d10f      	bne.n	800aaf4 <__swsetup_r+0x3c>
 800aad4:	686c      	ldr	r4, [r5, #4]
 800aad6:	89a3      	ldrh	r3, [r4, #12]
 800aad8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800aadc:	0719      	lsls	r1, r3, #28
 800aade:	d42c      	bmi.n	800ab3a <__swsetup_r+0x82>
 800aae0:	06dd      	lsls	r5, r3, #27
 800aae2:	d411      	bmi.n	800ab08 <__swsetup_r+0x50>
 800aae4:	2309      	movs	r3, #9
 800aae6:	6033      	str	r3, [r6, #0]
 800aae8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800aaec:	81a3      	strh	r3, [r4, #12]
 800aaee:	f04f 30ff 	mov.w	r0, #4294967295
 800aaf2:	e03e      	b.n	800ab72 <__swsetup_r+0xba>
 800aaf4:	4b25      	ldr	r3, [pc, #148]	; (800ab8c <__swsetup_r+0xd4>)
 800aaf6:	429c      	cmp	r4, r3
 800aaf8:	d101      	bne.n	800aafe <__swsetup_r+0x46>
 800aafa:	68ac      	ldr	r4, [r5, #8]
 800aafc:	e7eb      	b.n	800aad6 <__swsetup_r+0x1e>
 800aafe:	4b24      	ldr	r3, [pc, #144]	; (800ab90 <__swsetup_r+0xd8>)
 800ab00:	429c      	cmp	r4, r3
 800ab02:	bf08      	it	eq
 800ab04:	68ec      	ldreq	r4, [r5, #12]
 800ab06:	e7e6      	b.n	800aad6 <__swsetup_r+0x1e>
 800ab08:	0758      	lsls	r0, r3, #29
 800ab0a:	d512      	bpl.n	800ab32 <__swsetup_r+0x7a>
 800ab0c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ab0e:	b141      	cbz	r1, 800ab22 <__swsetup_r+0x6a>
 800ab10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ab14:	4299      	cmp	r1, r3
 800ab16:	d002      	beq.n	800ab1e <__swsetup_r+0x66>
 800ab18:	4630      	mov	r0, r6
 800ab1a:	f7ff fb67 	bl	800a1ec <_free_r>
 800ab1e:	2300      	movs	r3, #0
 800ab20:	6363      	str	r3, [r4, #52]	; 0x34
 800ab22:	89a3      	ldrh	r3, [r4, #12]
 800ab24:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800ab28:	81a3      	strh	r3, [r4, #12]
 800ab2a:	2300      	movs	r3, #0
 800ab2c:	6063      	str	r3, [r4, #4]
 800ab2e:	6923      	ldr	r3, [r4, #16]
 800ab30:	6023      	str	r3, [r4, #0]
 800ab32:	89a3      	ldrh	r3, [r4, #12]
 800ab34:	f043 0308 	orr.w	r3, r3, #8
 800ab38:	81a3      	strh	r3, [r4, #12]
 800ab3a:	6923      	ldr	r3, [r4, #16]
 800ab3c:	b94b      	cbnz	r3, 800ab52 <__swsetup_r+0x9a>
 800ab3e:	89a3      	ldrh	r3, [r4, #12]
 800ab40:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800ab44:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800ab48:	d003      	beq.n	800ab52 <__swsetup_r+0x9a>
 800ab4a:	4621      	mov	r1, r4
 800ab4c:	4630      	mov	r0, r6
 800ab4e:	f000 fa07 	bl	800af60 <__smakebuf_r>
 800ab52:	89a0      	ldrh	r0, [r4, #12]
 800ab54:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800ab58:	f010 0301 	ands.w	r3, r0, #1
 800ab5c:	d00a      	beq.n	800ab74 <__swsetup_r+0xbc>
 800ab5e:	2300      	movs	r3, #0
 800ab60:	60a3      	str	r3, [r4, #8]
 800ab62:	6963      	ldr	r3, [r4, #20]
 800ab64:	425b      	negs	r3, r3
 800ab66:	61a3      	str	r3, [r4, #24]
 800ab68:	6923      	ldr	r3, [r4, #16]
 800ab6a:	b943      	cbnz	r3, 800ab7e <__swsetup_r+0xc6>
 800ab6c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800ab70:	d1ba      	bne.n	800aae8 <__swsetup_r+0x30>
 800ab72:	bd70      	pop	{r4, r5, r6, pc}
 800ab74:	0781      	lsls	r1, r0, #30
 800ab76:	bf58      	it	pl
 800ab78:	6963      	ldrpl	r3, [r4, #20]
 800ab7a:	60a3      	str	r3, [r4, #8]
 800ab7c:	e7f4      	b.n	800ab68 <__swsetup_r+0xb0>
 800ab7e:	2000      	movs	r0, #0
 800ab80:	e7f7      	b.n	800ab72 <__swsetup_r+0xba>
 800ab82:	bf00      	nop
 800ab84:	2000000c 	.word	0x2000000c
 800ab88:	0800b814 	.word	0x0800b814
 800ab8c:	0800b834 	.word	0x0800b834
 800ab90:	0800b7f4 	.word	0x0800b7f4

0800ab94 <abort>:
 800ab94:	b508      	push	{r3, lr}
 800ab96:	2006      	movs	r0, #6
 800ab98:	f000 fa52 	bl	800b040 <raise>
 800ab9c:	2001      	movs	r0, #1
 800ab9e:	f7f7 f9e9 	bl	8001f74 <_exit>
	...

0800aba4 <__sflush_r>:
 800aba4:	898a      	ldrh	r2, [r1, #12]
 800aba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800abaa:	4605      	mov	r5, r0
 800abac:	0710      	lsls	r0, r2, #28
 800abae:	460c      	mov	r4, r1
 800abb0:	d458      	bmi.n	800ac64 <__sflush_r+0xc0>
 800abb2:	684b      	ldr	r3, [r1, #4]
 800abb4:	2b00      	cmp	r3, #0
 800abb6:	dc05      	bgt.n	800abc4 <__sflush_r+0x20>
 800abb8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800abba:	2b00      	cmp	r3, #0
 800abbc:	dc02      	bgt.n	800abc4 <__sflush_r+0x20>
 800abbe:	2000      	movs	r0, #0
 800abc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800abc4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800abc6:	2e00      	cmp	r6, #0
 800abc8:	d0f9      	beq.n	800abbe <__sflush_r+0x1a>
 800abca:	2300      	movs	r3, #0
 800abcc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800abd0:	682f      	ldr	r7, [r5, #0]
 800abd2:	602b      	str	r3, [r5, #0]
 800abd4:	d032      	beq.n	800ac3c <__sflush_r+0x98>
 800abd6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800abd8:	89a3      	ldrh	r3, [r4, #12]
 800abda:	075a      	lsls	r2, r3, #29
 800abdc:	d505      	bpl.n	800abea <__sflush_r+0x46>
 800abde:	6863      	ldr	r3, [r4, #4]
 800abe0:	1ac0      	subs	r0, r0, r3
 800abe2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800abe4:	b10b      	cbz	r3, 800abea <__sflush_r+0x46>
 800abe6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800abe8:	1ac0      	subs	r0, r0, r3
 800abea:	2300      	movs	r3, #0
 800abec:	4602      	mov	r2, r0
 800abee:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800abf0:	6a21      	ldr	r1, [r4, #32]
 800abf2:	4628      	mov	r0, r5
 800abf4:	47b0      	blx	r6
 800abf6:	1c43      	adds	r3, r0, #1
 800abf8:	89a3      	ldrh	r3, [r4, #12]
 800abfa:	d106      	bne.n	800ac0a <__sflush_r+0x66>
 800abfc:	6829      	ldr	r1, [r5, #0]
 800abfe:	291d      	cmp	r1, #29
 800ac00:	d82c      	bhi.n	800ac5c <__sflush_r+0xb8>
 800ac02:	4a2a      	ldr	r2, [pc, #168]	; (800acac <__sflush_r+0x108>)
 800ac04:	40ca      	lsrs	r2, r1
 800ac06:	07d6      	lsls	r6, r2, #31
 800ac08:	d528      	bpl.n	800ac5c <__sflush_r+0xb8>
 800ac0a:	2200      	movs	r2, #0
 800ac0c:	6062      	str	r2, [r4, #4]
 800ac0e:	04d9      	lsls	r1, r3, #19
 800ac10:	6922      	ldr	r2, [r4, #16]
 800ac12:	6022      	str	r2, [r4, #0]
 800ac14:	d504      	bpl.n	800ac20 <__sflush_r+0x7c>
 800ac16:	1c42      	adds	r2, r0, #1
 800ac18:	d101      	bne.n	800ac1e <__sflush_r+0x7a>
 800ac1a:	682b      	ldr	r3, [r5, #0]
 800ac1c:	b903      	cbnz	r3, 800ac20 <__sflush_r+0x7c>
 800ac1e:	6560      	str	r0, [r4, #84]	; 0x54
 800ac20:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800ac22:	602f      	str	r7, [r5, #0]
 800ac24:	2900      	cmp	r1, #0
 800ac26:	d0ca      	beq.n	800abbe <__sflush_r+0x1a>
 800ac28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ac2c:	4299      	cmp	r1, r3
 800ac2e:	d002      	beq.n	800ac36 <__sflush_r+0x92>
 800ac30:	4628      	mov	r0, r5
 800ac32:	f7ff fadb 	bl	800a1ec <_free_r>
 800ac36:	2000      	movs	r0, #0
 800ac38:	6360      	str	r0, [r4, #52]	; 0x34
 800ac3a:	e7c1      	b.n	800abc0 <__sflush_r+0x1c>
 800ac3c:	6a21      	ldr	r1, [r4, #32]
 800ac3e:	2301      	movs	r3, #1
 800ac40:	4628      	mov	r0, r5
 800ac42:	47b0      	blx	r6
 800ac44:	1c41      	adds	r1, r0, #1
 800ac46:	d1c7      	bne.n	800abd8 <__sflush_r+0x34>
 800ac48:	682b      	ldr	r3, [r5, #0]
 800ac4a:	2b00      	cmp	r3, #0
 800ac4c:	d0c4      	beq.n	800abd8 <__sflush_r+0x34>
 800ac4e:	2b1d      	cmp	r3, #29
 800ac50:	d001      	beq.n	800ac56 <__sflush_r+0xb2>
 800ac52:	2b16      	cmp	r3, #22
 800ac54:	d101      	bne.n	800ac5a <__sflush_r+0xb6>
 800ac56:	602f      	str	r7, [r5, #0]
 800ac58:	e7b1      	b.n	800abbe <__sflush_r+0x1a>
 800ac5a:	89a3      	ldrh	r3, [r4, #12]
 800ac5c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac60:	81a3      	strh	r3, [r4, #12]
 800ac62:	e7ad      	b.n	800abc0 <__sflush_r+0x1c>
 800ac64:	690f      	ldr	r7, [r1, #16]
 800ac66:	2f00      	cmp	r7, #0
 800ac68:	d0a9      	beq.n	800abbe <__sflush_r+0x1a>
 800ac6a:	0793      	lsls	r3, r2, #30
 800ac6c:	680e      	ldr	r6, [r1, #0]
 800ac6e:	bf08      	it	eq
 800ac70:	694b      	ldreq	r3, [r1, #20]
 800ac72:	600f      	str	r7, [r1, #0]
 800ac74:	bf18      	it	ne
 800ac76:	2300      	movne	r3, #0
 800ac78:	eba6 0807 	sub.w	r8, r6, r7
 800ac7c:	608b      	str	r3, [r1, #8]
 800ac7e:	f1b8 0f00 	cmp.w	r8, #0
 800ac82:	dd9c      	ble.n	800abbe <__sflush_r+0x1a>
 800ac84:	6a21      	ldr	r1, [r4, #32]
 800ac86:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800ac88:	4643      	mov	r3, r8
 800ac8a:	463a      	mov	r2, r7
 800ac8c:	4628      	mov	r0, r5
 800ac8e:	47b0      	blx	r6
 800ac90:	2800      	cmp	r0, #0
 800ac92:	dc06      	bgt.n	800aca2 <__sflush_r+0xfe>
 800ac94:	89a3      	ldrh	r3, [r4, #12]
 800ac96:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac9a:	81a3      	strh	r3, [r4, #12]
 800ac9c:	f04f 30ff 	mov.w	r0, #4294967295
 800aca0:	e78e      	b.n	800abc0 <__sflush_r+0x1c>
 800aca2:	4407      	add	r7, r0
 800aca4:	eba8 0800 	sub.w	r8, r8, r0
 800aca8:	e7e9      	b.n	800ac7e <__sflush_r+0xda>
 800acaa:	bf00      	nop
 800acac:	20400001 	.word	0x20400001

0800acb0 <_fflush_r>:
 800acb0:	b538      	push	{r3, r4, r5, lr}
 800acb2:	690b      	ldr	r3, [r1, #16]
 800acb4:	4605      	mov	r5, r0
 800acb6:	460c      	mov	r4, r1
 800acb8:	b913      	cbnz	r3, 800acc0 <_fflush_r+0x10>
 800acba:	2500      	movs	r5, #0
 800acbc:	4628      	mov	r0, r5
 800acbe:	bd38      	pop	{r3, r4, r5, pc}
 800acc0:	b118      	cbz	r0, 800acca <_fflush_r+0x1a>
 800acc2:	6983      	ldr	r3, [r0, #24]
 800acc4:	b90b      	cbnz	r3, 800acca <_fflush_r+0x1a>
 800acc6:	f000 f887 	bl	800add8 <__sinit>
 800acca:	4b14      	ldr	r3, [pc, #80]	; (800ad1c <_fflush_r+0x6c>)
 800accc:	429c      	cmp	r4, r3
 800acce:	d11b      	bne.n	800ad08 <_fflush_r+0x58>
 800acd0:	686c      	ldr	r4, [r5, #4]
 800acd2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d0ef      	beq.n	800acba <_fflush_r+0xa>
 800acda:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800acdc:	07d0      	lsls	r0, r2, #31
 800acde:	d404      	bmi.n	800acea <_fflush_r+0x3a>
 800ace0:	0599      	lsls	r1, r3, #22
 800ace2:	d402      	bmi.n	800acea <_fflush_r+0x3a>
 800ace4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ace6:	f000 f915 	bl	800af14 <__retarget_lock_acquire_recursive>
 800acea:	4628      	mov	r0, r5
 800acec:	4621      	mov	r1, r4
 800acee:	f7ff ff59 	bl	800aba4 <__sflush_r>
 800acf2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800acf4:	07da      	lsls	r2, r3, #31
 800acf6:	4605      	mov	r5, r0
 800acf8:	d4e0      	bmi.n	800acbc <_fflush_r+0xc>
 800acfa:	89a3      	ldrh	r3, [r4, #12]
 800acfc:	059b      	lsls	r3, r3, #22
 800acfe:	d4dd      	bmi.n	800acbc <_fflush_r+0xc>
 800ad00:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ad02:	f000 f908 	bl	800af16 <__retarget_lock_release_recursive>
 800ad06:	e7d9      	b.n	800acbc <_fflush_r+0xc>
 800ad08:	4b05      	ldr	r3, [pc, #20]	; (800ad20 <_fflush_r+0x70>)
 800ad0a:	429c      	cmp	r4, r3
 800ad0c:	d101      	bne.n	800ad12 <_fflush_r+0x62>
 800ad0e:	68ac      	ldr	r4, [r5, #8]
 800ad10:	e7df      	b.n	800acd2 <_fflush_r+0x22>
 800ad12:	4b04      	ldr	r3, [pc, #16]	; (800ad24 <_fflush_r+0x74>)
 800ad14:	429c      	cmp	r4, r3
 800ad16:	bf08      	it	eq
 800ad18:	68ec      	ldreq	r4, [r5, #12]
 800ad1a:	e7da      	b.n	800acd2 <_fflush_r+0x22>
 800ad1c:	0800b814 	.word	0x0800b814
 800ad20:	0800b834 	.word	0x0800b834
 800ad24:	0800b7f4 	.word	0x0800b7f4

0800ad28 <std>:
 800ad28:	2300      	movs	r3, #0
 800ad2a:	b510      	push	{r4, lr}
 800ad2c:	4604      	mov	r4, r0
 800ad2e:	e9c0 3300 	strd	r3, r3, [r0]
 800ad32:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ad36:	6083      	str	r3, [r0, #8]
 800ad38:	8181      	strh	r1, [r0, #12]
 800ad3a:	6643      	str	r3, [r0, #100]	; 0x64
 800ad3c:	81c2      	strh	r2, [r0, #14]
 800ad3e:	6183      	str	r3, [r0, #24]
 800ad40:	4619      	mov	r1, r3
 800ad42:	2208      	movs	r2, #8
 800ad44:	305c      	adds	r0, #92	; 0x5c
 800ad46:	f7fb fe17 	bl	8006978 <memset>
 800ad4a:	4b05      	ldr	r3, [pc, #20]	; (800ad60 <std+0x38>)
 800ad4c:	6263      	str	r3, [r4, #36]	; 0x24
 800ad4e:	4b05      	ldr	r3, [pc, #20]	; (800ad64 <std+0x3c>)
 800ad50:	62a3      	str	r3, [r4, #40]	; 0x28
 800ad52:	4b05      	ldr	r3, [pc, #20]	; (800ad68 <std+0x40>)
 800ad54:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ad56:	4b05      	ldr	r3, [pc, #20]	; (800ad6c <std+0x44>)
 800ad58:	6224      	str	r4, [r4, #32]
 800ad5a:	6323      	str	r3, [r4, #48]	; 0x30
 800ad5c:	bd10      	pop	{r4, pc}
 800ad5e:	bf00      	nop
 800ad60:	0800b079 	.word	0x0800b079
 800ad64:	0800b09b 	.word	0x0800b09b
 800ad68:	0800b0d3 	.word	0x0800b0d3
 800ad6c:	0800b0f7 	.word	0x0800b0f7

0800ad70 <_cleanup_r>:
 800ad70:	4901      	ldr	r1, [pc, #4]	; (800ad78 <_cleanup_r+0x8>)
 800ad72:	f000 b8af 	b.w	800aed4 <_fwalk_reent>
 800ad76:	bf00      	nop
 800ad78:	0800acb1 	.word	0x0800acb1

0800ad7c <__sfmoreglue>:
 800ad7c:	b570      	push	{r4, r5, r6, lr}
 800ad7e:	1e4a      	subs	r2, r1, #1
 800ad80:	2568      	movs	r5, #104	; 0x68
 800ad82:	4355      	muls	r5, r2
 800ad84:	460e      	mov	r6, r1
 800ad86:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ad8a:	f7ff fa7f 	bl	800a28c <_malloc_r>
 800ad8e:	4604      	mov	r4, r0
 800ad90:	b140      	cbz	r0, 800ada4 <__sfmoreglue+0x28>
 800ad92:	2100      	movs	r1, #0
 800ad94:	e9c0 1600 	strd	r1, r6, [r0]
 800ad98:	300c      	adds	r0, #12
 800ad9a:	60a0      	str	r0, [r4, #8]
 800ad9c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ada0:	f7fb fdea 	bl	8006978 <memset>
 800ada4:	4620      	mov	r0, r4
 800ada6:	bd70      	pop	{r4, r5, r6, pc}

0800ada8 <__sfp_lock_acquire>:
 800ada8:	4801      	ldr	r0, [pc, #4]	; (800adb0 <__sfp_lock_acquire+0x8>)
 800adaa:	f000 b8b3 	b.w	800af14 <__retarget_lock_acquire_recursive>
 800adae:	bf00      	nop
 800adb0:	20000460 	.word	0x20000460

0800adb4 <__sfp_lock_release>:
 800adb4:	4801      	ldr	r0, [pc, #4]	; (800adbc <__sfp_lock_release+0x8>)
 800adb6:	f000 b8ae 	b.w	800af16 <__retarget_lock_release_recursive>
 800adba:	bf00      	nop
 800adbc:	20000460 	.word	0x20000460

0800adc0 <__sinit_lock_acquire>:
 800adc0:	4801      	ldr	r0, [pc, #4]	; (800adc8 <__sinit_lock_acquire+0x8>)
 800adc2:	f000 b8a7 	b.w	800af14 <__retarget_lock_acquire_recursive>
 800adc6:	bf00      	nop
 800adc8:	2000045b 	.word	0x2000045b

0800adcc <__sinit_lock_release>:
 800adcc:	4801      	ldr	r0, [pc, #4]	; (800add4 <__sinit_lock_release+0x8>)
 800adce:	f000 b8a2 	b.w	800af16 <__retarget_lock_release_recursive>
 800add2:	bf00      	nop
 800add4:	2000045b 	.word	0x2000045b

0800add8 <__sinit>:
 800add8:	b510      	push	{r4, lr}
 800adda:	4604      	mov	r4, r0
 800addc:	f7ff fff0 	bl	800adc0 <__sinit_lock_acquire>
 800ade0:	69a3      	ldr	r3, [r4, #24]
 800ade2:	b11b      	cbz	r3, 800adec <__sinit+0x14>
 800ade4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ade8:	f7ff bff0 	b.w	800adcc <__sinit_lock_release>
 800adec:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800adf0:	6523      	str	r3, [r4, #80]	; 0x50
 800adf2:	4b13      	ldr	r3, [pc, #76]	; (800ae40 <__sinit+0x68>)
 800adf4:	4a13      	ldr	r2, [pc, #76]	; (800ae44 <__sinit+0x6c>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	62a2      	str	r2, [r4, #40]	; 0x28
 800adfa:	42a3      	cmp	r3, r4
 800adfc:	bf04      	itt	eq
 800adfe:	2301      	moveq	r3, #1
 800ae00:	61a3      	streq	r3, [r4, #24]
 800ae02:	4620      	mov	r0, r4
 800ae04:	f000 f820 	bl	800ae48 <__sfp>
 800ae08:	6060      	str	r0, [r4, #4]
 800ae0a:	4620      	mov	r0, r4
 800ae0c:	f000 f81c 	bl	800ae48 <__sfp>
 800ae10:	60a0      	str	r0, [r4, #8]
 800ae12:	4620      	mov	r0, r4
 800ae14:	f000 f818 	bl	800ae48 <__sfp>
 800ae18:	2200      	movs	r2, #0
 800ae1a:	60e0      	str	r0, [r4, #12]
 800ae1c:	2104      	movs	r1, #4
 800ae1e:	6860      	ldr	r0, [r4, #4]
 800ae20:	f7ff ff82 	bl	800ad28 <std>
 800ae24:	68a0      	ldr	r0, [r4, #8]
 800ae26:	2201      	movs	r2, #1
 800ae28:	2109      	movs	r1, #9
 800ae2a:	f7ff ff7d 	bl	800ad28 <std>
 800ae2e:	68e0      	ldr	r0, [r4, #12]
 800ae30:	2202      	movs	r2, #2
 800ae32:	2112      	movs	r1, #18
 800ae34:	f7ff ff78 	bl	800ad28 <std>
 800ae38:	2301      	movs	r3, #1
 800ae3a:	61a3      	str	r3, [r4, #24]
 800ae3c:	e7d2      	b.n	800ade4 <__sinit+0xc>
 800ae3e:	bf00      	nop
 800ae40:	0800b39c 	.word	0x0800b39c
 800ae44:	0800ad71 	.word	0x0800ad71

0800ae48 <__sfp>:
 800ae48:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae4a:	4607      	mov	r7, r0
 800ae4c:	f7ff ffac 	bl	800ada8 <__sfp_lock_acquire>
 800ae50:	4b1e      	ldr	r3, [pc, #120]	; (800aecc <__sfp+0x84>)
 800ae52:	681e      	ldr	r6, [r3, #0]
 800ae54:	69b3      	ldr	r3, [r6, #24]
 800ae56:	b913      	cbnz	r3, 800ae5e <__sfp+0x16>
 800ae58:	4630      	mov	r0, r6
 800ae5a:	f7ff ffbd 	bl	800add8 <__sinit>
 800ae5e:	3648      	adds	r6, #72	; 0x48
 800ae60:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ae64:	3b01      	subs	r3, #1
 800ae66:	d503      	bpl.n	800ae70 <__sfp+0x28>
 800ae68:	6833      	ldr	r3, [r6, #0]
 800ae6a:	b30b      	cbz	r3, 800aeb0 <__sfp+0x68>
 800ae6c:	6836      	ldr	r6, [r6, #0]
 800ae6e:	e7f7      	b.n	800ae60 <__sfp+0x18>
 800ae70:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ae74:	b9d5      	cbnz	r5, 800aeac <__sfp+0x64>
 800ae76:	4b16      	ldr	r3, [pc, #88]	; (800aed0 <__sfp+0x88>)
 800ae78:	60e3      	str	r3, [r4, #12]
 800ae7a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ae7e:	6665      	str	r5, [r4, #100]	; 0x64
 800ae80:	f000 f847 	bl	800af12 <__retarget_lock_init_recursive>
 800ae84:	f7ff ff96 	bl	800adb4 <__sfp_lock_release>
 800ae88:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ae8c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ae90:	6025      	str	r5, [r4, #0]
 800ae92:	61a5      	str	r5, [r4, #24]
 800ae94:	2208      	movs	r2, #8
 800ae96:	4629      	mov	r1, r5
 800ae98:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ae9c:	f7fb fd6c 	bl	8006978 <memset>
 800aea0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800aea4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800aea8:	4620      	mov	r0, r4
 800aeaa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aeac:	3468      	adds	r4, #104	; 0x68
 800aeae:	e7d9      	b.n	800ae64 <__sfp+0x1c>
 800aeb0:	2104      	movs	r1, #4
 800aeb2:	4638      	mov	r0, r7
 800aeb4:	f7ff ff62 	bl	800ad7c <__sfmoreglue>
 800aeb8:	4604      	mov	r4, r0
 800aeba:	6030      	str	r0, [r6, #0]
 800aebc:	2800      	cmp	r0, #0
 800aebe:	d1d5      	bne.n	800ae6c <__sfp+0x24>
 800aec0:	f7ff ff78 	bl	800adb4 <__sfp_lock_release>
 800aec4:	230c      	movs	r3, #12
 800aec6:	603b      	str	r3, [r7, #0]
 800aec8:	e7ee      	b.n	800aea8 <__sfp+0x60>
 800aeca:	bf00      	nop
 800aecc:	0800b39c 	.word	0x0800b39c
 800aed0:	ffff0001 	.word	0xffff0001

0800aed4 <_fwalk_reent>:
 800aed4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800aed8:	4606      	mov	r6, r0
 800aeda:	4688      	mov	r8, r1
 800aedc:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800aee0:	2700      	movs	r7, #0
 800aee2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800aee6:	f1b9 0901 	subs.w	r9, r9, #1
 800aeea:	d505      	bpl.n	800aef8 <_fwalk_reent+0x24>
 800aeec:	6824      	ldr	r4, [r4, #0]
 800aeee:	2c00      	cmp	r4, #0
 800aef0:	d1f7      	bne.n	800aee2 <_fwalk_reent+0xe>
 800aef2:	4638      	mov	r0, r7
 800aef4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800aef8:	89ab      	ldrh	r3, [r5, #12]
 800aefa:	2b01      	cmp	r3, #1
 800aefc:	d907      	bls.n	800af0e <_fwalk_reent+0x3a>
 800aefe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800af02:	3301      	adds	r3, #1
 800af04:	d003      	beq.n	800af0e <_fwalk_reent+0x3a>
 800af06:	4629      	mov	r1, r5
 800af08:	4630      	mov	r0, r6
 800af0a:	47c0      	blx	r8
 800af0c:	4307      	orrs	r7, r0
 800af0e:	3568      	adds	r5, #104	; 0x68
 800af10:	e7e9      	b.n	800aee6 <_fwalk_reent+0x12>

0800af12 <__retarget_lock_init_recursive>:
 800af12:	4770      	bx	lr

0800af14 <__retarget_lock_acquire_recursive>:
 800af14:	4770      	bx	lr

0800af16 <__retarget_lock_release_recursive>:
 800af16:	4770      	bx	lr

0800af18 <__swhatbuf_r>:
 800af18:	b570      	push	{r4, r5, r6, lr}
 800af1a:	460e      	mov	r6, r1
 800af1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800af20:	2900      	cmp	r1, #0
 800af22:	b096      	sub	sp, #88	; 0x58
 800af24:	4614      	mov	r4, r2
 800af26:	461d      	mov	r5, r3
 800af28:	da07      	bge.n	800af3a <__swhatbuf_r+0x22>
 800af2a:	2300      	movs	r3, #0
 800af2c:	602b      	str	r3, [r5, #0]
 800af2e:	89b3      	ldrh	r3, [r6, #12]
 800af30:	061a      	lsls	r2, r3, #24
 800af32:	d410      	bmi.n	800af56 <__swhatbuf_r+0x3e>
 800af34:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800af38:	e00e      	b.n	800af58 <__swhatbuf_r+0x40>
 800af3a:	466a      	mov	r2, sp
 800af3c:	f000 f902 	bl	800b144 <_fstat_r>
 800af40:	2800      	cmp	r0, #0
 800af42:	dbf2      	blt.n	800af2a <__swhatbuf_r+0x12>
 800af44:	9a01      	ldr	r2, [sp, #4]
 800af46:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800af4a:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800af4e:	425a      	negs	r2, r3
 800af50:	415a      	adcs	r2, r3
 800af52:	602a      	str	r2, [r5, #0]
 800af54:	e7ee      	b.n	800af34 <__swhatbuf_r+0x1c>
 800af56:	2340      	movs	r3, #64	; 0x40
 800af58:	2000      	movs	r0, #0
 800af5a:	6023      	str	r3, [r4, #0]
 800af5c:	b016      	add	sp, #88	; 0x58
 800af5e:	bd70      	pop	{r4, r5, r6, pc}

0800af60 <__smakebuf_r>:
 800af60:	898b      	ldrh	r3, [r1, #12]
 800af62:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800af64:	079d      	lsls	r5, r3, #30
 800af66:	4606      	mov	r6, r0
 800af68:	460c      	mov	r4, r1
 800af6a:	d507      	bpl.n	800af7c <__smakebuf_r+0x1c>
 800af6c:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800af70:	6023      	str	r3, [r4, #0]
 800af72:	6123      	str	r3, [r4, #16]
 800af74:	2301      	movs	r3, #1
 800af76:	6163      	str	r3, [r4, #20]
 800af78:	b002      	add	sp, #8
 800af7a:	bd70      	pop	{r4, r5, r6, pc}
 800af7c:	ab01      	add	r3, sp, #4
 800af7e:	466a      	mov	r2, sp
 800af80:	f7ff ffca 	bl	800af18 <__swhatbuf_r>
 800af84:	9900      	ldr	r1, [sp, #0]
 800af86:	4605      	mov	r5, r0
 800af88:	4630      	mov	r0, r6
 800af8a:	f7ff f97f 	bl	800a28c <_malloc_r>
 800af8e:	b948      	cbnz	r0, 800afa4 <__smakebuf_r+0x44>
 800af90:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800af94:	059a      	lsls	r2, r3, #22
 800af96:	d4ef      	bmi.n	800af78 <__smakebuf_r+0x18>
 800af98:	f023 0303 	bic.w	r3, r3, #3
 800af9c:	f043 0302 	orr.w	r3, r3, #2
 800afa0:	81a3      	strh	r3, [r4, #12]
 800afa2:	e7e3      	b.n	800af6c <__smakebuf_r+0xc>
 800afa4:	4b0d      	ldr	r3, [pc, #52]	; (800afdc <__smakebuf_r+0x7c>)
 800afa6:	62b3      	str	r3, [r6, #40]	; 0x28
 800afa8:	89a3      	ldrh	r3, [r4, #12]
 800afaa:	6020      	str	r0, [r4, #0]
 800afac:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800afb0:	81a3      	strh	r3, [r4, #12]
 800afb2:	9b00      	ldr	r3, [sp, #0]
 800afb4:	6163      	str	r3, [r4, #20]
 800afb6:	9b01      	ldr	r3, [sp, #4]
 800afb8:	6120      	str	r0, [r4, #16]
 800afba:	b15b      	cbz	r3, 800afd4 <__smakebuf_r+0x74>
 800afbc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800afc0:	4630      	mov	r0, r6
 800afc2:	f000 f8d1 	bl	800b168 <_isatty_r>
 800afc6:	b128      	cbz	r0, 800afd4 <__smakebuf_r+0x74>
 800afc8:	89a3      	ldrh	r3, [r4, #12]
 800afca:	f023 0303 	bic.w	r3, r3, #3
 800afce:	f043 0301 	orr.w	r3, r3, #1
 800afd2:	81a3      	strh	r3, [r4, #12]
 800afd4:	89a0      	ldrh	r0, [r4, #12]
 800afd6:	4305      	orrs	r5, r0
 800afd8:	81a5      	strh	r5, [r4, #12]
 800afda:	e7cd      	b.n	800af78 <__smakebuf_r+0x18>
 800afdc:	0800ad71 	.word	0x0800ad71

0800afe0 <_malloc_usable_size_r>:
 800afe0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afe4:	1f18      	subs	r0, r3, #4
 800afe6:	2b00      	cmp	r3, #0
 800afe8:	bfbc      	itt	lt
 800afea:	580b      	ldrlt	r3, [r1, r0]
 800afec:	18c0      	addlt	r0, r0, r3
 800afee:	4770      	bx	lr

0800aff0 <_raise_r>:
 800aff0:	291f      	cmp	r1, #31
 800aff2:	b538      	push	{r3, r4, r5, lr}
 800aff4:	4604      	mov	r4, r0
 800aff6:	460d      	mov	r5, r1
 800aff8:	d904      	bls.n	800b004 <_raise_r+0x14>
 800affa:	2316      	movs	r3, #22
 800affc:	6003      	str	r3, [r0, #0]
 800affe:	f04f 30ff 	mov.w	r0, #4294967295
 800b002:	bd38      	pop	{r3, r4, r5, pc}
 800b004:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b006:	b112      	cbz	r2, 800b00e <_raise_r+0x1e>
 800b008:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b00c:	b94b      	cbnz	r3, 800b022 <_raise_r+0x32>
 800b00e:	4620      	mov	r0, r4
 800b010:	f000 f830 	bl	800b074 <_getpid_r>
 800b014:	462a      	mov	r2, r5
 800b016:	4601      	mov	r1, r0
 800b018:	4620      	mov	r0, r4
 800b01a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b01e:	f000 b817 	b.w	800b050 <_kill_r>
 800b022:	2b01      	cmp	r3, #1
 800b024:	d00a      	beq.n	800b03c <_raise_r+0x4c>
 800b026:	1c59      	adds	r1, r3, #1
 800b028:	d103      	bne.n	800b032 <_raise_r+0x42>
 800b02a:	2316      	movs	r3, #22
 800b02c:	6003      	str	r3, [r0, #0]
 800b02e:	2001      	movs	r0, #1
 800b030:	e7e7      	b.n	800b002 <_raise_r+0x12>
 800b032:	2400      	movs	r4, #0
 800b034:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b038:	4628      	mov	r0, r5
 800b03a:	4798      	blx	r3
 800b03c:	2000      	movs	r0, #0
 800b03e:	e7e0      	b.n	800b002 <_raise_r+0x12>

0800b040 <raise>:
 800b040:	4b02      	ldr	r3, [pc, #8]	; (800b04c <raise+0xc>)
 800b042:	4601      	mov	r1, r0
 800b044:	6818      	ldr	r0, [r3, #0]
 800b046:	f7ff bfd3 	b.w	800aff0 <_raise_r>
 800b04a:	bf00      	nop
 800b04c:	2000000c 	.word	0x2000000c

0800b050 <_kill_r>:
 800b050:	b538      	push	{r3, r4, r5, lr}
 800b052:	4d07      	ldr	r5, [pc, #28]	; (800b070 <_kill_r+0x20>)
 800b054:	2300      	movs	r3, #0
 800b056:	4604      	mov	r4, r0
 800b058:	4608      	mov	r0, r1
 800b05a:	4611      	mov	r1, r2
 800b05c:	602b      	str	r3, [r5, #0]
 800b05e:	f7f6 ff79 	bl	8001f54 <_kill>
 800b062:	1c43      	adds	r3, r0, #1
 800b064:	d102      	bne.n	800b06c <_kill_r+0x1c>
 800b066:	682b      	ldr	r3, [r5, #0]
 800b068:	b103      	cbz	r3, 800b06c <_kill_r+0x1c>
 800b06a:	6023      	str	r3, [r4, #0]
 800b06c:	bd38      	pop	{r3, r4, r5, pc}
 800b06e:	bf00      	nop
 800b070:	20000454 	.word	0x20000454

0800b074 <_getpid_r>:
 800b074:	f7f6 bf66 	b.w	8001f44 <_getpid>

0800b078 <__sread>:
 800b078:	b510      	push	{r4, lr}
 800b07a:	460c      	mov	r4, r1
 800b07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b080:	f000 f894 	bl	800b1ac <_read_r>
 800b084:	2800      	cmp	r0, #0
 800b086:	bfab      	itete	ge
 800b088:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b08a:	89a3      	ldrhlt	r3, [r4, #12]
 800b08c:	181b      	addge	r3, r3, r0
 800b08e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b092:	bfac      	ite	ge
 800b094:	6563      	strge	r3, [r4, #84]	; 0x54
 800b096:	81a3      	strhlt	r3, [r4, #12]
 800b098:	bd10      	pop	{r4, pc}

0800b09a <__swrite>:
 800b09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b09e:	461f      	mov	r7, r3
 800b0a0:	898b      	ldrh	r3, [r1, #12]
 800b0a2:	05db      	lsls	r3, r3, #23
 800b0a4:	4605      	mov	r5, r0
 800b0a6:	460c      	mov	r4, r1
 800b0a8:	4616      	mov	r6, r2
 800b0aa:	d505      	bpl.n	800b0b8 <__swrite+0x1e>
 800b0ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0b0:	2302      	movs	r3, #2
 800b0b2:	2200      	movs	r2, #0
 800b0b4:	f000 f868 	bl	800b188 <_lseek_r>
 800b0b8:	89a3      	ldrh	r3, [r4, #12]
 800b0ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b0be:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b0c2:	81a3      	strh	r3, [r4, #12]
 800b0c4:	4632      	mov	r2, r6
 800b0c6:	463b      	mov	r3, r7
 800b0c8:	4628      	mov	r0, r5
 800b0ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0ce:	f000 b817 	b.w	800b100 <_write_r>

0800b0d2 <__sseek>:
 800b0d2:	b510      	push	{r4, lr}
 800b0d4:	460c      	mov	r4, r1
 800b0d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0da:	f000 f855 	bl	800b188 <_lseek_r>
 800b0de:	1c43      	adds	r3, r0, #1
 800b0e0:	89a3      	ldrh	r3, [r4, #12]
 800b0e2:	bf15      	itete	ne
 800b0e4:	6560      	strne	r0, [r4, #84]	; 0x54
 800b0e6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b0ea:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b0ee:	81a3      	strheq	r3, [r4, #12]
 800b0f0:	bf18      	it	ne
 800b0f2:	81a3      	strhne	r3, [r4, #12]
 800b0f4:	bd10      	pop	{r4, pc}

0800b0f6 <__sclose>:
 800b0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b0fa:	f000 b813 	b.w	800b124 <_close_r>
	...

0800b100 <_write_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d07      	ldr	r5, [pc, #28]	; (800b120 <_write_r+0x20>)
 800b104:	4604      	mov	r4, r0
 800b106:	4608      	mov	r0, r1
 800b108:	4611      	mov	r1, r2
 800b10a:	2200      	movs	r2, #0
 800b10c:	602a      	str	r2, [r5, #0]
 800b10e:	461a      	mov	r2, r3
 800b110:	f7f6 ff57 	bl	8001fc2 <_write>
 800b114:	1c43      	adds	r3, r0, #1
 800b116:	d102      	bne.n	800b11e <_write_r+0x1e>
 800b118:	682b      	ldr	r3, [r5, #0]
 800b11a:	b103      	cbz	r3, 800b11e <_write_r+0x1e>
 800b11c:	6023      	str	r3, [r4, #0]
 800b11e:	bd38      	pop	{r3, r4, r5, pc}
 800b120:	20000454 	.word	0x20000454

0800b124 <_close_r>:
 800b124:	b538      	push	{r3, r4, r5, lr}
 800b126:	4d06      	ldr	r5, [pc, #24]	; (800b140 <_close_r+0x1c>)
 800b128:	2300      	movs	r3, #0
 800b12a:	4604      	mov	r4, r0
 800b12c:	4608      	mov	r0, r1
 800b12e:	602b      	str	r3, [r5, #0]
 800b130:	f7f6 ff63 	bl	8001ffa <_close>
 800b134:	1c43      	adds	r3, r0, #1
 800b136:	d102      	bne.n	800b13e <_close_r+0x1a>
 800b138:	682b      	ldr	r3, [r5, #0]
 800b13a:	b103      	cbz	r3, 800b13e <_close_r+0x1a>
 800b13c:	6023      	str	r3, [r4, #0]
 800b13e:	bd38      	pop	{r3, r4, r5, pc}
 800b140:	20000454 	.word	0x20000454

0800b144 <_fstat_r>:
 800b144:	b538      	push	{r3, r4, r5, lr}
 800b146:	4d07      	ldr	r5, [pc, #28]	; (800b164 <_fstat_r+0x20>)
 800b148:	2300      	movs	r3, #0
 800b14a:	4604      	mov	r4, r0
 800b14c:	4608      	mov	r0, r1
 800b14e:	4611      	mov	r1, r2
 800b150:	602b      	str	r3, [r5, #0]
 800b152:	f7f6 ff5e 	bl	8002012 <_fstat>
 800b156:	1c43      	adds	r3, r0, #1
 800b158:	d102      	bne.n	800b160 <_fstat_r+0x1c>
 800b15a:	682b      	ldr	r3, [r5, #0]
 800b15c:	b103      	cbz	r3, 800b160 <_fstat_r+0x1c>
 800b15e:	6023      	str	r3, [r4, #0]
 800b160:	bd38      	pop	{r3, r4, r5, pc}
 800b162:	bf00      	nop
 800b164:	20000454 	.word	0x20000454

0800b168 <_isatty_r>:
 800b168:	b538      	push	{r3, r4, r5, lr}
 800b16a:	4d06      	ldr	r5, [pc, #24]	; (800b184 <_isatty_r+0x1c>)
 800b16c:	2300      	movs	r3, #0
 800b16e:	4604      	mov	r4, r0
 800b170:	4608      	mov	r0, r1
 800b172:	602b      	str	r3, [r5, #0]
 800b174:	f7f6 ff5d 	bl	8002032 <_isatty>
 800b178:	1c43      	adds	r3, r0, #1
 800b17a:	d102      	bne.n	800b182 <_isatty_r+0x1a>
 800b17c:	682b      	ldr	r3, [r5, #0]
 800b17e:	b103      	cbz	r3, 800b182 <_isatty_r+0x1a>
 800b180:	6023      	str	r3, [r4, #0]
 800b182:	bd38      	pop	{r3, r4, r5, pc}
 800b184:	20000454 	.word	0x20000454

0800b188 <_lseek_r>:
 800b188:	b538      	push	{r3, r4, r5, lr}
 800b18a:	4d07      	ldr	r5, [pc, #28]	; (800b1a8 <_lseek_r+0x20>)
 800b18c:	4604      	mov	r4, r0
 800b18e:	4608      	mov	r0, r1
 800b190:	4611      	mov	r1, r2
 800b192:	2200      	movs	r2, #0
 800b194:	602a      	str	r2, [r5, #0]
 800b196:	461a      	mov	r2, r3
 800b198:	f7f6 ff56 	bl	8002048 <_lseek>
 800b19c:	1c43      	adds	r3, r0, #1
 800b19e:	d102      	bne.n	800b1a6 <_lseek_r+0x1e>
 800b1a0:	682b      	ldr	r3, [r5, #0]
 800b1a2:	b103      	cbz	r3, 800b1a6 <_lseek_r+0x1e>
 800b1a4:	6023      	str	r3, [r4, #0]
 800b1a6:	bd38      	pop	{r3, r4, r5, pc}
 800b1a8:	20000454 	.word	0x20000454

0800b1ac <_read_r>:
 800b1ac:	b538      	push	{r3, r4, r5, lr}
 800b1ae:	4d07      	ldr	r5, [pc, #28]	; (800b1cc <_read_r+0x20>)
 800b1b0:	4604      	mov	r4, r0
 800b1b2:	4608      	mov	r0, r1
 800b1b4:	4611      	mov	r1, r2
 800b1b6:	2200      	movs	r2, #0
 800b1b8:	602a      	str	r2, [r5, #0]
 800b1ba:	461a      	mov	r2, r3
 800b1bc:	f7f6 fee4 	bl	8001f88 <_read>
 800b1c0:	1c43      	adds	r3, r0, #1
 800b1c2:	d102      	bne.n	800b1ca <_read_r+0x1e>
 800b1c4:	682b      	ldr	r3, [r5, #0]
 800b1c6:	b103      	cbz	r3, 800b1ca <_read_r+0x1e>
 800b1c8:	6023      	str	r3, [r4, #0]
 800b1ca:	bd38      	pop	{r3, r4, r5, pc}
 800b1cc:	20000454 	.word	0x20000454

0800b1d0 <_init>:
 800b1d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1d2:	bf00      	nop
 800b1d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1d6:	bc08      	pop	{r3}
 800b1d8:	469e      	mov	lr, r3
 800b1da:	4770      	bx	lr

0800b1dc <_fini>:
 800b1dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b1de:	bf00      	nop
 800b1e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b1e2:	bc08      	pop	{r3}
 800b1e4:	469e      	mov	lr, r3
 800b1e6:	4770      	bx	lr
