
// Verilog stimulus file.
// Please do not create a module in this file.


// Default verilog stimulus. 

initial
begin 

   alu_out = 1'b0;
   cmp_out = 1'b0;
   imm = 1'b0;
   mem_mux_out = 1'b0;
   pcp4 = 1'b0;
   rd_mux_sel[2:0] = 3'b000;

   shift_out = 1'b0;
end 
