module Lab1 (
    input bit clk, // Clock
    input bit sw,  // data in
    input bit pbb, // Asynchronus reset active low
    output bit [7:0] led
);
	Lab1_nios u0 (
		.clk_clk       (<connected-to-clk_clk>),       //   clk.clk
		.reset_reset_n (<connected-to-reset_reset_n>), // reset.reset_n
		.led_export    (<connected-to-led_export>),    //   led.export
		.sw_export     (<connected-to-sw_export>)      //    sw.export
	);

endmodule
