MODULE main

VAR
  in1: boolean;
  in2: boolean;
  out: boolean;
  -- 8 total states now since there are 3 inputs

ASSIGN
  -- a unit delay is there.
  init(out) := TRUE;
  next(out) := !(in1 & in2);


