<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FSAE VCU Firmware V1.0: inc/tm4c129cncpdt.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="NEW+FULL+HR+LOGO+WHITE-116w.webp"/></td>
  <td id="projectalign">
   <div id="projectname">FSAE VCU Firmware V1.0
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('tm4c129cncpdt_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">tm4c129cncpdt.h</div></div>
</div><!--header-->
<div class="contents">
<a href="tm4c129cncpdt_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">//</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">// tm4c129cncpdt.h - TM4C129CNCPDT Register Definitions</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">//</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">// Copyright (c) 2013-2015 Texas Instruments Incorporated.  All rights reserved.</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">// Software License Agreement</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">// </span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">//   Redistribution and use in source and binary forms, with or without</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">//   modification, are permitted provided that the following conditions</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">//   are met:</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// </span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">//   Redistributions of source code must retain the above copyright</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">//   notice, this list of conditions and the following disclaimer.</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">// </span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">//   Redistributions in binary form must reproduce the above copyright</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">//   notice, this list of conditions and the following disclaimer in the</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">//   documentation and/or other materials provided with the  </span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//   distribution.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">// </span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">//   its contributors may be used to endorse or promote products derived</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">//   from this software without specific prior written permission.</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// </span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">// </span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">// This is part of revision 2.1.1.71 of the Tiva Firmware Development Package.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span> </div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno">   40</span><span class="preprocessor">#ifndef __TM4C129CNCPDT_H__</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="preprocessor">#define __TM4C129CNCPDT_H__</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span> </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">//</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// Interrupt assignments</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad72442fa06c40a9d4acdc8cae1fc0afa">   48</a></span><span class="preprocessor">#define INT_GPIOA               16          </span><span class="comment">// GPIO Port A</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2f947613eb89f5e4422394bbd2e3d3e">   49</a></span><span class="preprocessor">#define INT_GPIOB               17          </span><span class="comment">// GPIO Port B</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae29c67b4f9cf92ec46662c0a33402c18">   50</a></span><span class="preprocessor">#define INT_GPIOC               18          </span><span class="comment">// GPIO Port C</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a708d729eaa329508a526eda9f0f9ff9a">   51</a></span><span class="preprocessor">#define INT_GPIOD               19          </span><span class="comment">// GPIO Port D</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac10ee2090b1b30389cac5de13305c7d1">   52</a></span><span class="preprocessor">#define INT_GPIOE               20          </span><span class="comment">// GPIO Port E</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8625252972b3e98e500d36c67df3dbd2">   53</a></span><span class="preprocessor">#define INT_UART0               21          </span><span class="comment">// UART0</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a1299f9cf5ab82dea36f0208f331693">   54</a></span><span class="preprocessor">#define INT_UART1               22          </span><span class="comment">// UART1</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22a15edd5e103756c6b58b75a9984c82">   55</a></span><span class="preprocessor">#define INT_SSI0                23          </span><span class="comment">// SSI0</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8d36157a2bd1719f0a7e1e978a7e66b">   56</a></span><span class="preprocessor">#define INT_I2C0                24          </span><span class="comment">// I2C0</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16c97adad396db96ffc14f899c4040d7">   57</a></span><span class="preprocessor">#define INT_PWM0_FAULT          25          </span><span class="comment">// PWM Fault</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fd07781ecb61ddb527c6cac113abd62">   58</a></span><span class="preprocessor">#define INT_PWM0_0              26          </span><span class="comment">// PWM Generator 0</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72fa0ab3776b35ffb55d714e8bbcb2e6">   59</a></span><span class="preprocessor">#define INT_PWM0_1              27          </span><span class="comment">// PWM Generator 1</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62a37eecb6ee1518b5a7ef97c7d30bfb">   60</a></span><span class="preprocessor">#define INT_PWM0_2              28          </span><span class="comment">// PWM Generator 2</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad01481fd619dfda17b5d64320bf12fb8">   61</a></span><span class="preprocessor">#define INT_QEI0                29          </span><span class="comment">// QEI0</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75ef080cd9c5cbd5cfb1b74b6984fb53">   62</a></span><span class="preprocessor">#define INT_ADC0SS0             30          </span><span class="comment">// ADC0 Sequence 0</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ead64cd46a39032ccbe3368909d0222">   63</a></span><span class="preprocessor">#define INT_ADC0SS1             31          </span><span class="comment">// ADC0 Sequence 1</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d76b9b8015e4a940be98eb81daf6e94">   64</a></span><span class="preprocessor">#define INT_ADC0SS2             32          </span><span class="comment">// ADC0 Sequence 2</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a149e4b70224dc58b836881bdc18e138a">   65</a></span><span class="preprocessor">#define INT_ADC0SS3             33          </span><span class="comment">// ADC0 Sequence 3</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b7279a13b0eb0baed090192b496eb3b">   66</a></span><span class="preprocessor">#define INT_WATCHDOG            34          </span><span class="comment">// Watchdog Timers 0 and 1</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6443091601a7d739bf5366c7a691556d">   67</a></span><span class="preprocessor">#define INT_TIMER0A             35          </span><span class="comment">// 16/32-Bit Timer 0A</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c406959d5937cb163e6e06c66c1010d">   68</a></span><span class="preprocessor">#define INT_TIMER0B             36          </span><span class="comment">// 16/32-Bit Timer 0B</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6892773550bab5f40261dc94d9a2f4fd">   69</a></span><span class="preprocessor">#define INT_TIMER1A             37          </span><span class="comment">// 16/32-Bit Timer 1A</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae483c54ef42c869e1d4c3e3a3ef0254f">   70</a></span><span class="preprocessor">#define INT_TIMER1B             38          </span><span class="comment">// 16/32-Bit Timer 1B</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac80f255247c61c3faa6e90e681460a60">   71</a></span><span class="preprocessor">#define INT_TIMER2A             39          </span><span class="comment">// 16/32-Bit Timer 2A</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a200a0dcdce671a07ef974508784b1a0c">   72</a></span><span class="preprocessor">#define INT_TIMER2B             40          </span><span class="comment">// 16/32-Bit Timer 2B</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a43f9a76931993264022ed2257670a6">   73</a></span><span class="preprocessor">#define INT_COMP0               41          </span><span class="comment">// Analog Comparator 0</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24fce4d702e7416dac69a5ceb31b8e06">   74</a></span><span class="preprocessor">#define INT_COMP1               42          </span><span class="comment">// Analog Comparator 1</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77997ca24110d1b54474ae0691b15b3d">   75</a></span><span class="preprocessor">#define INT_COMP2               43          </span><span class="comment">// Analog Comparator 2</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5092b94a3089191f11d735a5c9219007">   76</a></span><span class="preprocessor">#define INT_SYSCTL              44          </span><span class="comment">// System Control</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a757c4f6c62c9dc236389ac3a6854eca0">   77</a></span><span class="preprocessor">#define INT_FLASH               45          </span><span class="comment">// Flash Memory Control</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f9e698317aaf05a5c2acfa2d8874b8e">   78</a></span><span class="preprocessor">#define INT_GPIOF               46          </span><span class="comment">// GPIO Port F</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7db8c056c4069c3060ceccb1b3103ee5">   79</a></span><span class="preprocessor">#define INT_GPIOG               47          </span><span class="comment">// GPIO Port G</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9faeade35a0b3ca68eaa3604cacbb2a5">   80</a></span><span class="preprocessor">#define INT_GPIOH               48          </span><span class="comment">// GPIO Port H</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66ddb73580d979be7865458da725c987">   81</a></span><span class="preprocessor">#define INT_UART2               49          </span><span class="comment">// UART2</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46f9755bea2b9bd2776a402619999cec">   82</a></span><span class="preprocessor">#define INT_SSI1                50          </span><span class="comment">// SSI1</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7712a06407ec6ab1289db8498d551a1">   83</a></span><span class="preprocessor">#define INT_TIMER3A             51          </span><span class="comment">// 16/32-Bit Timer 3A</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab28b598b534846cb2aa89ddd9f2efbb4">   84</a></span><span class="preprocessor">#define INT_TIMER3B             52          </span><span class="comment">// 16/32-Bit Timer 3B</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a546f5903e255834503221055b40ced94">   85</a></span><span class="preprocessor">#define INT_I2C1                53          </span><span class="comment">// I2C1</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a558b59c0e287d09cbce813511d625359">   86</a></span><span class="preprocessor">#define INT_CAN0                54          </span><span class="comment">// CAN 0</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b7634967149dfab6ff07e49a487a0f1">   87</a></span><span class="preprocessor">#define INT_CAN1                55          </span><span class="comment">// CAN1</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad84becf4052b5a1a34e01a879a21683b">   88</a></span><span class="preprocessor">#define INT_HIBERNATE           57          </span><span class="comment">// HIB</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7d5642aa894a9fe1b11a0340ac29503">   89</a></span><span class="preprocessor">#define INT_USB0                58          </span><span class="comment">// USB MAC</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c98012534ab11437f61392d784c25bc">   90</a></span><span class="preprocessor">#define INT_PWM0_3              59          </span><span class="comment">// PWM Generator 3</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5918bef59f0da17bcbe7a6dd3e7d361c">   91</a></span><span class="preprocessor">#define INT_UDMA                60          </span><span class="comment">// uDMA 0 Software</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a574a6d4707e6abdfbfb07fe8531031">   92</a></span><span class="preprocessor">#define INT_UDMAERR             61          </span><span class="comment">// uDMA 0 Error</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a429b7d95ee06daaab88afa3dd67d0729">   93</a></span><span class="preprocessor">#define INT_ADC1SS0             62          </span><span class="comment">// ADC1 Sequence 0</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dba741666cd3b9e54831c9b51dabba2">   94</a></span><span class="preprocessor">#define INT_ADC1SS1             63          </span><span class="comment">// ADC1 Sequence 1</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9b736e13f50c586e1f41c6f9b6abfca">   95</a></span><span class="preprocessor">#define INT_ADC1SS2             64          </span><span class="comment">// ADC1 Sequence 2</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc76f33789e18b36c392a8e9f4182519">   96</a></span><span class="preprocessor">#define INT_ADC1SS3             65          </span><span class="comment">// ADC1 Sequence 3</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1babe2e216584c7427848948a06bd93">   97</a></span><span class="preprocessor">#define INT_EPI0                66          </span><span class="comment">// EPI 0</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06f32fea7c3845c93cecd3d23771c605">   98</a></span><span class="preprocessor">#define INT_GPIOJ               67          </span><span class="comment">// GPIO Port J</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f407434fde88e6c379201d9fcabf831">   99</a></span><span class="preprocessor">#define INT_GPIOK               68          </span><span class="comment">// GPIO Port K</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3eabc4137eb69b339e0a544cdb5ca2d">  100</a></span><span class="preprocessor">#define INT_GPIOL               69          </span><span class="comment">// GPIO Port L</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab30acea1e7bddd3ff18e1b3584dbdc5f">  101</a></span><span class="preprocessor">#define INT_SSI2                70          </span><span class="comment">// SSI 2</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef6155ce20a5daa1aae067fb07cef724">  102</a></span><span class="preprocessor">#define INT_SSI3                71          </span><span class="comment">// SSI 3</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f72097fc8914e1f287f2feb990faa80">  103</a></span><span class="preprocessor">#define INT_UART3               72          </span><span class="comment">// UART 3</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0f3c897c455a19fe3c5fac7c376e2f8">  104</a></span><span class="preprocessor">#define INT_UART4               73          </span><span class="comment">// UART 4</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0598bf7bd9a4087adefa2f0aeb2fb94">  105</a></span><span class="preprocessor">#define INT_UART5               74          </span><span class="comment">// UART 5</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ccfdaba4195df4c17f99b31a39906f9">  106</a></span><span class="preprocessor">#define INT_UART6               75          </span><span class="comment">// UART 6</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78f4171831793f5d3aac49a004d8a43d">  107</a></span><span class="preprocessor">#define INT_UART7               76          </span><span class="comment">// UART 7</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac2156c66ddd7588a076a9be0040dfaf">  108</a></span><span class="preprocessor">#define INT_I2C2                77          </span><span class="comment">// I2C 2</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91aa8862bb5c27755a9a01a7bc4f7af9">  109</a></span><span class="preprocessor">#define INT_I2C3                78          </span><span class="comment">// I2C 3</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bc74859538339ce8c388132be9d9b22">  110</a></span><span class="preprocessor">#define INT_TIMER4A             79          </span><span class="comment">// Timer 4A</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54441d962f2c9d5dc17d46d9992ba4fd">  111</a></span><span class="preprocessor">#define INT_TIMER4B             80          </span><span class="comment">// Timer 4B</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafba7273726678aae6536b1248ad1a20">  112</a></span><span class="preprocessor">#define INT_TIMER5A             81          </span><span class="comment">// Timer 5A</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbfc1b2e8556f4f60c69f318859e42ca">  113</a></span><span class="preprocessor">#define INT_TIMER5B             82          </span><span class="comment">// Timer 5B</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cc059518f0e6c86357ec797f5ba6928">  114</a></span><span class="preprocessor">#define INT_SYSEXC              83          </span><span class="comment">// Floating-Point Exception</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>                                            <span class="comment">// (imprecise)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a415a1f061a823908231a5e641c6c642d">  116</a></span><span class="preprocessor">#define INT_I2C4                86          </span><span class="comment">// I2C 4</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5747c4f1dfe18cd92ddca47cb0854b70">  117</a></span><span class="preprocessor">#define INT_I2C5                87          </span><span class="comment">// I2C 5</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8434e57262e6760ab2de0ae87c92a02">  118</a></span><span class="preprocessor">#define INT_GPIOM               88          </span><span class="comment">// GPIO Port M</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae56dc074066d2fc33bd06cbae61f6a58">  119</a></span><span class="preprocessor">#define INT_GPION               89          </span><span class="comment">// GPIO Port N</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a31c24e59ac9b5084540fc2088e6909">  120</a></span><span class="preprocessor">#define INT_TAMPER0             91          </span><span class="comment">// Tamper</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5682641eb7d2d79370f516186c0e3b1">  121</a></span><span class="preprocessor">#define INT_GPIOP0              92          </span><span class="comment">// GPIO Port P (Summary or P0)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9356e48b7a9b99950a40f740f52730c7">  122</a></span><span class="preprocessor">#define INT_GPIOP1              93          </span><span class="comment">// GPIO Port P1</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3ad8889d0adc2133382878836f479a5">  123</a></span><span class="preprocessor">#define INT_GPIOP2              94          </span><span class="comment">// GPIO Port P2</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a460e5233f864af5e9a431f0122eebfb8">  124</a></span><span class="preprocessor">#define INT_GPIOP3              95          </span><span class="comment">// GPIO Port P3</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbf93c3d22b4e2ffc39fa22a0498260f">  125</a></span><span class="preprocessor">#define INT_GPIOP4              96          </span><span class="comment">// GPIO Port P4</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfaba1325882693b37ba9badcfd7e0ce">  126</a></span><span class="preprocessor">#define INT_GPIOP5              97          </span><span class="comment">// GPIO Port P5</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae95bca59fb0ce1b54423326540782c71">  127</a></span><span class="preprocessor">#define INT_GPIOP6              98          </span><span class="comment">// GPIO Port P6</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e5ab733b8b061a9f29a69290d49c79a">  128</a></span><span class="preprocessor">#define INT_GPIOP7              99          </span><span class="comment">// GPIO Port P7</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c47dd1601d1821e69a329a6bc0b3e10">  129</a></span><span class="preprocessor">#define INT_GPIOQ0              100         </span><span class="comment">// GPIO Port Q (Summary or Q0)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a753111dbf181d24d699963caf37b1ac3">  130</a></span><span class="preprocessor">#define INT_GPIOQ1              101         </span><span class="comment">// GPIO Port Q1</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa89ac1675643a4c23610fe87f3913f37">  131</a></span><span class="preprocessor">#define INT_GPIOQ2              102         </span><span class="comment">// GPIO Port Q2</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab322f285fa6ea8a9f92875b87b2aa09e">  132</a></span><span class="preprocessor">#define INT_GPIOQ3              103         </span><span class="comment">// GPIO Port Q3</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e41b27b75f1cb131358245e933d04ba">  133</a></span><span class="preprocessor">#define INT_GPIOQ4              104         </span><span class="comment">// GPIO Port Q4</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9627dce3e0851647df844035b39a63e2">  134</a></span><span class="preprocessor">#define INT_GPIOQ5              105         </span><span class="comment">// GPIO Port Q5</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3098e680884c2ee8d2787992d834c95">  135</a></span><span class="preprocessor">#define INT_GPIOQ6              106         </span><span class="comment">// GPIO Port Q6</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f13652e8be2fdea07d3d57cf9159aae">  136</a></span><span class="preprocessor">#define INT_GPIOQ7              107         </span><span class="comment">// GPIO Port Q7</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b00c21e1594302c0f59066f595f8d67">  137</a></span><span class="preprocessor">#define INT_SHA0                110         </span><span class="comment">// SHA/MD5</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae68ab3f20c25403d78d7609db067f8c6">  138</a></span><span class="preprocessor">#define INT_AES0                111         </span><span class="comment">// AES</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8c266492fb6d9aade4e316f570626c5">  139</a></span><span class="preprocessor">#define INT_DES0                112         </span><span class="comment">// DES</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4003621c6387dde79a1d86d88f9c1c7f">  140</a></span><span class="preprocessor">#define INT_TIMER6A             114         </span><span class="comment">// 16/32-Bit Timer 6A</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83dc327da6a06a4b2d9ebc849855e910">  141</a></span><span class="preprocessor">#define INT_TIMER6B             115         </span><span class="comment">// 16/32-Bit Timer 6B</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0375489f73259cc753c2cbdf08daeb4">  142</a></span><span class="preprocessor">#define INT_TIMER7A             116         </span><span class="comment">// 16/32-Bit Timer 7A</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70a71994444eee54ae5cec04b8c753fd">  143</a></span><span class="preprocessor">#define INT_TIMER7B             117         </span><span class="comment">// 16/32-Bit Timer 7B</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ee091fc9b60327c04a70a3310a1fc59">  144</a></span><span class="preprocessor">#define INT_I2C6                118         </span><span class="comment">// I2C 6</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28fed11354e751ab0cc3f89ce6a6b61c">  145</a></span><span class="preprocessor">#define INT_I2C7                119         </span><span class="comment">// I2C 7</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a668492f578b06171d55d77b3f99d2b4f">  146</a></span><span class="preprocessor">#define INT_I2C8                125         </span><span class="comment">// I2C 8</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e441d1d65b8dfd2ba8233c2ad00a87b">  147</a></span><span class="preprocessor">#define INT_I2C9                126         </span><span class="comment">// I2C 9</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span> </div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">// Watchdog Timer registers (WATCHDOG0)</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae57e63d0ea9326349631ba07e0e42183">  154</a></span><span class="preprocessor">#define WATCHDOG0_LOAD_R        (*((volatile uint32_t *)0x40000000))</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9405dd67cc3d499f31e7c67c2b40597d">  155</a></span><span class="preprocessor">#define WATCHDOG0_VALUE_R       (*((volatile uint32_t *)0x40000004))</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98abacabf893869799e0bdf89ea713ac">  156</a></span><span class="preprocessor">#define WATCHDOG0_CTL_R         (*((volatile uint32_t *)0x40000008))</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a98abc2423288e0bf15917a1ad03049">  157</a></span><span class="preprocessor">#define WATCHDOG0_ICR_R         (*((volatile uint32_t *)0x4000000C))</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c928d0fc7af056f8fdd27c56897e887">  158</a></span><span class="preprocessor">#define WATCHDOG0_RIS_R         (*((volatile uint32_t *)0x40000010))</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43e2aae74d2bf354694701eb8ce8d426">  159</a></span><span class="preprocessor">#define WATCHDOG0_MIS_R         (*((volatile uint32_t *)0x40000014))</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a351175bfcd6ec1bcbaa01313ba82855b">  160</a></span><span class="preprocessor">#define WATCHDOG0_TEST_R        (*((volatile uint32_t *)0x40000418))</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73ae812c08afeef0b55e368d3a59e58d">  161</a></span><span class="preprocessor">#define WATCHDOG0_LOCK_R        (*((volatile uint32_t *)0x40000C00))</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span> </div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="comment">// Watchdog Timer registers (WATCHDOG1)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="comment">//</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a386a12bf5bea58eefe04ecf3e7bf6535">  168</a></span><span class="preprocessor">#define WATCHDOG1_LOAD_R        (*((volatile uint32_t *)0x40001000))</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad414388b6be780047848ae585dfe2b64">  169</a></span><span class="preprocessor">#define WATCHDOG1_VALUE_R       (*((volatile uint32_t *)0x40001004))</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a626bf13ac5f9782326ada0405ef905b3">  170</a></span><span class="preprocessor">#define WATCHDOG1_CTL_R         (*((volatile uint32_t *)0x40001008))</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07647e00d6985e185a128d71284d1da6">  171</a></span><span class="preprocessor">#define WATCHDOG1_ICR_R         (*((volatile uint32_t *)0x4000100C))</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2d6448000d527bcb72311e5ac9d727c">  172</a></span><span class="preprocessor">#define WATCHDOG1_RIS_R         (*((volatile uint32_t *)0x40001010))</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a378080b7248ba3b1f64b19fcc7ed4f62">  173</a></span><span class="preprocessor">#define WATCHDOG1_MIS_R         (*((volatile uint32_t *)0x40001014))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87247132ed4dbd0eeede06540f4f5b74">  174</a></span><span class="preprocessor">#define WATCHDOG1_TEST_R        (*((volatile uint32_t *)0x40001418))</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac524c788bd77f86cd3f1caad620f31f4">  175</a></span><span class="preprocessor">#define WATCHDOG1_LOCK_R        (*((volatile uint32_t *)0x40001C00))</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span> </div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">//</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// SSI registers (SSI0)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37e8a93da47e45a642ca63b0909791c6">  182</a></span><span class="preprocessor">#define SSI0_CR0_R              (*((volatile uint32_t *)0x40008000))</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd9e4a49690496b43c90352335910f65">  183</a></span><span class="preprocessor">#define SSI0_CR1_R              (*((volatile uint32_t *)0x40008004))</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ee80f5c5299bc332d7d7e015420141d">  184</a></span><span class="preprocessor">#define SSI0_DR_R               (*((volatile uint32_t *)0x40008008))</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abcd1aa286b4377d15e60459098178a11">  185</a></span><span class="preprocessor">#define SSI0_SR_R               (*((volatile uint32_t *)0x4000800C))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62abcca590ab9b26ddc81a75e3198156">  186</a></span><span class="preprocessor">#define SSI0_CPSR_R             (*((volatile uint32_t *)0x40008010))</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25b7fa5a2d5d0fe13cd827dfa3025852">  187</a></span><span class="preprocessor">#define SSI0_IM_R               (*((volatile uint32_t *)0x40008014))</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4234b23309f8979ff4acb30d07edac7">  188</a></span><span class="preprocessor">#define SSI0_RIS_R              (*((volatile uint32_t *)0x40008018))</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2839ab205e81812195adb0285a813fd3">  189</a></span><span class="preprocessor">#define SSI0_MIS_R              (*((volatile uint32_t *)0x4000801C))</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0eae4d5a9c23dffbb458f2528c947ace">  190</a></span><span class="preprocessor">#define SSI0_ICR_R              (*((volatile uint32_t *)0x40008020))</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab46023b0c29bc5ce63aca947ced57bce">  191</a></span><span class="preprocessor">#define SSI0_DMACTL_R           (*((volatile uint32_t *)0x40008024))</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3aa504499bd1178dca4640280b9fbc76">  192</a></span><span class="preprocessor">#define SSI0_PP_R               (*((volatile uint32_t *)0x40008FC0))</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a322e9c2590de5efe88fe649126838edf">  193</a></span><span class="preprocessor">#define SSI0_CC_R               (*((volatile uint32_t *)0x40008FC8))</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="comment">//</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="comment">// SSI registers (SSI1)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">//</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe2adba8d8bf206e1ea45fd2e4ce2f70">  200</a></span><span class="preprocessor">#define SSI1_CR0_R              (*((volatile uint32_t *)0x40009000))</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa30cc3cc67bf2aa14f5670349e1954e0">  201</a></span><span class="preprocessor">#define SSI1_CR1_R              (*((volatile uint32_t *)0x40009004))</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae289dfbad40d8d445a26b2709eddcdfb">  202</a></span><span class="preprocessor">#define SSI1_DR_R               (*((volatile uint32_t *)0x40009008))</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9e063ee9ee7a44f3201ea316d3e6e5d">  203</a></span><span class="preprocessor">#define SSI1_SR_R               (*((volatile uint32_t *)0x4000900C))</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bdf589e605dfb910f671bc08a5cdcdb">  204</a></span><span class="preprocessor">#define SSI1_CPSR_R             (*((volatile uint32_t *)0x40009010))</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecfc6eb117f470a0b1739b2ca46527a3">  205</a></span><span class="preprocessor">#define SSI1_IM_R               (*((volatile uint32_t *)0x40009014))</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd362feee6104b7c594640cc92146c04">  206</a></span><span class="preprocessor">#define SSI1_RIS_R              (*((volatile uint32_t *)0x40009018))</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3b6c2cbb331f52216b9dd57dac5d6bc">  207</a></span><span class="preprocessor">#define SSI1_MIS_R              (*((volatile uint32_t *)0x4000901C))</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a582b737442dca36dc8c9151bab47f892">  208</a></span><span class="preprocessor">#define SSI1_ICR_R              (*((volatile uint32_t *)0x40009020))</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba19886b743c45fb0b41329a0c411e0c">  209</a></span><span class="preprocessor">#define SSI1_DMACTL_R           (*((volatile uint32_t *)0x40009024))</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15437dda9e93d26ba564708e2d9c90c8">  210</a></span><span class="preprocessor">#define SSI1_PP_R               (*((volatile uint32_t *)0x40009FC0))</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a209d9d3249b498823e799d8686e639">  211</a></span><span class="preprocessor">#define SSI1_CC_R               (*((volatile uint32_t *)0x40009FC8))</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment">//</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment">// SSI registers (SSI2)</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">//</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d9f0aa1cb0632c50416463e15aed835">  218</a></span><span class="preprocessor">#define SSI2_CR0_R              (*((volatile uint32_t *)0x4000A000))</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a836ad30dd9466c096989d22cced06ce4">  219</a></span><span class="preprocessor">#define SSI2_CR1_R              (*((volatile uint32_t *)0x4000A004))</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54d1f42e64e9e813f91fb70283158d27">  220</a></span><span class="preprocessor">#define SSI2_DR_R               (*((volatile uint32_t *)0x4000A008))</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4663d60fb69b0f5bde3398294f88792">  221</a></span><span class="preprocessor">#define SSI2_SR_R               (*((volatile uint32_t *)0x4000A00C))</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a485473c9b5ab38de2bc8c00d43979587">  222</a></span><span class="preprocessor">#define SSI2_CPSR_R             (*((volatile uint32_t *)0x4000A010))</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3285268feaf0ccccd585b9321cfd878c">  223</a></span><span class="preprocessor">#define SSI2_IM_R               (*((volatile uint32_t *)0x4000A014))</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8495aa6711b1360b7ff42005bb3eae4">  224</a></span><span class="preprocessor">#define SSI2_RIS_R              (*((volatile uint32_t *)0x4000A018))</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff25b07af00121fc80c314cc22c149fe">  225</a></span><span class="preprocessor">#define SSI2_MIS_R              (*((volatile uint32_t *)0x4000A01C))</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a285af3e79efe21af7ee9714a4a8471cc">  226</a></span><span class="preprocessor">#define SSI2_ICR_R              (*((volatile uint32_t *)0x4000A020))</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a336469e731dab129ce87cc9d33de8d51">  227</a></span><span class="preprocessor">#define SSI2_DMACTL_R           (*((volatile uint32_t *)0x4000A024))</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25ecef0fa30e5b1742dba0014b92d24f">  228</a></span><span class="preprocessor">#define SSI2_PP_R               (*((volatile uint32_t *)0x4000AFC0))</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff49c34ca230817810d37c55a04e1066">  229</a></span><span class="preprocessor">#define SSI2_CC_R               (*((volatile uint32_t *)0x4000AFC8))</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span> </div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">// SSI registers (SSI3)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span><span class="comment">//</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a016ce5bc18a99d229a7b7995fb7735bd">  236</a></span><span class="preprocessor">#define SSI3_CR0_R              (*((volatile uint32_t *)0x4000B000))</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5227be0f9bb4cbe01a3ae3e79cc3d06">  237</a></span><span class="preprocessor">#define SSI3_CR1_R              (*((volatile uint32_t *)0x4000B004))</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9e46567c37cbf5cafafcdfbc2ba2c1e">  238</a></span><span class="preprocessor">#define SSI3_DR_R               (*((volatile uint32_t *)0x4000B008))</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a249161bb80be3913b8cf68a07d2a8db0">  239</a></span><span class="preprocessor">#define SSI3_SR_R               (*((volatile uint32_t *)0x4000B00C))</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c580122ab1db8dee1e3667d90376a78">  240</a></span><span class="preprocessor">#define SSI3_CPSR_R             (*((volatile uint32_t *)0x4000B010))</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6dfc8650c568235c205fd646087b560">  241</a></span><span class="preprocessor">#define SSI3_IM_R               (*((volatile uint32_t *)0x4000B014))</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ee7423ac51fd03e59f30bc536c2e709">  242</a></span><span class="preprocessor">#define SSI3_RIS_R              (*((volatile uint32_t *)0x4000B018))</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5697df01b1f2eb5c45de27e035aea5d4">  243</a></span><span class="preprocessor">#define SSI3_MIS_R              (*((volatile uint32_t *)0x4000B01C))</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9ca3a5d850ddfc1816abdecdcab5f74">  244</a></span><span class="preprocessor">#define SSI3_ICR_R              (*((volatile uint32_t *)0x4000B020))</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac35d1089bb6f0fe945984d97452ffd16">  245</a></span><span class="preprocessor">#define SSI3_DMACTL_R           (*((volatile uint32_t *)0x4000B024))</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a587a592a1dd3be9a96ca8c98b02b96d4">  246</a></span><span class="preprocessor">#define SSI3_PP_R               (*((volatile uint32_t *)0x4000BFC0))</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ed8e588b817debf436f2d394b385244">  247</a></span><span class="preprocessor">#define SSI3_CC_R               (*((volatile uint32_t *)0x4000BFC8))</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span> </div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">//</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// UART registers (UART0)</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment">//</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a790578e9f5f0a737207fb693978e557d">  254</a></span><span class="preprocessor">#define UART0_DR_R              (*((volatile uint32_t *)0x4000C000))</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d85cebe47a5e7dc1c4992536d1498aa">  255</a></span><span class="preprocessor">#define UART0_RSR_R             (*((volatile uint32_t *)0x4000C004))</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a299ebd26b9346599fdf71e5aa3806b16">  256</a></span><span class="preprocessor">#define UART0_ECR_R             (*((volatile uint32_t *)0x4000C004))</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae738100d51303b557a9547805432a1c5">  257</a></span><span class="preprocessor">#define UART0_FR_R              (*((volatile uint32_t *)0x4000C018))</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2847f69c2202fc273d496ee5ad0726b">  258</a></span><span class="preprocessor">#define UART0_ILPR_R            (*((volatile uint32_t *)0x4000C020))</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae16c9fb116fb143bda75e5389325ebbe">  259</a></span><span class="preprocessor">#define UART0_IBRD_R            (*((volatile uint32_t *)0x4000C024))</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4dd10db3d1bd613f3d8bbf86cc534937">  260</a></span><span class="preprocessor">#define UART0_FBRD_R            (*((volatile uint32_t *)0x4000C028))</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb65c4d58de72b98b81b1358f88d8f62">  261</a></span><span class="preprocessor">#define UART0_LCRH_R            (*((volatile uint32_t *)0x4000C02C))</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a325cfd8c0c88771955a886d92127372b">  262</a></span><span class="preprocessor">#define UART0_CTL_R             (*((volatile uint32_t *)0x4000C030))</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a695e6a7a75019012f46e99b4ee9fbb91">  263</a></span><span class="preprocessor">#define UART0_IFLS_R            (*((volatile uint32_t *)0x4000C034))</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2d0a1142fb2005e44f21dc0704e17ac">  264</a></span><span class="preprocessor">#define UART0_IM_R              (*((volatile uint32_t *)0x4000C038))</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d6bdb1353b6b9ee808811af2dd1a3e7">  265</a></span><span class="preprocessor">#define UART0_RIS_R             (*((volatile uint32_t *)0x4000C03C))</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92e7c42254ef08ad2320b2a879961a65">  266</a></span><span class="preprocessor">#define UART0_MIS_R             (*((volatile uint32_t *)0x4000C040))</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10640b112c27db38978399adb2dbe5ef">  267</a></span><span class="preprocessor">#define UART0_ICR_R             (*((volatile uint32_t *)0x4000C044))</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac00e5e46d103960ea6145a9411ca34cb">  268</a></span><span class="preprocessor">#define UART0_DMACTL_R          (*((volatile uint32_t *)0x4000C048))</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7d7f81823eba05108c711ca44e2a7e9">  269</a></span><span class="preprocessor">#define UART0_9BITADDR_R        (*((volatile uint32_t *)0x4000C0A4))</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71be5b104e96f5ed6cd963cc8786da1c">  270</a></span><span class="preprocessor">#define UART0_9BITAMASK_R       (*((volatile uint32_t *)0x4000C0A8))</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8415c87a9c283e58874b96a86edcd61d">  271</a></span><span class="preprocessor">#define UART0_PP_R              (*((volatile uint32_t *)0x4000CFC0))</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adedc541d594d4b9191b2cc9b064b8922">  272</a></span><span class="preprocessor">#define UART0_CC_R              (*((volatile uint32_t *)0x4000CFC8))</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span> </div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">//</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment">// UART registers (UART1)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment">//</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adafb8ccff5dd20ae22dea6e19899f583">  279</a></span><span class="preprocessor">#define UART1_DR_R              (*((volatile uint32_t *)0x4000D000))</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92126b6fc33b71660eb881032b74c1f1">  280</a></span><span class="preprocessor">#define UART1_RSR_R             (*((volatile uint32_t *)0x4000D004))</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98a3a8d6e1098fe75f321a782ac9f690">  281</a></span><span class="preprocessor">#define UART1_ECR_R             (*((volatile uint32_t *)0x4000D004))</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4e88cb7e1542cf3ae483ce30bf5c594">  282</a></span><span class="preprocessor">#define UART1_FR_R              (*((volatile uint32_t *)0x4000D018))</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a407872eb2c37e463c1e18a278b3e6118">  283</a></span><span class="preprocessor">#define UART1_ILPR_R            (*((volatile uint32_t *)0x4000D020))</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abba599d2019af5bf654bed2fab6a229a">  284</a></span><span class="preprocessor">#define UART1_IBRD_R            (*((volatile uint32_t *)0x4000D024))</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9eb10c572287ddb7c038c4d8c6dc821">  285</a></span><span class="preprocessor">#define UART1_FBRD_R            (*((volatile uint32_t *)0x4000D028))</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29c4846edfb7a32f1134e7474edb570a">  286</a></span><span class="preprocessor">#define UART1_LCRH_R            (*((volatile uint32_t *)0x4000D02C))</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1be96d94ab720a638744c54654bf5829">  287</a></span><span class="preprocessor">#define UART1_CTL_R             (*((volatile uint32_t *)0x4000D030))</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61576c9c161312edfea697201aefc186">  288</a></span><span class="preprocessor">#define UART1_IFLS_R            (*((volatile uint32_t *)0x4000D034))</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab065808604e4e7c1dd84f3533c04afe7">  289</a></span><span class="preprocessor">#define UART1_IM_R              (*((volatile uint32_t *)0x4000D038))</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae8f97620898a1dbbeb4645a2bd802ce">  290</a></span><span class="preprocessor">#define UART1_RIS_R             (*((volatile uint32_t *)0x4000D03C))</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22945f4710ec4e3be53405d020638042">  291</a></span><span class="preprocessor">#define UART1_MIS_R             (*((volatile uint32_t *)0x4000D040))</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a660e8cf9e6ece816ae413f884486825d">  292</a></span><span class="preprocessor">#define UART1_ICR_R             (*((volatile uint32_t *)0x4000D044))</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25fe6072aabb84d2286f85541e6962fb">  293</a></span><span class="preprocessor">#define UART1_DMACTL_R          (*((volatile uint32_t *)0x4000D048))</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7520fa17e597a57422c30edd0a620044">  294</a></span><span class="preprocessor">#define UART1_9BITADDR_R        (*((volatile uint32_t *)0x4000D0A4))</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8f51e8128f21f5bbc2aea2d3d898fe1">  295</a></span><span class="preprocessor">#define UART1_9BITAMASK_R       (*((volatile uint32_t *)0x4000D0A8))</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6e89bc7a402f4efe1691037d721579d">  296</a></span><span class="preprocessor">#define UART1_PP_R              (*((volatile uint32_t *)0x4000DFC0))</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada02b8bacaa4c12e3996683869300ffe">  297</a></span><span class="preprocessor">#define UART1_CC_R              (*((volatile uint32_t *)0x4000DFC8))</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">//</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">// UART registers (UART2)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment">//</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab06006171cb02f784fbcf659438b3764">  304</a></span><span class="preprocessor">#define UART2_DR_R              (*((volatile uint32_t *)0x4000E000))</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74bfef90ba0c926dfae7b6345400eb72">  305</a></span><span class="preprocessor">#define UART2_RSR_R             (*((volatile uint32_t *)0x4000E004))</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a001bd7d0a6720b4ea4fd5661fc23559d">  306</a></span><span class="preprocessor">#define UART2_ECR_R             (*((volatile uint32_t *)0x4000E004))</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b3ba1b1a2f7a477799fd6769d384aef">  307</a></span><span class="preprocessor">#define UART2_FR_R              (*((volatile uint32_t *)0x4000E018))</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab656813bae668be8ed9cd62a3826aaf5">  308</a></span><span class="preprocessor">#define UART2_ILPR_R            (*((volatile uint32_t *)0x4000E020))</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb80a5f30c70ad8a209b0a54db792b3f">  309</a></span><span class="preprocessor">#define UART2_IBRD_R            (*((volatile uint32_t *)0x4000E024))</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e3056ec63f1566e01c3566ee1cc9354">  310</a></span><span class="preprocessor">#define UART2_FBRD_R            (*((volatile uint32_t *)0x4000E028))</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3783038d34ef9b0f220fbd97bafe5886">  311</a></span><span class="preprocessor">#define UART2_LCRH_R            (*((volatile uint32_t *)0x4000E02C))</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac820c71c788e54750da75e5cdb5d335c">  312</a></span><span class="preprocessor">#define UART2_CTL_R             (*((volatile uint32_t *)0x4000E030))</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade01338122a05cc241d70aef6074cac8">  313</a></span><span class="preprocessor">#define UART2_IFLS_R            (*((volatile uint32_t *)0x4000E034))</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a800110369b6166b1f3bd557d07e72e37">  314</a></span><span class="preprocessor">#define UART2_IM_R              (*((volatile uint32_t *)0x4000E038))</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07caf5bd79ded30034fddc1911129f94">  315</a></span><span class="preprocessor">#define UART2_RIS_R             (*((volatile uint32_t *)0x4000E03C))</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89e27eda398af89d27b6ef89c3d61926">  316</a></span><span class="preprocessor">#define UART2_MIS_R             (*((volatile uint32_t *)0x4000E040))</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a605e70756ba1f0d0041382c2a467e049">  317</a></span><span class="preprocessor">#define UART2_ICR_R             (*((volatile uint32_t *)0x4000E044))</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab096fe706631dc1572578fd818d4d695">  318</a></span><span class="preprocessor">#define UART2_DMACTL_R          (*((volatile uint32_t *)0x4000E048))</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a673940d4adeaa1e1204e026b70385386">  319</a></span><span class="preprocessor">#define UART2_9BITADDR_R        (*((volatile uint32_t *)0x4000E0A4))</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37359d3f66c71d03c8c614c3d37508a8">  320</a></span><span class="preprocessor">#define UART2_9BITAMASK_R       (*((volatile uint32_t *)0x4000E0A8))</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6f9ab08b3dff180b6c9450114c54fec">  321</a></span><span class="preprocessor">#define UART2_PP_R              (*((volatile uint32_t *)0x4000EFC0))</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6117d4e40b14c371636d5b5e689b8f4">  322</a></span><span class="preprocessor">#define UART2_CC_R              (*((volatile uint32_t *)0x4000EFC8))</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">//</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno">  326</span><span class="comment">// UART registers (UART3)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span><span class="comment">//</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno">  328</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a6a225d3fdb1af808681b1956d6181d">  329</a></span><span class="preprocessor">#define UART3_DR_R              (*((volatile uint32_t *)0x4000F000))</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1504f2991829b8d00b07eddf5ce9e92">  330</a></span><span class="preprocessor">#define UART3_RSR_R             (*((volatile uint32_t *)0x4000F004))</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a342a7fd77c515fec2706464822e2c65e">  331</a></span><span class="preprocessor">#define UART3_ECR_R             (*((volatile uint32_t *)0x4000F004))</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76f2644898381e0e3e211241eec9d194">  332</a></span><span class="preprocessor">#define UART3_FR_R              (*((volatile uint32_t *)0x4000F018))</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a4bb7a55e2236f8e2ae3b97589807b4">  333</a></span><span class="preprocessor">#define UART3_ILPR_R            (*((volatile uint32_t *)0x4000F020))</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b18077ec3e9eb370276270a68895cbc">  334</a></span><span class="preprocessor">#define UART3_IBRD_R            (*((volatile uint32_t *)0x4000F024))</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa5e8ebf789182a15c644168591a6e66">  335</a></span><span class="preprocessor">#define UART3_FBRD_R            (*((volatile uint32_t *)0x4000F028))</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa562e6a2b7bbf47f462b10527b646384">  336</a></span><span class="preprocessor">#define UART3_LCRH_R            (*((volatile uint32_t *)0x4000F02C))</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad36d9fc19a21d466b99de183d3c86a7d">  337</a></span><span class="preprocessor">#define UART3_CTL_R             (*((volatile uint32_t *)0x4000F030))</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7762f480f342b5c1f79ccbf2bbbdc042">  338</a></span><span class="preprocessor">#define UART3_IFLS_R            (*((volatile uint32_t *)0x4000F034))</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b35d620f2e860f385422b0db3262d61">  339</a></span><span class="preprocessor">#define UART3_IM_R              (*((volatile uint32_t *)0x4000F038))</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2439efed85623a3478e5fd36cfff304">  340</a></span><span class="preprocessor">#define UART3_RIS_R             (*((volatile uint32_t *)0x4000F03C))</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abda6c852218a89a258c86a7f28b0e1ba">  341</a></span><span class="preprocessor">#define UART3_MIS_R             (*((volatile uint32_t *)0x4000F040))</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc88582c271251353fcf733c5078d8e9">  342</a></span><span class="preprocessor">#define UART3_ICR_R             (*((volatile uint32_t *)0x4000F044))</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb3dfbc5d3bdda0b2c2f686b6bddc7b2">  343</a></span><span class="preprocessor">#define UART3_DMACTL_R          (*((volatile uint32_t *)0x4000F048))</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4bd8f504165af3f9143ab0dc83f6140">  344</a></span><span class="preprocessor">#define UART3_9BITADDR_R        (*((volatile uint32_t *)0x4000F0A4))</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b9adedc6ab1527ef1a1bee43c91ca47">  345</a></span><span class="preprocessor">#define UART3_9BITAMASK_R       (*((volatile uint32_t *)0x4000F0A8))</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2a2a5f68c7389e152f5efc2c30f3161">  346</a></span><span class="preprocessor">#define UART3_PP_R              (*((volatile uint32_t *)0x4000FFC0))</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d8094644b26c4875683a68ab9241aee">  347</a></span><span class="preprocessor">#define UART3_CC_R              (*((volatile uint32_t *)0x4000FFC8))</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> </div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">//</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment">// UART registers (UART4)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment">//</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9950e89765a3baaa42b0ba96cfee61f0">  354</a></span><span class="preprocessor">#define UART4_DR_R              (*((volatile uint32_t *)0x40010000))</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0d97e819e451a06e2e3d60e7c35260b">  355</a></span><span class="preprocessor">#define UART4_RSR_R             (*((volatile uint32_t *)0x40010004))</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6eccbb39ab384f89fca39ed1507cf146">  356</a></span><span class="preprocessor">#define UART4_ECR_R             (*((volatile uint32_t *)0x40010004))</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebaeb7bcd603b4ac196efeefff1a32f2">  357</a></span><span class="preprocessor">#define UART4_FR_R              (*((volatile uint32_t *)0x40010018))</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8353fa601317e7ec91cb4861d02dc418">  358</a></span><span class="preprocessor">#define UART4_ILPR_R            (*((volatile uint32_t *)0x40010020))</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a998ac44c0b1d40e3ce07fa0e4c09b5db">  359</a></span><span class="preprocessor">#define UART4_IBRD_R            (*((volatile uint32_t *)0x40010024))</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ed699e9524f9d6b642c9671f12c26e3">  360</a></span><span class="preprocessor">#define UART4_FBRD_R            (*((volatile uint32_t *)0x40010028))</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad95a57f9700f5e9a4150b094efbac950">  361</a></span><span class="preprocessor">#define UART4_LCRH_R            (*((volatile uint32_t *)0x4001002C))</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e0c2685a20f72ed5b37de5e88239514">  362</a></span><span class="preprocessor">#define UART4_CTL_R             (*((volatile uint32_t *)0x40010030))</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c09859005bb3249f6e9b6cb3e6fe31c">  363</a></span><span class="preprocessor">#define UART4_IFLS_R            (*((volatile uint32_t *)0x40010034))</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c758b83a3f8af4e765c65549fcd5d86">  364</a></span><span class="preprocessor">#define UART4_IM_R              (*((volatile uint32_t *)0x40010038))</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a456770a950a52e9a803c36f099678b">  365</a></span><span class="preprocessor">#define UART4_RIS_R             (*((volatile uint32_t *)0x4001003C))</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4466db9b7fe9ed2e20dc390119a67b92">  366</a></span><span class="preprocessor">#define UART4_MIS_R             (*((volatile uint32_t *)0x40010040))</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca1a7c8a1152ed07f4ec0858d3ae01ff">  367</a></span><span class="preprocessor">#define UART4_ICR_R             (*((volatile uint32_t *)0x40010044))</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab63c825e2000387a945104074403c096">  368</a></span><span class="preprocessor">#define UART4_DMACTL_R          (*((volatile uint32_t *)0x40010048))</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfab84f5fb083360d985b505c7105a93">  369</a></span><span class="preprocessor">#define UART4_9BITADDR_R        (*((volatile uint32_t *)0x400100A4))</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2806b292b1719df19ae1104907823dac">  370</a></span><span class="preprocessor">#define UART4_9BITAMASK_R       (*((volatile uint32_t *)0x400100A8))</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54623c06cea6dae22596d0f015ac8be1">  371</a></span><span class="preprocessor">#define UART4_PP_R              (*((volatile uint32_t *)0x40010FC0))</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb62a60d235138b0793c48615954cdaf">  372</a></span><span class="preprocessor">#define UART4_CC_R              (*((volatile uint32_t *)0x40010FC8))</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span> </div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno">  375</span><span class="comment">//</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno">  376</span><span class="comment">// UART registers (UART5)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">//</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3929a106c87859f95429f36c956d28a2">  379</a></span><span class="preprocessor">#define UART5_DR_R              (*((volatile uint32_t *)0x40011000))</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71efccaf8db3343775dab199b65ee61d">  380</a></span><span class="preprocessor">#define UART5_RSR_R             (*((volatile uint32_t *)0x40011004))</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace964f3f891a351c676bd7f10219f179">  381</a></span><span class="preprocessor">#define UART5_ECR_R             (*((volatile uint32_t *)0x40011004))</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb885470efdee06c014fec2565efc79e">  382</a></span><span class="preprocessor">#define UART5_FR_R              (*((volatile uint32_t *)0x40011018))</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e0cb5fb0766e63c06323c991736531e">  383</a></span><span class="preprocessor">#define UART5_ILPR_R            (*((volatile uint32_t *)0x40011020))</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9bc24084804c9f30442e8e92c390ca0">  384</a></span><span class="preprocessor">#define UART5_IBRD_R            (*((volatile uint32_t *)0x40011024))</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61524639a92bb59a3878c30a717426e7">  385</a></span><span class="preprocessor">#define UART5_FBRD_R            (*((volatile uint32_t *)0x40011028))</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a105ad2372f96e0cc6bb11723102643a0">  386</a></span><span class="preprocessor">#define UART5_LCRH_R            (*((volatile uint32_t *)0x4001102C))</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a077672ee6f8699c1b7781712cf91f56c">  387</a></span><span class="preprocessor">#define UART5_CTL_R             (*((volatile uint32_t *)0x40011030))</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9b1368e527a40575b00732381d0890b">  388</a></span><span class="preprocessor">#define UART5_IFLS_R            (*((volatile uint32_t *)0x40011034))</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc41a538044b2c6a7e8946c8cdd9f68f">  389</a></span><span class="preprocessor">#define UART5_IM_R              (*((volatile uint32_t *)0x40011038))</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c160793e46d9dd11b578e75da1d3b5f">  390</a></span><span class="preprocessor">#define UART5_RIS_R             (*((volatile uint32_t *)0x4001103C))</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f723aef22e71aeea5cb007d9befef53">  391</a></span><span class="preprocessor">#define UART5_MIS_R             (*((volatile uint32_t *)0x40011040))</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc7e4ec92cf52286ea150d6c2f59d3d7">  392</a></span><span class="preprocessor">#define UART5_ICR_R             (*((volatile uint32_t *)0x40011044))</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebf89dd5f2f95d9a60d396978df8c4da">  393</a></span><span class="preprocessor">#define UART5_DMACTL_R          (*((volatile uint32_t *)0x40011048))</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4080eb0c28da6fbb00261498cc392440">  394</a></span><span class="preprocessor">#define UART5_9BITADDR_R        (*((volatile uint32_t *)0x400110A4))</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b6575947c7b8d97e3026b424909bb3a">  395</a></span><span class="preprocessor">#define UART5_9BITAMASK_R       (*((volatile uint32_t *)0x400110A8))</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d32df8f145774ceeb22a34a533781a5">  396</a></span><span class="preprocessor">#define UART5_PP_R              (*((volatile uint32_t *)0x40011FC0))</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a856fd1fd4020b324b080a8de122d7efc">  397</a></span><span class="preprocessor">#define UART5_CC_R              (*((volatile uint32_t *)0x40011FC8))</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span> </div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">//</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// UART registers (UART6)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">//</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac11aa1375701776a29f28eee67b57454">  404</a></span><span class="preprocessor">#define UART6_DR_R              (*((volatile uint32_t *)0x40012000))</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae250b33160313e61e36217d5add1b8f9">  405</a></span><span class="preprocessor">#define UART6_RSR_R             (*((volatile uint32_t *)0x40012004))</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3512c4b7cbb3c0fd147af6c25461a1a">  406</a></span><span class="preprocessor">#define UART6_ECR_R             (*((volatile uint32_t *)0x40012004))</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48f4826308365838132649d5dc949f1b">  407</a></span><span class="preprocessor">#define UART6_FR_R              (*((volatile uint32_t *)0x40012018))</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad844611ce7eafe5c87fa527f95ec15b8">  408</a></span><span class="preprocessor">#define UART6_ILPR_R            (*((volatile uint32_t *)0x40012020))</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acaff473e2952c1c27203b23edc5e834e">  409</a></span><span class="preprocessor">#define UART6_IBRD_R            (*((volatile uint32_t *)0x40012024))</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa22e46adcb6734e7e7e6e2049ee7c8e2">  410</a></span><span class="preprocessor">#define UART6_FBRD_R            (*((volatile uint32_t *)0x40012028))</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a182d9223ecf164fa45c8498697f402ee">  411</a></span><span class="preprocessor">#define UART6_LCRH_R            (*((volatile uint32_t *)0x4001202C))</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cf7be09059b6faf0b9b695a9a371abd">  412</a></span><span class="preprocessor">#define UART6_CTL_R             (*((volatile uint32_t *)0x40012030))</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af10093bc833cd0e5cb74e85f289ad29d">  413</a></span><span class="preprocessor">#define UART6_IFLS_R            (*((volatile uint32_t *)0x40012034))</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3174cbf71d78f5d2b030e19eb32a769a">  414</a></span><span class="preprocessor">#define UART6_IM_R              (*((volatile uint32_t *)0x40012038))</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa693ac2bc01afc58c269af74af2213eb">  415</a></span><span class="preprocessor">#define UART6_RIS_R             (*((volatile uint32_t *)0x4001203C))</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18433b2437c0c0e0a8e8405ca6eba385">  416</a></span><span class="preprocessor">#define UART6_MIS_R             (*((volatile uint32_t *)0x40012040))</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4c7e7e84086abb2973419d8d19d42cb">  417</a></span><span class="preprocessor">#define UART6_ICR_R             (*((volatile uint32_t *)0x40012044))</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81d1bd6df7f44cb5414196d0aacb2cf8">  418</a></span><span class="preprocessor">#define UART6_DMACTL_R          (*((volatile uint32_t *)0x40012048))</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d60ca101ea984623d6f0c91157f8f2c">  419</a></span><span class="preprocessor">#define UART6_9BITADDR_R        (*((volatile uint32_t *)0x400120A4))</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c20c95f38cec95eacc4247135f1b62d">  420</a></span><span class="preprocessor">#define UART6_9BITAMASK_R       (*((volatile uint32_t *)0x400120A8))</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0dd6fd8bbda4090317d80267e963560f">  421</a></span><span class="preprocessor">#define UART6_PP_R              (*((volatile uint32_t *)0x40012FC0))</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0677d9874658eec64060df03f670928">  422</a></span><span class="preprocessor">#define UART6_CC_R              (*((volatile uint32_t *)0x40012FC8))</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span> </div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">//</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// UART registers (UART7)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">//</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8224e3d96aab5fbde0e0df0154e882fb">  429</a></span><span class="preprocessor">#define UART7_DR_R              (*((volatile uint32_t *)0x40013000))</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8d273c5ba2214fd0f6af228c25cb88a">  430</a></span><span class="preprocessor">#define UART7_RSR_R             (*((volatile uint32_t *)0x40013004))</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a798442884686ffe0f7f529710d3e8220">  431</a></span><span class="preprocessor">#define UART7_ECR_R             (*((volatile uint32_t *)0x40013004))</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac492e0d246eb796cf271d3081daee0d1">  432</a></span><span class="preprocessor">#define UART7_FR_R              (*((volatile uint32_t *)0x40013018))</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40181d4ceddfeb3036e5f9cea06b63a5">  433</a></span><span class="preprocessor">#define UART7_ILPR_R            (*((volatile uint32_t *)0x40013020))</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae88c11d893a080a20ea78b75b4b3f7e2">  434</a></span><span class="preprocessor">#define UART7_IBRD_R            (*((volatile uint32_t *)0x40013024))</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8081822edea4ff149f73e897832edc60">  435</a></span><span class="preprocessor">#define UART7_FBRD_R            (*((volatile uint32_t *)0x40013028))</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49efd19e32348af37026d0d30f645f05">  436</a></span><span class="preprocessor">#define UART7_LCRH_R            (*((volatile uint32_t *)0x4001302C))</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac972f1ac2b0bd14b3ef61a1d8d3158ff">  437</a></span><span class="preprocessor">#define UART7_CTL_R             (*((volatile uint32_t *)0x40013030))</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae10fe46906602e45ac2141e3adecc8b3">  438</a></span><span class="preprocessor">#define UART7_IFLS_R            (*((volatile uint32_t *)0x40013034))</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e19bf8202750b99d5c7422a65f138a5">  439</a></span><span class="preprocessor">#define UART7_IM_R              (*((volatile uint32_t *)0x40013038))</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59a20d776462b2a3dc15600be4d4e252">  440</a></span><span class="preprocessor">#define UART7_RIS_R             (*((volatile uint32_t *)0x4001303C))</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f2da55158dd1b776f02a9dfa0b3bcc5">  441</a></span><span class="preprocessor">#define UART7_MIS_R             (*((volatile uint32_t *)0x40013040))</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ca27197b3fdf862aeab7d34c27c7522">  442</a></span><span class="preprocessor">#define UART7_ICR_R             (*((volatile uint32_t *)0x40013044))</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a283480e86d0372398df56d393a873a20">  443</a></span><span class="preprocessor">#define UART7_DMACTL_R          (*((volatile uint32_t *)0x40013048))</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5022f9e401d7258d2bfed74c48cb8bae">  444</a></span><span class="preprocessor">#define UART7_9BITADDR_R        (*((volatile uint32_t *)0x400130A4))</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4665db88b4601efaed8bb4d25bc1ac4e">  445</a></span><span class="preprocessor">#define UART7_9BITAMASK_R       (*((volatile uint32_t *)0x400130A8))</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75386373391574dd041841b484f042d4">  446</a></span><span class="preprocessor">#define UART7_PP_R              (*((volatile uint32_t *)0x40013FC0))</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2b1d87eaf0af8148fbec3d04ef6b50e">  447</a></span><span class="preprocessor">#define UART7_CC_R              (*((volatile uint32_t *)0x40013FC8))</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span> </div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">//</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// I2C registers (I2C0)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment">//</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa1d13c9df27016f9bc8c238643bad2a">  454</a></span><span class="preprocessor">#define I2C0_MSA_R              (*((volatile uint32_t *)0x40020000))</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c8eb64e12e8112caec0811ebf9d78a3">  455</a></span><span class="preprocessor">#define I2C0_MCS_R              (*((volatile uint32_t *)0x40020004))</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab37967fbda8b829a73652c226a7d0b06">  456</a></span><span class="preprocessor">#define I2C0_MDR_R              (*((volatile uint32_t *)0x40020008))</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7c1c739dcbfcc3a1a234e72803a9464">  457</a></span><span class="preprocessor">#define I2C0_MTPR_R             (*((volatile uint32_t *)0x4002000C))</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7446cbe93de6254968cf9c24c37e8ca4">  458</a></span><span class="preprocessor">#define I2C0_MIMR_R             (*((volatile uint32_t *)0x40020010))</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f8851f7c70a9e86a94e0b71e1684c0f">  459</a></span><span class="preprocessor">#define I2C0_MRIS_R             (*((volatile uint32_t *)0x40020014))</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb99022a2b2792466467a8ead5f184da">  460</a></span><span class="preprocessor">#define I2C0_MMIS_R             (*((volatile uint32_t *)0x40020018))</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1a6e4d80c37a03315c2cd57ea6ba45f">  461</a></span><span class="preprocessor">#define I2C0_MICR_R             (*((volatile uint32_t *)0x4002001C))</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e77e4c51d5d3d0cfab49e8374e9b36a">  462</a></span><span class="preprocessor">#define I2C0_MCR_R              (*((volatile uint32_t *)0x40020020))</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a925d99f5a5aef9049dcb42b92eb5fee7">  463</a></span><span class="preprocessor">#define I2C0_MCLKOCNT_R         (*((volatile uint32_t *)0x40020024))</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a464435beee195dff14d98a411f69783d">  464</a></span><span class="preprocessor">#define I2C0_MBMON_R            (*((volatile uint32_t *)0x4002002C))</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a105157ec750fa990fba497f332774596">  465</a></span><span class="preprocessor">#define I2C0_MBLEN_R            (*((volatile uint32_t *)0x40020030))</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d85abf67590f6efddb2dc63c44e9792">  466</a></span><span class="preprocessor">#define I2C0_MBCNT_R            (*((volatile uint32_t *)0x40020034))</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d2da740af3112b1ba7277be2bdf935a">  467</a></span><span class="preprocessor">#define I2C0_SOAR_R             (*((volatile uint32_t *)0x40020800))</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5134f95c1106cd987ea392df8242b024">  468</a></span><span class="preprocessor">#define I2C0_SCSR_R             (*((volatile uint32_t *)0x40020804))</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12f232268f859ca69e93ef9958e76851">  469</a></span><span class="preprocessor">#define I2C0_SDR_R              (*((volatile uint32_t *)0x40020808))</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a647cc465a782e0312c0a70060cff6e4b">  470</a></span><span class="preprocessor">#define I2C0_SIMR_R             (*((volatile uint32_t *)0x4002080C))</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af99efbf9016318596b29ce04204c3509">  471</a></span><span class="preprocessor">#define I2C0_SRIS_R             (*((volatile uint32_t *)0x40020810))</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e9a6ffad88a7caa4689f2d25a66a11b">  472</a></span><span class="preprocessor">#define I2C0_SMIS_R             (*((volatile uint32_t *)0x40020814))</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6ccaae0859f760f2f3ec792af3309ff">  473</a></span><span class="preprocessor">#define I2C0_SICR_R             (*((volatile uint32_t *)0x40020818))</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a56583c8f99ba9e91f4e31ae829dcf9">  474</a></span><span class="preprocessor">#define I2C0_SOAR2_R            (*((volatile uint32_t *)0x4002081C))</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a1fbeb5f344a39882d38325c4219454">  475</a></span><span class="preprocessor">#define I2C0_SACKCTL_R          (*((volatile uint32_t *)0x40020820))</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6c62153e3ef9f02fcc7ed4b904acf6e">  476</a></span><span class="preprocessor">#define I2C0_FIFODATA_R         (*((volatile uint32_t *)0x40020F00))</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58ab0fff0cf6eed82729393217d5f96e">  477</a></span><span class="preprocessor">#define I2C0_FIFOCTL_R          (*((volatile uint32_t *)0x40020F04))</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9222b1bbcea161d3bc518b6e66436098">  478</a></span><span class="preprocessor">#define I2C0_FIFOSTATUS_R       (*((volatile uint32_t *)0x40020F08))</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4449984cbf7a93e31828f137f83cb505">  479</a></span><span class="preprocessor">#define I2C0_PP_R               (*((volatile uint32_t *)0x40020FC0))</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81106f6e11125cdd064adb41f4547829">  480</a></span><span class="preprocessor">#define I2C0_PC_R               (*((volatile uint32_t *)0x40020FC4))</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span> </div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">//</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">// I2C registers (I2C1)</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac47f79f3d7c6a7c3acaae2ca05a34f1b">  487</a></span><span class="preprocessor">#define I2C1_MSA_R              (*((volatile uint32_t *)0x40021000))</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99259733ebed1a7e1c0fed4e6c977b78">  488</a></span><span class="preprocessor">#define I2C1_MCS_R              (*((volatile uint32_t *)0x40021004))</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19b7d0de0febc20ccec01d5e0a43a2b0">  489</a></span><span class="preprocessor">#define I2C1_MDR_R              (*((volatile uint32_t *)0x40021008))</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c0470b2b3875695afcc0df090569597">  490</a></span><span class="preprocessor">#define I2C1_MTPR_R             (*((volatile uint32_t *)0x4002100C))</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2d740d162343841257defbb1d6d6c8b">  491</a></span><span class="preprocessor">#define I2C1_MIMR_R             (*((volatile uint32_t *)0x40021010))</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab972329e327cb74fba02561c976de6af">  492</a></span><span class="preprocessor">#define I2C1_MRIS_R             (*((volatile uint32_t *)0x40021014))</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69e10a36d5badfddb0b0807222dee632">  493</a></span><span class="preprocessor">#define I2C1_MMIS_R             (*((volatile uint32_t *)0x40021018))</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bbd4bcfe4a8d7e88316206cb9c631fe">  494</a></span><span class="preprocessor">#define I2C1_MICR_R             (*((volatile uint32_t *)0x4002101C))</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfde17597a2d2d5b0c95974e4b746636">  495</a></span><span class="preprocessor">#define I2C1_MCR_R              (*((volatile uint32_t *)0x40021020))</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe2c8e69ba4d35d3be011ad496544a8a">  496</a></span><span class="preprocessor">#define I2C1_MCLKOCNT_R         (*((volatile uint32_t *)0x40021024))</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a062ae28e6e8edcda461d32a1dfa9a08e">  497</a></span><span class="preprocessor">#define I2C1_MBMON_R            (*((volatile uint32_t *)0x4002102C))</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39647dbaf6cb79f4c34239178e686481">  498</a></span><span class="preprocessor">#define I2C1_MBLEN_R            (*((volatile uint32_t *)0x40021030))</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15a8b51c83279694cdf969bb6755cfc7">  499</a></span><span class="preprocessor">#define I2C1_MBCNT_R            (*((volatile uint32_t *)0x40021034))</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a0fb59625459ebaf344e2f65e341467">  500</a></span><span class="preprocessor">#define I2C1_SOAR_R             (*((volatile uint32_t *)0x40021800))</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95194aa1acedf546dbd64ca8afe56ce1">  501</a></span><span class="preprocessor">#define I2C1_SCSR_R             (*((volatile uint32_t *)0x40021804))</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b30bdf3aa60fa795c13a06bb3111503">  502</a></span><span class="preprocessor">#define I2C1_SDR_R              (*((volatile uint32_t *)0x40021808))</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3be0f2eaea16e43d4b8c881e9fc64094">  503</a></span><span class="preprocessor">#define I2C1_SIMR_R             (*((volatile uint32_t *)0x4002180C))</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ba4d0603ae5b26382d3b839dd53c188">  504</a></span><span class="preprocessor">#define I2C1_SRIS_R             (*((volatile uint32_t *)0x40021810))</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a3d69d4e413279f0a7ebdbbf1829130">  505</a></span><span class="preprocessor">#define I2C1_SMIS_R             (*((volatile uint32_t *)0x40021814))</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab88c4014af36b8b59f7e5790055e8ee2">  506</a></span><span class="preprocessor">#define I2C1_SICR_R             (*((volatile uint32_t *)0x40021818))</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf9854536c2035daa9205983b68b321f">  507</a></span><span class="preprocessor">#define I2C1_SOAR2_R            (*((volatile uint32_t *)0x4002181C))</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7683c60a02f2a94bfef21e2dfc534d83">  508</a></span><span class="preprocessor">#define I2C1_SACKCTL_R          (*((volatile uint32_t *)0x40021820))</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3ca057948302b713068338f8a025a24">  509</a></span><span class="preprocessor">#define I2C1_FIFODATA_R         (*((volatile uint32_t *)0x40021F00))</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1511500b0ab9c249eec4e7256c574c31">  510</a></span><span class="preprocessor">#define I2C1_FIFOCTL_R          (*((volatile uint32_t *)0x40021F04))</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f393077b603bcab5b8ba66f7d62f602">  511</a></span><span class="preprocessor">#define I2C1_FIFOSTATUS_R       (*((volatile uint32_t *)0x40021F08))</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab54b2af7487f3f2a10eda36f8b55bb4e">  512</a></span><span class="preprocessor">#define I2C1_PP_R               (*((volatile uint32_t *)0x40021FC0))</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6900c2ea5bd26706357cd94fc080fe95">  513</a></span><span class="preprocessor">#define I2C1_PC_R               (*((volatile uint32_t *)0x40021FC4))</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno">  516</span><span class="comment">//</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno">  517</span><span class="comment">// I2C registers (I2C2)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno">  518</span><span class="comment">//</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno">  519</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a641a41ebbff02969ff4668decf8688b5">  520</a></span><span class="preprocessor">#define I2C2_MSA_R              (*((volatile uint32_t *)0x40022000))</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3e6eaa5467fe70d4069bb7d20261c2f">  521</a></span><span class="preprocessor">#define I2C2_MCS_R              (*((volatile uint32_t *)0x40022004))</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f6df9b93175c1682f78bb3a71d63360">  522</a></span><span class="preprocessor">#define I2C2_MDR_R              (*((volatile uint32_t *)0x40022008))</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31c6b35a095893b290ba6acc9ed25ca3">  523</a></span><span class="preprocessor">#define I2C2_MTPR_R             (*((volatile uint32_t *)0x4002200C))</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accf7c12c86cc51efab4a55eb9b9d2122">  524</a></span><span class="preprocessor">#define I2C2_MIMR_R             (*((volatile uint32_t *)0x40022010))</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a361988f760d6369c481212c66f2e4487">  525</a></span><span class="preprocessor">#define I2C2_MRIS_R             (*((volatile uint32_t *)0x40022014))</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42529ce3ac47cd515712be60fe34a5a9">  526</a></span><span class="preprocessor">#define I2C2_MMIS_R             (*((volatile uint32_t *)0x40022018))</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76931407582d662c725f2c16ecdb83e0">  527</a></span><span class="preprocessor">#define I2C2_MICR_R             (*((volatile uint32_t *)0x4002201C))</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbefc1255810e746b2b561c9a2344cce">  528</a></span><span class="preprocessor">#define I2C2_MCR_R              (*((volatile uint32_t *)0x40022020))</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fcb708dd8b009f1239554f4c82e61bd">  529</a></span><span class="preprocessor">#define I2C2_MCLKOCNT_R         (*((volatile uint32_t *)0x40022024))</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae05dbac6a57333bb9d67c2b25b3a9309">  530</a></span><span class="preprocessor">#define I2C2_MBMON_R            (*((volatile uint32_t *)0x4002202C))</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4030605e1330e3bedccb852bfadf1564">  531</a></span><span class="preprocessor">#define I2C2_MBLEN_R            (*((volatile uint32_t *)0x40022030))</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08f79bb173ac1743565e2e12a35a5882">  532</a></span><span class="preprocessor">#define I2C2_MBCNT_R            (*((volatile uint32_t *)0x40022034))</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa37c5c063ff13e70b5429c3fd25d84ca">  533</a></span><span class="preprocessor">#define I2C2_SOAR_R             (*((volatile uint32_t *)0x40022800))</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99a62ac2248d3309946fdafb54c7b338">  534</a></span><span class="preprocessor">#define I2C2_SCSR_R             (*((volatile uint32_t *)0x40022804))</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af20a8d969b7de4e51da28d9a8285af85">  535</a></span><span class="preprocessor">#define I2C2_SDR_R              (*((volatile uint32_t *)0x40022808))</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3db5e4a83a6d41fc05c197602707cdc7">  536</a></span><span class="preprocessor">#define I2C2_SIMR_R             (*((volatile uint32_t *)0x4002280C))</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad763b33c628eaa54c1595b3055bd1b63">  537</a></span><span class="preprocessor">#define I2C2_SRIS_R             (*((volatile uint32_t *)0x40022810))</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad552940a9268a6b195db789fcab75d38">  538</a></span><span class="preprocessor">#define I2C2_SMIS_R             (*((volatile uint32_t *)0x40022814))</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c1b4e91f26c39b3e64c310dcef2c688">  539</a></span><span class="preprocessor">#define I2C2_SICR_R             (*((volatile uint32_t *)0x40022818))</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a010c21ddbee9299dae6c72db907a00d1">  540</a></span><span class="preprocessor">#define I2C2_SOAR2_R            (*((volatile uint32_t *)0x4002281C))</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57f4a445dcf1fa6d079c2795c7d67dee">  541</a></span><span class="preprocessor">#define I2C2_SACKCTL_R          (*((volatile uint32_t *)0x40022820))</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a753d786b4df9ec8633463f3a4a29ce26">  542</a></span><span class="preprocessor">#define I2C2_FIFODATA_R         (*((volatile uint32_t *)0x40022F00))</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a270be2e3686819543f93edf139418d59">  543</a></span><span class="preprocessor">#define I2C2_FIFOCTL_R          (*((volatile uint32_t *)0x40022F04))</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33c0b2bb0986eb12daac263e05648d93">  544</a></span><span class="preprocessor">#define I2C2_FIFOSTATUS_R       (*((volatile uint32_t *)0x40022F08))</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbc630f9f3a32b006284b2844d114e47">  545</a></span><span class="preprocessor">#define I2C2_PP_R               (*((volatile uint32_t *)0x40022FC0))</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7b19ef663d466a94cc182e7a2c2bc26">  546</a></span><span class="preprocessor">#define I2C2_PC_R               (*((volatile uint32_t *)0x40022FC4))</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span> </div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno">  548</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno">  549</span><span class="comment">//</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span><span class="comment">// I2C registers (I2C3)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">//</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cb0bad76054aa5bb14d6fbf2eb56ace">  553</a></span><span class="preprocessor">#define I2C3_MSA_R              (*((volatile uint32_t *)0x40023000))</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ababec2750a8fe752d6405c15781104d2">  554</a></span><span class="preprocessor">#define I2C3_MCS_R              (*((volatile uint32_t *)0x40023004))</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75605f34db6faf4bf94ad0d56a80be45">  555</a></span><span class="preprocessor">#define I2C3_MDR_R              (*((volatile uint32_t *)0x40023008))</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac62d212868f730568d1bd2ce5a1d3f40">  556</a></span><span class="preprocessor">#define I2C3_MTPR_R             (*((volatile uint32_t *)0x4002300C))</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76267967cbf436d4dfa9279fb6bcf3a3">  557</a></span><span class="preprocessor">#define I2C3_MIMR_R             (*((volatile uint32_t *)0x40023010))</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a283a7e6eb56bcc3a0d05fb1ba0cc8a01">  558</a></span><span class="preprocessor">#define I2C3_MRIS_R             (*((volatile uint32_t *)0x40023014))</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b3797b25ee360f75d3b44981fbfdba9">  559</a></span><span class="preprocessor">#define I2C3_MMIS_R             (*((volatile uint32_t *)0x40023018))</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa362e552090d7f187ed69a23c136783a">  560</a></span><span class="preprocessor">#define I2C3_MICR_R             (*((volatile uint32_t *)0x4002301C))</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa37b45f9948dc3071b753ea73ba9ef3a">  561</a></span><span class="preprocessor">#define I2C3_MCR_R              (*((volatile uint32_t *)0x40023020))</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af36757c1d62d140133e910c004fe2945">  562</a></span><span class="preprocessor">#define I2C3_MCLKOCNT_R         (*((volatile uint32_t *)0x40023024))</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c533aa597e534a0dde6a057043b665f">  563</a></span><span class="preprocessor">#define I2C3_MBMON_R            (*((volatile uint32_t *)0x4002302C))</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2148787ca42a92c7a1c43d64244cc860">  564</a></span><span class="preprocessor">#define I2C3_MBLEN_R            (*((volatile uint32_t *)0x40023030))</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4532a12b5435f4c31eb136514030fac">  565</a></span><span class="preprocessor">#define I2C3_MBCNT_R            (*((volatile uint32_t *)0x40023034))</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1da613b723bee4abde930c5154d10b2">  566</a></span><span class="preprocessor">#define I2C3_SOAR_R             (*((volatile uint32_t *)0x40023800))</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56c0619b6db1d4c01fd82e9f82c318ea">  567</a></span><span class="preprocessor">#define I2C3_SCSR_R             (*((volatile uint32_t *)0x40023804))</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26edc603bfea65187f6ff1c91cbd67b0">  568</a></span><span class="preprocessor">#define I2C3_SDR_R              (*((volatile uint32_t *)0x40023808))</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a688eb3195ffb525369f4c1d4b6a6a654">  569</a></span><span class="preprocessor">#define I2C3_SIMR_R             (*((volatile uint32_t *)0x4002380C))</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe6e6dd27dcd61c9a14c8832589d4ac2">  570</a></span><span class="preprocessor">#define I2C3_SRIS_R             (*((volatile uint32_t *)0x40023810))</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5425a7135b384844c3b257912149d9c6">  571</a></span><span class="preprocessor">#define I2C3_SMIS_R             (*((volatile uint32_t *)0x40023814))</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae226b0b8fcb6bd4ee69a177ea7dd3f4">  572</a></span><span class="preprocessor">#define I2C3_SICR_R             (*((volatile uint32_t *)0x40023818))</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2e5f5f6ceb0b0675bff2aa411358fc5">  573</a></span><span class="preprocessor">#define I2C3_SOAR2_R            (*((volatile uint32_t *)0x4002381C))</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a465725e88efbfeef67b8c83209074d73">  574</a></span><span class="preprocessor">#define I2C3_SACKCTL_R          (*((volatile uint32_t *)0x40023820))</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a282a92b4322b13e6996cdee909283956">  575</a></span><span class="preprocessor">#define I2C3_FIFODATA_R         (*((volatile uint32_t *)0x40023F00))</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fe4c8e9f32b7a75d611889c0dd2513f">  576</a></span><span class="preprocessor">#define I2C3_FIFOCTL_R          (*((volatile uint32_t *)0x40023F04))</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a364c171d92b01c76564ccc2c385a2f46">  577</a></span><span class="preprocessor">#define I2C3_FIFOSTATUS_R       (*((volatile uint32_t *)0x40023F08))</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6176c6d1a0e602bc0b2817d45140ce69">  578</a></span><span class="preprocessor">#define I2C3_PP_R               (*((volatile uint32_t *)0x40023FC0))</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f24a5b8fe665707dc537cf905532442">  579</a></span><span class="preprocessor">#define I2C3_PC_R               (*((volatile uint32_t *)0x40023FC4))</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment">//</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment">// PWM registers (PWM0)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment">//</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9c4ea5974493ce12b11a8329a3edf0f">  586</a></span><span class="preprocessor">#define PWM0_CTL_R              (*((volatile uint32_t *)0x40028000))</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32de00db67ff8030566f6a6a5a5ffb2b">  587</a></span><span class="preprocessor">#define PWM0_SYNC_R             (*((volatile uint32_t *)0x40028004))</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4153354d30c234742f167c49fc9e00be">  588</a></span><span class="preprocessor">#define PWM0_ENABLE_R           (*((volatile uint32_t *)0x40028008))</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a696b1b5dda13bf1917167f9b1920b334">  589</a></span><span class="preprocessor">#define PWM0_INVERT_R           (*((volatile uint32_t *)0x4002800C))</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb4eb3a9d0fa4d8ca08d4cad6746f124">  590</a></span><span class="preprocessor">#define PWM0_FAULT_R            (*((volatile uint32_t *)0x40028010))</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a056cba7e9b926311e31e1320c2869168">  591</a></span><span class="preprocessor">#define PWM0_INTEN_R            (*((volatile uint32_t *)0x40028014))</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3002d12cd557455c9e68e373409e99b7">  592</a></span><span class="preprocessor">#define PWM0_RIS_R              (*((volatile uint32_t *)0x40028018))</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b71c223aa0de8d5f7934117c3bb2463">  593</a></span><span class="preprocessor">#define PWM0_ISC_R              (*((volatile uint32_t *)0x4002801C))</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f4f1d3f4fc3c9bb2ede7c7fece0f88c">  594</a></span><span class="preprocessor">#define PWM0_STATUS_R           (*((volatile uint32_t *)0x40028020))</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab91ec03f3362fd808c203ce1a88ab3c9">  595</a></span><span class="preprocessor">#define PWM0_FAULTVAL_R         (*((volatile uint32_t *)0x40028024))</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ed08964dcccfbe045865b8195c72463">  596</a></span><span class="preprocessor">#define PWM0_ENUPD_R            (*((volatile uint32_t *)0x40028028))</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c6caeff4da4a59a3d8d9291152ce2e2">  597</a></span><span class="preprocessor">#define PWM0_0_CTL_R            (*((volatile uint32_t *)0x40028040))</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63da1e68bf64e3c8da2ae496d846d2a6">  598</a></span><span class="preprocessor">#define PWM0_0_INTEN_R          (*((volatile uint32_t *)0x40028044))</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a021efa4dbaec3f720fa4979e0e8e4d12">  599</a></span><span class="preprocessor">#define PWM0_0_RIS_R            (*((volatile uint32_t *)0x40028048))</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a508ac65b8b2dd03107c453eae572f02c">  600</a></span><span class="preprocessor">#define PWM0_0_ISC_R            (*((volatile uint32_t *)0x4002804C))</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93034cb8339bc5cb802bef7cfcf1200f">  601</a></span><span class="preprocessor">#define PWM0_0_LOAD_R           (*((volatile uint32_t *)0x40028050))</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b75607689e597536bd0f60301d5303f">  602</a></span><span class="preprocessor">#define PWM0_0_COUNT_R          (*((volatile uint32_t *)0x40028054))</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb45b7e83a0323ce8b45d92dd17379d3">  603</a></span><span class="preprocessor">#define PWM0_0_CMPA_R           (*((volatile uint32_t *)0x40028058))</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80c5a1c814319d1eae2ceb871e403bc9">  604</a></span><span class="preprocessor">#define PWM0_0_CMPB_R           (*((volatile uint32_t *)0x4002805C))</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a205349d81830ed57497e104a518f2e39">  605</a></span><span class="preprocessor">#define PWM0_0_GENA_R           (*((volatile uint32_t *)0x40028060))</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88fd2d5d41691c344f4d1b289e7f05b2">  606</a></span><span class="preprocessor">#define PWM0_0_GENB_R           (*((volatile uint32_t *)0x40028064))</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8f6bd1e6f7bfb9bc618badd30b78491">  607</a></span><span class="preprocessor">#define PWM0_0_DBCTL_R          (*((volatile uint32_t *)0x40028068))</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66376a0deaaecf33bed423f818f43e6e">  608</a></span><span class="preprocessor">#define PWM0_0_DBRISE_R         (*((volatile uint32_t *)0x4002806C))</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93f7cdaf21bed0de19a1ab662911cade">  609</a></span><span class="preprocessor">#define PWM0_0_DBFALL_R         (*((volatile uint32_t *)0x40028070))</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a32119093e5dd7332309a0e929cde1c">  610</a></span><span class="preprocessor">#define PWM0_0_FLTSRC0_R        (*((volatile uint32_t *)0x40028074))</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0b894e9936140c70e42e26a0e5208af">  611</a></span><span class="preprocessor">#define PWM0_0_FLTSRC1_R        (*((volatile uint32_t *)0x40028078))</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85f1f000d66626daeefa7350ceecf3f4">  612</a></span><span class="preprocessor">#define PWM0_0_MINFLTPER_R      (*((volatile uint32_t *)0x4002807C))</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02725173d8ddc74d0fba87e51ef594f1">  613</a></span><span class="preprocessor">#define PWM0_1_CTL_R            (*((volatile uint32_t *)0x40028080))</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2c6aea5376e9f2bfa0a0d0ed5ae307f">  614</a></span><span class="preprocessor">#define PWM0_1_INTEN_R          (*((volatile uint32_t *)0x40028084))</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e5eeb5caf8bbff1da4eba03d1748266">  615</a></span><span class="preprocessor">#define PWM0_1_RIS_R            (*((volatile uint32_t *)0x40028088))</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3074fc995edd81049b50b6a7c2f4405">  616</a></span><span class="preprocessor">#define PWM0_1_ISC_R            (*((volatile uint32_t *)0x4002808C))</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8d8ed5036b9099234283b7b4950596a">  617</a></span><span class="preprocessor">#define PWM0_1_LOAD_R           (*((volatile uint32_t *)0x40028090))</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3624ab27a68ff425cd05946bc1e3ce26">  618</a></span><span class="preprocessor">#define PWM0_1_COUNT_R          (*((volatile uint32_t *)0x40028094))</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f7340e90dfc0578578f73d13a283705">  619</a></span><span class="preprocessor">#define PWM0_1_CMPA_R           (*((volatile uint32_t *)0x40028098))</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1a876a9ff2cb5cc21344c90579a8fc5">  620</a></span><span class="preprocessor">#define PWM0_1_CMPB_R           (*((volatile uint32_t *)0x4002809C))</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a502e8ac4f00f440f19a6829e2eb9d1ab">  621</a></span><span class="preprocessor">#define PWM0_1_GENA_R           (*((volatile uint32_t *)0x400280A0))</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab609f7ff0e3b485baee8f894fb0b46ee">  622</a></span><span class="preprocessor">#define PWM0_1_GENB_R           (*((volatile uint32_t *)0x400280A4))</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a926a84950bb725b7b30c7408cb083ff8">  623</a></span><span class="preprocessor">#define PWM0_1_DBCTL_R          (*((volatile uint32_t *)0x400280A8))</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e1aca481df74f3431b1d177be38a56d">  624</a></span><span class="preprocessor">#define PWM0_1_DBRISE_R         (*((volatile uint32_t *)0x400280AC))</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affda798a527c6f56bbe13b22a7e7d7c4">  625</a></span><span class="preprocessor">#define PWM0_1_DBFALL_R         (*((volatile uint32_t *)0x400280B0))</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a453e912cc9ac6ba941e6fea7527e3773">  626</a></span><span class="preprocessor">#define PWM0_1_FLTSRC0_R        (*((volatile uint32_t *)0x400280B4))</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27e943ef0577de5ccde0d3d37bc3dc4e">  627</a></span><span class="preprocessor">#define PWM0_1_FLTSRC1_R        (*((volatile uint32_t *)0x400280B8))</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada0c33a6dd5953105677d374f29eaa3d">  628</a></span><span class="preprocessor">#define PWM0_1_MINFLTPER_R      (*((volatile uint32_t *)0x400280BC))</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4abef67a57608d9b550ee9317096b071">  629</a></span><span class="preprocessor">#define PWM0_2_CTL_R            (*((volatile uint32_t *)0x400280C0))</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64e81af7cca3f05504738aa9f1f13f7c">  630</a></span><span class="preprocessor">#define PWM0_2_INTEN_R          (*((volatile uint32_t *)0x400280C4))</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a039b1243a53b4e7ef4ca03bc87701fab">  631</a></span><span class="preprocessor">#define PWM0_2_RIS_R            (*((volatile uint32_t *)0x400280C8))</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c1bc133aef474280d07253fda77cf1e">  632</a></span><span class="preprocessor">#define PWM0_2_ISC_R            (*((volatile uint32_t *)0x400280CC))</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43ce35a190790030d509102ddc3611e1">  633</a></span><span class="preprocessor">#define PWM0_2_LOAD_R           (*((volatile uint32_t *)0x400280D0))</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07649c4522bdba337e3e6df9cc9dfc05">  634</a></span><span class="preprocessor">#define PWM0_2_COUNT_R          (*((volatile uint32_t *)0x400280D4))</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaeacbb44c48dd6521531b7b29d1fcce">  635</a></span><span class="preprocessor">#define PWM0_2_CMPA_R           (*((volatile uint32_t *)0x400280D8))</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af602ebdf86bd1d6fe63566cfd7b9ddba">  636</a></span><span class="preprocessor">#define PWM0_2_CMPB_R           (*((volatile uint32_t *)0x400280DC))</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad71245a8b412c24f169fee2dfdd5388a">  637</a></span><span class="preprocessor">#define PWM0_2_GENA_R           (*((volatile uint32_t *)0x400280E0))</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a069e8b4358e63fda9d0b481ca23145e8">  638</a></span><span class="preprocessor">#define PWM0_2_GENB_R           (*((volatile uint32_t *)0x400280E4))</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11c5f5462677ca763c098408519636a7">  639</a></span><span class="preprocessor">#define PWM0_2_DBCTL_R          (*((volatile uint32_t *)0x400280E8))</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3b6c06e73ef131a6d2ad96347ee9222">  640</a></span><span class="preprocessor">#define PWM0_2_DBRISE_R         (*((volatile uint32_t *)0x400280EC))</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a202604154df1efab1ecdea369864e8ca">  641</a></span><span class="preprocessor">#define PWM0_2_DBFALL_R         (*((volatile uint32_t *)0x400280F0))</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bb09b9938133f1404cd10ffe5eeafaa">  642</a></span><span class="preprocessor">#define PWM0_2_FLTSRC0_R        (*((volatile uint32_t *)0x400280F4))</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02cc51b5aa364ab279993aabdfd25981">  643</a></span><span class="preprocessor">#define PWM0_2_FLTSRC1_R        (*((volatile uint32_t *)0x400280F8))</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec3295235bd9b44faa26822a6b7e70f8">  644</a></span><span class="preprocessor">#define PWM0_2_MINFLTPER_R      (*((volatile uint32_t *)0x400280FC))</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae284c19b668b812982acb52667d1953a">  645</a></span><span class="preprocessor">#define PWM0_3_CTL_R            (*((volatile uint32_t *)0x40028100))</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2683c74acbddd81eed3dd2bcbbb4989">  646</a></span><span class="preprocessor">#define PWM0_3_INTEN_R          (*((volatile uint32_t *)0x40028104))</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcf8f2e307f5043ed5febabfa79fcee2">  647</a></span><span class="preprocessor">#define PWM0_3_RIS_R            (*((volatile uint32_t *)0x40028108))</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bec5be45adf862b229856d8efcd637a">  648</a></span><span class="preprocessor">#define PWM0_3_ISC_R            (*((volatile uint32_t *)0x4002810C))</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90f6232a0c18ae8edca8cedd8843786d">  649</a></span><span class="preprocessor">#define PWM0_3_LOAD_R           (*((volatile uint32_t *)0x40028110))</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a322f6e8fd0eba9cdfde7f70cbb62bb84">  650</a></span><span class="preprocessor">#define PWM0_3_COUNT_R          (*((volatile uint32_t *)0x40028114))</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf9fd6c018963c01aa949a7b5c74e5bf">  651</a></span><span class="preprocessor">#define PWM0_3_CMPA_R           (*((volatile uint32_t *)0x40028118))</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bd798d85e505828aaa34a83162c98c0">  652</a></span><span class="preprocessor">#define PWM0_3_CMPB_R           (*((volatile uint32_t *)0x4002811C))</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53915853a37b6f51d1c1176448002fda">  653</a></span><span class="preprocessor">#define PWM0_3_GENA_R           (*((volatile uint32_t *)0x40028120))</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaade4284a1df5db6f09d8db7d548215e">  654</a></span><span class="preprocessor">#define PWM0_3_GENB_R           (*((volatile uint32_t *)0x40028124))</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf930bd08f9c27f8530477faadfcc593">  655</a></span><span class="preprocessor">#define PWM0_3_DBCTL_R          (*((volatile uint32_t *)0x40028128))</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0b3a517d2727e1fe19380185d9494bd">  656</a></span><span class="preprocessor">#define PWM0_3_DBRISE_R         (*((volatile uint32_t *)0x4002812C))</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c3934bdea2c7ac3f5dfc13744c40bf2">  657</a></span><span class="preprocessor">#define PWM0_3_DBFALL_R         (*((volatile uint32_t *)0x40028130))</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6e3a5ddf7449fa91ccbed200642b525">  658</a></span><span class="preprocessor">#define PWM0_3_FLTSRC0_R        (*((volatile uint32_t *)0x40028134))</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5adfd75bfe66b3f685c0c64cb4f8d936">  659</a></span><span class="preprocessor">#define PWM0_3_FLTSRC1_R        (*((volatile uint32_t *)0x40028138))</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3f2900825c28ec6735be082f9f6ade9">  660</a></span><span class="preprocessor">#define PWM0_3_MINFLTPER_R      (*((volatile uint32_t *)0x4002813C))</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5405ef26863d67bbd5291620f6dd4cb">  661</a></span><span class="preprocessor">#define PWM0_0_FLTSEN_R         (*((volatile uint32_t *)0x40028800))</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18bfe0d820c4b7efae54ce2b03821818">  662</a></span><span class="preprocessor">#define PWM0_0_FLTSTAT0_R       (*((volatile uint32_t *)0x40028804))</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9742a9bbc367843bbe1528bf7b826e65">  663</a></span><span class="preprocessor">#define PWM0_0_FLTSTAT1_R       (*((volatile uint32_t *)0x40028808))</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b4b1d4910ebcb62dfeb5f80b7f34823">  664</a></span><span class="preprocessor">#define PWM0_1_FLTSEN_R         (*((volatile uint32_t *)0x40028880))</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d0dfeaa722633a7f4e7850511c4ed91">  665</a></span><span class="preprocessor">#define PWM0_1_FLTSTAT0_R       (*((volatile uint32_t *)0x40028884))</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a946970ec6f5ba68491ea4757091136b5">  666</a></span><span class="preprocessor">#define PWM0_1_FLTSTAT1_R       (*((volatile uint32_t *)0x40028888))</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3a30e575d90a52bb6bc35f4e35f3f13">  667</a></span><span class="preprocessor">#define PWM0_2_FLTSEN_R         (*((volatile uint32_t *)0x40028900))</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72488730b281007de2c8cb42ad571ec6">  668</a></span><span class="preprocessor">#define PWM0_2_FLTSTAT0_R       (*((volatile uint32_t *)0x40028904))</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95be049987c708497eb931c304596d7c">  669</a></span><span class="preprocessor">#define PWM0_2_FLTSTAT1_R       (*((volatile uint32_t *)0x40028908))</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca71b229bd1a8387e6dcfea8c52818a6">  670</a></span><span class="preprocessor">#define PWM0_3_FLTSEN_R         (*((volatile uint32_t *)0x40028980))</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8fc48998722d5ceef973ee5eb717f11">  671</a></span><span class="preprocessor">#define PWM0_3_FLTSTAT0_R       (*((volatile uint32_t *)0x40028984))</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7946f87bee41e862826abb291c1ce29d">  672</a></span><span class="preprocessor">#define PWM0_3_FLTSTAT1_R       (*((volatile uint32_t *)0x40028988))</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45d014e9d0efbd15062569ee1f10a0b6">  673</a></span><span class="preprocessor">#define PWM0_PP_R               (*((volatile uint32_t *)0x40028FC0))</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add0aa3b0f0ef30897ebd8a913bdb59b1">  674</a></span><span class="preprocessor">#define PWM0_CC_R               (*((volatile uint32_t *)0x40028FC8))</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span> </div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">//</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">// QEI registers (QEI0)</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c5d28a165309eebcafd3ac5ac4d7f2a">  681</a></span><span class="preprocessor">#define QEI0_CTL_R              (*((volatile uint32_t *)0x4002C000))</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05571e87f2093d2c64b1a36d8b12af89">  682</a></span><span class="preprocessor">#define QEI0_STAT_R             (*((volatile uint32_t *)0x4002C004))</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad44cd209d75474ee92b4903230d668ee">  683</a></span><span class="preprocessor">#define QEI0_POS_R              (*((volatile uint32_t *)0x4002C008))</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8028c853559248bb6eab320e219753c">  684</a></span><span class="preprocessor">#define QEI0_MAXPOS_R           (*((volatile uint32_t *)0x4002C00C))</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69d2acc8d4242fbbda514726ce55b4d9">  685</a></span><span class="preprocessor">#define QEI0_LOAD_R             (*((volatile uint32_t *)0x4002C010))</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c9f4d70fc4f1d92b6699c06e9497260">  686</a></span><span class="preprocessor">#define QEI0_TIME_R             (*((volatile uint32_t *)0x4002C014))</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acaf27b7a6257985fe3fb875523adc9d1">  687</a></span><span class="preprocessor">#define QEI0_COUNT_R            (*((volatile uint32_t *)0x4002C018))</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a379eca5893d6f16aa3a4e1772df1da99">  688</a></span><span class="preprocessor">#define QEI0_SPEED_R            (*((volatile uint32_t *)0x4002C01C))</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab2d47f2120fef76ac7c767f6a81bae3">  689</a></span><span class="preprocessor">#define QEI0_INTEN_R            (*((volatile uint32_t *)0x4002C020))</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad05e8958c44fe38857b4a090d03a037c">  690</a></span><span class="preprocessor">#define QEI0_RIS_R              (*((volatile uint32_t *)0x4002C024))</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83359b1786e3706e644b3c1e9b2c88c4">  691</a></span><span class="preprocessor">#define QEI0_ISC_R              (*((volatile uint32_t *)0x4002C028))</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span> </div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">//</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span><span class="comment">// Timer registers (TIMER0)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span><span class="comment">//</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d2d53e6b7b828afc792afc379d84022">  698</a></span><span class="preprocessor">#define TIMER0_CFG_R            (*((volatile uint32_t *)0x40030000))</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1738bcdd258af4616b1d275801546930">  699</a></span><span class="preprocessor">#define TIMER0_TAMR_R           (*((volatile uint32_t *)0x40030004))</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85b0ca2443dfadecee6b260eb1e06aeb">  700</a></span><span class="preprocessor">#define TIMER0_TBMR_R           (*((volatile uint32_t *)0x40030008))</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a593459f1475cbfeef7f8f4950d7f2add">  701</a></span><span class="preprocessor">#define TIMER0_CTL_R            (*((volatile uint32_t *)0x4003000C))</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfe01a031430065a4b891f3dc71f5328">  702</a></span><span class="preprocessor">#define TIMER0_SYNC_R           (*((volatile uint32_t *)0x40030010))</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3e78c6999423a34cd0d3b2eadcf8180">  703</a></span><span class="preprocessor">#define TIMER0_IMR_R            (*((volatile uint32_t *)0x40030018))</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ce5f8e4815c7707dc3abcf01ba6847d">  704</a></span><span class="preprocessor">#define TIMER0_RIS_R            (*((volatile uint32_t *)0x4003001C))</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19f5e346ffba1310a9009e1c9c223481">  705</a></span><span class="preprocessor">#define TIMER0_MIS_R            (*((volatile uint32_t *)0x40030020))</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa683e7257c56321c0f21c6c5fde1d886">  706</a></span><span class="preprocessor">#define TIMER0_ICR_R            (*((volatile uint32_t *)0x40030024))</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27708dd110155845f2eaf7d0415ffee0">  707</a></span><span class="preprocessor">#define TIMER0_TAILR_R          (*((volatile uint32_t *)0x40030028))</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbfb02e7c2af155c2da36fb25c8d484a">  708</a></span><span class="preprocessor">#define TIMER0_TBILR_R          (*((volatile uint32_t *)0x4003002C))</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02486ca33edca732a54cfd8d28cd221a">  709</a></span><span class="preprocessor">#define TIMER0_TAMATCHR_R       (*((volatile uint32_t *)0x40030030))</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3b5d638e5a755e092523b1abb727a2a">  710</a></span><span class="preprocessor">#define TIMER0_TBMATCHR_R       (*((volatile uint32_t *)0x40030034))</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4deadee119b2d93509f9f1f28e471f0">  711</a></span><span class="preprocessor">#define TIMER0_TAPR_R           (*((volatile uint32_t *)0x40030038))</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa770b0de415ec318f95a8862b5f9843d">  712</a></span><span class="preprocessor">#define TIMER0_TBPR_R           (*((volatile uint32_t *)0x4003003C))</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f53722c2ebf1caa29c8650ededf0e5e">  713</a></span><span class="preprocessor">#define TIMER0_TAPMR_R          (*((volatile uint32_t *)0x40030040))</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d3e27c7917a884a4bee2232f56d388a">  714</a></span><span class="preprocessor">#define TIMER0_TBPMR_R          (*((volatile uint32_t *)0x40030044))</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00ecb0b91726d4fc7fe84242c25e1c65">  715</a></span><span class="preprocessor">#define TIMER0_TAR_R            (*((volatile uint32_t *)0x40030048))</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5272b0ca465e09d59e9ddeac3132daf6">  716</a></span><span class="preprocessor">#define TIMER0_TBR_R            (*((volatile uint32_t *)0x4003004C))</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affa7c7064d27d1dbed5a46614a582235">  717</a></span><span class="preprocessor">#define TIMER0_TAV_R            (*((volatile uint32_t *)0x40030050))</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20d91d42c9585c7011566f6d948a6ee3">  718</a></span><span class="preprocessor">#define TIMER0_TBV_R            (*((volatile uint32_t *)0x40030054))</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fe0f8ca98862701e03952b6f1ca1a1c">  719</a></span><span class="preprocessor">#define TIMER0_RTCPD_R          (*((volatile uint32_t *)0x40030058))</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36c952c063b892f9257dd656cabb1be6">  720</a></span><span class="preprocessor">#define TIMER0_TAPS_R           (*((volatile uint32_t *)0x4003005C))</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35fd5370e55a83abb0d8d7d24f0e1fe6">  721</a></span><span class="preprocessor">#define TIMER0_TBPS_R           (*((volatile uint32_t *)0x40030060))</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a320925e64477c5406713e18ccced21e6">  722</a></span><span class="preprocessor">#define TIMER0_DMAEV_R          (*((volatile uint32_t *)0x4003006C))</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8381d149fe523d9625c62a48aff3223c">  723</a></span><span class="preprocessor">#define TIMER0_ADCEV_R          (*((volatile uint32_t *)0x40030070))</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04fce1fd7b2756acc12ad0b823efd125">  724</a></span><span class="preprocessor">#define TIMER0_PP_R             (*((volatile uint32_t *)0x40030FC0))</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a866fb32d922c94a3ec8fd2741d61959b">  725</a></span><span class="preprocessor">#define TIMER0_CC_R             (*((volatile uint32_t *)0x40030FC8))</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span> </div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span><span class="comment">//</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span><span class="comment">// Timer registers (TIMER1)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span><span class="comment">//</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6922388158dfccf5252b25467a104be7">  732</a></span><span class="preprocessor">#define TIMER1_CFG_R            (*((volatile uint32_t *)0x40031000))</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa79927640f5de00d3719ad106e871fff">  733</a></span><span class="preprocessor">#define TIMER1_TAMR_R           (*((volatile uint32_t *)0x40031004))</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae395ac89c4fbb8419b57321ddbebbe7e">  734</a></span><span class="preprocessor">#define TIMER1_TBMR_R           (*((volatile uint32_t *)0x40031008))</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef72241f1c1059473f0daef61cd55941">  735</a></span><span class="preprocessor">#define TIMER1_CTL_R            (*((volatile uint32_t *)0x4003100C))</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90b8dafe40be151b6adb8af58aae4ffe">  736</a></span><span class="preprocessor">#define TIMER1_SYNC_R           (*((volatile uint32_t *)0x40031010))</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1334f302d0fd042d6a903c9b672958ad">  737</a></span><span class="preprocessor">#define TIMER1_IMR_R            (*((volatile uint32_t *)0x40031018))</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae613fa799d72f6d36628df90fe1a6cc0">  738</a></span><span class="preprocessor">#define TIMER1_RIS_R            (*((volatile uint32_t *)0x4003101C))</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadb6e7c25ecbff5b10094f86f0179fc3">  739</a></span><span class="preprocessor">#define TIMER1_MIS_R            (*((volatile uint32_t *)0x40031020))</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3c5ccab541078fd76ade381eef85d20">  740</a></span><span class="preprocessor">#define TIMER1_ICR_R            (*((volatile uint32_t *)0x40031024))</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0a5da5037821dcb434376ec97c9c961">  741</a></span><span class="preprocessor">#define TIMER1_TAILR_R          (*((volatile uint32_t *)0x40031028))</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ceb197e777ec64e54d55b5fa6532d7e">  742</a></span><span class="preprocessor">#define TIMER1_TBILR_R          (*((volatile uint32_t *)0x4003102C))</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64e9ae442ec988b5bed85a94740f97e9">  743</a></span><span class="preprocessor">#define TIMER1_TAMATCHR_R       (*((volatile uint32_t *)0x40031030))</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a317ae69030596c4123b1c108a081e5b1">  744</a></span><span class="preprocessor">#define TIMER1_TBMATCHR_R       (*((volatile uint32_t *)0x40031034))</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab855e45ddb8667646f9e3a6a856c15ed">  745</a></span><span class="preprocessor">#define TIMER1_TAPR_R           (*((volatile uint32_t *)0x40031038))</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f318bc77efeefebe41ef20245b4abd9">  746</a></span><span class="preprocessor">#define TIMER1_TBPR_R           (*((volatile uint32_t *)0x4003103C))</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbc543b3f5589d8e7081c91770a0ed58">  747</a></span><span class="preprocessor">#define TIMER1_TAPMR_R          (*((volatile uint32_t *)0x40031040))</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57052fd304d6566eb5f516a03d7d9f33">  748</a></span><span class="preprocessor">#define TIMER1_TBPMR_R          (*((volatile uint32_t *)0x40031044))</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a213dd366c71eac92f0580ea64cc129a7">  749</a></span><span class="preprocessor">#define TIMER1_TAR_R            (*((volatile uint32_t *)0x40031048))</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec1d27af153af8bcb5938755fd0f5bdb">  750</a></span><span class="preprocessor">#define TIMER1_TBR_R            (*((volatile uint32_t *)0x4003104C))</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa55128f6683d828c27c31cb279faafbc">  751</a></span><span class="preprocessor">#define TIMER1_TAV_R            (*((volatile uint32_t *)0x40031050))</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c5a8508279681f8172968a24d890d3f">  752</a></span><span class="preprocessor">#define TIMER1_TBV_R            (*((volatile uint32_t *)0x40031054))</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59d757e9d7903efff10661edb3dc55c5">  753</a></span><span class="preprocessor">#define TIMER1_RTCPD_R          (*((volatile uint32_t *)0x40031058))</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a216f65de33297a5d0f9e8c505cae671f">  754</a></span><span class="preprocessor">#define TIMER1_TAPS_R           (*((volatile uint32_t *)0x4003105C))</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93dc823fff06901af7a49d697f0543d9">  755</a></span><span class="preprocessor">#define TIMER1_TBPS_R           (*((volatile uint32_t *)0x40031060))</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95a94c69c260be424663d8f7c905e1ac">  756</a></span><span class="preprocessor">#define TIMER1_DMAEV_R          (*((volatile uint32_t *)0x4003106C))</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70b409bea97832af565348fcb2f128a3">  757</a></span><span class="preprocessor">#define TIMER1_ADCEV_R          (*((volatile uint32_t *)0x40031070))</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1f373846ca7228dd52be8909f74e61c">  758</a></span><span class="preprocessor">#define TIMER1_PP_R             (*((volatile uint32_t *)0x40031FC0))</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb29fdc6cafdf405ee12ce606d4b7b5a">  759</a></span><span class="preprocessor">#define TIMER1_CC_R             (*((volatile uint32_t *)0x40031FC8))</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span> </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">//</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// Timer registers (TIMER2)</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">//</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a231a646f1e25605f504598a0ab319409">  766</a></span><span class="preprocessor">#define TIMER2_CFG_R            (*((volatile uint32_t *)0x40032000))</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13b06799a15745c03e04572731157c32">  767</a></span><span class="preprocessor">#define TIMER2_TAMR_R           (*((volatile uint32_t *)0x40032004))</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3717baec233259e2039ff5cc83e8a50">  768</a></span><span class="preprocessor">#define TIMER2_TBMR_R           (*((volatile uint32_t *)0x40032008))</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2520c4706d6b7779f0d94afe5f2c4d65">  769</a></span><span class="preprocessor">#define TIMER2_CTL_R            (*((volatile uint32_t *)0x4003200C))</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13bf415cfab99ef7ca357d9d4dc9dd8b">  770</a></span><span class="preprocessor">#define TIMER2_SYNC_R           (*((volatile uint32_t *)0x40032010))</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0cdf9ac825689c8be45f70537536527">  771</a></span><span class="preprocessor">#define TIMER2_IMR_R            (*((volatile uint32_t *)0x40032018))</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dd2b25480ebbbb95f3651e72b3cee23">  772</a></span><span class="preprocessor">#define TIMER2_RIS_R            (*((volatile uint32_t *)0x4003201C))</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58de651f54c5ebe45e778734a3afa926">  773</a></span><span class="preprocessor">#define TIMER2_MIS_R            (*((volatile uint32_t *)0x40032020))</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a48a2150fcc96500f615a714177efcd">  774</a></span><span class="preprocessor">#define TIMER2_ICR_R            (*((volatile uint32_t *)0x40032024))</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e5207971911d015357f892652776584">  775</a></span><span class="preprocessor">#define TIMER2_TAILR_R          (*((volatile uint32_t *)0x40032028))</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69fcc3b1cf5ffb4ddd008be78024edc1">  776</a></span><span class="preprocessor">#define TIMER2_TBILR_R          (*((volatile uint32_t *)0x4003202C))</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a699fff98db66665da255beacb6de4a2a">  777</a></span><span class="preprocessor">#define TIMER2_TAMATCHR_R       (*((volatile uint32_t *)0x40032030))</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a040bfa47f53e7457a593427225c68905">  778</a></span><span class="preprocessor">#define TIMER2_TBMATCHR_R       (*((volatile uint32_t *)0x40032034))</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a042ac937cf9882700c5e62bb6dbc904e">  779</a></span><span class="preprocessor">#define TIMER2_TAPR_R           (*((volatile uint32_t *)0x40032038))</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afaa24f03001e69d37a12220ea17c5c80">  780</a></span><span class="preprocessor">#define TIMER2_TBPR_R           (*((volatile uint32_t *)0x4003203C))</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac401b6f8af8c528ce971b878e3d28aef">  781</a></span><span class="preprocessor">#define TIMER2_TAPMR_R          (*((volatile uint32_t *)0x40032040))</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37e77c341e39a5988b5207cf265480d4">  782</a></span><span class="preprocessor">#define TIMER2_TBPMR_R          (*((volatile uint32_t *)0x40032044))</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7729e143e347e6177a688b348241e32">  783</a></span><span class="preprocessor">#define TIMER2_TAR_R            (*((volatile uint32_t *)0x40032048))</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adce0a8660007c428019634fbbc606aab">  784</a></span><span class="preprocessor">#define TIMER2_TBR_R            (*((volatile uint32_t *)0x4003204C))</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a132febe904f81e92ecce07d3bfe520b0">  785</a></span><span class="preprocessor">#define TIMER2_TAV_R            (*((volatile uint32_t *)0x40032050))</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c277f9627d64db0cd804976c40586ae">  786</a></span><span class="preprocessor">#define TIMER2_TBV_R            (*((volatile uint32_t *)0x40032054))</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9391305d5752e521c17fa799325a0d67">  787</a></span><span class="preprocessor">#define TIMER2_RTCPD_R          (*((volatile uint32_t *)0x40032058))</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa496a04ca11fbc6c0d0e049a3470dbfc">  788</a></span><span class="preprocessor">#define TIMER2_TAPS_R           (*((volatile uint32_t *)0x4003205C))</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d7979ef7a2db84c7d1900b0492ceb90">  789</a></span><span class="preprocessor">#define TIMER2_TBPS_R           (*((volatile uint32_t *)0x40032060))</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8d7ec011ee52dbed07b657700a525bb">  790</a></span><span class="preprocessor">#define TIMER2_DMAEV_R          (*((volatile uint32_t *)0x4003206C))</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeba7ec8cf8112819bb64ed67c248e16c">  791</a></span><span class="preprocessor">#define TIMER2_ADCEV_R          (*((volatile uint32_t *)0x40032070))</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa683dbbcbc761a0ba35599280e761567">  792</a></span><span class="preprocessor">#define TIMER2_PP_R             (*((volatile uint32_t *)0x40032FC0))</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d151479c40adbfbc36f6ac68c984dca">  793</a></span><span class="preprocessor">#define TIMER2_CC_R             (*((volatile uint32_t *)0x40032FC8))</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">//</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// Timer registers (TIMER3)</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">//</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0465dc36fefddb37cd2676170d47291">  800</a></span><span class="preprocessor">#define TIMER3_CFG_R            (*((volatile uint32_t *)0x40033000))</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97e8dba11167bafba6bf233c5f105a03">  801</a></span><span class="preprocessor">#define TIMER3_TAMR_R           (*((volatile uint32_t *)0x40033004))</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10435bf7992a7474b1ca3f0b88e929a0">  802</a></span><span class="preprocessor">#define TIMER3_TBMR_R           (*((volatile uint32_t *)0x40033008))</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6991f2ceace793ce6bbefb4ad781ce9e">  803</a></span><span class="preprocessor">#define TIMER3_CTL_R            (*((volatile uint32_t *)0x4003300C))</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ca0bec22d8b3964cf1edfdcfccb13e1">  804</a></span><span class="preprocessor">#define TIMER3_SYNC_R           (*((volatile uint32_t *)0x40033010))</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab11c9d07576dc56ae121a14e1fddb09c">  805</a></span><span class="preprocessor">#define TIMER3_IMR_R            (*((volatile uint32_t *)0x40033018))</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b720ac36cad034603c17e69def26a26">  806</a></span><span class="preprocessor">#define TIMER3_RIS_R            (*((volatile uint32_t *)0x4003301C))</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6be224cf98e0e05b12e6a44cf7c9dc35">  807</a></span><span class="preprocessor">#define TIMER3_MIS_R            (*((volatile uint32_t *)0x40033020))</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada5c68a253b2e6b8a5ae01f6c886ae7e">  808</a></span><span class="preprocessor">#define TIMER3_ICR_R            (*((volatile uint32_t *)0x40033024))</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2336af157edf064f5348e908ccec8696">  809</a></span><span class="preprocessor">#define TIMER3_TAILR_R          (*((volatile uint32_t *)0x40033028))</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae94705a6bcfd87bd9e0c3f0f0a102193">  810</a></span><span class="preprocessor">#define TIMER3_TBILR_R          (*((volatile uint32_t *)0x4003302C))</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a474b2148263e9e4a613cf1fd86c27bc2">  811</a></span><span class="preprocessor">#define TIMER3_TAMATCHR_R       (*((volatile uint32_t *)0x40033030))</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5aa26f8c405dc10071d2efbc5fb4b7e">  812</a></span><span class="preprocessor">#define TIMER3_TBMATCHR_R       (*((volatile uint32_t *)0x40033034))</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa072b1487d8b341f358c93bbc9e4ae37">  813</a></span><span class="preprocessor">#define TIMER3_TAPR_R           (*((volatile uint32_t *)0x40033038))</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ca30facb9c6cc5c836590cc4aa4d2c1">  814</a></span><span class="preprocessor">#define TIMER3_TBPR_R           (*((volatile uint32_t *)0x4003303C))</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0eec2dfb57b6cd56e06d13f24b63cd1a">  815</a></span><span class="preprocessor">#define TIMER3_TAPMR_R          (*((volatile uint32_t *)0x40033040))</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85cdec4a928cc6cb3b4258dd1137a42d">  816</a></span><span class="preprocessor">#define TIMER3_TBPMR_R          (*((volatile uint32_t *)0x40033044))</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1dd9972c5cc5e6e14d87a36dfd165cfa">  817</a></span><span class="preprocessor">#define TIMER3_TAR_R            (*((volatile uint32_t *)0x40033048))</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3997a78363337469ea8cd3052688e82d">  818</a></span><span class="preprocessor">#define TIMER3_TBR_R            (*((volatile uint32_t *)0x4003304C))</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a243e1e6411f66bf757d3ae26a398cf3c">  819</a></span><span class="preprocessor">#define TIMER3_TAV_R            (*((volatile uint32_t *)0x40033050))</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bbcd62c6d66191c205fbc6af1d00e7c">  820</a></span><span class="preprocessor">#define TIMER3_TBV_R            (*((volatile uint32_t *)0x40033054))</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ed1df353589b167a22f34eb214090d7">  821</a></span><span class="preprocessor">#define TIMER3_RTCPD_R          (*((volatile uint32_t *)0x40033058))</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa06cd307796b1176ebc5c0f14e9f9633">  822</a></span><span class="preprocessor">#define TIMER3_TAPS_R           (*((volatile uint32_t *)0x4003305C))</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0aea4882277eb23707bdd53fa3297367">  823</a></span><span class="preprocessor">#define TIMER3_TBPS_R           (*((volatile uint32_t *)0x40033060))</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5128d2d300c9259e51dc7bd6bed5265">  824</a></span><span class="preprocessor">#define TIMER3_DMAEV_R          (*((volatile uint32_t *)0x4003306C))</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86f3e697b0963445a191ea1b38595bcd">  825</a></span><span class="preprocessor">#define TIMER3_ADCEV_R          (*((volatile uint32_t *)0x40033070))</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a805c0517f5834e0abee2ec4f218732e7">  826</a></span><span class="preprocessor">#define TIMER3_PP_R             (*((volatile uint32_t *)0x40033FC0))</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99f3b9fcf65ae35f30e32019963d3180">  827</a></span><span class="preprocessor">#define TIMER3_CC_R             (*((volatile uint32_t *)0x40033FC8))</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span> </div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span><span class="comment">//</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span><span class="comment">// Timer registers (TIMER4)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span><span class="comment">//</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57bb714cf0a4c0b535d071d26598b45c">  834</a></span><span class="preprocessor">#define TIMER4_CFG_R            (*((volatile uint32_t *)0x40034000))</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d3a11832891b0ef8425deedf4d8f696">  835</a></span><span class="preprocessor">#define TIMER4_TAMR_R           (*((volatile uint32_t *)0x40034004))</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e2243e69398780e0d4b999aff4635f4">  836</a></span><span class="preprocessor">#define TIMER4_TBMR_R           (*((volatile uint32_t *)0x40034008))</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93bd795d6c9017b3b9121fc5ccdd7748">  837</a></span><span class="preprocessor">#define TIMER4_CTL_R            (*((volatile uint32_t *)0x4003400C))</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf40f806184db0cabcfffd23435f322c">  838</a></span><span class="preprocessor">#define TIMER4_SYNC_R           (*((volatile uint32_t *)0x40034010))</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa25cb22719a62a666150845675281b5c">  839</a></span><span class="preprocessor">#define TIMER4_IMR_R            (*((volatile uint32_t *)0x40034018))</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acdf20d31c187c8717ac54981ea434710">  840</a></span><span class="preprocessor">#define TIMER4_RIS_R            (*((volatile uint32_t *)0x4003401C))</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adad93261ef858632781e2f934635bc00">  841</a></span><span class="preprocessor">#define TIMER4_MIS_R            (*((volatile uint32_t *)0x40034020))</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad142687489bf7d6861790138650d8eac">  842</a></span><span class="preprocessor">#define TIMER4_ICR_R            (*((volatile uint32_t *)0x40034024))</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6255e3aa253d134217f6f044011a9ab">  843</a></span><span class="preprocessor">#define TIMER4_TAILR_R          (*((volatile uint32_t *)0x40034028))</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad35882f23217c84a63016029d91ed59b">  844</a></span><span class="preprocessor">#define TIMER4_TBILR_R          (*((volatile uint32_t *)0x4003402C))</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24ed7bf88096b1fa4216d4599a31e264">  845</a></span><span class="preprocessor">#define TIMER4_TAMATCHR_R       (*((volatile uint32_t *)0x40034030))</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1208cd2f1429505147aa64d5f6976f54">  846</a></span><span class="preprocessor">#define TIMER4_TBMATCHR_R       (*((volatile uint32_t *)0x40034034))</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ed5df7846345082b65f50bdf0f80a0e">  847</a></span><span class="preprocessor">#define TIMER4_TAPR_R           (*((volatile uint32_t *)0x40034038))</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa0b8382aa663614458707aa14fb3184">  848</a></span><span class="preprocessor">#define TIMER4_TBPR_R           (*((volatile uint32_t *)0x4003403C))</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c860670cc4714c60a25c677bac8b9b5">  849</a></span><span class="preprocessor">#define TIMER4_TAPMR_R          (*((volatile uint32_t *)0x40034040))</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a4ff7386b18a2a0daf666c9f8714e14">  850</a></span><span class="preprocessor">#define TIMER4_TBPMR_R          (*((volatile uint32_t *)0x40034044))</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a858198c1de2a556c6f6ab553b77aed54">  851</a></span><span class="preprocessor">#define TIMER4_TAR_R            (*((volatile uint32_t *)0x40034048))</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb212950caf4e0affc53cf44bbdffa1b">  852</a></span><span class="preprocessor">#define TIMER4_TBR_R            (*((volatile uint32_t *)0x4003404C))</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99c4bbbb73bb1ca41dc98f36cb8017c4">  853</a></span><span class="preprocessor">#define TIMER4_TAV_R            (*((volatile uint32_t *)0x40034050))</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8e76fdad1ae3064246fb62a5e56a232">  854</a></span><span class="preprocessor">#define TIMER4_TBV_R            (*((volatile uint32_t *)0x40034054))</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad63d81aef53e9d9fd856ef90ce9332a2">  855</a></span><span class="preprocessor">#define TIMER4_RTCPD_R          (*((volatile uint32_t *)0x40034058))</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f67427a6c257b9d37f0c47fcf85b0fb">  856</a></span><span class="preprocessor">#define TIMER4_TAPS_R           (*((volatile uint32_t *)0x4003405C))</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a224369a2d23f15992bd67f93e9b3bdbe">  857</a></span><span class="preprocessor">#define TIMER4_TBPS_R           (*((volatile uint32_t *)0x40034060))</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace91de39049cca84b6c479a6ca4943f1">  858</a></span><span class="preprocessor">#define TIMER4_DMAEV_R          (*((volatile uint32_t *)0x4003406C))</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99bff750a103794775b455d6c919e076">  859</a></span><span class="preprocessor">#define TIMER4_ADCEV_R          (*((volatile uint32_t *)0x40034070))</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9886e71a5e84a845fb42a29a28c5f114">  860</a></span><span class="preprocessor">#define TIMER4_PP_R             (*((volatile uint32_t *)0x40034FC0))</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b6231f828b66a01811b273e21f37e84">  861</a></span><span class="preprocessor">#define TIMER4_CC_R             (*((volatile uint32_t *)0x40034FC8))</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span> </div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">//</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno">  865</span><span class="comment">// Timer registers (TIMER5)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno">  866</span><span class="comment">//</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno">  867</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c23097001a14f39c1d6d46c0d6b57ab">  868</a></span><span class="preprocessor">#define TIMER5_CFG_R            (*((volatile uint32_t *)0x40035000))</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a459babeb7f806d0e4d8d6a284996a883">  869</a></span><span class="preprocessor">#define TIMER5_TAMR_R           (*((volatile uint32_t *)0x40035004))</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3dd8c31e97917c443ec51ac02b5fdad">  870</a></span><span class="preprocessor">#define TIMER5_TBMR_R           (*((volatile uint32_t *)0x40035008))</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab78bcc5a2d07f8f2dba6c1017504c89f">  871</a></span><span class="preprocessor">#define TIMER5_CTL_R            (*((volatile uint32_t *)0x4003500C))</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8693d949c5137d7b8cc8be5c2a78a58f">  872</a></span><span class="preprocessor">#define TIMER5_SYNC_R           (*((volatile uint32_t *)0x40035010))</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bcde182d59e031e8520ee39c2cbfbfe">  873</a></span><span class="preprocessor">#define TIMER5_IMR_R            (*((volatile uint32_t *)0x40035018))</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25a532c2a15f54c1fc38f8e9075fc3d5">  874</a></span><span class="preprocessor">#define TIMER5_RIS_R            (*((volatile uint32_t *)0x4003501C))</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad957a8949698fbe85ab778bec4f348c3">  875</a></span><span class="preprocessor">#define TIMER5_MIS_R            (*((volatile uint32_t *)0x40035020))</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75e9d3e974382f2ca9862271e1ccb100">  876</a></span><span class="preprocessor">#define TIMER5_ICR_R            (*((volatile uint32_t *)0x40035024))</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac95deeaf6658d6bda3f3cf5237285bdb">  877</a></span><span class="preprocessor">#define TIMER5_TAILR_R          (*((volatile uint32_t *)0x40035028))</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8d5929d7221c8f5c82284d86683178f">  878</a></span><span class="preprocessor">#define TIMER5_TBILR_R          (*((volatile uint32_t *)0x4003502C))</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a986a4189b94a0917445d31af3c21f10b">  879</a></span><span class="preprocessor">#define TIMER5_TAMATCHR_R       (*((volatile uint32_t *)0x40035030))</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a493b87933b0ff5d5b80ff80378c9f105">  880</a></span><span class="preprocessor">#define TIMER5_TBMATCHR_R       (*((volatile uint32_t *)0x40035034))</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1132c51d99ee3a6fa02bc36a43241cfa">  881</a></span><span class="preprocessor">#define TIMER5_TAPR_R           (*((volatile uint32_t *)0x40035038))</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86f0267342ab8e84dd57f78398bf2cef">  882</a></span><span class="preprocessor">#define TIMER5_TBPR_R           (*((volatile uint32_t *)0x4003503C))</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa53f8cbcc0fba7a0bf1be009b62ee5ba">  883</a></span><span class="preprocessor">#define TIMER5_TAPMR_R          (*((volatile uint32_t *)0x40035040))</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b30d7cd9093b165d8214c33aa5b6c2b">  884</a></span><span class="preprocessor">#define TIMER5_TBPMR_R          (*((volatile uint32_t *)0x40035044))</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33ccd493841c3943447ec915d487c051">  885</a></span><span class="preprocessor">#define TIMER5_TAR_R            (*((volatile uint32_t *)0x40035048))</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c20f179d880899dd09da95cafc32132">  886</a></span><span class="preprocessor">#define TIMER5_TBR_R            (*((volatile uint32_t *)0x4003504C))</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af05a4c91430e77a1a1334c7eb8dfd9a1">  887</a></span><span class="preprocessor">#define TIMER5_TAV_R            (*((volatile uint32_t *)0x40035050))</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0322cbe9fddd91f3543841404f95cb6d">  888</a></span><span class="preprocessor">#define TIMER5_TBV_R            (*((volatile uint32_t *)0x40035054))</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee8822b62faeacc85584f4d6b5280fec">  889</a></span><span class="preprocessor">#define TIMER5_RTCPD_R          (*((volatile uint32_t *)0x40035058))</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa97fc6c79954299d23d86c742eaa0deb">  890</a></span><span class="preprocessor">#define TIMER5_TAPS_R           (*((volatile uint32_t *)0x4003505C))</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fdb374604efd87ee415fc836ee96dc3">  891</a></span><span class="preprocessor">#define TIMER5_TBPS_R           (*((volatile uint32_t *)0x40035060))</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29674ced7ada1e97dfa4249caa94d760">  892</a></span><span class="preprocessor">#define TIMER5_DMAEV_R          (*((volatile uint32_t *)0x4003506C))</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad056445c6141ab4fe3c8b48cdd0c6a0e">  893</a></span><span class="preprocessor">#define TIMER5_ADCEV_R          (*((volatile uint32_t *)0x40035070))</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08e2b77b484fae4d94fdb7b8133cbab4">  894</a></span><span class="preprocessor">#define TIMER5_PP_R             (*((volatile uint32_t *)0x40035FC0))</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade41e71727539e4f297d83b71c8ee15a">  895</a></span><span class="preprocessor">#define TIMER5_CC_R             (*((volatile uint32_t *)0x40035FC8))</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno">  896</span> </div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno">  897</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">//</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// ADC registers (ADC0)</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">//</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fb03f5073658b21061534860fbf5309">  902</a></span><span class="preprocessor">#define ADC0_ACTSS_R            (*((volatile uint32_t *)0x40038000))</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbb7ffffab3aa27286b608dca61402ed">  903</a></span><span class="preprocessor">#define ADC0_RIS_R              (*((volatile uint32_t *)0x40038004))</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a759c523f1bef1efa24c3c2593ae32b48">  904</a></span><span class="preprocessor">#define ADC0_IM_R               (*((volatile uint32_t *)0x40038008))</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac86a3b7f6969adaed6828b8365ff6630">  905</a></span><span class="preprocessor">#define ADC0_ISC_R              (*((volatile uint32_t *)0x4003800C))</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3bf72f9b9bb0749ce4df7e73520bf92f">  906</a></span><span class="preprocessor">#define ADC0_OSTAT_R            (*((volatile uint32_t *)0x40038010))</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbe8b71f91f2a7d27157669f33bdaaae">  907</a></span><span class="preprocessor">#define ADC0_EMUX_R             (*((volatile uint32_t *)0x40038014))</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff52fcc260ee71ae6633f00cf5b339f8">  908</a></span><span class="preprocessor">#define ADC0_USTAT_R            (*((volatile uint32_t *)0x40038018))</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3f97707b53f9b0e3c93c92665782f88">  909</a></span><span class="preprocessor">#define ADC0_TSSEL_R            (*((volatile uint32_t *)0x4003801C))</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a593872ac1700e157ab1c75c62b19c5e9">  910</a></span><span class="preprocessor">#define ADC0_SSPRI_R            (*((volatile uint32_t *)0x40038020))</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5205023a40b6033654f837ff0d66cbfb">  911</a></span><span class="preprocessor">#define ADC0_SPC_R              (*((volatile uint32_t *)0x40038024))</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bf60816c2a272a383c96a161daaa977">  912</a></span><span class="preprocessor">#define ADC0_PSSI_R             (*((volatile uint32_t *)0x40038028))</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab85da55f65f7a20f76b31c5beb616ed">  913</a></span><span class="preprocessor">#define ADC0_SAC_R              (*((volatile uint32_t *)0x40038030))</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacc30e11e3b6e30a797d462376eefb75">  914</a></span><span class="preprocessor">#define ADC0_DCISC_R            (*((volatile uint32_t *)0x40038034))</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0f54eae538edc01ca1c376adaca22f5">  915</a></span><span class="preprocessor">#define ADC0_CTL_R              (*((volatile uint32_t *)0x40038038))</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b845b900d6790bba299b078a5391cee">  916</a></span><span class="preprocessor">#define ADC0_SSMUX0_R           (*((volatile uint32_t *)0x40038040))</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b41d489a5ad2306be2b0cab931ef90f">  917</a></span><span class="preprocessor">#define ADC0_SSCTL0_R           (*((volatile uint32_t *)0x40038044))</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71c9df1306ee9f889949dd023e918df9">  918</a></span><span class="preprocessor">#define ADC0_SSFIFO0_R          (*((volatile uint32_t *)0x40038048))</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a3bb401d338fd70d2fdbc23ac027fca">  919</a></span><span class="preprocessor">#define ADC0_SSFSTAT0_R         (*((volatile uint32_t *)0x4003804C))</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c7fa58dc6a409bb191f2da5f4332e19">  920</a></span><span class="preprocessor">#define ADC0_SSOP0_R            (*((volatile uint32_t *)0x40038050))</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f8022fa0ae338f094434b6b4b58755a">  921</a></span><span class="preprocessor">#define ADC0_SSDC0_R            (*((volatile uint32_t *)0x40038054))</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b5a65f995b1d0fcd4cfba4cc680b11c">  922</a></span><span class="preprocessor">#define ADC0_SSEMUX0_R          (*((volatile uint32_t *)0x40038058))</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60077e27d1fd87c50501eb3d9897062b">  923</a></span><span class="preprocessor">#define ADC0_SSTSH0_R           (*((volatile uint32_t *)0x4003805C))</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab444c7f383108b96e33c1be3b061cb57">  924</a></span><span class="preprocessor">#define ADC0_SSMUX1_R           (*((volatile uint32_t *)0x40038060))</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2194e3a706cf97fd42e8ce5900d28d6f">  925</a></span><span class="preprocessor">#define ADC0_SSCTL1_R           (*((volatile uint32_t *)0x40038064))</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81d8f25823f930751419f0a071e77d61">  926</a></span><span class="preprocessor">#define ADC0_SSFIFO1_R          (*((volatile uint32_t *)0x40038068))</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a083f70ed773c8ee1f32737bedf01dfbf">  927</a></span><span class="preprocessor">#define ADC0_SSFSTAT1_R         (*((volatile uint32_t *)0x4003806C))</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6680290f04a2f2e55bfb8271fdec279f">  928</a></span><span class="preprocessor">#define ADC0_SSOP1_R            (*((volatile uint32_t *)0x40038070))</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a967bfd18f4816f6fd726489b8eb56088">  929</a></span><span class="preprocessor">#define ADC0_SSDC1_R            (*((volatile uint32_t *)0x40038074))</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ad96135ac355cc904bffe28cbde75a9">  930</a></span><span class="preprocessor">#define ADC0_SSEMUX1_R          (*((volatile uint32_t *)0x40038078))</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ca463ba2b59ce94e1c32f9af2c981fc">  931</a></span><span class="preprocessor">#define ADC0_SSTSH1_R           (*((volatile uint32_t *)0x4003807C))</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa77ec6f6a28ecc5c92d66f7aa0f08dcd">  932</a></span><span class="preprocessor">#define ADC0_SSMUX2_R           (*((volatile uint32_t *)0x40038080))</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e5941c24d74a418bf664027a929d25e">  933</a></span><span class="preprocessor">#define ADC0_SSCTL2_R           (*((volatile uint32_t *)0x40038084))</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0efd1069bce5d26f19a5cf8d7091d4e4">  934</a></span><span class="preprocessor">#define ADC0_SSFIFO2_R          (*((volatile uint32_t *)0x40038088))</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a6846f8fc2961ebe12c0db81d065b0d">  935</a></span><span class="preprocessor">#define ADC0_SSFSTAT2_R         (*((volatile uint32_t *)0x4003808C))</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf90a000a29e489baa7438d5f1b920c6">  936</a></span><span class="preprocessor">#define ADC0_SSOP2_R            (*((volatile uint32_t *)0x40038090))</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd67ad8c2d2804015fc59d96144ae329">  937</a></span><span class="preprocessor">#define ADC0_SSDC2_R            (*((volatile uint32_t *)0x40038094))</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5941b5974daf419ccf3da827800f9915">  938</a></span><span class="preprocessor">#define ADC0_SSEMUX2_R          (*((volatile uint32_t *)0x40038098))</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a823351ea3ec5a653cc62a9f16cebdf81">  939</a></span><span class="preprocessor">#define ADC0_SSTSH2_R           (*((volatile uint32_t *)0x4003809C))</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac51cee957a775dc29921e0825a22cb11">  940</a></span><span class="preprocessor">#define ADC0_SSMUX3_R           (*((volatile uint32_t *)0x400380A0))</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4ef06348796b9e22a96c00560d632fb">  941</a></span><span class="preprocessor">#define ADC0_SSCTL3_R           (*((volatile uint32_t *)0x400380A4))</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99522a49712ad1a260775a3d5ce2986b">  942</a></span><span class="preprocessor">#define ADC0_SSFIFO3_R          (*((volatile uint32_t *)0x400380A8))</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7674e933dc7acaf120ffbc4b5e86d79a">  943</a></span><span class="preprocessor">#define ADC0_SSFSTAT3_R         (*((volatile uint32_t *)0x400380AC))</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e307868314e7e3fb2327286163cf589">  944</a></span><span class="preprocessor">#define ADC0_SSOP3_R            (*((volatile uint32_t *)0x400380B0))</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb7c211d8451bc160b10e06e9d83e6d">  945</a></span><span class="preprocessor">#define ADC0_SSDC3_R            (*((volatile uint32_t *)0x400380B4))</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d90292bbceea63e95c536340eaf0d02">  946</a></span><span class="preprocessor">#define ADC0_SSEMUX3_R          (*((volatile uint32_t *)0x400380B8))</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c64de6998dadda6f5798ce77864ff67">  947</a></span><span class="preprocessor">#define ADC0_SSTSH3_R           (*((volatile uint32_t *)0x400380BC))</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acaad4f5852b6bb69342877a23bcb12d0">  948</a></span><span class="preprocessor">#define ADC0_DCRIC_R            (*((volatile uint32_t *)0x40038D00))</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9099aa9d9027f8509dcc7cf307dd717">  949</a></span><span class="preprocessor">#define ADC0_DCCTL0_R           (*((volatile uint32_t *)0x40038E00))</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8a60f7ae42b670b6a9fbdb2ea4e40c5">  950</a></span><span class="preprocessor">#define ADC0_DCCTL1_R           (*((volatile uint32_t *)0x40038E04))</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb4f361dd5f53633d12ed19f4785517f">  951</a></span><span class="preprocessor">#define ADC0_DCCTL2_R           (*((volatile uint32_t *)0x40038E08))</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a466cbb396ad5db67d8a79007ff4f3fdf">  952</a></span><span class="preprocessor">#define ADC0_DCCTL3_R           (*((volatile uint32_t *)0x40038E0C))</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8b27d672b3c1889cbf304fb07ab9195">  953</a></span><span class="preprocessor">#define ADC0_DCCTL4_R           (*((volatile uint32_t *)0x40038E10))</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45a029e6f4782ef9da2c6fab2a47aac8">  954</a></span><span class="preprocessor">#define ADC0_DCCTL5_R           (*((volatile uint32_t *)0x40038E14))</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81a1e69fb09ed6ee25ba2c6d6d3bc0de">  955</a></span><span class="preprocessor">#define ADC0_DCCTL6_R           (*((volatile uint32_t *)0x40038E18))</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09f4b18bf83dc00c0f79056eb26c11e5">  956</a></span><span class="preprocessor">#define ADC0_DCCTL7_R           (*((volatile uint32_t *)0x40038E1C))</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5322b4a3d239fceb0f763a39ad899322">  957</a></span><span class="preprocessor">#define ADC0_DCCMP0_R           (*((volatile uint32_t *)0x40038E40))</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3c4dcce6b3a43aff2231adf403623ea">  958</a></span><span class="preprocessor">#define ADC0_DCCMP1_R           (*((volatile uint32_t *)0x40038E44))</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfe5e7ba6e82a9cfd10b9181ce3225ec">  959</a></span><span class="preprocessor">#define ADC0_DCCMP2_R           (*((volatile uint32_t *)0x40038E48))</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62c336f84d286d21b19517fc05e20c16">  960</a></span><span class="preprocessor">#define ADC0_DCCMP3_R           (*((volatile uint32_t *)0x40038E4C))</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a980817b444586f17616c8e0187580fa0">  961</a></span><span class="preprocessor">#define ADC0_DCCMP4_R           (*((volatile uint32_t *)0x40038E50))</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79f70f277e1a57fa345606cc03d5f34f">  962</a></span><span class="preprocessor">#define ADC0_DCCMP5_R           (*((volatile uint32_t *)0x40038E54))</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab78288e6d72ada6b57a339982a455f87">  963</a></span><span class="preprocessor">#define ADC0_DCCMP6_R           (*((volatile uint32_t *)0x40038E58))</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa70af85e4bf8be78c3f20d3ee086a45b">  964</a></span><span class="preprocessor">#define ADC0_DCCMP7_R           (*((volatile uint32_t *)0x40038E5C))</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a958be298df213c6c57139b39d0a7feb7">  965</a></span><span class="preprocessor">#define ADC0_PP_R               (*((volatile uint32_t *)0x40038FC0))</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a0b7258666a61868ae1f485f7f7195f">  966</a></span><span class="preprocessor">#define ADC0_PC_R               (*((volatile uint32_t *)0x40038FC4))</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe24c93d3ee308cf258521520ddbf988">  967</a></span><span class="preprocessor">#define ADC0_CC_R               (*((volatile uint32_t *)0x40038FC8))</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span> </div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span><span class="comment">//</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// ADC registers (ADC1)</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">//</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6249c966c0e8208c465c0c355ffef89a">  974</a></span><span class="preprocessor">#define ADC1_ACTSS_R            (*((volatile uint32_t *)0x40039000))</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb475bea2daad12ab9c2f5337b72f5c5">  975</a></span><span class="preprocessor">#define ADC1_RIS_R              (*((volatile uint32_t *)0x40039004))</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51d6653aa00b0ab6d28cc307f69bc04a">  976</a></span><span class="preprocessor">#define ADC1_IM_R               (*((volatile uint32_t *)0x40039008))</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7a4dada2fbaa249392cde819c6f6c09">  977</a></span><span class="preprocessor">#define ADC1_ISC_R              (*((volatile uint32_t *)0x4003900C))</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a566f5ea0c4dd4e07eec54076539da6db">  978</a></span><span class="preprocessor">#define ADC1_OSTAT_R            (*((volatile uint32_t *)0x40039010))</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a998f092dbc431e6fd644b3c1a0496908">  979</a></span><span class="preprocessor">#define ADC1_EMUX_R             (*((volatile uint32_t *)0x40039014))</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4583e734eb53cc8777e01f7137581ba">  980</a></span><span class="preprocessor">#define ADC1_USTAT_R            (*((volatile uint32_t *)0x40039018))</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c394b62b1dc58ee9f37655627f6a52d">  981</a></span><span class="preprocessor">#define ADC1_TSSEL_R            (*((volatile uint32_t *)0x4003901C))</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac925fba70c7eb18d6a37aacfdc44b4b5">  982</a></span><span class="preprocessor">#define ADC1_SSPRI_R            (*((volatile uint32_t *)0x40039020))</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4575302557eb855275c2b4c3e26c5ab">  983</a></span><span class="preprocessor">#define ADC1_SPC_R              (*((volatile uint32_t *)0x40039024))</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4706d5758472c740c390ce54bb7d48e">  984</a></span><span class="preprocessor">#define ADC1_PSSI_R             (*((volatile uint32_t *)0x40039028))</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a010863f5389990d51312be0e2aa910e1">  985</a></span><span class="preprocessor">#define ADC1_SAC_R              (*((volatile uint32_t *)0x40039030))</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adac5c74f25f612a5ae824609c32ca788">  986</a></span><span class="preprocessor">#define ADC1_DCISC_R            (*((volatile uint32_t *)0x40039034))</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12f7af1e4f95fd603bb604287eb5c51c">  987</a></span><span class="preprocessor">#define ADC1_CTL_R              (*((volatile uint32_t *)0x40039038))</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67b906d3b4f67b976295b13aaa1dc1fc">  988</a></span><span class="preprocessor">#define ADC1_SSMUX0_R           (*((volatile uint32_t *)0x40039040))</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c706ae3c1ebf01eed60770750a747b5">  989</a></span><span class="preprocessor">#define ADC1_SSCTL0_R           (*((volatile uint32_t *)0x40039044))</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5ba92b9fa82a77b53d4e70af0f82ff0">  990</a></span><span class="preprocessor">#define ADC1_SSFIFO0_R          (*((volatile uint32_t *)0x40039048))</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f36a59173ac67546365e570db38d4a0">  991</a></span><span class="preprocessor">#define ADC1_SSFSTAT0_R         (*((volatile uint32_t *)0x4003904C))</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f55ae70f7d1fc9f4fe388fd765f0893">  992</a></span><span class="preprocessor">#define ADC1_SSOP0_R            (*((volatile uint32_t *)0x40039050))</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59168657fa1226ba0e5ea5318e0c894a">  993</a></span><span class="preprocessor">#define ADC1_SSDC0_R            (*((volatile uint32_t *)0x40039054))</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec470036bb1a636b07189e751b744d26">  994</a></span><span class="preprocessor">#define ADC1_SSEMUX0_R          (*((volatile uint32_t *)0x40039058))</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb0c6ce2b5dd3023bf4febec01b3338a">  995</a></span><span class="preprocessor">#define ADC1_SSTSH0_R           (*((volatile uint32_t *)0x4003905C))</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ea342fdc79f3b37be8cb895497c85e5">  996</a></span><span class="preprocessor">#define ADC1_SSMUX1_R           (*((volatile uint32_t *)0x40039060))</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add01087e03799a0ca57bead0ac1c94a7">  997</a></span><span class="preprocessor">#define ADC1_SSCTL1_R           (*((volatile uint32_t *)0x40039064))</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a042ecef1026dba234d6594a3476fde6d">  998</a></span><span class="preprocessor">#define ADC1_SSFIFO1_R          (*((volatile uint32_t *)0x40039068))</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95d5480cdcda5dec0c94e4e6e7fcefcf">  999</a></span><span class="preprocessor">#define ADC1_SSFSTAT1_R         (*((volatile uint32_t *)0x4003906C))</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a010fbd286f16893bdfde685b3d4aff81"> 1000</a></span><span class="preprocessor">#define ADC1_SSOP1_R            (*((volatile uint32_t *)0x40039070))</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12a1432da830e15ef1fbc918807d68fb"> 1001</a></span><span class="preprocessor">#define ADC1_SSDC1_R            (*((volatile uint32_t *)0x40039074))</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60a5e568e1c1d0a352325a5a178d6557"> 1002</a></span><span class="preprocessor">#define ADC1_SSEMUX1_R          (*((volatile uint32_t *)0x40039078))</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e15d2a0b239f25c2d9d420bae945fbb"> 1003</a></span><span class="preprocessor">#define ADC1_SSTSH1_R           (*((volatile uint32_t *)0x4003907C))</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aabd2073ec527254a519773d2f36c58"> 1004</a></span><span class="preprocessor">#define ADC1_SSMUX2_R           (*((volatile uint32_t *)0x40039080))</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a572f70f12dc9867de86922fac26e62e3"> 1005</a></span><span class="preprocessor">#define ADC1_SSCTL2_R           (*((volatile uint32_t *)0x40039084))</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90758d148efb67e56b141c986f9ad025"> 1006</a></span><span class="preprocessor">#define ADC1_SSFIFO2_R          (*((volatile uint32_t *)0x40039088))</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52e449b0068b306c79ae7790eb8885e9"> 1007</a></span><span class="preprocessor">#define ADC1_SSFSTAT2_R         (*((volatile uint32_t *)0x4003908C))</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72343ce01aba8b9b42d39ffe957c9d56"> 1008</a></span><span class="preprocessor">#define ADC1_SSOP2_R            (*((volatile uint32_t *)0x40039090))</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19a19b211d43007a23d617cf246dfc7e"> 1009</a></span><span class="preprocessor">#define ADC1_SSDC2_R            (*((volatile uint32_t *)0x40039094))</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e405518f229036d8801f684d8c91c8e"> 1010</a></span><span class="preprocessor">#define ADC1_SSEMUX2_R          (*((volatile uint32_t *)0x40039098))</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fa80fa076305a55490f886fde8c5701"> 1011</a></span><span class="preprocessor">#define ADC1_SSTSH2_R           (*((volatile uint32_t *)0x4003909C))</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a621471028832b986b57ccba34de6def2"> 1012</a></span><span class="preprocessor">#define ADC1_SSMUX3_R           (*((volatile uint32_t *)0x400390A0))</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4092e072d4c91963b407d6fc6c5a1f5"> 1013</a></span><span class="preprocessor">#define ADC1_SSCTL3_R           (*((volatile uint32_t *)0x400390A4))</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92e242bd0591d7d52b40c08e48459217"> 1014</a></span><span class="preprocessor">#define ADC1_SSFIFO3_R          (*((volatile uint32_t *)0x400390A8))</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fa4f7baade24bcfd267d8b28a6630f4"> 1015</a></span><span class="preprocessor">#define ADC1_SSFSTAT3_R         (*((volatile uint32_t *)0x400390AC))</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68ae80efc9a2f8c186a4ad5d57bf9214"> 1016</a></span><span class="preprocessor">#define ADC1_SSOP3_R            (*((volatile uint32_t *)0x400390B0))</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3fc7f1939cac7733f4e048cd0628e69"> 1017</a></span><span class="preprocessor">#define ADC1_SSDC3_R            (*((volatile uint32_t *)0x400390B4))</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc243771c2326e659af9b2ac3021f8f3"> 1018</a></span><span class="preprocessor">#define ADC1_SSEMUX3_R          (*((volatile uint32_t *)0x400390B8))</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a044f206e2f1b0673e93b832e1b4ed204"> 1019</a></span><span class="preprocessor">#define ADC1_SSTSH3_R           (*((volatile uint32_t *)0x400390BC))</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a001d61e27379a9a03bcb4c53a388b2be"> 1020</a></span><span class="preprocessor">#define ADC1_DCRIC_R            (*((volatile uint32_t *)0x40039D00))</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac88878de097f7a84e9c5b059fea9ddea"> 1021</a></span><span class="preprocessor">#define ADC1_DCCTL0_R           (*((volatile uint32_t *)0x40039E00))</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acecbd881190996e543951cffbe863502"> 1022</a></span><span class="preprocessor">#define ADC1_DCCTL1_R           (*((volatile uint32_t *)0x40039E04))</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3832e229e16c256ade171e7dfcb7d1c"> 1023</a></span><span class="preprocessor">#define ADC1_DCCTL2_R           (*((volatile uint32_t *)0x40039E08))</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c805a3ef5782bc1ca171b331be3a9c1"> 1024</a></span><span class="preprocessor">#define ADC1_DCCTL3_R           (*((volatile uint32_t *)0x40039E0C))</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7c3834284bba8e9059dbe3408bb49c5"> 1025</a></span><span class="preprocessor">#define ADC1_DCCTL4_R           (*((volatile uint32_t *)0x40039E10))</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40b8966fc2c326e9d16238c2f9c6a4dd"> 1026</a></span><span class="preprocessor">#define ADC1_DCCTL5_R           (*((volatile uint32_t *)0x40039E14))</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4adad26e13e107a6e7b43f8bb290993c"> 1027</a></span><span class="preprocessor">#define ADC1_DCCTL6_R           (*((volatile uint32_t *)0x40039E18))</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1965ae615cd69e14c85d834f65a0adc8"> 1028</a></span><span class="preprocessor">#define ADC1_DCCTL7_R           (*((volatile uint32_t *)0x40039E1C))</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3235569a2f72adfda5c5559eca0e552c"> 1029</a></span><span class="preprocessor">#define ADC1_DCCMP0_R           (*((volatile uint32_t *)0x40039E40))</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a230cddd47cae69270628b8d80e3989e0"> 1030</a></span><span class="preprocessor">#define ADC1_DCCMP1_R           (*((volatile uint32_t *)0x40039E44))</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5080526e41ecc58a58b7916b05ed9692"> 1031</a></span><span class="preprocessor">#define ADC1_DCCMP2_R           (*((volatile uint32_t *)0x40039E48))</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf9c2231e39bd73e86e91508eb604320"> 1032</a></span><span class="preprocessor">#define ADC1_DCCMP3_R           (*((volatile uint32_t *)0x40039E4C))</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00bd1728070654f9a9642f58d98e6b09"> 1033</a></span><span class="preprocessor">#define ADC1_DCCMP4_R           (*((volatile uint32_t *)0x40039E50))</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ccdd772938243459a8d4780218729ff"> 1034</a></span><span class="preprocessor">#define ADC1_DCCMP5_R           (*((volatile uint32_t *)0x40039E54))</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a0d32e8a63e2c411b0931b72bfb30ca"> 1035</a></span><span class="preprocessor">#define ADC1_DCCMP6_R           (*((volatile uint32_t *)0x40039E58))</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad73ae37949ab4dfe40c7be9bafe6b794"> 1036</a></span><span class="preprocessor">#define ADC1_DCCMP7_R           (*((volatile uint32_t *)0x40039E5C))</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f54b3513553fe8cf7813d4a289aba1b"> 1037</a></span><span class="preprocessor">#define ADC1_PP_R               (*((volatile uint32_t *)0x40039FC0))</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13f69c901fe85946210666ffec748a85"> 1038</a></span><span class="preprocessor">#define ADC1_PC_R               (*((volatile uint32_t *)0x40039FC4))</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2442eb6bc83129975793470c7c6d3ed6"> 1039</a></span><span class="preprocessor">#define ADC1_CC_R               (*((volatile uint32_t *)0x40039FC8))</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span> </div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">//</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">// Comparator registers (COMP)</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">//</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"> 1045</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33e654d96e3874d648fcc24096e58679"> 1046</a></span><span class="preprocessor">#define COMP_ACMIS_R            (*((volatile uint32_t *)0x4003C000))</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f47351789ce3622d9e53485f7f9702a"> 1047</a></span><span class="preprocessor">#define COMP_ACRIS_R            (*((volatile uint32_t *)0x4003C004))</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dff0af83eb8944c42a6d56d9c4d0358"> 1048</a></span><span class="preprocessor">#define COMP_ACINTEN_R          (*((volatile uint32_t *)0x4003C008))</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a58ea519ce911d0cccbc66c51c3666b"> 1049</a></span><span class="preprocessor">#define COMP_ACREFCTL_R         (*((volatile uint32_t *)0x4003C010))</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad52fa147caf419ec7f103ab2ff3f3964"> 1050</a></span><span class="preprocessor">#define COMP_ACSTAT0_R          (*((volatile uint32_t *)0x4003C020))</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c3c7408cfca57aadb5d2aaecf1d398d"> 1051</a></span><span class="preprocessor">#define COMP_ACCTL0_R           (*((volatile uint32_t *)0x4003C024))</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fac9b891fc7f4d46a4b2073d5904639"> 1052</a></span><span class="preprocessor">#define COMP_ACSTAT1_R          (*((volatile uint32_t *)0x4003C040))</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7953d3e07e207f3cc2120f06af1e7ade"> 1053</a></span><span class="preprocessor">#define COMP_ACCTL1_R           (*((volatile uint32_t *)0x4003C044))</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b7e4eecef5e61411ecea2b1bd9659ea"> 1054</a></span><span class="preprocessor">#define COMP_ACSTAT2_R          (*((volatile uint32_t *)0x4003C060))</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90ca9dd6507c0883e75db5935017eb06"> 1055</a></span><span class="preprocessor">#define COMP_ACCTL2_R           (*((volatile uint32_t *)0x4003C064))</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4dd2528b48cab885efa72163ac853bcc"> 1056</a></span><span class="preprocessor">#define COMP_PP_R               (*((volatile uint32_t *)0x4003CFC0))</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span> </div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">//</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">// CAN registers (CAN0)</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">//</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10d55edf5ced8ed95c331d281c5bd28c"> 1063</a></span><span class="preprocessor">#define CAN0_CTL_R              (*((volatile uint32_t *)0x40040000))</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad02b56590aa82693156916591d7ec2e6"> 1064</a></span><span class="preprocessor">#define CAN0_STS_R              (*((volatile uint32_t *)0x40040004))</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae72eacf04798a67203b063c2b662311b"> 1065</a></span><span class="preprocessor">#define CAN0_ERR_R              (*((volatile uint32_t *)0x40040008))</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af358adb81885e6a9b31ada14fa59c7d6"> 1066</a></span><span class="preprocessor">#define CAN0_BIT_R              (*((volatile uint32_t *)0x4004000C))</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6046eed375ae1eeb5d31c1c4cae251c"> 1067</a></span><span class="preprocessor">#define CAN0_INT_R              (*((volatile uint32_t *)0x40040010))</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a378c882bc7473c89dbe93e74d9c5b3f9"> 1068</a></span><span class="preprocessor">#define CAN0_TST_R              (*((volatile uint32_t *)0x40040014))</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a260c8578b6bfa49153a06ba64145cb9e"> 1069</a></span><span class="preprocessor">#define CAN0_BRPE_R             (*((volatile uint32_t *)0x40040018))</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b840f092ff8da4986f3550b70fa7867"> 1070</a></span><span class="preprocessor">#define CAN0_IF1CRQ_R           (*((volatile uint32_t *)0x40040020))</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9480f0c314cf90e8df6e7d6ce4e6bb73"> 1071</a></span><span class="preprocessor">#define CAN0_IF1CMSK_R          (*((volatile uint32_t *)0x40040024))</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21fa2d54e44741780f717aaea82e1cec"> 1072</a></span><span class="preprocessor">#define CAN0_IF1MSK1_R          (*((volatile uint32_t *)0x40040028))</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99b5b5d7ae31705178e3c57aaec8f068"> 1073</a></span><span class="preprocessor">#define CAN0_IF1MSK2_R          (*((volatile uint32_t *)0x4004002C))</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d833538f2d532dcbc1550dc67ba3e9b"> 1074</a></span><span class="preprocessor">#define CAN0_IF1ARB1_R          (*((volatile uint32_t *)0x40040030))</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73f30179438c89a4dcb5fc25720894a3"> 1075</a></span><span class="preprocessor">#define CAN0_IF1ARB2_R          (*((volatile uint32_t *)0x40040034))</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d348961fd0a888209354ff88f795564"> 1076</a></span><span class="preprocessor">#define CAN0_IF1MCTL_R          (*((volatile uint32_t *)0x40040038))</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b1fd482971131985f19b8ebbaa5695c"> 1077</a></span><span class="preprocessor">#define CAN0_IF1DA1_R           (*((volatile uint32_t *)0x4004003C))</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06c9e18c66445cc5659bcc517c86f5af"> 1078</a></span><span class="preprocessor">#define CAN0_IF1DA2_R           (*((volatile uint32_t *)0x40040040))</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afab23b06feab287e131f64394d7d63b2"> 1079</a></span><span class="preprocessor">#define CAN0_IF1DB1_R           (*((volatile uint32_t *)0x40040044))</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa61bf924b91564fa8e19c37765056143"> 1080</a></span><span class="preprocessor">#define CAN0_IF1DB2_R           (*((volatile uint32_t *)0x40040048))</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85d6cee75b6c766bf18dd12fd26deb0f"> 1081</a></span><span class="preprocessor">#define CAN0_IF2CRQ_R           (*((volatile uint32_t *)0x40040080))</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92660f81122246a2794b590778bc889a"> 1082</a></span><span class="preprocessor">#define CAN0_IF2CMSK_R          (*((volatile uint32_t *)0x40040084))</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad67a212f8b18b3fe49b0f1dc02652969"> 1083</a></span><span class="preprocessor">#define CAN0_IF2MSK1_R          (*((volatile uint32_t *)0x40040088))</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46fc286caa60ef2644fe8e8cd18ced2b"> 1084</a></span><span class="preprocessor">#define CAN0_IF2MSK2_R          (*((volatile uint32_t *)0x4004008C))</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a284024bb9e3a3b6dccf45463f401d636"> 1085</a></span><span class="preprocessor">#define CAN0_IF2ARB1_R          (*((volatile uint32_t *)0x40040090))</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeac233f58c47ee8c663c24a305e384a1"> 1086</a></span><span class="preprocessor">#define CAN0_IF2ARB2_R          (*((volatile uint32_t *)0x40040094))</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a639c1488423cf0ea65b7ce6fff47464c"> 1087</a></span><span class="preprocessor">#define CAN0_IF2MCTL_R          (*((volatile uint32_t *)0x40040098))</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61f5f229262da6c4d23bf2f86842f972"> 1088</a></span><span class="preprocessor">#define CAN0_IF2DA1_R           (*((volatile uint32_t *)0x4004009C))</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a055561f6a38aa81309e3e1d75c5415bb"> 1089</a></span><span class="preprocessor">#define CAN0_IF2DA2_R           (*((volatile uint32_t *)0x400400A0))</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad84eedd41a1ad8cbc60828b28719bd80"> 1090</a></span><span class="preprocessor">#define CAN0_IF2DB1_R           (*((volatile uint32_t *)0x400400A4))</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae457d90eedcff41b6e97d569a51b32c"> 1091</a></span><span class="preprocessor">#define CAN0_IF2DB2_R           (*((volatile uint32_t *)0x400400A8))</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a548a183ec97a5e356d544799cd33b11e"> 1092</a></span><span class="preprocessor">#define CAN0_TXRQ1_R            (*((volatile uint32_t *)0x40040100))</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accc86593605e2870c81b212456683700"> 1093</a></span><span class="preprocessor">#define CAN0_TXRQ2_R            (*((volatile uint32_t *)0x40040104))</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c9724b117fc465bcb0b6295508be489"> 1094</a></span><span class="preprocessor">#define CAN0_NWDA1_R            (*((volatile uint32_t *)0x40040120))</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac40a58da450a92defce1bec97d782a58"> 1095</a></span><span class="preprocessor">#define CAN0_NWDA2_R            (*((volatile uint32_t *)0x40040124))</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4869f65cd7a7ce2900224ecae2b32c84"> 1096</a></span><span class="preprocessor">#define CAN0_MSG1INT_R          (*((volatile uint32_t *)0x40040140))</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0181807e4a5ff4c04a014734fcfda81"> 1097</a></span><span class="preprocessor">#define CAN0_MSG2INT_R          (*((volatile uint32_t *)0x40040144))</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0683e8c6f384c394d33f62e30109ddc3"> 1098</a></span><span class="preprocessor">#define CAN0_MSG1VAL_R          (*((volatile uint32_t *)0x40040160))</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48c84f4da4c636a997607823f8acf66e"> 1099</a></span><span class="preprocessor">#define CAN0_MSG2VAL_R          (*((volatile uint32_t *)0x40040164))</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span> </div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">//</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span><span class="comment">// CAN registers (CAN1)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span><span class="comment">//</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae97edfa1a42db6d08f563dfb734eec84"> 1106</a></span><span class="preprocessor">#define CAN1_CTL_R              (*((volatile uint32_t *)0x40041000))</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44e0b97641fb1a36eaa0bc11c6658b84"> 1107</a></span><span class="preprocessor">#define CAN1_STS_R              (*((volatile uint32_t *)0x40041004))</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73952d8eeaa70b6fff5143511fc17d13"> 1108</a></span><span class="preprocessor">#define CAN1_ERR_R              (*((volatile uint32_t *)0x40041008))</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacf1817a8b4827f87d1c8d546601d7eb"> 1109</a></span><span class="preprocessor">#define CAN1_BIT_R              (*((volatile uint32_t *)0x4004100C))</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f960397781244d3f1f33d82a606d413"> 1110</a></span><span class="preprocessor">#define CAN1_INT_R              (*((volatile uint32_t *)0x40041010))</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9a377a4549c22fed6ecdf73ef70c1fb"> 1111</a></span><span class="preprocessor">#define CAN1_TST_R              (*((volatile uint32_t *)0x40041014))</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22c2461fa98c6519a625f7ae2030d98d"> 1112</a></span><span class="preprocessor">#define CAN1_BRPE_R             (*((volatile uint32_t *)0x40041018))</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a840860c13e76590183642ec787b03abe"> 1113</a></span><span class="preprocessor">#define CAN1_IF1CRQ_R           (*((volatile uint32_t *)0x40041020))</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad770c2cf7ed29af52bcff8744de49d2b"> 1114</a></span><span class="preprocessor">#define CAN1_IF1CMSK_R          (*((volatile uint32_t *)0x40041024))</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9105423f278d17d2e7402590ff471197"> 1115</a></span><span class="preprocessor">#define CAN1_IF1MSK1_R          (*((volatile uint32_t *)0x40041028))</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d8a846b2709ec1019321d8e1a415202"> 1116</a></span><span class="preprocessor">#define CAN1_IF1MSK2_R          (*((volatile uint32_t *)0x4004102C))</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0dd6dc7bbe8ce07443acc3d5dbdf72a1"> 1117</a></span><span class="preprocessor">#define CAN1_IF1ARB1_R          (*((volatile uint32_t *)0x40041030))</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7a5d165c7a752d2ceab9a4571e2f0cc"> 1118</a></span><span class="preprocessor">#define CAN1_IF1ARB2_R          (*((volatile uint32_t *)0x40041034))</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a682e7fa283034cf8a4d6e3423f0bf064"> 1119</a></span><span class="preprocessor">#define CAN1_IF1MCTL_R          (*((volatile uint32_t *)0x40041038))</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1fbafaf2fbd0f2cb932679e996f271a"> 1120</a></span><span class="preprocessor">#define CAN1_IF1DA1_R           (*((volatile uint32_t *)0x4004103C))</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a862a4a0e184b42975f97885711d70369"> 1121</a></span><span class="preprocessor">#define CAN1_IF1DA2_R           (*((volatile uint32_t *)0x40041040))</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab71df84f959cc210acd473100302837c"> 1122</a></span><span class="preprocessor">#define CAN1_IF1DB1_R           (*((volatile uint32_t *)0x40041044))</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef99541d6a07d760a002864fd30429e7"> 1123</a></span><span class="preprocessor">#define CAN1_IF1DB2_R           (*((volatile uint32_t *)0x40041048))</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4337c377ae4ca57a2a769b53a6f3ebf1"> 1124</a></span><span class="preprocessor">#define CAN1_IF2CRQ_R           (*((volatile uint32_t *)0x40041080))</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a129fc46a38f809418c5fbeaf1b73af67"> 1125</a></span><span class="preprocessor">#define CAN1_IF2CMSK_R          (*((volatile uint32_t *)0x40041084))</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e4d01942b224e0d68683067f15ebdf0"> 1126</a></span><span class="preprocessor">#define CAN1_IF2MSK1_R          (*((volatile uint32_t *)0x40041088))</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59c02deb9edb9529d016a02b14352f98"> 1127</a></span><span class="preprocessor">#define CAN1_IF2MSK2_R          (*((volatile uint32_t *)0x4004108C))</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9c741ce132ef0acc04d9d4a3ad94382"> 1128</a></span><span class="preprocessor">#define CAN1_IF2ARB1_R          (*((volatile uint32_t *)0x40041090))</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac22ddfb37ffb8c6a7714e00a3089ef56"> 1129</a></span><span class="preprocessor">#define CAN1_IF2ARB2_R          (*((volatile uint32_t *)0x40041094))</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68c48d8c1d110c8f8ae51ef370706a4d"> 1130</a></span><span class="preprocessor">#define CAN1_IF2MCTL_R          (*((volatile uint32_t *)0x40041098))</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80243e3d1a12eb9d1ffcc8e57865b803"> 1131</a></span><span class="preprocessor">#define CAN1_IF2DA1_R           (*((volatile uint32_t *)0x4004109C))</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a214efab3c78082deddda47b9c8c2495f"> 1132</a></span><span class="preprocessor">#define CAN1_IF2DA2_R           (*((volatile uint32_t *)0x400410A0))</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90487abca865aaf53e77c989a788ca7c"> 1133</a></span><span class="preprocessor">#define CAN1_IF2DB1_R           (*((volatile uint32_t *)0x400410A4))</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70d3791178dc1329db437013554bb7e1"> 1134</a></span><span class="preprocessor">#define CAN1_IF2DB2_R           (*((volatile uint32_t *)0x400410A8))</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addaf61fb8331085373b07c0de241ab82"> 1135</a></span><span class="preprocessor">#define CAN1_TXRQ1_R            (*((volatile uint32_t *)0x40041100))</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a599b6bba0c9d8ce4ecc1e447feef113f"> 1136</a></span><span class="preprocessor">#define CAN1_TXRQ2_R            (*((volatile uint32_t *)0x40041104))</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78564f8b48cfda5240ddf7083fa7f7de"> 1137</a></span><span class="preprocessor">#define CAN1_NWDA1_R            (*((volatile uint32_t *)0x40041120))</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a547ff7e5c2f526a49c43ff4fb1fb5868"> 1138</a></span><span class="preprocessor">#define CAN1_NWDA2_R            (*((volatile uint32_t *)0x40041124))</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65cfa1fa5b1dfe5894bebe7726b241e3"> 1139</a></span><span class="preprocessor">#define CAN1_MSG1INT_R          (*((volatile uint32_t *)0x40041140))</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f5945ab379bd9b3b0066e6c0428715c"> 1140</a></span><span class="preprocessor">#define CAN1_MSG2INT_R          (*((volatile uint32_t *)0x40041144))</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5a5c97d4999bb3fdd7ea5783b7663d3"> 1141</a></span><span class="preprocessor">#define CAN1_MSG1VAL_R          (*((volatile uint32_t *)0x40041160))</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60dddab965e0b378af58f3d0be092b1a"> 1142</a></span><span class="preprocessor">#define CAN1_MSG2VAL_R          (*((volatile uint32_t *)0x40041164))</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span> </div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span><span class="comment">//</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span><span class="comment">// Univeral Serial Bus registers (USB0)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span><span class="comment">//</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a9ce516b6ab51850122bd35f92c38aa"> 1149</a></span><span class="preprocessor">#define USB0_FADDR_R            (*((volatile uint8_t *)0x40050000))</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6470e3679d4a41853bd1dcb9c7743903"> 1150</a></span><span class="preprocessor">#define USB0_POWER_R            (*((volatile uint8_t *)0x40050001))</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7e801f365c2a6b40ac80b21bec1de76"> 1151</a></span><span class="preprocessor">#define USB0_TXIS_R             (*((volatile uint16_t *)0x40050002))</span></div>
<div class="line"><a id="l01152" name="l01152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada86a5e5e5a659d15da348cc49f58b50"> 1152</a></span><span class="preprocessor">#define USB0_RXIS_R             (*((volatile uint16_t *)0x40050004))</span></div>
<div class="line"><a id="l01153" name="l01153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14fed7b1923fcbc21d0d899a555834af"> 1153</a></span><span class="preprocessor">#define USB0_TXIE_R             (*((volatile uint16_t *)0x40050006))</span></div>
<div class="line"><a id="l01154" name="l01154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2927724143c9a7682cd31432ca61e2b"> 1154</a></span><span class="preprocessor">#define USB0_RXIE_R             (*((volatile uint16_t *)0x40050008))</span></div>
<div class="line"><a id="l01155" name="l01155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a158a607e25264b05d6e832e55715e507"> 1155</a></span><span class="preprocessor">#define USB0_IS_R               (*((volatile uint8_t *)0x4005000A))</span></div>
<div class="line"><a id="l01156" name="l01156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa627c70e066e8875336ebd7d90a545a0"> 1156</a></span><span class="preprocessor">#define USB0_IE_R               (*((volatile uint8_t *)0x4005000B))</span></div>
<div class="line"><a id="l01157" name="l01157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e4a5848d50dcd35bdccee56d1c2a479"> 1157</a></span><span class="preprocessor">#define USB0_FRAME_R            (*((volatile uint16_t *)0x4005000C))</span></div>
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0afee3c2ad0e28ebfd05c0da60d388d8"> 1158</a></span><span class="preprocessor">#define USB0_EPIDX_R            (*((volatile uint8_t *)0x4005000E))</span></div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0d48bad11c3b8bde5aa49475f46c2f0"> 1159</a></span><span class="preprocessor">#define USB0_TEST_R             (*((volatile uint8_t *)0x4005000F))</span></div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3eb35d40cc3715bb7235a75e54c18cc3"> 1160</a></span><span class="preprocessor">#define USB0_FIFO0_R            (*((volatile uint32_t *)0x40050020))</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e02b24b81cce25755700e9c4a9a32d6"> 1161</a></span><span class="preprocessor">#define USB0_FIFO1_R            (*((volatile uint32_t *)0x40050024))</span></div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeb8f9fc59db3c565a9dedbb0b3c77ef"> 1162</a></span><span class="preprocessor">#define USB0_FIFO2_R            (*((volatile uint32_t *)0x40050028))</span></div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae69620d118d05161a3e10e78ab63e91f"> 1163</a></span><span class="preprocessor">#define USB0_FIFO3_R            (*((volatile uint32_t *)0x4005002C))</span></div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8863995f8116433e585dc49ba01750dc"> 1164</a></span><span class="preprocessor">#define USB0_FIFO4_R            (*((volatile uint32_t *)0x40050030))</span></div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb915a750a60f1636b4672e4ccf1aca2"> 1165</a></span><span class="preprocessor">#define USB0_FIFO5_R            (*((volatile uint32_t *)0x40050034))</span></div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74c32e422ba0473e19ea07ca3f9e7786"> 1166</a></span><span class="preprocessor">#define USB0_FIFO6_R            (*((volatile uint32_t *)0x40050038))</span></div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af894100385e2e5cdaec15e42785d9543"> 1167</a></span><span class="preprocessor">#define USB0_FIFO7_R            (*((volatile uint32_t *)0x4005003C))</span></div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4a5e840e98ad5f008aa07a5b699f8bc"> 1168</a></span><span class="preprocessor">#define USB0_DEVCTL_R           (*((volatile uint8_t *)0x40050060))</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c49e4af2ae1c7dfab8059b654dfd530"> 1169</a></span><span class="preprocessor">#define USB0_CCONF_R            (*((volatile uint8_t *)0x40050061))</span></div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cee2e0390bad218db37c7d4c0ec7969"> 1170</a></span><span class="preprocessor">#define USB0_TXFIFOSZ_R         (*((volatile uint8_t *)0x40050062))</span></div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19fb648af4c7e863873f70499abdb331"> 1171</a></span><span class="preprocessor">#define USB0_RXFIFOSZ_R         (*((volatile uint8_t *)0x40050063))</span></div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fe1d117f5bb1ae4b065421f9ede40bd"> 1172</a></span><span class="preprocessor">#define USB0_TXFIFOADD_R        (*((volatile uint16_t *)0x40050064))</span></div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cf0d01322112436e6f4f9f3c67461e5"> 1173</a></span><span class="preprocessor">#define USB0_RXFIFOADD_R        (*((volatile uint16_t *)0x40050066))</span></div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6db5b8cd12f0822ebff9fe4898e2fc9"> 1174</a></span><span class="preprocessor">#define USB0_ULPIVBUSCTL_R      (*((volatile uint8_t *)0x40050070))</span></div>
<div class="line"><a id="l01175" name="l01175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed411e5a0b938c0d2d0068e506d9819f"> 1175</a></span><span class="preprocessor">#define USB0_ULPIREGDATA_R      (*((volatile uint8_t *)0x40050074))</span></div>
<div class="line"><a id="l01176" name="l01176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c23c7d9ec1abfdcbb373eabd27a31a5"> 1176</a></span><span class="preprocessor">#define USB0_ULPIREGADDR_R      (*((volatile uint8_t *)0x40050075))</span></div>
<div class="line"><a id="l01177" name="l01177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3718ebf142d841f82a00482f6734abc0"> 1177</a></span><span class="preprocessor">#define USB0_ULPIREGCTL_R       (*((volatile uint8_t *)0x40050076))</span></div>
<div class="line"><a id="l01178" name="l01178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3138e9e062e2a6438a8fa557b904b73e"> 1178</a></span><span class="preprocessor">#define USB0_EPINFO_R           (*((volatile uint8_t *)0x40050078))</span></div>
<div class="line"><a id="l01179" name="l01179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c27e236444338f532722ff5bda16777"> 1179</a></span><span class="preprocessor">#define USB0_RAMINFO_R          (*((volatile uint8_t *)0x40050079))</span></div>
<div class="line"><a id="l01180" name="l01180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39c21ec02002731bfd51c5de40288f95"> 1180</a></span><span class="preprocessor">#define USB0_CONTIM_R           (*((volatile uint8_t *)0x4005007A))</span></div>
<div class="line"><a id="l01181" name="l01181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b05766f03ce99fd311084e89c73a615"> 1181</a></span><span class="preprocessor">#define USB0_VPLEN_R            (*((volatile uint8_t *)0x4005007B))</span></div>
<div class="line"><a id="l01182" name="l01182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cfbe26ccb63991ac6d2567a6724a914"> 1182</a></span><span class="preprocessor">#define USB0_HSEOF_R            (*((volatile uint8_t *)0x4005007C))</span></div>
<div class="line"><a id="l01183" name="l01183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad54db3201d23e7d8dbe73f55b766c4e4"> 1183</a></span><span class="preprocessor">#define USB0_FSEOF_R            (*((volatile uint8_t *)0x4005007D))</span></div>
<div class="line"><a id="l01184" name="l01184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adaa852ccf20c4d58d3c1c0b5f038b8da"> 1184</a></span><span class="preprocessor">#define USB0_LSEOF_R            (*((volatile uint8_t *)0x4005007E))</span></div>
<div class="line"><a id="l01185" name="l01185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19e3c7949a4daa583ceb40a72637b582"> 1185</a></span><span class="preprocessor">#define USB0_TXFUNCADDR0_R      (*((volatile uint8_t *)0x40050080))</span></div>
<div class="line"><a id="l01186" name="l01186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37bb026d99fc71db8e9c7aef51da88af"> 1186</a></span><span class="preprocessor">#define USB0_TXHUBADDR0_R       (*((volatile uint8_t *)0x40050082))</span></div>
<div class="line"><a id="l01187" name="l01187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9b41acb41d888ffc61ecc237c9ced33"> 1187</a></span><span class="preprocessor">#define USB0_TXHUBPORT0_R       (*((volatile uint8_t *)0x40050083))</span></div>
<div class="line"><a id="l01188" name="l01188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78f91b90a302fd042cdc98555b069539"> 1188</a></span><span class="preprocessor">#define USB0_TXFUNCADDR1_R      (*((volatile uint8_t *)0x40050088))</span></div>
<div class="line"><a id="l01189" name="l01189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae34a8e9b1a3a9a083217632b6f77f36b"> 1189</a></span><span class="preprocessor">#define USB0_TXHUBADDR1_R       (*((volatile uint8_t *)0x4005008A))</span></div>
<div class="line"><a id="l01190" name="l01190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0808065f40c8f69376c43609e2010f4b"> 1190</a></span><span class="preprocessor">#define USB0_TXHUBPORT1_R       (*((volatile uint8_t *)0x4005008B))</span></div>
<div class="line"><a id="l01191" name="l01191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59e9e75185fafdd5e9d9b0d997936da9"> 1191</a></span><span class="preprocessor">#define USB0_RXFUNCADDR1_R      (*((volatile uint8_t *)0x4005008C))</span></div>
<div class="line"><a id="l01192" name="l01192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a973d60afc75e018cc3149546c511db68"> 1192</a></span><span class="preprocessor">#define USB0_RXHUBADDR1_R       (*((volatile uint8_t *)0x4005008E))</span></div>
<div class="line"><a id="l01193" name="l01193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77094f6ce187931526df21cd10e26144"> 1193</a></span><span class="preprocessor">#define USB0_RXHUBPORT1_R       (*((volatile uint8_t *)0x4005008F))</span></div>
<div class="line"><a id="l01194" name="l01194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbeba9b7b9e025c3f824737317ea2729"> 1194</a></span><span class="preprocessor">#define USB0_TXFUNCADDR2_R      (*((volatile uint8_t *)0x40050090))</span></div>
<div class="line"><a id="l01195" name="l01195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8e1dde3a3f639a48f77bc351feb746b"> 1195</a></span><span class="preprocessor">#define USB0_TXHUBADDR2_R       (*((volatile uint8_t *)0x40050092))</span></div>
<div class="line"><a id="l01196" name="l01196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74f05defbb6116a69ad7b8b7129e134a"> 1196</a></span><span class="preprocessor">#define USB0_TXHUBPORT2_R       (*((volatile uint8_t *)0x40050093))</span></div>
<div class="line"><a id="l01197" name="l01197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9d23abd545f847d62ebaba6563a40a7"> 1197</a></span><span class="preprocessor">#define USB0_RXFUNCADDR2_R      (*((volatile uint8_t *)0x40050094))</span></div>
<div class="line"><a id="l01198" name="l01198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af20a4315818ced137d3539179a819ee9"> 1198</a></span><span class="preprocessor">#define USB0_RXHUBADDR2_R       (*((volatile uint8_t *)0x40050096))</span></div>
<div class="line"><a id="l01199" name="l01199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ce3a6b790494330d33e26dbc2dfac7e"> 1199</a></span><span class="preprocessor">#define USB0_RXHUBPORT2_R       (*((volatile uint8_t *)0x40050097))</span></div>
<div class="line"><a id="l01200" name="l01200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1df83481df2a33426ba4b45466cd3a74"> 1200</a></span><span class="preprocessor">#define USB0_TXFUNCADDR3_R      (*((volatile uint8_t *)0x40050098))</span></div>
<div class="line"><a id="l01201" name="l01201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0575211140870219d317fed96bd73028"> 1201</a></span><span class="preprocessor">#define USB0_TXHUBADDR3_R       (*((volatile uint8_t *)0x4005009A))</span></div>
<div class="line"><a id="l01202" name="l01202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b44cf9dc2a9de59fa1ec360de549e31"> 1202</a></span><span class="preprocessor">#define USB0_TXHUBPORT3_R       (*((volatile uint8_t *)0x4005009B))</span></div>
<div class="line"><a id="l01203" name="l01203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a524e0d9b83d3ae3dade9e315e85f169e"> 1203</a></span><span class="preprocessor">#define USB0_RXFUNCADDR3_R      (*((volatile uint8_t *)0x4005009C))</span></div>
<div class="line"><a id="l01204" name="l01204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad61d4fa46bb389492d4b9d0941326e6e"> 1204</a></span><span class="preprocessor">#define USB0_RXHUBADDR3_R       (*((volatile uint8_t *)0x4005009E))</span></div>
<div class="line"><a id="l01205" name="l01205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a524d6ed473aadeee7df54001d2064d80"> 1205</a></span><span class="preprocessor">#define USB0_RXHUBPORT3_R       (*((volatile uint8_t *)0x4005009F))</span></div>
<div class="line"><a id="l01206" name="l01206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ee00ca0c321d3be44cb4361af518c46"> 1206</a></span><span class="preprocessor">#define USB0_TXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A0))</span></div>
<div class="line"><a id="l01207" name="l01207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a888ece8bcdb20ef7db76a92cfd7bd012"> 1207</a></span><span class="preprocessor">#define USB0_TXHUBADDR4_R       (*((volatile uint8_t *)0x400500A2))</span></div>
<div class="line"><a id="l01208" name="l01208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed196cb31c7c4c4b24faf107b0bf21ea"> 1208</a></span><span class="preprocessor">#define USB0_TXHUBPORT4_R       (*((volatile uint8_t *)0x400500A3))</span></div>
<div class="line"><a id="l01209" name="l01209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bc25478385e837f95bf3cc0ebd9371e"> 1209</a></span><span class="preprocessor">#define USB0_RXFUNCADDR4_R      (*((volatile uint8_t *)0x400500A4))</span></div>
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d1b7e192eafa1ead40c6cbc4e4c6b20"> 1210</a></span><span class="preprocessor">#define USB0_RXHUBADDR4_R       (*((volatile uint8_t *)0x400500A6))</span></div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6aeee1429755f76364bfeafa83dae7b"> 1211</a></span><span class="preprocessor">#define USB0_RXHUBPORT4_R       (*((volatile uint8_t *)0x400500A7))</span></div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a563f3ad661009802b16fca1cc8c5102e"> 1212</a></span><span class="preprocessor">#define USB0_TXFUNCADDR5_R      (*((volatile uint8_t *)0x400500A8))</span></div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a026c2fc0b529dbb077999e431de2aa34"> 1213</a></span><span class="preprocessor">#define USB0_TXHUBADDR5_R       (*((volatile uint8_t *)0x400500AA))</span></div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a204f99a342513ba36479ad37e74133d9"> 1214</a></span><span class="preprocessor">#define USB0_TXHUBPORT5_R       (*((volatile uint8_t *)0x400500AB))</span></div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cd55a647752edba27cf5a2f2eed2af8"> 1215</a></span><span class="preprocessor">#define USB0_RXFUNCADDR5_R      (*((volatile uint8_t *)0x400500AC))</span></div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1112250c684ff4fc04a4cf9697f56735"> 1216</a></span><span class="preprocessor">#define USB0_RXHUBADDR5_R       (*((volatile uint8_t *)0x400500AE))</span></div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a361463629fd7f498ecaf257bb5b69982"> 1217</a></span><span class="preprocessor">#define USB0_RXHUBPORT5_R       (*((volatile uint8_t *)0x400500AF))</span></div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76cc13b7589573a9219c780ca0d9bc97"> 1218</a></span><span class="preprocessor">#define USB0_TXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B0))</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc89724c644a1c2b1a1ef680dab40f86"> 1219</a></span><span class="preprocessor">#define USB0_TXHUBADDR6_R       (*((volatile uint8_t *)0x400500B2))</span></div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a747922689ee6ce7528f134de6e5947b5"> 1220</a></span><span class="preprocessor">#define USB0_TXHUBPORT6_R       (*((volatile uint8_t *)0x400500B3))</span></div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a847bdf1a3ca49cae02b663ef09e222ca"> 1221</a></span><span class="preprocessor">#define USB0_RXFUNCADDR6_R      (*((volatile uint8_t *)0x400500B4))</span></div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25ac2d13e3aaf555ee2b67527f77e8ac"> 1222</a></span><span class="preprocessor">#define USB0_RXHUBADDR6_R       (*((volatile uint8_t *)0x400500B6))</span></div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e7c8d5fd1a4c0d97e8667a2faf09be0"> 1223</a></span><span class="preprocessor">#define USB0_RXHUBPORT6_R       (*((volatile uint8_t *)0x400500B7))</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af99d28d82c6c74fe78f1e1f241765445"> 1224</a></span><span class="preprocessor">#define USB0_TXFUNCADDR7_R      (*((volatile uint8_t *)0x400500B8))</span></div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58ff0fe0d84870ff39e5c8ed0863b926"> 1225</a></span><span class="preprocessor">#define USB0_TXHUBADDR7_R       (*((volatile uint8_t *)0x400500BA))</span></div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d0099284865ffbf57c2adda17cc566b"> 1226</a></span><span class="preprocessor">#define USB0_TXHUBPORT7_R       (*((volatile uint8_t *)0x400500BB))</span></div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ccc75371beefa4d39a34675ee679428"> 1227</a></span><span class="preprocessor">#define USB0_RXFUNCADDR7_R      (*((volatile uint8_t *)0x400500BC))</span></div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf06c4c6306d1d104937807412530703"> 1228</a></span><span class="preprocessor">#define USB0_RXHUBADDR7_R       (*((volatile uint8_t *)0x400500BE))</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb0a638a7f2fb20b94b028958652cc31"> 1229</a></span><span class="preprocessor">#define USB0_RXHUBPORT7_R       (*((volatile uint8_t *)0x400500BF))</span></div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d494d552cb4afea57d316c556f8667d"> 1230</a></span><span class="preprocessor">#define USB0_CSRL0_R            (*((volatile uint8_t *)0x40050102))</span></div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b579753d29c6b837ce002cc5020adfc"> 1231</a></span><span class="preprocessor">#define USB0_CSRH0_R            (*((volatile uint8_t *)0x40050103))</span></div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82e74a94dc0d7f5b2c3922257f2c73b6"> 1232</a></span><span class="preprocessor">#define USB0_COUNT0_R           (*((volatile uint8_t *)0x40050108))</span></div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3e02de94b63c078f84cfcee1689c818"> 1233</a></span><span class="preprocessor">#define USB0_TYPE0_R            (*((volatile uint8_t *)0x4005010A))</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f8186af75a02b17b2ff18842cac0bbc"> 1234</a></span><span class="preprocessor">#define USB0_NAKLMT_R           (*((volatile uint8_t *)0x4005010B))</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e4b7a726a92fb1490e39bc91d3eab83"> 1235</a></span><span class="preprocessor">#define USB0_TXMAXP1_R          (*((volatile uint16_t *)0x40050110))</span></div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ec6f9c6cc71ddafd2af5fe7bcfd82ef"> 1236</a></span><span class="preprocessor">#define USB0_TXCSRL1_R          (*((volatile uint8_t *)0x40050112))</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefc22f22f0731c50df6f346b5fbfa489"> 1237</a></span><span class="preprocessor">#define USB0_TXCSRH1_R          (*((volatile uint8_t *)0x40050113))</span></div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36f39bc9befc4ec7395134831ccb3c74"> 1238</a></span><span class="preprocessor">#define USB0_RXMAXP1_R          (*((volatile uint16_t *)0x40050114))</span></div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8221c001a28dc2392fb61873a2b80a3"> 1239</a></span><span class="preprocessor">#define USB0_RXCSRL1_R          (*((volatile uint8_t *)0x40050116))</span></div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbb8ba180b4ce438bcb03b63bca18cde"> 1240</a></span><span class="preprocessor">#define USB0_RXCSRH1_R          (*((volatile uint8_t *)0x40050117))</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa98bab61fc61e083f0a68dac58513075"> 1241</a></span><span class="preprocessor">#define USB0_RXCOUNT1_R         (*((volatile uint16_t *)0x40050118))</span></div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34c4e06a0705adf68bfd039b11ae157a"> 1242</a></span><span class="preprocessor">#define USB0_TXTYPE1_R          (*((volatile uint8_t *)0x4005011A))</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb956ef8110b1b2075a1f158389479c7"> 1243</a></span><span class="preprocessor">#define USB0_TXINTERVAL1_R      (*((volatile uint8_t *)0x4005011B))</span></div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4d1dae09ee661572118c4442adf01d9"> 1244</a></span><span class="preprocessor">#define USB0_RXTYPE1_R          (*((volatile uint8_t *)0x4005011C))</span></div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa14881013e1430d0f2e85d5f60e64ebd"> 1245</a></span><span class="preprocessor">#define USB0_RXINTERVAL1_R      (*((volatile uint8_t *)0x4005011D))</span></div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d500018a7ed0afae5df9dddd915cfd4"> 1246</a></span><span class="preprocessor">#define USB0_TXMAXP2_R          (*((volatile uint16_t *)0x40050120))</span></div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0aace6c7a0b6e819cd3eaf9b5a4795c6"> 1247</a></span><span class="preprocessor">#define USB0_TXCSRL2_R          (*((volatile uint8_t *)0x40050122))</span></div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa74bd672f5df50e995214485f4d46e89"> 1248</a></span><span class="preprocessor">#define USB0_TXCSRH2_R          (*((volatile uint8_t *)0x40050123))</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c8a048be195069b612d67fe04e32b19"> 1249</a></span><span class="preprocessor">#define USB0_RXMAXP2_R          (*((volatile uint16_t *)0x40050124))</span></div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fd84aff4d9d53c67ad9c993b9da88d1"> 1250</a></span><span class="preprocessor">#define USB0_RXCSRL2_R          (*((volatile uint8_t *)0x40050126))</span></div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e97a17e32db9c653f996d11d0130a68"> 1251</a></span><span class="preprocessor">#define USB0_RXCSRH2_R          (*((volatile uint8_t *)0x40050127))</span></div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98a9e23b035e181468d047fd3d26eb29"> 1252</a></span><span class="preprocessor">#define USB0_RXCOUNT2_R         (*((volatile uint16_t *)0x40050128))</span></div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a283a602fcfc8014657933c0fea20aeb2"> 1253</a></span><span class="preprocessor">#define USB0_TXTYPE2_R          (*((volatile uint8_t *)0x4005012A))</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a486fea701cbf3715e994ba3a6c55f900"> 1254</a></span><span class="preprocessor">#define USB0_TXINTERVAL2_R      (*((volatile uint8_t *)0x4005012B))</span></div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af27d94620f2967f564ed4f333797e665"> 1255</a></span><span class="preprocessor">#define USB0_RXTYPE2_R          (*((volatile uint8_t *)0x4005012C))</span></div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbc3e2894f7880ca3a75444b748f35d3"> 1256</a></span><span class="preprocessor">#define USB0_RXINTERVAL2_R      (*((volatile uint8_t *)0x4005012D))</span></div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e2c48215f91cf75d9697b6441ffc151"> 1257</a></span><span class="preprocessor">#define USB0_TXMAXP3_R          (*((volatile uint16_t *)0x40050130))</span></div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11473d1e1db1aa32b9494b11ca922a78"> 1258</a></span><span class="preprocessor">#define USB0_TXCSRL3_R          (*((volatile uint8_t *)0x40050132))</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6edd2f389e7d3bc5bd5177c67532b0fb"> 1259</a></span><span class="preprocessor">#define USB0_TXCSRH3_R          (*((volatile uint8_t *)0x40050133))</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35a7b3b844f691a3bf59abcc12343f65"> 1260</a></span><span class="preprocessor">#define USB0_RXMAXP3_R          (*((volatile uint16_t *)0x40050134))</span></div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3146dde2a24ca57ceea84d13199f5910"> 1261</a></span><span class="preprocessor">#define USB0_RXCSRL3_R          (*((volatile uint8_t *)0x40050136))</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dc939899b073c7941b0081736bae8e3"> 1262</a></span><span class="preprocessor">#define USB0_RXCSRH3_R          (*((volatile uint8_t *)0x40050137))</span></div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf1d2a1e5163559d5d2376e61ddd5f27"> 1263</a></span><span class="preprocessor">#define USB0_RXCOUNT3_R         (*((volatile uint16_t *)0x40050138))</span></div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cea3b2305c38e188e9c7ea7f35d7db2"> 1264</a></span><span class="preprocessor">#define USB0_TXTYPE3_R          (*((volatile uint8_t *)0x4005013A))</span></div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c694cc6b152ab13db98ed401bfefc7d"> 1265</a></span><span class="preprocessor">#define USB0_TXINTERVAL3_R      (*((volatile uint8_t *)0x4005013B))</span></div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3b6ccf47e3f8b8f8082933960c0e5b8"> 1266</a></span><span class="preprocessor">#define USB0_RXTYPE3_R          (*((volatile uint8_t *)0x4005013C))</span></div>
<div class="line"><a id="l01267" name="l01267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a940040896b56b78d200fd365265e901f"> 1267</a></span><span class="preprocessor">#define USB0_RXINTERVAL3_R      (*((volatile uint8_t *)0x4005013D))</span></div>
<div class="line"><a id="l01268" name="l01268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b1f9021c81fb919d46e0e937d7726fe"> 1268</a></span><span class="preprocessor">#define USB0_TXMAXP4_R          (*((volatile uint16_t *)0x40050140))</span></div>
<div class="line"><a id="l01269" name="l01269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d2308bccaee0fec01d7ec9020f3203f"> 1269</a></span><span class="preprocessor">#define USB0_TXCSRL4_R          (*((volatile uint8_t *)0x40050142))</span></div>
<div class="line"><a id="l01270" name="l01270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae6ff75ce0dfdfecf0a6127f89396f45"> 1270</a></span><span class="preprocessor">#define USB0_TXCSRH4_R          (*((volatile uint8_t *)0x40050143))</span></div>
<div class="line"><a id="l01271" name="l01271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2794b759add93b5cfe31264fdab05ab4"> 1271</a></span><span class="preprocessor">#define USB0_RXMAXP4_R          (*((volatile uint16_t *)0x40050144))</span></div>
<div class="line"><a id="l01272" name="l01272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6753a504c638a9e66d82c1d3043f3fe"> 1272</a></span><span class="preprocessor">#define USB0_RXCSRL4_R          (*((volatile uint8_t *)0x40050146))</span></div>
<div class="line"><a id="l01273" name="l01273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a403d96715260cac66b72d997aa410df1"> 1273</a></span><span class="preprocessor">#define USB0_RXCSRH4_R          (*((volatile uint8_t *)0x40050147))</span></div>
<div class="line"><a id="l01274" name="l01274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68d142dfc7a8ac0655b87e7c037a9969"> 1274</a></span><span class="preprocessor">#define USB0_RXCOUNT4_R         (*((volatile uint16_t *)0x40050148))</span></div>
<div class="line"><a id="l01275" name="l01275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabd061b58680eafaf9fa08b5e6dd049a"> 1275</a></span><span class="preprocessor">#define USB0_TXTYPE4_R          (*((volatile uint8_t *)0x4005014A))</span></div>
<div class="line"><a id="l01276" name="l01276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf72a325d5e76b3d3ae48633131027a2"> 1276</a></span><span class="preprocessor">#define USB0_TXINTERVAL4_R      (*((volatile uint8_t *)0x4005014B))</span></div>
<div class="line"><a id="l01277" name="l01277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae083b4aa7e0bcb0f49b9fb9f50f75e23"> 1277</a></span><span class="preprocessor">#define USB0_RXTYPE4_R          (*((volatile uint8_t *)0x4005014C))</span></div>
<div class="line"><a id="l01278" name="l01278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab61c5385efe330fd73e735fd3839b93d"> 1278</a></span><span class="preprocessor">#define USB0_RXINTERVAL4_R      (*((volatile uint8_t *)0x4005014D))</span></div>
<div class="line"><a id="l01279" name="l01279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a761d2af38a800e48807f6a6319fd33"> 1279</a></span><span class="preprocessor">#define USB0_TXMAXP5_R          (*((volatile uint16_t *)0x40050150))</span></div>
<div class="line"><a id="l01280" name="l01280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b416e704fbaf654e2be01d08b9df2a0"> 1280</a></span><span class="preprocessor">#define USB0_TXCSRL5_R          (*((volatile uint8_t *)0x40050152))</span></div>
<div class="line"><a id="l01281" name="l01281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af15a334a9bac9e8fa59716eb368f60ba"> 1281</a></span><span class="preprocessor">#define USB0_TXCSRH5_R          (*((volatile uint8_t *)0x40050153))</span></div>
<div class="line"><a id="l01282" name="l01282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f605cfadf9d27222c3f06bc05162b48"> 1282</a></span><span class="preprocessor">#define USB0_RXMAXP5_R          (*((volatile uint16_t *)0x40050154))</span></div>
<div class="line"><a id="l01283" name="l01283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a106acd64af07683c57f1e419dfd9474f"> 1283</a></span><span class="preprocessor">#define USB0_RXCSRL5_R          (*((volatile uint8_t *)0x40050156))</span></div>
<div class="line"><a id="l01284" name="l01284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab933173ea02aa622e9bc80eeac96e507"> 1284</a></span><span class="preprocessor">#define USB0_RXCSRH5_R          (*((volatile uint8_t *)0x40050157))</span></div>
<div class="line"><a id="l01285" name="l01285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad58898a4e5ff0b6efe3d90a117ad6942"> 1285</a></span><span class="preprocessor">#define USB0_RXCOUNT5_R         (*((volatile uint16_t *)0x40050158))</span></div>
<div class="line"><a id="l01286" name="l01286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57059b24d210edc92334826e8c64bf77"> 1286</a></span><span class="preprocessor">#define USB0_TXTYPE5_R          (*((volatile uint8_t *)0x4005015A))</span></div>
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f1b50fd5254e835151901cbf6ab4d94"> 1287</a></span><span class="preprocessor">#define USB0_TXINTERVAL5_R      (*((volatile uint8_t *)0x4005015B))</span></div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17f29f26e542877f3d1e9bb8d15770ce"> 1288</a></span><span class="preprocessor">#define USB0_RXTYPE5_R          (*((volatile uint8_t *)0x4005015C))</span></div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78dc6d948eca84b7b168baf4b7027a0a"> 1289</a></span><span class="preprocessor">#define USB0_RXINTERVAL5_R      (*((volatile uint8_t *)0x4005015D))</span></div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d963b0d9a6e7f736c7e72fffd75edc2"> 1290</a></span><span class="preprocessor">#define USB0_TXMAXP6_R          (*((volatile uint16_t *)0x40050160))</span></div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab503e5831d85a074c98ba993e7ab4551"> 1291</a></span><span class="preprocessor">#define USB0_TXCSRL6_R          (*((volatile uint8_t *)0x40050162))</span></div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35a03d3ca861ddd71f26f946ce1ca69b"> 1292</a></span><span class="preprocessor">#define USB0_TXCSRH6_R          (*((volatile uint8_t *)0x40050163))</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0eac7d0eec322328e5241bec4f879f16"> 1293</a></span><span class="preprocessor">#define USB0_RXMAXP6_R          (*((volatile uint16_t *)0x40050164))</span></div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afeae8cb7421ce8d7b82396f39f270b5d"> 1294</a></span><span class="preprocessor">#define USB0_RXCSRL6_R          (*((volatile uint8_t *)0x40050166))</span></div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab075b6f06d883f11502050d32effd29a"> 1295</a></span><span class="preprocessor">#define USB0_RXCSRH6_R          (*((volatile uint8_t *)0x40050167))</span></div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63573dcaf494c9f8b40f7c349192c5fb"> 1296</a></span><span class="preprocessor">#define USB0_RXCOUNT6_R         (*((volatile uint16_t *)0x40050168))</span></div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8937f3a4471eb6660c9c15faa1c953c"> 1297</a></span><span class="preprocessor">#define USB0_TXTYPE6_R          (*((volatile uint8_t *)0x4005016A))</span></div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae3645cf0f59263f22090f6dc70db4af"> 1298</a></span><span class="preprocessor">#define USB0_TXINTERVAL6_R      (*((volatile uint8_t *)0x4005016B))</span></div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e9412f168093df6ece8c8b726fdc882"> 1299</a></span><span class="preprocessor">#define USB0_RXTYPE6_R          (*((volatile uint8_t *)0x4005016C))</span></div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9d7055ac670785246398647aaa40f97"> 1300</a></span><span class="preprocessor">#define USB0_RXINTERVAL6_R      (*((volatile uint8_t *)0x4005016D))</span></div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9feec96aa204d2495ed180db66fe646c"> 1301</a></span><span class="preprocessor">#define USB0_TXMAXP7_R          (*((volatile uint16_t *)0x40050170))</span></div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b48760ed93178c9fb9a075015c329f7"> 1302</a></span><span class="preprocessor">#define USB0_TXCSRL7_R          (*((volatile uint8_t *)0x40050172))</span></div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabf4d37f8f130771b6309549060e3587"> 1303</a></span><span class="preprocessor">#define USB0_TXCSRH7_R          (*((volatile uint8_t *)0x40050173))</span></div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae05c3dfbefdf1f8f47784f50f88ab39a"> 1304</a></span><span class="preprocessor">#define USB0_RXMAXP7_R          (*((volatile uint16_t *)0x40050174))</span></div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f971967a79625e05b80cde16c3f4ab3"> 1305</a></span><span class="preprocessor">#define USB0_RXCSRL7_R          (*((volatile uint8_t *)0x40050176))</span></div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86189469dd52be0b1d86d91ff068a758"> 1306</a></span><span class="preprocessor">#define USB0_RXCSRH7_R          (*((volatile uint8_t *)0x40050177))</span></div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71987b652434069082f1f507814cc702"> 1307</a></span><span class="preprocessor">#define USB0_RXCOUNT7_R         (*((volatile uint16_t *)0x40050178))</span></div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade63b7a5b5e9ea444415ee980adb3207"> 1308</a></span><span class="preprocessor">#define USB0_TXTYPE7_R          (*((volatile uint8_t *)0x4005017A))</span></div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37222ae4c3281be50eafded23d60e8ea"> 1309</a></span><span class="preprocessor">#define USB0_TXINTERVAL7_R      (*((volatile uint8_t *)0x4005017B))</span></div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c7fe0a253dea5815b42ec8443f72c2b"> 1310</a></span><span class="preprocessor">#define USB0_RXTYPE7_R          (*((volatile uint8_t *)0x4005017C))</span></div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a0794da0900c88df36329a0d15623be"> 1311</a></span><span class="preprocessor">#define USB0_RXINTERVAL7_R      (*((volatile uint8_t *)0x4005017D))</span></div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3507372bc1f83642851196bd0a3d817"> 1312</a></span><span class="preprocessor">#define USB0_DMAINTR_R          (*((volatile uint8_t *)0x40050200))</span></div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2036ba28c411db6039cde0efe2de151f"> 1313</a></span><span class="preprocessor">#define USB0_DMACTL0_R          (*((volatile uint16_t *)0x40050204))</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeab2c743f2515e90680bce471b511116"> 1314</a></span><span class="preprocessor">#define USB0_DMAADDR0_R         (*((volatile uint32_t *)0x40050208))</span></div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef762814d8ba126863ea9226ec18af95"> 1315</a></span><span class="preprocessor">#define USB0_DMACOUNT0_R        (*((volatile uint32_t *)0x4005020C))</span></div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae55ac45a67e48d44900ad37f7e558ed5"> 1316</a></span><span class="preprocessor">#define USB0_DMACTL1_R          (*((volatile uint16_t *)0x40050214))</span></div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14b71f5897d3dba01ccbd4b7ce84a03b"> 1317</a></span><span class="preprocessor">#define USB0_DMAADDR1_R         (*((volatile uint32_t *)0x40050218))</span></div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa244ddd157b85fc92103bfd83dd56c7"> 1318</a></span><span class="preprocessor">#define USB0_DMACOUNT1_R        (*((volatile uint32_t *)0x4005021C))</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad16862d6405063b9ffde31e714f979b6"> 1319</a></span><span class="preprocessor">#define USB0_DMACTL2_R          (*((volatile uint16_t *)0x40050224))</span></div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6028f72e0e3f03c1c92bc290c6684fe"> 1320</a></span><span class="preprocessor">#define USB0_DMAADDR2_R         (*((volatile uint32_t *)0x40050228))</span></div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95b114630accbdf8cbb7967fe3a81ab3"> 1321</a></span><span class="preprocessor">#define USB0_DMACOUNT2_R        (*((volatile uint32_t *)0x4005022C))</span></div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaea214de3b9ba49f5db8fb20ad0ced6"> 1322</a></span><span class="preprocessor">#define USB0_DMACTL3_R          (*((volatile uint16_t *)0x40050234))</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fcb0a5066441398a292817b6346e60e"> 1323</a></span><span class="preprocessor">#define USB0_DMAADDR3_R         (*((volatile uint32_t *)0x40050238))</span></div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae81e98738708a0ce06bf8cf4c1acf50d"> 1324</a></span><span class="preprocessor">#define USB0_DMACOUNT3_R        (*((volatile uint32_t *)0x4005023C))</span></div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba58bbb8521c97173780a940aab2a70c"> 1325</a></span><span class="preprocessor">#define USB0_DMACTL4_R          (*((volatile uint16_t *)0x40050244))</span></div>
<div class="line"><a id="l01326" name="l01326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9241a91bfa734d0b325c788ab006f6b"> 1326</a></span><span class="preprocessor">#define USB0_DMAADDR4_R         (*((volatile uint32_t *)0x40050248))</span></div>
<div class="line"><a id="l01327" name="l01327"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03dc6f6dd71a84ec3b2afacb6baa4aca"> 1327</a></span><span class="preprocessor">#define USB0_DMACOUNT4_R        (*((volatile uint32_t *)0x4005024C))</span></div>
<div class="line"><a id="l01328" name="l01328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c1d04769247be847767a84626fce432"> 1328</a></span><span class="preprocessor">#define USB0_DMACTL5_R          (*((volatile uint16_t *)0x40050254))</span></div>
<div class="line"><a id="l01329" name="l01329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a921509eae4f007cea4dbeb88f8572a7d"> 1329</a></span><span class="preprocessor">#define USB0_DMAADDR5_R         (*((volatile uint32_t *)0x40050258))</span></div>
<div class="line"><a id="l01330" name="l01330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a140cf5264b092e02384ce9879e719aa3"> 1330</a></span><span class="preprocessor">#define USB0_DMACOUNT5_R        (*((volatile uint32_t *)0x4005025C))</span></div>
<div class="line"><a id="l01331" name="l01331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1130e72546a1a464b6a0ba846a84e5d9"> 1331</a></span><span class="preprocessor">#define USB0_DMACTL6_R          (*((volatile uint16_t *)0x40050264))</span></div>
<div class="line"><a id="l01332" name="l01332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09cf21d5904e9b95eab3f3f48c641926"> 1332</a></span><span class="preprocessor">#define USB0_DMAADDR6_R         (*((volatile uint32_t *)0x40050268))</span></div>
<div class="line"><a id="l01333" name="l01333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d1c93b46a725afa9cef3e97b225a66a"> 1333</a></span><span class="preprocessor">#define USB0_DMACOUNT6_R        (*((volatile uint32_t *)0x4005026C))</span></div>
<div class="line"><a id="l01334" name="l01334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a578ed5cb325d542948ba8b5b30c2932e"> 1334</a></span><span class="preprocessor">#define USB0_DMACTL7_R          (*((volatile uint16_t *)0x40050274))</span></div>
<div class="line"><a id="l01335" name="l01335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae639cf66ca977184c39e40cd3963f212"> 1335</a></span><span class="preprocessor">#define USB0_DMAADDR7_R         (*((volatile uint32_t *)0x40050278))</span></div>
<div class="line"><a id="l01336" name="l01336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accaa81e2256f36679d6b2e1d6433750e"> 1336</a></span><span class="preprocessor">#define USB0_DMACOUNT7_R        (*((volatile uint32_t *)0x4005027C))</span></div>
<div class="line"><a id="l01337" name="l01337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa653813f4cfdf1d7a447aa72a983f9b3"> 1337</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT1_R      (*((volatile uint16_t *)0x40050304))</span></div>
<div class="line"><a id="l01338" name="l01338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22d330d0c0e5a7648465ca54e073dd6b"> 1338</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT2_R      (*((volatile uint16_t *)0x40050308))</span></div>
<div class="line"><a id="l01339" name="l01339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac82c073b37f56be31c357899e84e1f03"> 1339</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT3_R      (*((volatile uint16_t *)0x4005030C))</span></div>
<div class="line"><a id="l01340" name="l01340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75df2ba14f57ad2836cb911a540337fd"> 1340</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT4_R      (*((volatile uint16_t *)0x40050310))</span></div>
<div class="line"><a id="l01341" name="l01341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecddcebdc8c6e15233d10d9d8cb9cffc"> 1341</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT5_R      (*((volatile uint16_t *)0x40050314))</span></div>
<div class="line"><a id="l01342" name="l01342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7d3b01e49cdd5e4c712f3a17f0da539"> 1342</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT6_R      (*((volatile uint16_t *)0x40050318))</span></div>
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa294c9d5277139d5f98be75ff99f6eeb"> 1343</a></span><span class="preprocessor">#define USB0_RQPKTCOUNT7_R      (*((volatile uint16_t *)0x4005031C))</span></div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a899ba8dd0877856e555540bb14238cfe"> 1344</a></span><span class="preprocessor">#define USB0_RXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050340))</span></div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7ec18b40f2b56931593ec10f7b1a837"> 1345</a></span><span class="preprocessor">#define USB0_TXDPKTBUFDIS_R     (*((volatile uint16_t *)0x40050342))</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0251204c152858afdbda1ca9476e0883"> 1346</a></span><span class="preprocessor">#define USB0_CTO_R              (*((volatile uint16_t *)0x40050344))</span></div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3e7e3f5198c6d02eb873b632f3887d6"> 1347</a></span><span class="preprocessor">#define USB0_HHSRTN_R           (*((volatile uint16_t *)0x40050346))</span></div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5ea05e4a492c5c06627b8c6b4ebc99a"> 1348</a></span><span class="preprocessor">#define USB0_HSBT_R             (*((volatile uint16_t *)0x40050348))</span></div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10a873219d258fce2eac059b71c8a20b"> 1349</a></span><span class="preprocessor">#define USB0_LPMATTR_R          (*((volatile uint16_t *)0x40050360))</span></div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f6827bc20e12f2bdd62d5ba46dd33af"> 1350</a></span><span class="preprocessor">#define USB0_LPMCNTRL_R         (*((volatile uint8_t *)0x40050362))</span></div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bd217bf9846017e0b23cfdbf9ffa0c8"> 1351</a></span><span class="preprocessor">#define USB0_LPMIM_R            (*((volatile uint8_t *)0x40050363))</span></div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8925f552e35edf7b1917ef78d6f8198c"> 1352</a></span><span class="preprocessor">#define USB0_LPMRIS_R           (*((volatile uint8_t *)0x40050364))</span></div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabf55ab570b8a4a504b12a629aae4904"> 1353</a></span><span class="preprocessor">#define USB0_LPMFADDR_R         (*((volatile uint8_t *)0x40050365))</span></div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28c2c21797ff943d71511fd97321c8d8"> 1354</a></span><span class="preprocessor">#define USB0_EPC_R              (*((volatile uint32_t *)0x40050400))</span></div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14e9ad054f1425af6f4ebd3253055ce8"> 1355</a></span><span class="preprocessor">#define USB0_EPCRIS_R           (*((volatile uint32_t *)0x40050404))</span></div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea55c5270f062be47e232120aa3c7396"> 1356</a></span><span class="preprocessor">#define USB0_EPCIM_R            (*((volatile uint32_t *)0x40050408))</span></div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac4c2133d2c30b558e50df647f5d6a36"> 1357</a></span><span class="preprocessor">#define USB0_EPCISC_R           (*((volatile uint32_t *)0x4005040C))</span></div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f88a4ea58ff18aa1270b9289e49e98d"> 1358</a></span><span class="preprocessor">#define USB0_DRRIS_R            (*((volatile uint32_t *)0x40050410))</span></div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f27f189f6be4a336095e9a43e54ee0f"> 1359</a></span><span class="preprocessor">#define USB0_DRIM_R             (*((volatile uint32_t *)0x40050414))</span></div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20d60c0699bac7599cf4c47ad6d3a599"> 1360</a></span><span class="preprocessor">#define USB0_DRISC_R            (*((volatile uint32_t *)0x40050418))</span></div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e5291d3cdc70727d8a3297e790336dc"> 1361</a></span><span class="preprocessor">#define USB0_GPCS_R             (*((volatile uint32_t *)0x4005041C))</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a754ffe35c73fc6cebd8dca2460cd0854"> 1362</a></span><span class="preprocessor">#define USB0_VDC_R              (*((volatile uint32_t *)0x40050430))</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace34199b83a267eb501f09e6d1afd97b"> 1363</a></span><span class="preprocessor">#define USB0_VDCRIS_R           (*((volatile uint32_t *)0x40050434))</span></div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bc07fa4dede96fdbe4e6e988e205684"> 1364</a></span><span class="preprocessor">#define USB0_VDCIM_R            (*((volatile uint32_t *)0x40050438))</span></div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fb21f76220566fe09fd22bf58d63baa"> 1365</a></span><span class="preprocessor">#define USB0_VDCISC_R           (*((volatile uint32_t *)0x4005043C))</span></div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0683ce5c869902585c570e554938420"> 1366</a></span><span class="preprocessor">#define USB0_PP_R               (*((volatile uint32_t *)0x40050FC0))</span></div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9cf6b0a766dfcc135ab1d6c3c1a40c7"> 1367</a></span><span class="preprocessor">#define USB0_PC_R               (*((volatile uint32_t *)0x40050FC4))</span></div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3231239e6dddee80884c9d344e0921bf"> 1368</a></span><span class="preprocessor">#define USB0_CC_R               (*((volatile uint32_t *)0x40050FC8))</span></div>
<div class="line"><a id="l01369" name="l01369"></a><span class="lineno"> 1369</span> </div>
<div class="line"><a id="l01370" name="l01370"></a><span class="lineno"> 1370</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01371" name="l01371"></a><span class="lineno"> 1371</span><span class="comment">//</span></div>
<div class="line"><a id="l01372" name="l01372"></a><span class="lineno"> 1372</span><span class="comment">// GPIO registers (PORTA AHB)</span></div>
<div class="line"><a id="l01373" name="l01373"></a><span class="lineno"> 1373</span><span class="comment">//</span></div>
<div class="line"><a id="l01374" name="l01374"></a><span class="lineno"> 1374</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01375" name="l01375"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a107dd2b58a98cb177d5a96ae0e0db994"> 1375</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01376" name="l01376"></a><span class="lineno"> 1376</span><span class="preprocessor">                                ((volatile uint32_t *)0x40058000)</span></div>
<div class="line"><a id="l01377" name="l01377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5dd8fa5c09e81f5469a54bae3b01b7b6"> 1377</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DATA_R   (*((volatile uint32_t *)0x400583FC))</span></div>
<div class="line"><a id="l01378" name="l01378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6000835ebafe3762ea32f5b02f932e1"> 1378</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DIR_R    (*((volatile uint32_t *)0x40058400))</span></div>
<div class="line"><a id="l01379" name="l01379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01c45207c45af1a83a6b162d0a0a53bf"> 1379</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_IS_R     (*((volatile uint32_t *)0x40058404))</span></div>
<div class="line"><a id="l01380" name="l01380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5326e58d82a415d3c8da0b2e1029df0e"> 1380</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_IBE_R    (*((volatile uint32_t *)0x40058408))</span></div>
<div class="line"><a id="l01381" name="l01381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc8522e4a104712f001899da9d75235f"> 1381</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_IEV_R    (*((volatile uint32_t *)0x4005840C))</span></div>
<div class="line"><a id="l01382" name="l01382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f7bd3a839bc8fc94dbefd43aca2392a"> 1382</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_IM_R     (*((volatile uint32_t *)0x40058410))</span></div>
<div class="line"><a id="l01383" name="l01383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af850ae652fa16e6fe6c7a6ec1e0854fd"> 1383</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_RIS_R    (*((volatile uint32_t *)0x40058414))</span></div>
<div class="line"><a id="l01384" name="l01384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af268fe2403c69baf5c42459d0695a3a1"> 1384</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_MIS_R    (*((volatile uint32_t *)0x40058418))</span></div>
<div class="line"><a id="l01385" name="l01385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae65d27f8bfea8804cf7a739a4f86f43c"> 1385</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_ICR_R    (*((volatile uint32_t *)0x4005841C))</span></div>
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0c92689ccf98c24cbcf59959ce4dc1b"> 1386</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_AFSEL_R  (*((volatile uint32_t *)0x40058420))</span></div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f400ac7a9df296f742d5cf77ac4e2c7"> 1387</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR2R_R   (*((volatile uint32_t *)0x40058500))</span></div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac854f2c0db66b8d1b6da86921412350d"> 1388</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR4R_R   (*((volatile uint32_t *)0x40058504))</span></div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d6537c0015f035e41a7b652f47eb103"> 1389</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR8R_R   (*((volatile uint32_t *)0x40058508))</span></div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a666806dedba83dfa3934a44623129d32"> 1390</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_ODR_R    (*((volatile uint32_t *)0x4005850C))</span></div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07056db94158145fce17ea83d7c25920"> 1391</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_PUR_R    (*((volatile uint32_t *)0x40058510))</span></div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62b5418a840df8968312cc336070de36"> 1392</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_PDR_R    (*((volatile uint32_t *)0x40058514))</span></div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7030bbd4daec538b0fd67bae82bcea7d"> 1393</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_SLR_R    (*((volatile uint32_t *)0x40058518))</span></div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30f16e8efd08275c8d770460b22d12f0"> 1394</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DEN_R    (*((volatile uint32_t *)0x4005851C))</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0905fbcd8cecfd522621ac379672ac97"> 1395</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_LOCK_R   (*((volatile uint32_t *)0x40058520))</span></div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a372aae66c0c7b518efc1a9567ae355a2"> 1396</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_CR_R     (*((volatile uint32_t *)0x40058524))</span></div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92fecfb163bdeeae48664402fa0d5977"> 1397</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_AMSEL_R  (*((volatile uint32_t *)0x40058528))</span></div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0e3b85126d4cc861461f36dea0ef5ae"> 1398</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_PCTL_R   (*((volatile uint32_t *)0x4005852C))</span></div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af435bcbfe27516169620232399106245"> 1399</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_ADCCTL_R (*((volatile uint32_t *)0x40058530))</span></div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a168b3e7d125155a02f09fb9a8d0a111d"> 1400</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DMACTL_R (*((volatile uint32_t *)0x40058534))</span></div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dc2ae8d5c10dbaabc2f4a57904638ac"> 1401</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_SI_R     (*((volatile uint32_t *)0x40058538))</span></div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af89f3e9e9a581997d8110ac7bdc91401"> 1402</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_DR12R_R  (*((volatile uint32_t *)0x4005853C))</span></div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c0e6e9cf890e0d840c1948070e0065d"> 1403</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40058540))</span></div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cf01624164e80b4cc1aee4d185ee1f6"> 1405</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40058544))</span></div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1261a8d0a48a85da4d8d96f69e5465cb"> 1407</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40058548))</span></div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab10e416b66ef84232838aa945a57d38"> 1409</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_PP_R     (*((volatile uint32_t *)0x40058FC0))</span></div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d3d1c0666e13c200d925dc092edc93a"> 1410</a></span><span class="preprocessor">#define GPIO_PORTA_AHB_PC_R     (*((volatile uint32_t *)0x40058FC4))</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span> </div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span><span class="comment">//</span></div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span><span class="comment">// GPIO registers (PORTB AHB)</span></div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span><span class="comment">//</span></div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1b82e1cc45cb37f9cc7e244a71ab551"> 1417</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span><span class="preprocessor">                                ((volatile uint32_t *)0x40059000)</span></div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41170735efe489ad16e1c8ee6b90faf7"> 1419</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DATA_R   (*((volatile uint32_t *)0x400593FC))</span></div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a385e11402f1b459b5b4ba8a1cd7d8a25"> 1420</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DIR_R    (*((volatile uint32_t *)0x40059400))</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae53156c73be6d57ff6cece7b8a7bcda3"> 1421</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_IS_R     (*((volatile uint32_t *)0x40059404))</span></div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac995abb9c64e443f9541fec717906b48"> 1422</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_IBE_R    (*((volatile uint32_t *)0x40059408))</span></div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2279fddd4bd8143eef5a2b22bb2ebfcc"> 1423</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_IEV_R    (*((volatile uint32_t *)0x4005940C))</span></div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d3d32958d79348b72fc7cdcfc967afb"> 1424</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_IM_R     (*((volatile uint32_t *)0x40059410))</span></div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d87151ee7c08d3c9de9514a6dadd163"> 1425</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_RIS_R    (*((volatile uint32_t *)0x40059414))</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90f3fa144ce6d1196bad54a8a99fd9da"> 1426</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_MIS_R    (*((volatile uint32_t *)0x40059418))</span></div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04194782fabc171a0e2912203bf29ed9"> 1427</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_ICR_R    (*((volatile uint32_t *)0x4005941C))</span></div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bb9bc8e9c233e940feed1af1d843e21"> 1428</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_AFSEL_R  (*((volatile uint32_t *)0x40059420))</span></div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3313cc359187ccbf5c6ec697125376bf"> 1429</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR2R_R   (*((volatile uint32_t *)0x40059500))</span></div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a019d67de9cfe41a7fb77e3e193231594"> 1430</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR4R_R   (*((volatile uint32_t *)0x40059504))</span></div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9610596c0f574091a1121cb11e2c0f7b"> 1431</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR8R_R   (*((volatile uint32_t *)0x40059508))</span></div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa265674f61bfbed5877c5522601a0960"> 1432</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_ODR_R    (*((volatile uint32_t *)0x4005950C))</span></div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac58a6d53d898e42629a7637907485da6"> 1433</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_PUR_R    (*((volatile uint32_t *)0x40059510))</span></div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82edf573a10c6b9da3ed2a7f42f1a1d3"> 1434</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_PDR_R    (*((volatile uint32_t *)0x40059514))</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc9b6b2191bff9ad517727bbd28a888e"> 1435</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_SLR_R    (*((volatile uint32_t *)0x40059518))</span></div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02d1126cfa7af1ff58d15eeb35ce9287"> 1436</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DEN_R    (*((volatile uint32_t *)0x4005951C))</span></div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a733cd938eecaa7b2dae3df3637ae7447"> 1437</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_LOCK_R   (*((volatile uint32_t *)0x40059520))</span></div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ceac8ce2fc177596504bba472aed68d"> 1438</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_CR_R     (*((volatile uint32_t *)0x40059524))</span></div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcc3135482a646c6a7cdd0097ab0a28d"> 1439</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_AMSEL_R  (*((volatile uint32_t *)0x40059528))</span></div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25bb7438ee8b18a156a880e7507b9252"> 1440</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_PCTL_R   (*((volatile uint32_t *)0x4005952C))</span></div>
<div class="line"><a id="l01441" name="l01441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c542c6163e450d87e84bb0c5c326d34"> 1441</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_ADCCTL_R (*((volatile uint32_t *)0x40059530))</span></div>
<div class="line"><a id="l01442" name="l01442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbd087ebccc9f259dff24ba058ec584a"> 1442</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DMACTL_R (*((volatile uint32_t *)0x40059534))</span></div>
<div class="line"><a id="l01443" name="l01443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab620ec6a48be5a7403f0e6e3f12f17c5"> 1443</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_SI_R     (*((volatile uint32_t *)0x40059538))</span></div>
<div class="line"><a id="l01444" name="l01444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf9e1518c9c103dbeb0e31ace828a62d"> 1444</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_DR12R_R  (*((volatile uint32_t *)0x4005953C))</span></div>
<div class="line"><a id="l01445" name="l01445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a289c40e9c4b4b16501fe386a534741e4"> 1445</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01446" name="l01446"></a><span class="lineno"> 1446</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40059540))</span></div>
<div class="line"><a id="l01447" name="l01447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a883c114b1680a1e9ccaccfce28860e7e"> 1447</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01448" name="l01448"></a><span class="lineno"> 1448</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40059544))</span></div>
<div class="line"><a id="l01449" name="l01449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ab060dc767deb0a2fac4977ea3e5c7a"> 1449</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01450" name="l01450"></a><span class="lineno"> 1450</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40059548))</span></div>
<div class="line"><a id="l01451" name="l01451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae63c3d9665d46dd3876471ed50d301c8"> 1451</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_PP_R     (*((volatile uint32_t *)0x40059FC0))</span></div>
<div class="line"><a id="l01452" name="l01452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af170fd79210bf550636c84b98eea8103"> 1452</a></span><span class="preprocessor">#define GPIO_PORTB_AHB_PC_R     (*((volatile uint32_t *)0x40059FC4))</span></div>
<div class="line"><a id="l01453" name="l01453"></a><span class="lineno"> 1453</span> </div>
<div class="line"><a id="l01454" name="l01454"></a><span class="lineno"> 1454</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01455" name="l01455"></a><span class="lineno"> 1455</span><span class="comment">//</span></div>
<div class="line"><a id="l01456" name="l01456"></a><span class="lineno"> 1456</span><span class="comment">// GPIO registers (PORTC AHB)</span></div>
<div class="line"><a id="l01457" name="l01457"></a><span class="lineno"> 1457</span><span class="comment">//</span></div>
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"> 1458</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37fc3973c6385a3d53215f6d81833cd5"> 1459</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005A000)</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf38d3d2f33c70bccc6a55d447834ac0"> 1461</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DATA_R   (*((volatile uint32_t *)0x4005A3FC))</span></div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e0e6e2d994e697e7e6c6c91b448df23"> 1462</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DIR_R    (*((volatile uint32_t *)0x4005A400))</span></div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37e47112e285e658f4355747615eb33a"> 1463</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_IS_R     (*((volatile uint32_t *)0x4005A404))</span></div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a360d8c1fd766b8fa5a31e8b172733f3b"> 1464</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_IBE_R    (*((volatile uint32_t *)0x4005A408))</span></div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a837dca810d3a1e4e79eb58da632eb83b"> 1465</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_IEV_R    (*((volatile uint32_t *)0x4005A40C))</span></div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7e6389cc6a9a60a1a72fdb5c5073ef3"> 1466</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_IM_R     (*((volatile uint32_t *)0x4005A410))</span></div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3479acc1e72ad1b93c5b43c26d8c20ee"> 1467</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_RIS_R    (*((volatile uint32_t *)0x4005A414))</span></div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52f468cc3f364456703430ddd9582969"> 1468</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_MIS_R    (*((volatile uint32_t *)0x4005A418))</span></div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af59e2f215032c6ecb8ff7a9ebf0c8c20"> 1469</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_ICR_R    (*((volatile uint32_t *)0x4005A41C))</span></div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a185abcb5444e9684574c73719ed89bbc"> 1470</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005A420))</span></div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a342fdbedc9af1864ebeee01b5811e627"> 1471</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR2R_R   (*((volatile uint32_t *)0x4005A500))</span></div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d9063c3b0c2b1f8103209cc9fb85839"> 1472</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR4R_R   (*((volatile uint32_t *)0x4005A504))</span></div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa12eb15cb7f605e8b2c86692bedbaf53"> 1473</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR8R_R   (*((volatile uint32_t *)0x4005A508))</span></div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13f88e8ad9cc4581710b70a36aefeef1"> 1474</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_ODR_R    (*((volatile uint32_t *)0x4005A50C))</span></div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85601544e1ac47c7d99e81e3b03422ff"> 1475</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_PUR_R    (*((volatile uint32_t *)0x4005A510))</span></div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67c5d8293a455ad5467b844146e1f6a6"> 1476</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_PDR_R    (*((volatile uint32_t *)0x4005A514))</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08b6e1f2fb20e8e6e1f08cad8a6f9e30"> 1477</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_SLR_R    (*((volatile uint32_t *)0x4005A518))</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3be5fb73a02a187c8244fc8c20c885b5"> 1478</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DEN_R    (*((volatile uint32_t *)0x4005A51C))</span></div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a339918d9985723bf45dfe32a784a3d81"> 1479</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_LOCK_R   (*((volatile uint32_t *)0x4005A520))</span></div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8229a9ddcdf39e1fc0de1d9ecea548d"> 1480</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_CR_R     (*((volatile uint32_t *)0x4005A524))</span></div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c79d16a109889b500dbb6ec90476070"> 1481</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005A528))</span></div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa4f7275694f77058838a57cf026fdd7"> 1482</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_PCTL_R   (*((volatile uint32_t *)0x4005A52C))</span></div>
<div class="line"><a id="l01483" name="l01483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5040bc03759a2e4cfa726303a6e939c"> 1483</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005A530))</span></div>
<div class="line"><a id="l01484" name="l01484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a034e5c0a04993514551805cfcf37aa13"> 1484</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DMACTL_R (*((volatile uint32_t *)0x4005A534))</span></div>
<div class="line"><a id="l01485" name="l01485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a495b0d810c28f499d59bd8c4c49b037c"> 1485</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_SI_R     (*((volatile uint32_t *)0x4005A538))</span></div>
<div class="line"><a id="l01486" name="l01486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad265dfab14459a70f85b42840ddbfca6"> 1486</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_DR12R_R  (*((volatile uint32_t *)0x4005A53C))</span></div>
<div class="line"><a id="l01487" name="l01487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf4e3405ca5911754e6f08a33d372437"> 1487</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01488" name="l01488"></a><span class="lineno"> 1488</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005A540))</span></div>
<div class="line"><a id="l01489" name="l01489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae60435f521fdf03a44eefab2f2c11c2c"> 1489</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01490" name="l01490"></a><span class="lineno"> 1490</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005A544))</span></div>
<div class="line"><a id="l01491" name="l01491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13f4c848f842d2469f8b2b40d0da6bed"> 1491</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01492" name="l01492"></a><span class="lineno"> 1492</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005A548))</span></div>
<div class="line"><a id="l01493" name="l01493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5b8a9f42db86d0b2aa82714b630d7c2"> 1493</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_PP_R     (*((volatile uint32_t *)0x4005AFC0))</span></div>
<div class="line"><a id="l01494" name="l01494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1271bbbc3d42984e4e27b3c369f6b471"> 1494</a></span><span class="preprocessor">#define GPIO_PORTC_AHB_PC_R     (*((volatile uint32_t *)0x4005AFC4))</span></div>
<div class="line"><a id="l01495" name="l01495"></a><span class="lineno"> 1495</span> </div>
<div class="line"><a id="l01496" name="l01496"></a><span class="lineno"> 1496</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01497" name="l01497"></a><span class="lineno"> 1497</span><span class="comment">//</span></div>
<div class="line"><a id="l01498" name="l01498"></a><span class="lineno"> 1498</span><span class="comment">// GPIO registers (PORTD AHB)</span></div>
<div class="line"><a id="l01499" name="l01499"></a><span class="lineno"> 1499</span><span class="comment">//</span></div>
<div class="line"><a id="l01500" name="l01500"></a><span class="lineno"> 1500</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01501" name="l01501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23fa19c73e4174aeecbb4a0a4164b068"> 1501</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01502" name="l01502"></a><span class="lineno"> 1502</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005B000)</span></div>
<div class="line"><a id="l01503" name="l01503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1564e960bc555ce01e1bbc404256019"> 1503</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DATA_R   (*((volatile uint32_t *)0x4005B3FC))</span></div>
<div class="line"><a id="l01504" name="l01504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a306fc68c2a462475873b62730056fe28"> 1504</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DIR_R    (*((volatile uint32_t *)0x4005B400))</span></div>
<div class="line"><a id="l01505" name="l01505"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab23aec709fa3243a5831795ca529a1be"> 1505</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_IS_R     (*((volatile uint32_t *)0x4005B404))</span></div>
<div class="line"><a id="l01506" name="l01506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee53441acad4157374f8043eabaaf54d"> 1506</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_IBE_R    (*((volatile uint32_t *)0x4005B408))</span></div>
<div class="line"><a id="l01507" name="l01507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7509014a65a3b49341c95752c432cf3"> 1507</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_IEV_R    (*((volatile uint32_t *)0x4005B40C))</span></div>
<div class="line"><a id="l01508" name="l01508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a396801f95f3192825eb80f581d8374bf"> 1508</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_IM_R     (*((volatile uint32_t *)0x4005B410))</span></div>
<div class="line"><a id="l01509" name="l01509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f06aaaee3fce08f0c667cf8f5eab087"> 1509</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_RIS_R    (*((volatile uint32_t *)0x4005B414))</span></div>
<div class="line"><a id="l01510" name="l01510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad877ab5e3600b2641b613d308fb7bbab"> 1510</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_MIS_R    (*((volatile uint32_t *)0x4005B418))</span></div>
<div class="line"><a id="l01511" name="l01511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3235b79ab4653b319f78e4c4990617d3"> 1511</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_ICR_R    (*((volatile uint32_t *)0x4005B41C))</span></div>
<div class="line"><a id="l01512" name="l01512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9e094e49b26bcc7479f2f7e24955068"> 1512</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005B420))</span></div>
<div class="line"><a id="l01513" name="l01513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3fe83f66d7dc252a36c04653940ecc0d"> 1513</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR2R_R   (*((volatile uint32_t *)0x4005B500))</span></div>
<div class="line"><a id="l01514" name="l01514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57fabbea95bc27bde348ac121f924c22"> 1514</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR4R_R   (*((volatile uint32_t *)0x4005B504))</span></div>
<div class="line"><a id="l01515" name="l01515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8162ae074c780bbd81ad9923714ad69c"> 1515</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR8R_R   (*((volatile uint32_t *)0x4005B508))</span></div>
<div class="line"><a id="l01516" name="l01516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbc13a8f6598f2b54efae4870a6bb739"> 1516</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_ODR_R    (*((volatile uint32_t *)0x4005B50C))</span></div>
<div class="line"><a id="l01517" name="l01517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5e2cb7804ca226a1cd30893ea3cee36"> 1517</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_PUR_R    (*((volatile uint32_t *)0x4005B510))</span></div>
<div class="line"><a id="l01518" name="l01518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4548342339046677529e1949948587ca"> 1518</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_PDR_R    (*((volatile uint32_t *)0x4005B514))</span></div>
<div class="line"><a id="l01519" name="l01519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb6c782b08daac05942329e2d1223887"> 1519</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_SLR_R    (*((volatile uint32_t *)0x4005B518))</span></div>
<div class="line"><a id="l01520" name="l01520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f7cd7cad7d37b50020828bab75d6a8a"> 1520</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DEN_R    (*((volatile uint32_t *)0x4005B51C))</span></div>
<div class="line"><a id="l01521" name="l01521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb70520d5b683d80a03ffb4e4d9326d0"> 1521</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_LOCK_R   (*((volatile uint32_t *)0x4005B520))</span></div>
<div class="line"><a id="l01522" name="l01522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ed30e29a467b5c269490ccd638fbe89"> 1522</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_CR_R     (*((volatile uint32_t *)0x4005B524))</span></div>
<div class="line"><a id="l01523" name="l01523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07d4c68b930ce1aa5cdf9b7de474e417"> 1523</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005B528))</span></div>
<div class="line"><a id="l01524" name="l01524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af851b7aa5b97a3cf48ffab2e57099efb"> 1524</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_PCTL_R   (*((volatile uint32_t *)0x4005B52C))</span></div>
<div class="line"><a id="l01525" name="l01525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8efdb80b18d23a6c6535db424478126"> 1525</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005B530))</span></div>
<div class="line"><a id="l01526" name="l01526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab568c497b5bd33ffcb5e39d1d4b9172a"> 1526</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DMACTL_R (*((volatile uint32_t *)0x4005B534))</span></div>
<div class="line"><a id="l01527" name="l01527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af92731913841b5e8f7d4d2d35b66dec9"> 1527</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_SI_R     (*((volatile uint32_t *)0x4005B538))</span></div>
<div class="line"><a id="l01528" name="l01528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a030203907cb6dfc2396aca3ce5321785"> 1528</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_DR12R_R  (*((volatile uint32_t *)0x4005B53C))</span></div>
<div class="line"><a id="l01529" name="l01529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a714008a81e4d3723f473a3022f526b29"> 1529</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01530" name="l01530"></a><span class="lineno"> 1530</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005B540))</span></div>
<div class="line"><a id="l01531" name="l01531"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a819e9fd14b29753f8fea53aa71491d94"> 1531</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01532" name="l01532"></a><span class="lineno"> 1532</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005B544))</span></div>
<div class="line"><a id="l01533" name="l01533"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69e36a2b10526161aad087bdd626ba9c"> 1533</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01534" name="l01534"></a><span class="lineno"> 1534</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005B548))</span></div>
<div class="line"><a id="l01535" name="l01535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a073eb636238b9cc1666d1593cd7f1905"> 1535</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_PP_R     (*((volatile uint32_t *)0x4005BFC0))</span></div>
<div class="line"><a id="l01536" name="l01536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab275829bd654625d6a19a466f07174f0"> 1536</a></span><span class="preprocessor">#define GPIO_PORTD_AHB_PC_R     (*((volatile uint32_t *)0x4005BFC4))</span></div>
<div class="line"><a id="l01537" name="l01537"></a><span class="lineno"> 1537</span> </div>
<div class="line"><a id="l01538" name="l01538"></a><span class="lineno"> 1538</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01539" name="l01539"></a><span class="lineno"> 1539</span><span class="comment">//</span></div>
<div class="line"><a id="l01540" name="l01540"></a><span class="lineno"> 1540</span><span class="comment">// GPIO registers (PORTE AHB)</span></div>
<div class="line"><a id="l01541" name="l01541"></a><span class="lineno"> 1541</span><span class="comment">//</span></div>
<div class="line"><a id="l01542" name="l01542"></a><span class="lineno"> 1542</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01543" name="l01543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae32e7dc8ae8bbee596e0122874a5d203"> 1543</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01544" name="l01544"></a><span class="lineno"> 1544</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005C000)</span></div>
<div class="line"><a id="l01545" name="l01545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecdc7163fe09d83120f5c9c935a025a4"> 1545</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DATA_R   (*((volatile uint32_t *)0x4005C3FC))</span></div>
<div class="line"><a id="l01546" name="l01546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0b46d14d0adca9481fbd920f14688a3"> 1546</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DIR_R    (*((volatile uint32_t *)0x4005C400))</span></div>
<div class="line"><a id="l01547" name="l01547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc2a5b45e61b884e214bdc0f3a378067"> 1547</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_IS_R     (*((volatile uint32_t *)0x4005C404))</span></div>
<div class="line"><a id="l01548" name="l01548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9e01cef2ff31e8c1b6a5ac1f846d5de"> 1548</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_IBE_R    (*((volatile uint32_t *)0x4005C408))</span></div>
<div class="line"><a id="l01549" name="l01549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af822c00e3c96dab7172536c50f7c315a"> 1549</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_IEV_R    (*((volatile uint32_t *)0x4005C40C))</span></div>
<div class="line"><a id="l01550" name="l01550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43f8d2bded364a779b94cb14309b0119"> 1550</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_IM_R     (*((volatile uint32_t *)0x4005C410))</span></div>
<div class="line"><a id="l01551" name="l01551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a322112d56ff3a2b8e52d799c5780befd"> 1551</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_RIS_R    (*((volatile uint32_t *)0x4005C414))</span></div>
<div class="line"><a id="l01552" name="l01552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6e0e98f11a27e04429dafa792f26208"> 1552</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_MIS_R    (*((volatile uint32_t *)0x4005C418))</span></div>
<div class="line"><a id="l01553" name="l01553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ce749e2706002d688eb0e87b9797b71"> 1553</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_ICR_R    (*((volatile uint32_t *)0x4005C41C))</span></div>
<div class="line"><a id="l01554" name="l01554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af359022721c8d76d3c3e628240b357ce"> 1554</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005C420))</span></div>
<div class="line"><a id="l01555" name="l01555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4a968e430741aa386da4bb604c8337b"> 1555</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR2R_R   (*((volatile uint32_t *)0x4005C500))</span></div>
<div class="line"><a id="l01556" name="l01556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1612850086415d75758ce4843ddac96e"> 1556</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR4R_R   (*((volatile uint32_t *)0x4005C504))</span></div>
<div class="line"><a id="l01557" name="l01557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17a4bde2765e50d4eb535fde12d1a024"> 1557</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR8R_R   (*((volatile uint32_t *)0x4005C508))</span></div>
<div class="line"><a id="l01558" name="l01558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc82b0923f41e4885ed882cf8d99190c"> 1558</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_ODR_R    (*((volatile uint32_t *)0x4005C50C))</span></div>
<div class="line"><a id="l01559" name="l01559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6557c7d2440b7bcdf85c29ae70370c06"> 1559</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_PUR_R    (*((volatile uint32_t *)0x4005C510))</span></div>
<div class="line"><a id="l01560" name="l01560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81601178c670f417255047e7dec5a074"> 1560</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_PDR_R    (*((volatile uint32_t *)0x4005C514))</span></div>
<div class="line"><a id="l01561" name="l01561"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a858101f9d915a07691ca8da123fcb3d2"> 1561</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_SLR_R    (*((volatile uint32_t *)0x4005C518))</span></div>
<div class="line"><a id="l01562" name="l01562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a795e233d22b4afecb9ce6d9581980142"> 1562</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DEN_R    (*((volatile uint32_t *)0x4005C51C))</span></div>
<div class="line"><a id="l01563" name="l01563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae530125041021577e859786ff4a61f9e"> 1563</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_LOCK_R   (*((volatile uint32_t *)0x4005C520))</span></div>
<div class="line"><a id="l01564" name="l01564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a065fbaeae3a5f2317481943b83939a74"> 1564</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_CR_R     (*((volatile uint32_t *)0x4005C524))</span></div>
<div class="line"><a id="l01565" name="l01565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9084e2f3b9e5296c03129fd10f59585f"> 1565</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005C528))</span></div>
<div class="line"><a id="l01566" name="l01566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57c4218acbdb531840d379588e21c69a"> 1566</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_PCTL_R   (*((volatile uint32_t *)0x4005C52C))</span></div>
<div class="line"><a id="l01567" name="l01567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4139004072298add3a38091c5acce98e"> 1567</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005C530))</span></div>
<div class="line"><a id="l01568" name="l01568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefaec4c72b2683579f60acbd1e92697c"> 1568</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DMACTL_R (*((volatile uint32_t *)0x4005C534))</span></div>
<div class="line"><a id="l01569" name="l01569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61b9df19504c3b7b53a9c292bc8f51ab"> 1569</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_SI_R     (*((volatile uint32_t *)0x4005C538))</span></div>
<div class="line"><a id="l01570" name="l01570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91cef9d0e88e6fb34b00d028c08800e0"> 1570</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_DR12R_R  (*((volatile uint32_t *)0x4005C53C))</span></div>
<div class="line"><a id="l01571" name="l01571"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a277e94a7d02401c7f1f14b2d597b6065"> 1571</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01572" name="l01572"></a><span class="lineno"> 1572</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005C540))</span></div>
<div class="line"><a id="l01573" name="l01573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8284eb7de1ee8395cad8110719e89b7"> 1573</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01574" name="l01574"></a><span class="lineno"> 1574</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005C544))</span></div>
<div class="line"><a id="l01575" name="l01575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a742b3db778ec1bf8d6fa8723524c3076"> 1575</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01576" name="l01576"></a><span class="lineno"> 1576</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005C548))</span></div>
<div class="line"><a id="l01577" name="l01577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af181fa2fcc41ed2a2db5d02eaa6afe9d"> 1577</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_PP_R     (*((volatile uint32_t *)0x4005CFC0))</span></div>
<div class="line"><a id="l01578" name="l01578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a4c81bc44d9fc7627e482b9350053d7"> 1578</a></span><span class="preprocessor">#define GPIO_PORTE_AHB_PC_R     (*((volatile uint32_t *)0x4005CFC4))</span></div>
<div class="line"><a id="l01579" name="l01579"></a><span class="lineno"> 1579</span> </div>
<div class="line"><a id="l01580" name="l01580"></a><span class="lineno"> 1580</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01581" name="l01581"></a><span class="lineno"> 1581</span><span class="comment">//</span></div>
<div class="line"><a id="l01582" name="l01582"></a><span class="lineno"> 1582</span><span class="comment">// GPIO registers (PORTF AHB)</span></div>
<div class="line"><a id="l01583" name="l01583"></a><span class="lineno"> 1583</span><span class="comment">//</span></div>
<div class="line"><a id="l01584" name="l01584"></a><span class="lineno"> 1584</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01585" name="l01585"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa94746c6a574a7dcbbf9bdd73cb2c374"> 1585</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01586" name="l01586"></a><span class="lineno"> 1586</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005D000)</span></div>
<div class="line"><a id="l01587" name="l01587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a217d05bb2d0169e45e4ad1e5aeac79f4"> 1587</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DATA_R   (*((volatile uint32_t *)0x4005D3FC))</span></div>
<div class="line"><a id="l01588" name="l01588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46145a540c1b29fbb74c231dab32a440"> 1588</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DIR_R    (*((volatile uint32_t *)0x4005D400))</span></div>
<div class="line"><a id="l01589" name="l01589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a590515ddbd2e1e807e9e7ab80e81e12e"> 1589</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_IS_R     (*((volatile uint32_t *)0x4005D404))</span></div>
<div class="line"><a id="l01590" name="l01590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4556f6cf347dc2fbefd9ddb7b87a315"> 1590</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_IBE_R    (*((volatile uint32_t *)0x4005D408))</span></div>
<div class="line"><a id="l01591" name="l01591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5e4c44266cb55697e78af8f74595409"> 1591</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_IEV_R    (*((volatile uint32_t *)0x4005D40C))</span></div>
<div class="line"><a id="l01592" name="l01592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac917ab0690ce533a1b9bb73245e526a9"> 1592</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_IM_R     (*((volatile uint32_t *)0x4005D410))</span></div>
<div class="line"><a id="l01593" name="l01593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab65e3cfb0c0bd82b3e4832f23520d56b"> 1593</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_RIS_R    (*((volatile uint32_t *)0x4005D414))</span></div>
<div class="line"><a id="l01594" name="l01594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d36090b34979224190d7f981156459c"> 1594</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_MIS_R    (*((volatile uint32_t *)0x4005D418))</span></div>
<div class="line"><a id="l01595" name="l01595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4aafbe21be227fb7aa69297eaac267a8"> 1595</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_ICR_R    (*((volatile uint32_t *)0x4005D41C))</span></div>
<div class="line"><a id="l01596" name="l01596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1485afc3daf62256df9322ddb736bdbd"> 1596</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005D420))</span></div>
<div class="line"><a id="l01597" name="l01597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff323f5bb2b8d089345ffc37677caaa7"> 1597</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR2R_R   (*((volatile uint32_t *)0x4005D500))</span></div>
<div class="line"><a id="l01598" name="l01598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7b700c7acd5aa9459c56f01a30b3980"> 1598</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR4R_R   (*((volatile uint32_t *)0x4005D504))</span></div>
<div class="line"><a id="l01599" name="l01599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b0ef01a6abdc8ed49a5557b25750de9"> 1599</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR8R_R   (*((volatile uint32_t *)0x4005D508))</span></div>
<div class="line"><a id="l01600" name="l01600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0423cd655c22cabd12c2277fe668bbf4"> 1600</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_ODR_R    (*((volatile uint32_t *)0x4005D50C))</span></div>
<div class="line"><a id="l01601" name="l01601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e6ee3ed709f358c75751ecce1ff1576"> 1601</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_PUR_R    (*((volatile uint32_t *)0x4005D510))</span></div>
<div class="line"><a id="l01602" name="l01602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91a1dacc86465154ffd5cdbc0ada490a"> 1602</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_PDR_R    (*((volatile uint32_t *)0x4005D514))</span></div>
<div class="line"><a id="l01603" name="l01603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d116a55575ff2e94f915051a3fe2ac9"> 1603</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_SLR_R    (*((volatile uint32_t *)0x4005D518))</span></div>
<div class="line"><a id="l01604" name="l01604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9101ac2bf227a06ef12c17fe9b27b16d"> 1604</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DEN_R    (*((volatile uint32_t *)0x4005D51C))</span></div>
<div class="line"><a id="l01605" name="l01605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a724bb6fcd17a4555621d3d2238301e02"> 1605</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_LOCK_R   (*((volatile uint32_t *)0x4005D520))</span></div>
<div class="line"><a id="l01606" name="l01606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af135e44ef57f9e4547e6e5e3fb6c7d8c"> 1606</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_CR_R     (*((volatile uint32_t *)0x4005D524))</span></div>
<div class="line"><a id="l01607" name="l01607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add75e8d9864e520cc77f9c5371e2f921"> 1607</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005D528))</span></div>
<div class="line"><a id="l01608" name="l01608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af75856e833af945863eda9f3ec76511b"> 1608</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_PCTL_R   (*((volatile uint32_t *)0x4005D52C))</span></div>
<div class="line"><a id="l01609" name="l01609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a744612bf0147db464bb57a67db1d21b7"> 1609</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005D530))</span></div>
<div class="line"><a id="l01610" name="l01610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39522ea47b5c770ec1d9d0a769c8459e"> 1610</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DMACTL_R (*((volatile uint32_t *)0x4005D534))</span></div>
<div class="line"><a id="l01611" name="l01611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fe47b60595f23acb61161ab2025975a"> 1611</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_SI_R     (*((volatile uint32_t *)0x4005D538))</span></div>
<div class="line"><a id="l01612" name="l01612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a100295555831b2a29469c335343cfecf"> 1612</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_DR12R_R  (*((volatile uint32_t *)0x4005D53C))</span></div>
<div class="line"><a id="l01613" name="l01613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0611075bed449e6438ee61d006e1eef5"> 1613</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01614" name="l01614"></a><span class="lineno"> 1614</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005D540))</span></div>
<div class="line"><a id="l01615" name="l01615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5692be71b26ad6a54fd6dfd7592c65d7"> 1615</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01616" name="l01616"></a><span class="lineno"> 1616</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005D544))</span></div>
<div class="line"><a id="l01617" name="l01617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a366ed80b231cd9d3fe4e2ddba917edb8"> 1617</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01618" name="l01618"></a><span class="lineno"> 1618</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005D548))</span></div>
<div class="line"><a id="l01619" name="l01619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a267e46823145154d9bf911f40908fcf4"> 1619</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_PP_R     (*((volatile uint32_t *)0x4005DFC0))</span></div>
<div class="line"><a id="l01620" name="l01620"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9ca5d4e46de48ffd2359e920b152b8d"> 1620</a></span><span class="preprocessor">#define GPIO_PORTF_AHB_PC_R     (*((volatile uint32_t *)0x4005DFC4))</span></div>
<div class="line"><a id="l01621" name="l01621"></a><span class="lineno"> 1621</span> </div>
<div class="line"><a id="l01622" name="l01622"></a><span class="lineno"> 1622</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01623" name="l01623"></a><span class="lineno"> 1623</span><span class="comment">//</span></div>
<div class="line"><a id="l01624" name="l01624"></a><span class="lineno"> 1624</span><span class="comment">// GPIO registers (PORTG AHB)</span></div>
<div class="line"><a id="l01625" name="l01625"></a><span class="lineno"> 1625</span><span class="comment">//</span></div>
<div class="line"><a id="l01626" name="l01626"></a><span class="lineno"> 1626</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01627" name="l01627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52c5f2900612c6dc6f88228a315867b8"> 1627</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01628" name="l01628"></a><span class="lineno"> 1628</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005E000)</span></div>
<div class="line"><a id="l01629" name="l01629"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93998507f9957591c80620c92c5d2eae"> 1629</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DATA_R   (*((volatile uint32_t *)0x4005E3FC))</span></div>
<div class="line"><a id="l01630" name="l01630"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe97832a31843c2ba333dd5561eb7f07"> 1630</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DIR_R    (*((volatile uint32_t *)0x4005E400))</span></div>
<div class="line"><a id="l01631" name="l01631"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb7b67c0e94231b8a855edecf60ab77c"> 1631</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_IS_R     (*((volatile uint32_t *)0x4005E404))</span></div>
<div class="line"><a id="l01632" name="l01632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af45ea0848827aeb56b28cda814fb7da9"> 1632</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_IBE_R    (*((volatile uint32_t *)0x4005E408))</span></div>
<div class="line"><a id="l01633" name="l01633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8585b3c8a26fddbccb5edd50c43c90ab"> 1633</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_IEV_R    (*((volatile uint32_t *)0x4005E40C))</span></div>
<div class="line"><a id="l01634" name="l01634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f46ee7a4dbaa69bf90f71f4fbc41de0"> 1634</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_IM_R     (*((volatile uint32_t *)0x4005E410))</span></div>
<div class="line"><a id="l01635" name="l01635"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c00bc9371f24213b10afb60e346d04c"> 1635</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_RIS_R    (*((volatile uint32_t *)0x4005E414))</span></div>
<div class="line"><a id="l01636" name="l01636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa17d5ecb40c18fd5202657ca7ff2b3f1"> 1636</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_MIS_R    (*((volatile uint32_t *)0x4005E418))</span></div>
<div class="line"><a id="l01637" name="l01637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68c994c295834bcf8ddb42b02b969dc9"> 1637</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_ICR_R    (*((volatile uint32_t *)0x4005E41C))</span></div>
<div class="line"><a id="l01638" name="l01638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb8ccf8f08df0392c393479b02c34c1f"> 1638</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005E420))</span></div>
<div class="line"><a id="l01639" name="l01639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0657e69a416a8d2b343f215af8d3ef1"> 1639</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DR2R_R   (*((volatile uint32_t *)0x4005E500))</span></div>
<div class="line"><a id="l01640" name="l01640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc3e681189553642aa475773d87e0577"> 1640</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DR4R_R   (*((volatile uint32_t *)0x4005E504))</span></div>
<div class="line"><a id="l01641" name="l01641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a103c4d74a0bc5b9853f0247abccc2586"> 1641</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DR8R_R   (*((volatile uint32_t *)0x4005E508))</span></div>
<div class="line"><a id="l01642" name="l01642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c90cdf4fae036286e1e7b953900949c"> 1642</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_ODR_R    (*((volatile uint32_t *)0x4005E50C))</span></div>
<div class="line"><a id="l01643" name="l01643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a538f2f8b7f2676f033344d46ecce91f8"> 1643</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_PUR_R    (*((volatile uint32_t *)0x4005E510))</span></div>
<div class="line"><a id="l01644" name="l01644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a781fc990724f58b5320de93399487b40"> 1644</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_PDR_R    (*((volatile uint32_t *)0x4005E514))</span></div>
<div class="line"><a id="l01645" name="l01645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5701f3cfeecafd3052ca8e02955720e5"> 1645</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_SLR_R    (*((volatile uint32_t *)0x4005E518))</span></div>
<div class="line"><a id="l01646" name="l01646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40c6d95111414979ca9f66e444b83638"> 1646</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DEN_R    (*((volatile uint32_t *)0x4005E51C))</span></div>
<div class="line"><a id="l01647" name="l01647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24693cf6b0b24e5f0893de18ee3fedf0"> 1647</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_LOCK_R   (*((volatile uint32_t *)0x4005E520))</span></div>
<div class="line"><a id="l01648" name="l01648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad5b4ed244b94adb5594d56a6fa00fe4"> 1648</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_CR_R     (*((volatile uint32_t *)0x4005E524))</span></div>
<div class="line"><a id="l01649" name="l01649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e69916dc415777e76f4a176f527c16f"> 1649</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005E528))</span></div>
<div class="line"><a id="l01650" name="l01650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0bddebfe5776183ed62865388729530"> 1650</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_PCTL_R   (*((volatile uint32_t *)0x4005E52C))</span></div>
<div class="line"><a id="l01651" name="l01651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7d2d4ca8928a61cbd43db3586b8c9e9"> 1651</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005E530))</span></div>
<div class="line"><a id="l01652" name="l01652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a195b0d1a943008f4270b4981cc4a6c25"> 1652</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DMACTL_R (*((volatile uint32_t *)0x4005E534))</span></div>
<div class="line"><a id="l01653" name="l01653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adda247bd5112131966d83fc4a75f57fc"> 1653</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_SI_R     (*((volatile uint32_t *)0x4005E538))</span></div>
<div class="line"><a id="l01654" name="l01654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeca0916546ae5ecf474b691ba151eae"> 1654</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_DR12R_R  (*((volatile uint32_t *)0x4005E53C))</span></div>
<div class="line"><a id="l01655" name="l01655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73dd1f6f02ed22b6088412fc5b640383"> 1655</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01656" name="l01656"></a><span class="lineno"> 1656</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005E540))</span></div>
<div class="line"><a id="l01657" name="l01657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a411420184a20b5720c9623cf4e22078e"> 1657</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01658" name="l01658"></a><span class="lineno"> 1658</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005E544))</span></div>
<div class="line"><a id="l01659" name="l01659"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d207ec6312b5702b9d7991b4952c9f9"> 1659</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01660" name="l01660"></a><span class="lineno"> 1660</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005E548))</span></div>
<div class="line"><a id="l01661" name="l01661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe5fcb2c24063aa79f9b53320b067bf1"> 1661</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_PP_R     (*((volatile uint32_t *)0x4005EFC0))</span></div>
<div class="line"><a id="l01662" name="l01662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa11c6641fe602d0fcbdd34b99564e1a8"> 1662</a></span><span class="preprocessor">#define GPIO_PORTG_AHB_PC_R     (*((volatile uint32_t *)0x4005EFC4))</span></div>
<div class="line"><a id="l01663" name="l01663"></a><span class="lineno"> 1663</span> </div>
<div class="line"><a id="l01664" name="l01664"></a><span class="lineno"> 1664</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01665" name="l01665"></a><span class="lineno"> 1665</span><span class="comment">//</span></div>
<div class="line"><a id="l01666" name="l01666"></a><span class="lineno"> 1666</span><span class="comment">// GPIO registers (PORTH AHB)</span></div>
<div class="line"><a id="l01667" name="l01667"></a><span class="lineno"> 1667</span><span class="comment">//</span></div>
<div class="line"><a id="l01668" name="l01668"></a><span class="lineno"> 1668</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01669" name="l01669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a027494ce13c838b3b290c56653f2e3fd"> 1669</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01670" name="l01670"></a><span class="lineno"> 1670</span><span class="preprocessor">                                ((volatile uint32_t *)0x4005F000)</span></div>
<div class="line"><a id="l01671" name="l01671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb0c0e4ab13385312c214c35ad7e6cf4"> 1671</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DATA_R   (*((volatile uint32_t *)0x4005F3FC))</span></div>
<div class="line"><a id="l01672" name="l01672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1774f8abcd8e95d0b40d2b32b3e73d09"> 1672</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DIR_R    (*((volatile uint32_t *)0x4005F400))</span></div>
<div class="line"><a id="l01673" name="l01673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad18f415f4dcc10e00aac2e66d28d332d"> 1673</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_IS_R     (*((volatile uint32_t *)0x4005F404))</span></div>
<div class="line"><a id="l01674" name="l01674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ffa7e5f439ecec30eb8136720840209"> 1674</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_IBE_R    (*((volatile uint32_t *)0x4005F408))</span></div>
<div class="line"><a id="l01675" name="l01675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a981f210c6cf8ea742ea1da63b8cc546a"> 1675</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_IEV_R    (*((volatile uint32_t *)0x4005F40C))</span></div>
<div class="line"><a id="l01676" name="l01676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afadcf7e5b598910c2076d7e506ade183"> 1676</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_IM_R     (*((volatile uint32_t *)0x4005F410))</span></div>
<div class="line"><a id="l01677" name="l01677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16d59d237200790a0d6745f8bf64c5a4"> 1677</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_RIS_R    (*((volatile uint32_t *)0x4005F414))</span></div>
<div class="line"><a id="l01678" name="l01678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a84e3461d108b69c2098a5335a660e8"> 1678</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_MIS_R    (*((volatile uint32_t *)0x4005F418))</span></div>
<div class="line"><a id="l01679" name="l01679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15dd30e1e1ba6bfd974ab367616baead"> 1679</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_ICR_R    (*((volatile uint32_t *)0x4005F41C))</span></div>
<div class="line"><a id="l01680" name="l01680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff90a7cbd8b771a756ba3e6dbb5f09db"> 1680</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_AFSEL_R  (*((volatile uint32_t *)0x4005F420))</span></div>
<div class="line"><a id="l01681" name="l01681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ee39fdd353f4aa47b31993f6af2459d"> 1681</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DR2R_R   (*((volatile uint32_t *)0x4005F500))</span></div>
<div class="line"><a id="l01682" name="l01682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af44db9a39e6f680664cdb9d220c98037"> 1682</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DR4R_R   (*((volatile uint32_t *)0x4005F504))</span></div>
<div class="line"><a id="l01683" name="l01683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fc40e9b7466a4be826d67dbec2e780c"> 1683</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DR8R_R   (*((volatile uint32_t *)0x4005F508))</span></div>
<div class="line"><a id="l01684" name="l01684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad35803754434b15c3f4fc7bea963f418"> 1684</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_ODR_R    (*((volatile uint32_t *)0x4005F50C))</span></div>
<div class="line"><a id="l01685" name="l01685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07f8f532690e5c14049ad1aef423705e"> 1685</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_PUR_R    (*((volatile uint32_t *)0x4005F510))</span></div>
<div class="line"><a id="l01686" name="l01686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af43809e3bdb6dad3d4da59ac57d76e15"> 1686</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_PDR_R    (*((volatile uint32_t *)0x4005F514))</span></div>
<div class="line"><a id="l01687" name="l01687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb382e613190391fff469ebdfcdc339b"> 1687</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_SLR_R    (*((volatile uint32_t *)0x4005F518))</span></div>
<div class="line"><a id="l01688" name="l01688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73e31c4f62e9afc2bc35a32fdefe0187"> 1688</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DEN_R    (*((volatile uint32_t *)0x4005F51C))</span></div>
<div class="line"><a id="l01689" name="l01689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51894e63cd4cc1fd2564620ada4129aa"> 1689</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_LOCK_R   (*((volatile uint32_t *)0x4005F520))</span></div>
<div class="line"><a id="l01690" name="l01690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c025a84b0ec2efe46e883eab9192838"> 1690</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_CR_R     (*((volatile uint32_t *)0x4005F524))</span></div>
<div class="line"><a id="l01691" name="l01691"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4edd8c22454278ab86da011c1aef18dd"> 1691</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_AMSEL_R  (*((volatile uint32_t *)0x4005F528))</span></div>
<div class="line"><a id="l01692" name="l01692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad93aea44fced48f1ad741465c89906ef"> 1692</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_PCTL_R   (*((volatile uint32_t *)0x4005F52C))</span></div>
<div class="line"><a id="l01693" name="l01693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a740e29d783682a31a42e1064d556cac7"> 1693</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_ADCCTL_R (*((volatile uint32_t *)0x4005F530))</span></div>
<div class="line"><a id="l01694" name="l01694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44ef1bd271a8df317f0b904be7fe849f"> 1694</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DMACTL_R (*((volatile uint32_t *)0x4005F534))</span></div>
<div class="line"><a id="l01695" name="l01695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7b761eb1737fa99194c016cf05fa8af"> 1695</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_SI_R     (*((volatile uint32_t *)0x4005F538))</span></div>
<div class="line"><a id="l01696" name="l01696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac856878581520916e390192ad67ba958"> 1696</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_DR12R_R  (*((volatile uint32_t *)0x4005F53C))</span></div>
<div class="line"><a id="l01697" name="l01697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26bab9e39b23fe5b50568dd4b9e6b744"> 1697</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01698" name="l01698"></a><span class="lineno"> 1698</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005F540))</span></div>
<div class="line"><a id="l01699" name="l01699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f50c39d9ab2c1c652aba608cb82d281"> 1699</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01700" name="l01700"></a><span class="lineno"> 1700</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005F544))</span></div>
<div class="line"><a id="l01701" name="l01701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6aa5c9b7dbc9b833d92055a373b94064"> 1701</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01702" name="l01702"></a><span class="lineno"> 1702</span><span class="preprocessor">                                (*((volatile uint32_t *)0x4005F548))</span></div>
<div class="line"><a id="l01703" name="l01703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78a62295b247e66a75a621634ad0ca2f"> 1703</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_PP_R     (*((volatile uint32_t *)0x4005FFC0))</span></div>
<div class="line"><a id="l01704" name="l01704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3450af8a67ecd6da9c1d574bfc5deece"> 1704</a></span><span class="preprocessor">#define GPIO_PORTH_AHB_PC_R     (*((volatile uint32_t *)0x4005FFC4))</span></div>
<div class="line"><a id="l01705" name="l01705"></a><span class="lineno"> 1705</span> </div>
<div class="line"><a id="l01706" name="l01706"></a><span class="lineno"> 1706</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01707" name="l01707"></a><span class="lineno"> 1707</span><span class="comment">//</span></div>
<div class="line"><a id="l01708" name="l01708"></a><span class="lineno"> 1708</span><span class="comment">// GPIO registers (PORTJ AHB)</span></div>
<div class="line"><a id="l01709" name="l01709"></a><span class="lineno"> 1709</span><span class="comment">//</span></div>
<div class="line"><a id="l01710" name="l01710"></a><span class="lineno"> 1710</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01711" name="l01711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a192c441ab0ddc4a25c254d43251b1f38"> 1711</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DATA_BITS_R                                            \</span></div>
<div class="line"><a id="l01712" name="l01712"></a><span class="lineno"> 1712</span><span class="preprocessor">                                ((volatile uint32_t *)0x40060000)</span></div>
<div class="line"><a id="l01713" name="l01713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a095e625a4734530e5206ba6533dac4ac"> 1713</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DATA_R   (*((volatile uint32_t *)0x400603FC))</span></div>
<div class="line"><a id="l01714" name="l01714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a692025de400b1b6a5b255f16e856263e"> 1714</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DIR_R    (*((volatile uint32_t *)0x40060400))</span></div>
<div class="line"><a id="l01715" name="l01715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8a153d8c03e559eca0f2380e73cdf2f"> 1715</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_IS_R     (*((volatile uint32_t *)0x40060404))</span></div>
<div class="line"><a id="l01716" name="l01716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbabb0025252f489aac26401ec91810f"> 1716</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_IBE_R    (*((volatile uint32_t *)0x40060408))</span></div>
<div class="line"><a id="l01717" name="l01717"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03cda3fe2d158b74765f3d5b4d7ee959"> 1717</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_IEV_R    (*((volatile uint32_t *)0x4006040C))</span></div>
<div class="line"><a id="l01718" name="l01718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0153e1d0f16604fa9a474db076589c8a"> 1718</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_IM_R     (*((volatile uint32_t *)0x40060410))</span></div>
<div class="line"><a id="l01719" name="l01719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafdddc068a3d78821bcca3826d3520b1"> 1719</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_RIS_R    (*((volatile uint32_t *)0x40060414))</span></div>
<div class="line"><a id="l01720" name="l01720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8da97e9b4ec850c14408e660cc32aab"> 1720</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_MIS_R    (*((volatile uint32_t *)0x40060418))</span></div>
<div class="line"><a id="l01721" name="l01721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a2bf85e13e30d13dd2cb6ce268572f6"> 1721</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_ICR_R    (*((volatile uint32_t *)0x4006041C))</span></div>
<div class="line"><a id="l01722" name="l01722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29154e03b8ff2a243a64ff6e91e46e92"> 1722</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_AFSEL_R  (*((volatile uint32_t *)0x40060420))</span></div>
<div class="line"><a id="l01723" name="l01723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf05df4e87bb719a051edc194594caf8"> 1723</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DR2R_R   (*((volatile uint32_t *)0x40060500))</span></div>
<div class="line"><a id="l01724" name="l01724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03ef775f45985b43e3039be1b0ff04db"> 1724</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DR4R_R   (*((volatile uint32_t *)0x40060504))</span></div>
<div class="line"><a id="l01725" name="l01725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a079994921c4878f381cf637121824aaf"> 1725</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DR8R_R   (*((volatile uint32_t *)0x40060508))</span></div>
<div class="line"><a id="l01726" name="l01726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a674d60f5372fc0005f7ac263adc82a9f"> 1726</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_ODR_R    (*((volatile uint32_t *)0x4006050C))</span></div>
<div class="line"><a id="l01727" name="l01727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f3d4600ba84a29dafc4eb1745c2608f"> 1727</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_PUR_R    (*((volatile uint32_t *)0x40060510))</span></div>
<div class="line"><a id="l01728" name="l01728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88549aa70dadf68d4925a93cc2a15358"> 1728</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_PDR_R    (*((volatile uint32_t *)0x40060514))</span></div>
<div class="line"><a id="l01729" name="l01729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19489c565ddb8c0d05993da7d3ea22f4"> 1729</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_SLR_R    (*((volatile uint32_t *)0x40060518))</span></div>
<div class="line"><a id="l01730" name="l01730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab20f7c4e1b16255e4bc13813f03771e4"> 1730</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DEN_R    (*((volatile uint32_t *)0x4006051C))</span></div>
<div class="line"><a id="l01731" name="l01731"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add88b7c883b94a79dd65f9f5573b9fe4"> 1731</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_LOCK_R   (*((volatile uint32_t *)0x40060520))</span></div>
<div class="line"><a id="l01732" name="l01732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad497f894999796efdb218d7421a7169a"> 1732</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_CR_R     (*((volatile uint32_t *)0x40060524))</span></div>
<div class="line"><a id="l01733" name="l01733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06dfb80819e9f5655d2647c79109b8f9"> 1733</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_AMSEL_R  (*((volatile uint32_t *)0x40060528))</span></div>
<div class="line"><a id="l01734" name="l01734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7025ec768b538d16e6c793a6b06c6b4"> 1734</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_PCTL_R   (*((volatile uint32_t *)0x4006052C))</span></div>
<div class="line"><a id="l01735" name="l01735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a354bf94cc9178b14ff3a1e221524ec"> 1735</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_ADCCTL_R (*((volatile uint32_t *)0x40060530))</span></div>
<div class="line"><a id="l01736" name="l01736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fc3df471aad59b49e958abaeeb3321f"> 1736</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DMACTL_R (*((volatile uint32_t *)0x40060534))</span></div>
<div class="line"><a id="l01737" name="l01737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ca99f8f969058ec7fca7cfc8c41092d"> 1737</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_SI_R     (*((volatile uint32_t *)0x40060538))</span></div>
<div class="line"><a id="l01738" name="l01738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a88ecd55ff362e8d0d431c07d50fb5d"> 1738</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_DR12R_R  (*((volatile uint32_t *)0x4006053C))</span></div>
<div class="line"><a id="l01739" name="l01739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44bd7d1224eef98665bc67f7896f4559"> 1739</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_WAKEPEN_R                                              \</span></div>
<div class="line"><a id="l01740" name="l01740"></a><span class="lineno"> 1740</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40060540))</span></div>
<div class="line"><a id="l01741" name="l01741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63706f9aef4b257ea4d789b9c3fad1d4"> 1741</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_WAKELVL_R                                              \</span></div>
<div class="line"><a id="l01742" name="l01742"></a><span class="lineno"> 1742</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40060544))</span></div>
<div class="line"><a id="l01743" name="l01743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b30af0a9a0aadb14f95fe069afd8484"> 1743</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_WAKESTAT_R                                             \</span></div>
<div class="line"><a id="l01744" name="l01744"></a><span class="lineno"> 1744</span><span class="preprocessor">                                (*((volatile uint32_t *)0x40060548))</span></div>
<div class="line"><a id="l01745" name="l01745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bd11c4c88d81a824da458e237147ee6"> 1745</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_PP_R     (*((volatile uint32_t *)0x40060FC0))</span></div>
<div class="line"><a id="l01746" name="l01746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27621da90388fbf59769b603dab0ebf0"> 1746</a></span><span class="preprocessor">#define GPIO_PORTJ_AHB_PC_R     (*((volatile uint32_t *)0x40060FC4))</span></div>
<div class="line"><a id="l01747" name="l01747"></a><span class="lineno"> 1747</span> </div>
<div class="line"><a id="l01748" name="l01748"></a><span class="lineno"> 1748</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01749" name="l01749"></a><span class="lineno"> 1749</span><span class="comment">//</span></div>
<div class="line"><a id="l01750" name="l01750"></a><span class="lineno"> 1750</span><span class="comment">// GPIO registers (PORTK)</span></div>
<div class="line"><a id="l01751" name="l01751"></a><span class="lineno"> 1751</span><span class="comment">//</span></div>
<div class="line"><a id="l01752" name="l01752"></a><span class="lineno"> 1752</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01753" name="l01753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43ae77f14306e836489dd3b43573f670"> 1753</a></span><span class="preprocessor">#define GPIO_PORTK_DATA_BITS_R  ((volatile uint32_t *)0x40061000)</span></div>
<div class="line"><a id="l01754" name="l01754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5c1e705f8bb2a6653422f05e4919bf3"> 1754</a></span><span class="preprocessor">#define GPIO_PORTK_DATA_R       (*((volatile uint32_t *)0x400613FC))</span></div>
<div class="line"><a id="l01755" name="l01755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a776ddf4813e8d33e2661aba1961f2660"> 1755</a></span><span class="preprocessor">#define GPIO_PORTK_DIR_R        (*((volatile uint32_t *)0x40061400))</span></div>
<div class="line"><a id="l01756" name="l01756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94a92a281368f903978b1579cf343de4"> 1756</a></span><span class="preprocessor">#define GPIO_PORTK_IS_R         (*((volatile uint32_t *)0x40061404))</span></div>
<div class="line"><a id="l01757" name="l01757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afabe5d5ddf41cb6d2d9898f8488e771d"> 1757</a></span><span class="preprocessor">#define GPIO_PORTK_IBE_R        (*((volatile uint32_t *)0x40061408))</span></div>
<div class="line"><a id="l01758" name="l01758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c2abbf3a59651dc86cc8c7d9c6e2d39"> 1758</a></span><span class="preprocessor">#define GPIO_PORTK_IEV_R        (*((volatile uint32_t *)0x4006140C))</span></div>
<div class="line"><a id="l01759" name="l01759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6507ebc06745109f0895ead0bcd851a9"> 1759</a></span><span class="preprocessor">#define GPIO_PORTK_IM_R         (*((volatile uint32_t *)0x40061410))</span></div>
<div class="line"><a id="l01760" name="l01760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac211b07f8c81101c082a6e4269466e64"> 1760</a></span><span class="preprocessor">#define GPIO_PORTK_RIS_R        (*((volatile uint32_t *)0x40061414))</span></div>
<div class="line"><a id="l01761" name="l01761"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0661ff187c565444368f430fe749d06"> 1761</a></span><span class="preprocessor">#define GPIO_PORTK_MIS_R        (*((volatile uint32_t *)0x40061418))</span></div>
<div class="line"><a id="l01762" name="l01762"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9db6cab1d47dda3dad42447c154c548c"> 1762</a></span><span class="preprocessor">#define GPIO_PORTK_ICR_R        (*((volatile uint32_t *)0x4006141C))</span></div>
<div class="line"><a id="l01763" name="l01763"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5068dcdd5da08d13d5c1619ab8aa7579"> 1763</a></span><span class="preprocessor">#define GPIO_PORTK_AFSEL_R      (*((volatile uint32_t *)0x40061420))</span></div>
<div class="line"><a id="l01764" name="l01764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd82887229f2c960ebef3be1ecddb7a2"> 1764</a></span><span class="preprocessor">#define GPIO_PORTK_DR2R_R       (*((volatile uint32_t *)0x40061500))</span></div>
<div class="line"><a id="l01765" name="l01765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21933f2977a2bb24a413d3dde0ea6118"> 1765</a></span><span class="preprocessor">#define GPIO_PORTK_DR4R_R       (*((volatile uint32_t *)0x40061504))</span></div>
<div class="line"><a id="l01766" name="l01766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7979c30728a82cabb6b2a2c9256e3f75"> 1766</a></span><span class="preprocessor">#define GPIO_PORTK_DR8R_R       (*((volatile uint32_t *)0x40061508))</span></div>
<div class="line"><a id="l01767" name="l01767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d2cb15f608bba97560c6f0d6659f124"> 1767</a></span><span class="preprocessor">#define GPIO_PORTK_ODR_R        (*((volatile uint32_t *)0x4006150C))</span></div>
<div class="line"><a id="l01768" name="l01768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabc1bd5667f0f5e0e1813577571ecc68"> 1768</a></span><span class="preprocessor">#define GPIO_PORTK_PUR_R        (*((volatile uint32_t *)0x40061510))</span></div>
<div class="line"><a id="l01769" name="l01769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c6fcfbd6310454c5c93efbb5ab432dc"> 1769</a></span><span class="preprocessor">#define GPIO_PORTK_PDR_R        (*((volatile uint32_t *)0x40061514))</span></div>
<div class="line"><a id="l01770" name="l01770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4f48cd8810b54c41dd90d1b133734a4"> 1770</a></span><span class="preprocessor">#define GPIO_PORTK_SLR_R        (*((volatile uint32_t *)0x40061518))</span></div>
<div class="line"><a id="l01771" name="l01771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7c21c8a790e6f76e4eda73ca2bd8098"> 1771</a></span><span class="preprocessor">#define GPIO_PORTK_DEN_R        (*((volatile uint32_t *)0x4006151C))</span></div>
<div class="line"><a id="l01772" name="l01772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf0bb31df0e150b242833c2cdf8130c4"> 1772</a></span><span class="preprocessor">#define GPIO_PORTK_LOCK_R       (*((volatile uint32_t *)0x40061520))</span></div>
<div class="line"><a id="l01773" name="l01773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6b973655709e33cb54f49871ee7f04e"> 1773</a></span><span class="preprocessor">#define GPIO_PORTK_CR_R         (*((volatile uint32_t *)0x40061524))</span></div>
<div class="line"><a id="l01774" name="l01774"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ba705a29f30d1fdb3cc1fc30bc8ce5a"> 1774</a></span><span class="preprocessor">#define GPIO_PORTK_AMSEL_R      (*((volatile uint32_t *)0x40061528))</span></div>
<div class="line"><a id="l01775" name="l01775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a169e0546b32d89ad1247148a6be4c87a"> 1775</a></span><span class="preprocessor">#define GPIO_PORTK_PCTL_R       (*((volatile uint32_t *)0x4006152C))</span></div>
<div class="line"><a id="l01776" name="l01776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92fd8ede00121f7269d4c28c6bd400cb"> 1776</a></span><span class="preprocessor">#define GPIO_PORTK_ADCCTL_R     (*((volatile uint32_t *)0x40061530))</span></div>
<div class="line"><a id="l01777" name="l01777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c0f3288a7373d92128bec5f0be00233"> 1777</a></span><span class="preprocessor">#define GPIO_PORTK_DMACTL_R     (*((volatile uint32_t *)0x40061534))</span></div>
<div class="line"><a id="l01778" name="l01778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59ea3745145af3034fe2005ce082dc58"> 1778</a></span><span class="preprocessor">#define GPIO_PORTK_SI_R         (*((volatile uint32_t *)0x40061538))</span></div>
<div class="line"><a id="l01779" name="l01779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2758e17909f3d5d2d4a52816f4880957"> 1779</a></span><span class="preprocessor">#define GPIO_PORTK_DR12R_R      (*((volatile uint32_t *)0x4006153C))</span></div>
<div class="line"><a id="l01780" name="l01780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6edb570eceb707a69b18f4d1a7f5ed1e"> 1780</a></span><span class="preprocessor">#define GPIO_PORTK_WAKEPEN_R    (*((volatile uint32_t *)0x40061540))</span></div>
<div class="line"><a id="l01781" name="l01781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afde957872d1b53f00013e5d673cc0512"> 1781</a></span><span class="preprocessor">#define GPIO_PORTK_WAKELVL_R    (*((volatile uint32_t *)0x40061544))</span></div>
<div class="line"><a id="l01782" name="l01782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6a088358df2c4f52108b72d8c0812c8"> 1782</a></span><span class="preprocessor">#define GPIO_PORTK_WAKESTAT_R   (*((volatile uint32_t *)0x40061548))</span></div>
<div class="line"><a id="l01783" name="l01783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5bbc6329c99823e9a42bbe361867cb5"> 1783</a></span><span class="preprocessor">#define GPIO_PORTK_PP_R         (*((volatile uint32_t *)0x40061FC0))</span></div>
<div class="line"><a id="l01784" name="l01784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3686327cf81ecfb43ac5cabd7bda6b83"> 1784</a></span><span class="preprocessor">#define GPIO_PORTK_PC_R         (*((volatile uint32_t *)0x40061FC4))</span></div>
<div class="line"><a id="l01785" name="l01785"></a><span class="lineno"> 1785</span> </div>
<div class="line"><a id="l01786" name="l01786"></a><span class="lineno"> 1786</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01787" name="l01787"></a><span class="lineno"> 1787</span><span class="comment">//</span></div>
<div class="line"><a id="l01788" name="l01788"></a><span class="lineno"> 1788</span><span class="comment">// GPIO registers (PORTL)</span></div>
<div class="line"><a id="l01789" name="l01789"></a><span class="lineno"> 1789</span><span class="comment">//</span></div>
<div class="line"><a id="l01790" name="l01790"></a><span class="lineno"> 1790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01791" name="l01791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b8660bbbafae73cd04a9d599c9f19da"> 1791</a></span><span class="preprocessor">#define GPIO_PORTL_DATA_BITS_R  ((volatile uint32_t *)0x40062000)</span></div>
<div class="line"><a id="l01792" name="l01792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f56da04356955491936a6ac3f5a6bb9"> 1792</a></span><span class="preprocessor">#define GPIO_PORTL_DATA_R       (*((volatile uint32_t *)0x400623FC))</span></div>
<div class="line"><a id="l01793" name="l01793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab522512e740e2e99101bddcb0d383b9d"> 1793</a></span><span class="preprocessor">#define GPIO_PORTL_DIR_R        (*((volatile uint32_t *)0x40062400))</span></div>
<div class="line"><a id="l01794" name="l01794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ac4305f891021b9468d29bb0745a750"> 1794</a></span><span class="preprocessor">#define GPIO_PORTL_IS_R         (*((volatile uint32_t *)0x40062404))</span></div>
<div class="line"><a id="l01795" name="l01795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa72ae14939b96f356b5c8059420f0e1e"> 1795</a></span><span class="preprocessor">#define GPIO_PORTL_IBE_R        (*((volatile uint32_t *)0x40062408))</span></div>
<div class="line"><a id="l01796" name="l01796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bff52b9eeb0f3554963a8f52b8dd0cd"> 1796</a></span><span class="preprocessor">#define GPIO_PORTL_IEV_R        (*((volatile uint32_t *)0x4006240C))</span></div>
<div class="line"><a id="l01797" name="l01797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a496e196943855c698554139f939054ce"> 1797</a></span><span class="preprocessor">#define GPIO_PORTL_IM_R         (*((volatile uint32_t *)0x40062410))</span></div>
<div class="line"><a id="l01798" name="l01798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af24b042f2dc8477d521d58eee9da3c09"> 1798</a></span><span class="preprocessor">#define GPIO_PORTL_RIS_R        (*((volatile uint32_t *)0x40062414))</span></div>
<div class="line"><a id="l01799" name="l01799"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7d9032e6a55e8067d652e1efa24a814"> 1799</a></span><span class="preprocessor">#define GPIO_PORTL_MIS_R        (*((volatile uint32_t *)0x40062418))</span></div>
<div class="line"><a id="l01800" name="l01800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a397add5ed7afba58ff59dd1d82f6478e"> 1800</a></span><span class="preprocessor">#define GPIO_PORTL_ICR_R        (*((volatile uint32_t *)0x4006241C))</span></div>
<div class="line"><a id="l01801" name="l01801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae821d667db219d28e1f6268ce24d60b0"> 1801</a></span><span class="preprocessor">#define GPIO_PORTL_AFSEL_R      (*((volatile uint32_t *)0x40062420))</span></div>
<div class="line"><a id="l01802" name="l01802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c3561ba90ae9bf89114442b62f9f6d0"> 1802</a></span><span class="preprocessor">#define GPIO_PORTL_DR2R_R       (*((volatile uint32_t *)0x40062500))</span></div>
<div class="line"><a id="l01803" name="l01803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a729b0a365c8ddcbc848ab75e4f03ee75"> 1803</a></span><span class="preprocessor">#define GPIO_PORTL_DR4R_R       (*((volatile uint32_t *)0x40062504))</span></div>
<div class="line"><a id="l01804" name="l01804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af35e89f773006b3b5d28a766f4c3f56b"> 1804</a></span><span class="preprocessor">#define GPIO_PORTL_DR8R_R       (*((volatile uint32_t *)0x40062508))</span></div>
<div class="line"><a id="l01805" name="l01805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedbad070ab16fcaa5a4530a7633cb6c1"> 1805</a></span><span class="preprocessor">#define GPIO_PORTL_ODR_R        (*((volatile uint32_t *)0x4006250C))</span></div>
<div class="line"><a id="l01806" name="l01806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b5937a429d29d067ef4a4a21be60037"> 1806</a></span><span class="preprocessor">#define GPIO_PORTL_PUR_R        (*((volatile uint32_t *)0x40062510))</span></div>
<div class="line"><a id="l01807" name="l01807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac88364a374e5be97e53c89e989345da1"> 1807</a></span><span class="preprocessor">#define GPIO_PORTL_PDR_R        (*((volatile uint32_t *)0x40062514))</span></div>
<div class="line"><a id="l01808" name="l01808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa0af3af5d403b0fc8e9e8da4c610a68"> 1808</a></span><span class="preprocessor">#define GPIO_PORTL_SLR_R        (*((volatile uint32_t *)0x40062518))</span></div>
<div class="line"><a id="l01809" name="l01809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f89b2ef8104ef95f32b801aa05b5365"> 1809</a></span><span class="preprocessor">#define GPIO_PORTL_DEN_R        (*((volatile uint32_t *)0x4006251C))</span></div>
<div class="line"><a id="l01810" name="l01810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cf49bbdd4cd83372ed5571ed78787f9"> 1810</a></span><span class="preprocessor">#define GPIO_PORTL_LOCK_R       (*((volatile uint32_t *)0x40062520))</span></div>
<div class="line"><a id="l01811" name="l01811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f8310e4f454c64304e71434697d6338"> 1811</a></span><span class="preprocessor">#define GPIO_PORTL_CR_R         (*((volatile uint32_t *)0x40062524))</span></div>
<div class="line"><a id="l01812" name="l01812"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a727cfa1c316d1dc3aa9fa7e7f813dfaa"> 1812</a></span><span class="preprocessor">#define GPIO_PORTL_AMSEL_R      (*((volatile uint32_t *)0x40062528))</span></div>
<div class="line"><a id="l01813" name="l01813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef88bb2084ffbc4a282ccf7ae681d3fb"> 1813</a></span><span class="preprocessor">#define GPIO_PORTL_PCTL_R       (*((volatile uint32_t *)0x4006252C))</span></div>
<div class="line"><a id="l01814" name="l01814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab65ef709969ec821e37d07f78f580a3a"> 1814</a></span><span class="preprocessor">#define GPIO_PORTL_ADCCTL_R     (*((volatile uint32_t *)0x40062530))</span></div>
<div class="line"><a id="l01815" name="l01815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b45b88993be0443899541786b3d91ee"> 1815</a></span><span class="preprocessor">#define GPIO_PORTL_DMACTL_R     (*((volatile uint32_t *)0x40062534))</span></div>
<div class="line"><a id="l01816" name="l01816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac38fb60f38599f68d130b4668ed64df5"> 1816</a></span><span class="preprocessor">#define GPIO_PORTL_SI_R         (*((volatile uint32_t *)0x40062538))</span></div>
<div class="line"><a id="l01817" name="l01817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a783f52d1ff87f0988ce3bade29b6ffbb"> 1817</a></span><span class="preprocessor">#define GPIO_PORTL_DR12R_R      (*((volatile uint32_t *)0x4006253C))</span></div>
<div class="line"><a id="l01818" name="l01818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8c30771633746cc5736327fe381cba2"> 1818</a></span><span class="preprocessor">#define GPIO_PORTL_WAKEPEN_R    (*((volatile uint32_t *)0x40062540))</span></div>
<div class="line"><a id="l01819" name="l01819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfed8d31c601a066e20db5870db2e8df"> 1819</a></span><span class="preprocessor">#define GPIO_PORTL_WAKELVL_R    (*((volatile uint32_t *)0x40062544))</span></div>
<div class="line"><a id="l01820" name="l01820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace21edcba58c9bec5bb7a05cfa09f25f"> 1820</a></span><span class="preprocessor">#define GPIO_PORTL_WAKESTAT_R   (*((volatile uint32_t *)0x40062548))</span></div>
<div class="line"><a id="l01821" name="l01821"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaeac1fbc145aec260915e8c4cbdba64"> 1821</a></span><span class="preprocessor">#define GPIO_PORTL_PP_R         (*((volatile uint32_t *)0x40062FC0))</span></div>
<div class="line"><a id="l01822" name="l01822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af24ebfe881fa05d5ca60ef8a0753778a"> 1822</a></span><span class="preprocessor">#define GPIO_PORTL_PC_R         (*((volatile uint32_t *)0x40062FC4))</span></div>
<div class="line"><a id="l01823" name="l01823"></a><span class="lineno"> 1823</span> </div>
<div class="line"><a id="l01824" name="l01824"></a><span class="lineno"> 1824</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01825" name="l01825"></a><span class="lineno"> 1825</span><span class="comment">//</span></div>
<div class="line"><a id="l01826" name="l01826"></a><span class="lineno"> 1826</span><span class="comment">// GPIO registers (PORTM)</span></div>
<div class="line"><a id="l01827" name="l01827"></a><span class="lineno"> 1827</span><span class="comment">//</span></div>
<div class="line"><a id="l01828" name="l01828"></a><span class="lineno"> 1828</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01829" name="l01829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0af04fa646a3ce0339c98c6dcac6fb72"> 1829</a></span><span class="preprocessor">#define GPIO_PORTM_DATA_BITS_R  ((volatile uint32_t *)0x40063000)</span></div>
<div class="line"><a id="l01830" name="l01830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2853f2e7bb9cd5a70daab3e221591538"> 1830</a></span><span class="preprocessor">#define GPIO_PORTM_DATA_R       (*((volatile uint32_t *)0x400633FC))</span></div>
<div class="line"><a id="l01831" name="l01831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6de9bfa57266895b91245606c4a7529"> 1831</a></span><span class="preprocessor">#define GPIO_PORTM_DIR_R        (*((volatile uint32_t *)0x40063400))</span></div>
<div class="line"><a id="l01832" name="l01832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c3acf51515f2269a5e08ea32057218c"> 1832</a></span><span class="preprocessor">#define GPIO_PORTM_IS_R         (*((volatile uint32_t *)0x40063404))</span></div>
<div class="line"><a id="l01833" name="l01833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19c98da471bf332aa3aa0933c751be76"> 1833</a></span><span class="preprocessor">#define GPIO_PORTM_IBE_R        (*((volatile uint32_t *)0x40063408))</span></div>
<div class="line"><a id="l01834" name="l01834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adae5e2bef524d773019b84ea2c4979ac"> 1834</a></span><span class="preprocessor">#define GPIO_PORTM_IEV_R        (*((volatile uint32_t *)0x4006340C))</span></div>
<div class="line"><a id="l01835" name="l01835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af39c47d0604c8cf08465498c45d7a450"> 1835</a></span><span class="preprocessor">#define GPIO_PORTM_IM_R         (*((volatile uint32_t *)0x40063410))</span></div>
<div class="line"><a id="l01836" name="l01836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2148db4cde670cbb08a84a8a7a3ef1b3"> 1836</a></span><span class="preprocessor">#define GPIO_PORTM_RIS_R        (*((volatile uint32_t *)0x40063414))</span></div>
<div class="line"><a id="l01837" name="l01837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e6d7d380387b91f8099c3fbbb9f0cc2"> 1837</a></span><span class="preprocessor">#define GPIO_PORTM_MIS_R        (*((volatile uint32_t *)0x40063418))</span></div>
<div class="line"><a id="l01838" name="l01838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a525abf6b57d49c6e73f482848b6bee98"> 1838</a></span><span class="preprocessor">#define GPIO_PORTM_ICR_R        (*((volatile uint32_t *)0x4006341C))</span></div>
<div class="line"><a id="l01839" name="l01839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5038c43a0c48bd76875b486715f3f8a"> 1839</a></span><span class="preprocessor">#define GPIO_PORTM_AFSEL_R      (*((volatile uint32_t *)0x40063420))</span></div>
<div class="line"><a id="l01840" name="l01840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b7da7db2b1f45bcd223c50cbfc70049"> 1840</a></span><span class="preprocessor">#define GPIO_PORTM_DR2R_R       (*((volatile uint32_t *)0x40063500))</span></div>
<div class="line"><a id="l01841" name="l01841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3943d884d8a78b5c1bb649fc7266a237"> 1841</a></span><span class="preprocessor">#define GPIO_PORTM_DR4R_R       (*((volatile uint32_t *)0x40063504))</span></div>
<div class="line"><a id="l01842" name="l01842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a917598cca6ea28b104887670d3185bc6"> 1842</a></span><span class="preprocessor">#define GPIO_PORTM_DR8R_R       (*((volatile uint32_t *)0x40063508))</span></div>
<div class="line"><a id="l01843" name="l01843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46a32429d2d567965436e708baafb887"> 1843</a></span><span class="preprocessor">#define GPIO_PORTM_ODR_R        (*((volatile uint32_t *)0x4006350C))</span></div>
<div class="line"><a id="l01844" name="l01844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1eb896ef015025f3a3320e1acd5dc31"> 1844</a></span><span class="preprocessor">#define GPIO_PORTM_PUR_R        (*((volatile uint32_t *)0x40063510))</span></div>
<div class="line"><a id="l01845" name="l01845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab75057acc34dbbb226444120a3f76645"> 1845</a></span><span class="preprocessor">#define GPIO_PORTM_PDR_R        (*((volatile uint32_t *)0x40063514))</span></div>
<div class="line"><a id="l01846" name="l01846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1b185dda2ba4dd0f31fa2292fb87437"> 1846</a></span><span class="preprocessor">#define GPIO_PORTM_SLR_R        (*((volatile uint32_t *)0x40063518))</span></div>
<div class="line"><a id="l01847" name="l01847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aace27690905743df0614a945f2a92a15"> 1847</a></span><span class="preprocessor">#define GPIO_PORTM_DEN_R        (*((volatile uint32_t *)0x4006351C))</span></div>
<div class="line"><a id="l01848" name="l01848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f6b96c5db1ed670af282c22e78212b1"> 1848</a></span><span class="preprocessor">#define GPIO_PORTM_LOCK_R       (*((volatile uint32_t *)0x40063520))</span></div>
<div class="line"><a id="l01849" name="l01849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81beb0d3c31a93c4e682dba6543ac475"> 1849</a></span><span class="preprocessor">#define GPIO_PORTM_CR_R         (*((volatile uint32_t *)0x40063524))</span></div>
<div class="line"><a id="l01850" name="l01850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8031eff9f5290529ce9afe24af4c3316"> 1850</a></span><span class="preprocessor">#define GPIO_PORTM_AMSEL_R      (*((volatile uint32_t *)0x40063528))</span></div>
<div class="line"><a id="l01851" name="l01851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85bb6fb37f2b450230fd522468db1004"> 1851</a></span><span class="preprocessor">#define GPIO_PORTM_PCTL_R       (*((volatile uint32_t *)0x4006352C))</span></div>
<div class="line"><a id="l01852" name="l01852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec47c8e4f6cff62a070eab2f5dfa50a1"> 1852</a></span><span class="preprocessor">#define GPIO_PORTM_ADCCTL_R     (*((volatile uint32_t *)0x40063530))</span></div>
<div class="line"><a id="l01853" name="l01853"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8e3296e7aaa7cd629a78a6b2a782654"> 1853</a></span><span class="preprocessor">#define GPIO_PORTM_DMACTL_R     (*((volatile uint32_t *)0x40063534))</span></div>
<div class="line"><a id="l01854" name="l01854"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17eca2d065d608869992262df10c1239"> 1854</a></span><span class="preprocessor">#define GPIO_PORTM_SI_R         (*((volatile uint32_t *)0x40063538))</span></div>
<div class="line"><a id="l01855" name="l01855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3189646b6a4c3e692d6af2ad2f0e768a"> 1855</a></span><span class="preprocessor">#define GPIO_PORTM_DR12R_R      (*((volatile uint32_t *)0x4006353C))</span></div>
<div class="line"><a id="l01856" name="l01856"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f6717b5ce765d4ff0c8642d9733f5d6"> 1856</a></span><span class="preprocessor">#define GPIO_PORTM_WAKEPEN_R    (*((volatile uint32_t *)0x40063540))</span></div>
<div class="line"><a id="l01857" name="l01857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33b2c903fc5d9ebf833043be1a6ecb3c"> 1857</a></span><span class="preprocessor">#define GPIO_PORTM_WAKELVL_R    (*((volatile uint32_t *)0x40063544))</span></div>
<div class="line"><a id="l01858" name="l01858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab64953d0af46cc862124cd5b957a6b5c"> 1858</a></span><span class="preprocessor">#define GPIO_PORTM_WAKESTAT_R   (*((volatile uint32_t *)0x40063548))</span></div>
<div class="line"><a id="l01859" name="l01859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2758ef82288e6d8fa8b76619f38a7cfb"> 1859</a></span><span class="preprocessor">#define GPIO_PORTM_PP_R         (*((volatile uint32_t *)0x40063FC0))</span></div>
<div class="line"><a id="l01860" name="l01860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad487f12198c0682813e8da1ed19d69db"> 1860</a></span><span class="preprocessor">#define GPIO_PORTM_PC_R         (*((volatile uint32_t *)0x40063FC4))</span></div>
<div class="line"><a id="l01861" name="l01861"></a><span class="lineno"> 1861</span> </div>
<div class="line"><a id="l01862" name="l01862"></a><span class="lineno"> 1862</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01863" name="l01863"></a><span class="lineno"> 1863</span><span class="comment">//</span></div>
<div class="line"><a id="l01864" name="l01864"></a><span class="lineno"> 1864</span><span class="comment">// GPIO registers (PORTN)</span></div>
<div class="line"><a id="l01865" name="l01865"></a><span class="lineno"> 1865</span><span class="comment">//</span></div>
<div class="line"><a id="l01866" name="l01866"></a><span class="lineno"> 1866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01867" name="l01867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e6ae0c20621f4caf36352462bc64148"> 1867</a></span><span class="preprocessor">#define GPIO_PORTN_DATA_BITS_R  ((volatile uint32_t *)0x40064000)</span></div>
<div class="line"><a id="l01868" name="l01868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69deef3256d725f4c9cae42bc5c425b0"> 1868</a></span><span class="preprocessor">#define GPIO_PORTN_DATA_R       (*((volatile uint32_t *)0x400643FC))</span></div>
<div class="line"><a id="l01869" name="l01869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3e217a51d98cd69676ec8217b8f951d"> 1869</a></span><span class="preprocessor">#define GPIO_PORTN_DIR_R        (*((volatile uint32_t *)0x40064400))</span></div>
<div class="line"><a id="l01870" name="l01870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9f8e5f1a40a85de090d73e2d83828cb"> 1870</a></span><span class="preprocessor">#define GPIO_PORTN_IS_R         (*((volatile uint32_t *)0x40064404))</span></div>
<div class="line"><a id="l01871" name="l01871"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17a87c27643c1b5bd0e820283c3cca87"> 1871</a></span><span class="preprocessor">#define GPIO_PORTN_IBE_R        (*((volatile uint32_t *)0x40064408))</span></div>
<div class="line"><a id="l01872" name="l01872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cf6672c14444394125b7d0d3ee43f8b"> 1872</a></span><span class="preprocessor">#define GPIO_PORTN_IEV_R        (*((volatile uint32_t *)0x4006440C))</span></div>
<div class="line"><a id="l01873" name="l01873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c2fbb83e5e2965d1569a5be9045dd4b"> 1873</a></span><span class="preprocessor">#define GPIO_PORTN_IM_R         (*((volatile uint32_t *)0x40064410))</span></div>
<div class="line"><a id="l01874" name="l01874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73652f41216260ea830f5fdc0c77857d"> 1874</a></span><span class="preprocessor">#define GPIO_PORTN_RIS_R        (*((volatile uint32_t *)0x40064414))</span></div>
<div class="line"><a id="l01875" name="l01875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abaa24ffff159bffae3f465e095f44150"> 1875</a></span><span class="preprocessor">#define GPIO_PORTN_MIS_R        (*((volatile uint32_t *)0x40064418))</span></div>
<div class="line"><a id="l01876" name="l01876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adae16d67305d3e50cd83987bd4d9aed3"> 1876</a></span><span class="preprocessor">#define GPIO_PORTN_ICR_R        (*((volatile uint32_t *)0x4006441C))</span></div>
<div class="line"><a id="l01877" name="l01877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03890c9d01772b189d129fe705815d06"> 1877</a></span><span class="preprocessor">#define GPIO_PORTN_AFSEL_R      (*((volatile uint32_t *)0x40064420))</span></div>
<div class="line"><a id="l01878" name="l01878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fc28bb3c21f9c7b7ad897a104812cb1"> 1878</a></span><span class="preprocessor">#define GPIO_PORTN_DR2R_R       (*((volatile uint32_t *)0x40064500))</span></div>
<div class="line"><a id="l01879" name="l01879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93a2c280d51d61d92277590d75042fc8"> 1879</a></span><span class="preprocessor">#define GPIO_PORTN_DR4R_R       (*((volatile uint32_t *)0x40064504))</span></div>
<div class="line"><a id="l01880" name="l01880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a917d99f48f09a6a931cc67dc30d429f6"> 1880</a></span><span class="preprocessor">#define GPIO_PORTN_DR8R_R       (*((volatile uint32_t *)0x40064508))</span></div>
<div class="line"><a id="l01881" name="l01881"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5695109fb9200a5bd077274f457b8e79"> 1881</a></span><span class="preprocessor">#define GPIO_PORTN_ODR_R        (*((volatile uint32_t *)0x4006450C))</span></div>
<div class="line"><a id="l01882" name="l01882"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1bcb3a5246faebafc5e85df31a266ac"> 1882</a></span><span class="preprocessor">#define GPIO_PORTN_PUR_R        (*((volatile uint32_t *)0x40064510))</span></div>
<div class="line"><a id="l01883" name="l01883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae149848cb7dfb4aac1f9eb70ecc03f1b"> 1883</a></span><span class="preprocessor">#define GPIO_PORTN_PDR_R        (*((volatile uint32_t *)0x40064514))</span></div>
<div class="line"><a id="l01884" name="l01884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ee62033bf60d9c4374ef98311dc704c"> 1884</a></span><span class="preprocessor">#define GPIO_PORTN_SLR_R        (*((volatile uint32_t *)0x40064518))</span></div>
<div class="line"><a id="l01885" name="l01885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08da0cc3e5418e406c988b1b601b0ffd"> 1885</a></span><span class="preprocessor">#define GPIO_PORTN_DEN_R        (*((volatile uint32_t *)0x4006451C))</span></div>
<div class="line"><a id="l01886" name="l01886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e320072cd505c1468b0b7d31eb8f32e"> 1886</a></span><span class="preprocessor">#define GPIO_PORTN_LOCK_R       (*((volatile uint32_t *)0x40064520))</span></div>
<div class="line"><a id="l01887" name="l01887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39fa3ab8a2f77cf898555e335b826e8b"> 1887</a></span><span class="preprocessor">#define GPIO_PORTN_CR_R         (*((volatile uint32_t *)0x40064524))</span></div>
<div class="line"><a id="l01888" name="l01888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42a6c6af47abdf1f94ea4114fba1c33a"> 1888</a></span><span class="preprocessor">#define GPIO_PORTN_AMSEL_R      (*((volatile uint32_t *)0x40064528))</span></div>
<div class="line"><a id="l01889" name="l01889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bd93d9156d10ba2609e34090c695778"> 1889</a></span><span class="preprocessor">#define GPIO_PORTN_PCTL_R       (*((volatile uint32_t *)0x4006452C))</span></div>
<div class="line"><a id="l01890" name="l01890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb8bf63e1d69bd0a80599105d8032ebe"> 1890</a></span><span class="preprocessor">#define GPIO_PORTN_ADCCTL_R     (*((volatile uint32_t *)0x40064530))</span></div>
<div class="line"><a id="l01891" name="l01891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8b07e31453f1b61888214387457199e"> 1891</a></span><span class="preprocessor">#define GPIO_PORTN_DMACTL_R     (*((volatile uint32_t *)0x40064534))</span></div>
<div class="line"><a id="l01892" name="l01892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa592b8d0deb3a4e611cb630983c8df5b"> 1892</a></span><span class="preprocessor">#define GPIO_PORTN_SI_R         (*((volatile uint32_t *)0x40064538))</span></div>
<div class="line"><a id="l01893" name="l01893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeed42ced9e4d895ef27c8ee2428a1c03"> 1893</a></span><span class="preprocessor">#define GPIO_PORTN_DR12R_R      (*((volatile uint32_t *)0x4006453C))</span></div>
<div class="line"><a id="l01894" name="l01894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56473218f3e213b702ff358e1f917170"> 1894</a></span><span class="preprocessor">#define GPIO_PORTN_WAKEPEN_R    (*((volatile uint32_t *)0x40064540))</span></div>
<div class="line"><a id="l01895" name="l01895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab84161fd8563728f34c3245978e90fee"> 1895</a></span><span class="preprocessor">#define GPIO_PORTN_WAKELVL_R    (*((volatile uint32_t *)0x40064544))</span></div>
<div class="line"><a id="l01896" name="l01896"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c35289c57d5019e77d2525ef9824f1"> 1896</a></span><span class="preprocessor">#define GPIO_PORTN_WAKESTAT_R   (*((volatile uint32_t *)0x40064548))</span></div>
<div class="line"><a id="l01897" name="l01897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b2d1c4862dce45569ff96016363a4bd"> 1897</a></span><span class="preprocessor">#define GPIO_PORTN_PP_R         (*((volatile uint32_t *)0x40064FC0))</span></div>
<div class="line"><a id="l01898" name="l01898"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a019d11f55bd0e1b1324009c8849be656"> 1898</a></span><span class="preprocessor">#define GPIO_PORTN_PC_R         (*((volatile uint32_t *)0x40064FC4))</span></div>
<div class="line"><a id="l01899" name="l01899"></a><span class="lineno"> 1899</span> </div>
<div class="line"><a id="l01900" name="l01900"></a><span class="lineno"> 1900</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01901" name="l01901"></a><span class="lineno"> 1901</span><span class="comment">//</span></div>
<div class="line"><a id="l01902" name="l01902"></a><span class="lineno"> 1902</span><span class="comment">// GPIO registers (PORTP)</span></div>
<div class="line"><a id="l01903" name="l01903"></a><span class="lineno"> 1903</span><span class="comment">//</span></div>
<div class="line"><a id="l01904" name="l01904"></a><span class="lineno"> 1904</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01905" name="l01905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae46bfb93356ec14bad5c5d4fe27d137a"> 1905</a></span><span class="preprocessor">#define GPIO_PORTP_DATA_BITS_R  ((volatile uint32_t *)0x40065000)</span></div>
<div class="line"><a id="l01906" name="l01906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3d6626938d0df69c6838e8a1d79139f"> 1906</a></span><span class="preprocessor">#define GPIO_PORTP_DATA_R       (*((volatile uint32_t *)0x400653FC))</span></div>
<div class="line"><a id="l01907" name="l01907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a0ba64a6a8374bcebb6601cec600643"> 1907</a></span><span class="preprocessor">#define GPIO_PORTP_DIR_R        (*((volatile uint32_t *)0x40065400))</span></div>
<div class="line"><a id="l01908" name="l01908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1213d37ed94c0bf1dcf1c7e5f563178"> 1908</a></span><span class="preprocessor">#define GPIO_PORTP_IS_R         (*((volatile uint32_t *)0x40065404))</span></div>
<div class="line"><a id="l01909" name="l01909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a0e54e3a8481e1b453df05e610d2797"> 1909</a></span><span class="preprocessor">#define GPIO_PORTP_IBE_R        (*((volatile uint32_t *)0x40065408))</span></div>
<div class="line"><a id="l01910" name="l01910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fef7892d9b6a5cf58a505867b2225f7"> 1910</a></span><span class="preprocessor">#define GPIO_PORTP_IEV_R        (*((volatile uint32_t *)0x4006540C))</span></div>
<div class="line"><a id="l01911" name="l01911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92d4f66428394a25e82fd3fb932a536a"> 1911</a></span><span class="preprocessor">#define GPIO_PORTP_IM_R         (*((volatile uint32_t *)0x40065410))</span></div>
<div class="line"><a id="l01912" name="l01912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5b3adbf9bef5804719dd94926117872"> 1912</a></span><span class="preprocessor">#define GPIO_PORTP_RIS_R        (*((volatile uint32_t *)0x40065414))</span></div>
<div class="line"><a id="l01913" name="l01913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18bbf37b42b4f934c9206c2b56b7689f"> 1913</a></span><span class="preprocessor">#define GPIO_PORTP_MIS_R        (*((volatile uint32_t *)0x40065418))</span></div>
<div class="line"><a id="l01914" name="l01914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a036fa243c767ad336fab1519f5ea3eb8"> 1914</a></span><span class="preprocessor">#define GPIO_PORTP_ICR_R        (*((volatile uint32_t *)0x4006541C))</span></div>
<div class="line"><a id="l01915" name="l01915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4b3cc66649e647bafdfcfd70fccc82e"> 1915</a></span><span class="preprocessor">#define GPIO_PORTP_AFSEL_R      (*((volatile uint32_t *)0x40065420))</span></div>
<div class="line"><a id="l01916" name="l01916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0448bf8d595a66100dd9c50001ca71b"> 1916</a></span><span class="preprocessor">#define GPIO_PORTP_DR2R_R       (*((volatile uint32_t *)0x40065500))</span></div>
<div class="line"><a id="l01917" name="l01917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78aaa01737e2ff38673ae4a6c785e3dd"> 1917</a></span><span class="preprocessor">#define GPIO_PORTP_DR4R_R       (*((volatile uint32_t *)0x40065504))</span></div>
<div class="line"><a id="l01918" name="l01918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5ae6ddcbd2acdb721310f77198aefe5"> 1918</a></span><span class="preprocessor">#define GPIO_PORTP_DR8R_R       (*((volatile uint32_t *)0x40065508))</span></div>
<div class="line"><a id="l01919" name="l01919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4786f6c6a3d0c937d256cb3aaa0827a8"> 1919</a></span><span class="preprocessor">#define GPIO_PORTP_ODR_R        (*((volatile uint32_t *)0x4006550C))</span></div>
<div class="line"><a id="l01920" name="l01920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d1a2afb9d3e3f24c7adce2f3b24e91a"> 1920</a></span><span class="preprocessor">#define GPIO_PORTP_PUR_R        (*((volatile uint32_t *)0x40065510))</span></div>
<div class="line"><a id="l01921" name="l01921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5f6e85564f0bd9b11f50bbd98c3dfe9"> 1921</a></span><span class="preprocessor">#define GPIO_PORTP_PDR_R        (*((volatile uint32_t *)0x40065514))</span></div>
<div class="line"><a id="l01922" name="l01922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af04193525add4d26efac81a6d60eb20b"> 1922</a></span><span class="preprocessor">#define GPIO_PORTP_SLR_R        (*((volatile uint32_t *)0x40065518))</span></div>
<div class="line"><a id="l01923" name="l01923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2148b5a9e70b2c72ebb4c8f656b1d1e4"> 1923</a></span><span class="preprocessor">#define GPIO_PORTP_DEN_R        (*((volatile uint32_t *)0x4006551C))</span></div>
<div class="line"><a id="l01924" name="l01924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a720746f86818ca71ba8b82ad371de3bd"> 1924</a></span><span class="preprocessor">#define GPIO_PORTP_LOCK_R       (*((volatile uint32_t *)0x40065520))</span></div>
<div class="line"><a id="l01925" name="l01925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59a582105c33644817f6319b9b1d2fb1"> 1925</a></span><span class="preprocessor">#define GPIO_PORTP_CR_R         (*((volatile uint32_t *)0x40065524))</span></div>
<div class="line"><a id="l01926" name="l01926"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa79c42d4bf3e5def775228797b0bac0c"> 1926</a></span><span class="preprocessor">#define GPIO_PORTP_AMSEL_R      (*((volatile uint32_t *)0x40065528))</span></div>
<div class="line"><a id="l01927" name="l01927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fa374077e89ecf52ff0053eee7180a6"> 1927</a></span><span class="preprocessor">#define GPIO_PORTP_PCTL_R       (*((volatile uint32_t *)0x4006552C))</span></div>
<div class="line"><a id="l01928" name="l01928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28a1d898f389e868c1b13e2e75efa4df"> 1928</a></span><span class="preprocessor">#define GPIO_PORTP_ADCCTL_R     (*((volatile uint32_t *)0x40065530))</span></div>
<div class="line"><a id="l01929" name="l01929"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2afa59224eeda5fa824f60a06dc90010"> 1929</a></span><span class="preprocessor">#define GPIO_PORTP_DMACTL_R     (*((volatile uint32_t *)0x40065534))</span></div>
<div class="line"><a id="l01930" name="l01930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa47fe01e7817464cf8bda8597472a667"> 1930</a></span><span class="preprocessor">#define GPIO_PORTP_SI_R         (*((volatile uint32_t *)0x40065538))</span></div>
<div class="line"><a id="l01931" name="l01931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7626bcc9b42f9b028263be5f13475f1d"> 1931</a></span><span class="preprocessor">#define GPIO_PORTP_DR12R_R      (*((volatile uint32_t *)0x4006553C))</span></div>
<div class="line"><a id="l01932" name="l01932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7fda3862fc1288fab0be88db933df59"> 1932</a></span><span class="preprocessor">#define GPIO_PORTP_WAKEPEN_R    (*((volatile uint32_t *)0x40065540))</span></div>
<div class="line"><a id="l01933" name="l01933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a575587b920fa5454c4ced78986e4e4c2"> 1933</a></span><span class="preprocessor">#define GPIO_PORTP_WAKELVL_R    (*((volatile uint32_t *)0x40065544))</span></div>
<div class="line"><a id="l01934" name="l01934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad03c6b171105b348c1ca59dfd14fe1ae"> 1934</a></span><span class="preprocessor">#define GPIO_PORTP_WAKESTAT_R   (*((volatile uint32_t *)0x40065548))</span></div>
<div class="line"><a id="l01935" name="l01935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7630f8fbcf8216e6ce86b4c71c0c0823"> 1935</a></span><span class="preprocessor">#define GPIO_PORTP_PP_R         (*((volatile uint32_t *)0x40065FC0))</span></div>
<div class="line"><a id="l01936" name="l01936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af262a647aa59c26368425d0b61840bd0"> 1936</a></span><span class="preprocessor">#define GPIO_PORTP_PC_R         (*((volatile uint32_t *)0x40065FC4))</span></div>
<div class="line"><a id="l01937" name="l01937"></a><span class="lineno"> 1937</span> </div>
<div class="line"><a id="l01938" name="l01938"></a><span class="lineno"> 1938</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01939" name="l01939"></a><span class="lineno"> 1939</span><span class="comment">//</span></div>
<div class="line"><a id="l01940" name="l01940"></a><span class="lineno"> 1940</span><span class="comment">// GPIO registers (PORTQ)</span></div>
<div class="line"><a id="l01941" name="l01941"></a><span class="lineno"> 1941</span><span class="comment">//</span></div>
<div class="line"><a id="l01942" name="l01942"></a><span class="lineno"> 1942</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01943" name="l01943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2d43f14caa9ddd7f8052ba6bf77dcfb"> 1943</a></span><span class="preprocessor">#define GPIO_PORTQ_DATA_BITS_R  ((volatile uint32_t *)0x40066000)</span></div>
<div class="line"><a id="l01944" name="l01944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dbff029d2f931ba089f1b6e3f27ff5c"> 1944</a></span><span class="preprocessor">#define GPIO_PORTQ_DATA_R       (*((volatile uint32_t *)0x400663FC))</span></div>
<div class="line"><a id="l01945" name="l01945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69d77daddd0e592fb0b6aa0166debfd0"> 1945</a></span><span class="preprocessor">#define GPIO_PORTQ_DIR_R        (*((volatile uint32_t *)0x40066400))</span></div>
<div class="line"><a id="l01946" name="l01946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae5d65e9fcc42b764de2a342421dcb01"> 1946</a></span><span class="preprocessor">#define GPIO_PORTQ_IS_R         (*((volatile uint32_t *)0x40066404))</span></div>
<div class="line"><a id="l01947" name="l01947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22a812ee91e2622d54d6a888f21b1c5e"> 1947</a></span><span class="preprocessor">#define GPIO_PORTQ_IBE_R        (*((volatile uint32_t *)0x40066408))</span></div>
<div class="line"><a id="l01948" name="l01948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f141d3ce0a88b8f89a1015639bb5c77"> 1948</a></span><span class="preprocessor">#define GPIO_PORTQ_IEV_R        (*((volatile uint32_t *)0x4006640C))</span></div>
<div class="line"><a id="l01949" name="l01949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40c7aa2de3889a81f0d3953e2f6a1dad"> 1949</a></span><span class="preprocessor">#define GPIO_PORTQ_IM_R         (*((volatile uint32_t *)0x40066410))</span></div>
<div class="line"><a id="l01950" name="l01950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d1b250eb3a9213d8cb4395089fa5ad5"> 1950</a></span><span class="preprocessor">#define GPIO_PORTQ_RIS_R        (*((volatile uint32_t *)0x40066414))</span></div>
<div class="line"><a id="l01951" name="l01951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfc2f30ad550bbdaf2a070f81df42742"> 1951</a></span><span class="preprocessor">#define GPIO_PORTQ_MIS_R        (*((volatile uint32_t *)0x40066418))</span></div>
<div class="line"><a id="l01952" name="l01952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac75a946b67a72bfffbe1b0c486accab8"> 1952</a></span><span class="preprocessor">#define GPIO_PORTQ_ICR_R        (*((volatile uint32_t *)0x4006641C))</span></div>
<div class="line"><a id="l01953" name="l01953"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9807a6130fed229d981edbd3a37878f7"> 1953</a></span><span class="preprocessor">#define GPIO_PORTQ_AFSEL_R      (*((volatile uint32_t *)0x40066420))</span></div>
<div class="line"><a id="l01954" name="l01954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f3fc9198c58940d088b5d3dd7b5febf"> 1954</a></span><span class="preprocessor">#define GPIO_PORTQ_DR2R_R       (*((volatile uint32_t *)0x40066500))</span></div>
<div class="line"><a id="l01955" name="l01955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b1f90911abec258d783290fa5af2c34"> 1955</a></span><span class="preprocessor">#define GPIO_PORTQ_DR4R_R       (*((volatile uint32_t *)0x40066504))</span></div>
<div class="line"><a id="l01956" name="l01956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c5f86e43d91f903b51ad893bf510029"> 1956</a></span><span class="preprocessor">#define GPIO_PORTQ_DR8R_R       (*((volatile uint32_t *)0x40066508))</span></div>
<div class="line"><a id="l01957" name="l01957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92b547343d9cd6a952cae736f28c13a1"> 1957</a></span><span class="preprocessor">#define GPIO_PORTQ_ODR_R        (*((volatile uint32_t *)0x4006650C))</span></div>
<div class="line"><a id="l01958" name="l01958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04d8168377fd33e95859f844b8cfec33"> 1958</a></span><span class="preprocessor">#define GPIO_PORTQ_PUR_R        (*((volatile uint32_t *)0x40066510))</span></div>
<div class="line"><a id="l01959" name="l01959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefb1f7a72d037f8f3d1df6331bfe8e8c"> 1959</a></span><span class="preprocessor">#define GPIO_PORTQ_PDR_R        (*((volatile uint32_t *)0x40066514))</span></div>
<div class="line"><a id="l01960" name="l01960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb609af95aaea2c3ce1df2b3dca60549"> 1960</a></span><span class="preprocessor">#define GPIO_PORTQ_SLR_R        (*((volatile uint32_t *)0x40066518))</span></div>
<div class="line"><a id="l01961" name="l01961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54302230dd1d5f2633f09d348f5a58b6"> 1961</a></span><span class="preprocessor">#define GPIO_PORTQ_DEN_R        (*((volatile uint32_t *)0x4006651C))</span></div>
<div class="line"><a id="l01962" name="l01962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af97ea722cc48438e58f25949531ad082"> 1962</a></span><span class="preprocessor">#define GPIO_PORTQ_LOCK_R       (*((volatile uint32_t *)0x40066520))</span></div>
<div class="line"><a id="l01963" name="l01963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f24c05e571d9c6c77238be7e33ac7b1"> 1963</a></span><span class="preprocessor">#define GPIO_PORTQ_CR_R         (*((volatile uint32_t *)0x40066524))</span></div>
<div class="line"><a id="l01964" name="l01964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a85f022ff7d2ad7fc4083a5d2117a64"> 1964</a></span><span class="preprocessor">#define GPIO_PORTQ_AMSEL_R      (*((volatile uint32_t *)0x40066528))</span></div>
<div class="line"><a id="l01965" name="l01965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c6016d6e36c7433913d39d6841aafa3"> 1965</a></span><span class="preprocessor">#define GPIO_PORTQ_PCTL_R       (*((volatile uint32_t *)0x4006652C))</span></div>
<div class="line"><a id="l01966" name="l01966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98b6d1b6a970dd61e3f14431bea09f02"> 1966</a></span><span class="preprocessor">#define GPIO_PORTQ_ADCCTL_R     (*((volatile uint32_t *)0x40066530))</span></div>
<div class="line"><a id="l01967" name="l01967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca40e16bf2e0e944dd44752d64b4afec"> 1967</a></span><span class="preprocessor">#define GPIO_PORTQ_DMACTL_R     (*((volatile uint32_t *)0x40066534))</span></div>
<div class="line"><a id="l01968" name="l01968"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a519d536bec1cb901186041f5298c0a5a"> 1968</a></span><span class="preprocessor">#define GPIO_PORTQ_SI_R         (*((volatile uint32_t *)0x40066538))</span></div>
<div class="line"><a id="l01969" name="l01969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7025443883091b5958dbd822612a7bd0"> 1969</a></span><span class="preprocessor">#define GPIO_PORTQ_DR12R_R      (*((volatile uint32_t *)0x4006653C))</span></div>
<div class="line"><a id="l01970" name="l01970"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8a8762f65b0083600b38af07ab0e6d0"> 1970</a></span><span class="preprocessor">#define GPIO_PORTQ_WAKEPEN_R    (*((volatile uint32_t *)0x40066540))</span></div>
<div class="line"><a id="l01971" name="l01971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f42990f48c855ff0843cb11396db8e4"> 1971</a></span><span class="preprocessor">#define GPIO_PORTQ_WAKELVL_R    (*((volatile uint32_t *)0x40066544))</span></div>
<div class="line"><a id="l01972" name="l01972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a872d11294f55d56618b79240cfb0eaa8"> 1972</a></span><span class="preprocessor">#define GPIO_PORTQ_WAKESTAT_R   (*((volatile uint32_t *)0x40066548))</span></div>
<div class="line"><a id="l01973" name="l01973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69430608f6d85b964828e6b43a7f7731"> 1973</a></span><span class="preprocessor">#define GPIO_PORTQ_PP_R         (*((volatile uint32_t *)0x40066FC0))</span></div>
<div class="line"><a id="l01974" name="l01974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bd0013ebcdbf7b996cd2cb0acc483d9"> 1974</a></span><span class="preprocessor">#define GPIO_PORTQ_PC_R         (*((volatile uint32_t *)0x40066FC4))</span></div>
<div class="line"><a id="l01975" name="l01975"></a><span class="lineno"> 1975</span> </div>
<div class="line"><a id="l01976" name="l01976"></a><span class="lineno"> 1976</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01977" name="l01977"></a><span class="lineno"> 1977</span><span class="comment">//</span></div>
<div class="line"><a id="l01978" name="l01978"></a><span class="lineno"> 1978</span><span class="comment">// EEPROM registers (EEPROM)</span></div>
<div class="line"><a id="l01979" name="l01979"></a><span class="lineno"> 1979</span><span class="comment">//</span></div>
<div class="line"><a id="l01980" name="l01980"></a><span class="lineno"> 1980</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l01981" name="l01981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fa14b1a9e2a4702375685b942ce5cee"> 1981</a></span><span class="preprocessor">#define EEPROM_EESIZE_R         (*((volatile uint32_t *)0x400AF000))</span></div>
<div class="line"><a id="l01982" name="l01982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40bdc8a118384d44dc5f140b507eb998"> 1982</a></span><span class="preprocessor">#define EEPROM_EEBLOCK_R        (*((volatile uint32_t *)0x400AF004))</span></div>
<div class="line"><a id="l01983" name="l01983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26dd6b672dabd072c1eb1ea5df555ba7"> 1983</a></span><span class="preprocessor">#define EEPROM_EEOFFSET_R       (*((volatile uint32_t *)0x400AF008))</span></div>
<div class="line"><a id="l01984" name="l01984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a988477eb7faa008b9e8846ce94c167f9"> 1984</a></span><span class="preprocessor">#define EEPROM_EERDWR_R         (*((volatile uint32_t *)0x400AF010))</span></div>
<div class="line"><a id="l01985" name="l01985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cb2c59837c25886e639d6b35240a6d7"> 1985</a></span><span class="preprocessor">#define EEPROM_EERDWRINC_R      (*((volatile uint32_t *)0x400AF014))</span></div>
<div class="line"><a id="l01986" name="l01986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a112b3443436e35d9cdf86c018132390a"> 1986</a></span><span class="preprocessor">#define EEPROM_EEDONE_R         (*((volatile uint32_t *)0x400AF018))</span></div>
<div class="line"><a id="l01987" name="l01987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bcd55054d00186ad38ffe949a7dc9db"> 1987</a></span><span class="preprocessor">#define EEPROM_EESUPP_R         (*((volatile uint32_t *)0x400AF01C))</span></div>
<div class="line"><a id="l01988" name="l01988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8848eef3d1a5b081c8c6a2299940bb66"> 1988</a></span><span class="preprocessor">#define EEPROM_EEUNLOCK_R       (*((volatile uint32_t *)0x400AF020))</span></div>
<div class="line"><a id="l01989" name="l01989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a772c4ae435a4440ce07760c1fcd9df87"> 1989</a></span><span class="preprocessor">#define EEPROM_EEPROT_R         (*((volatile uint32_t *)0x400AF030))</span></div>
<div class="line"><a id="l01990" name="l01990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a265029a2679db079ddb01d5b5e044b8e"> 1990</a></span><span class="preprocessor">#define EEPROM_EEPASS0_R        (*((volatile uint32_t *)0x400AF034))</span></div>
<div class="line"><a id="l01991" name="l01991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38252cbdc8a4a6209ab170a25b8034d8"> 1991</a></span><span class="preprocessor">#define EEPROM_EEPASS1_R        (*((volatile uint32_t *)0x400AF038))</span></div>
<div class="line"><a id="l01992" name="l01992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27d59fb4d906996020347f1f94542989"> 1992</a></span><span class="preprocessor">#define EEPROM_EEPASS2_R        (*((volatile uint32_t *)0x400AF03C))</span></div>
<div class="line"><a id="l01993" name="l01993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77fc215a46d81dcd7fa86da5510feb4e"> 1993</a></span><span class="preprocessor">#define EEPROM_EEINT_R          (*((volatile uint32_t *)0x400AF040))</span></div>
<div class="line"><a id="l01994" name="l01994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47299a2e27e6b11dc3cc10e7b24c11b5"> 1994</a></span><span class="preprocessor">#define EEPROM_EEHIDE0_R        (*((volatile uint32_t *)0x400AF050))</span></div>
<div class="line"><a id="l01995" name="l01995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00d2edb572967ab20b29bb53a7147e36"> 1995</a></span><span class="preprocessor">#define EEPROM_EEHIDE1_R        (*((volatile uint32_t *)0x400AF054))</span></div>
<div class="line"><a id="l01996" name="l01996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af12767e4ee224d94ddf9b4be301e391e"> 1996</a></span><span class="preprocessor">#define EEPROM_EEHIDE2_R        (*((volatile uint32_t *)0x400AF058))</span></div>
<div class="line"><a id="l01997" name="l01997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc208e48153e178be9acde4b7d408f59"> 1997</a></span><span class="preprocessor">#define EEPROM_EEDBGME_R        (*((volatile uint32_t *)0x400AF080))</span></div>
<div class="line"><a id="l01998" name="l01998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa55e5b86f5edd4a1e01f519f9a53545e"> 1998</a></span><span class="preprocessor">#define EEPROM_PP_R             (*((volatile uint32_t *)0x400AFFC0))</span></div>
<div class="line"><a id="l01999" name="l01999"></a><span class="lineno"> 1999</span> </div>
<div class="line"><a id="l02000" name="l02000"></a><span class="lineno"> 2000</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02001" name="l02001"></a><span class="lineno"> 2001</span><span class="comment">//</span></div>
<div class="line"><a id="l02002" name="l02002"></a><span class="lineno"> 2002</span><span class="comment">// I2C registers (I2C8)</span></div>
<div class="line"><a id="l02003" name="l02003"></a><span class="lineno"> 2003</span><span class="comment">//</span></div>
<div class="line"><a id="l02004" name="l02004"></a><span class="lineno"> 2004</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02005" name="l02005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dd7416fed038f4bdd08dfb619d91845"> 2005</a></span><span class="preprocessor">#define I2C8_MSA_R              (*((volatile uint32_t *)0x400B8000))</span></div>
<div class="line"><a id="l02006" name="l02006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbc7cc42c010866ba516d8ec4f0322f6"> 2006</a></span><span class="preprocessor">#define I2C8_MCS_R              (*((volatile uint32_t *)0x400B8004))</span></div>
<div class="line"><a id="l02007" name="l02007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82f3f1673650b7849dda6644050b9983"> 2007</a></span><span class="preprocessor">#define I2C8_MDR_R              (*((volatile uint32_t *)0x400B8008))</span></div>
<div class="line"><a id="l02008" name="l02008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc40cff197b8db4dcb3676d540b15a9a"> 2008</a></span><span class="preprocessor">#define I2C8_MTPR_R             (*((volatile uint32_t *)0x400B800C))</span></div>
<div class="line"><a id="l02009" name="l02009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedc252b47e06389de1f5a0ca4b52da83"> 2009</a></span><span class="preprocessor">#define I2C8_MIMR_R             (*((volatile uint32_t *)0x400B8010))</span></div>
<div class="line"><a id="l02010" name="l02010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4024929a0d9e221cb8108e87478c4870"> 2010</a></span><span class="preprocessor">#define I2C8_MRIS_R             (*((volatile uint32_t *)0x400B8014))</span></div>
<div class="line"><a id="l02011" name="l02011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad48db68bb4b3a3452137ccecc65a8eff"> 2011</a></span><span class="preprocessor">#define I2C8_MMIS_R             (*((volatile uint32_t *)0x400B8018))</span></div>
<div class="line"><a id="l02012" name="l02012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c131fbfed1dfc2cd899d6c9ff528237"> 2012</a></span><span class="preprocessor">#define I2C8_MICR_R             (*((volatile uint32_t *)0x400B801C))</span></div>
<div class="line"><a id="l02013" name="l02013"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0606e502c2a7cd56ce25e202d9a535e2"> 2013</a></span><span class="preprocessor">#define I2C8_MCR_R              (*((volatile uint32_t *)0x400B8020))</span></div>
<div class="line"><a id="l02014" name="l02014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7042c50e6a81549d7bf34ddf405c05cc"> 2014</a></span><span class="preprocessor">#define I2C8_MCLKOCNT_R         (*((volatile uint32_t *)0x400B8024))</span></div>
<div class="line"><a id="l02015" name="l02015"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02fad82a7a421e45a6edf8303b400b53"> 2015</a></span><span class="preprocessor">#define I2C8_MBMON_R            (*((volatile uint32_t *)0x400B802C))</span></div>
<div class="line"><a id="l02016" name="l02016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a755bb16c3e74b1a5830fd7f01f9f0331"> 2016</a></span><span class="preprocessor">#define I2C8_MBLEN_R            (*((volatile uint32_t *)0x400B8030))</span></div>
<div class="line"><a id="l02017" name="l02017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f0382d0b89d43a82043d2bcd4542c70"> 2017</a></span><span class="preprocessor">#define I2C8_MBCNT_R            (*((volatile uint32_t *)0x400B8034))</span></div>
<div class="line"><a id="l02018" name="l02018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a362a85c9f732d45dd758b67b6ea68448"> 2018</a></span><span class="preprocessor">#define I2C8_SOAR_R             (*((volatile uint32_t *)0x400B8800))</span></div>
<div class="line"><a id="l02019" name="l02019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef5cc6e3646782242f5cf44b6eaffcc0"> 2019</a></span><span class="preprocessor">#define I2C8_SCSR_R             (*((volatile uint32_t *)0x400B8804))</span></div>
<div class="line"><a id="l02020" name="l02020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc1afce12954f81a6789c70a5374bf6d"> 2020</a></span><span class="preprocessor">#define I2C8_SDR_R              (*((volatile uint32_t *)0x400B8808))</span></div>
<div class="line"><a id="l02021" name="l02021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1486c7d7a4a7faf7eb7c754a5e7cfb87"> 2021</a></span><span class="preprocessor">#define I2C8_SIMR_R             (*((volatile uint32_t *)0x400B880C))</span></div>
<div class="line"><a id="l02022" name="l02022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1aa2747e8c1d85886cfc754c636cb7df"> 2022</a></span><span class="preprocessor">#define I2C8_SRIS_R             (*((volatile uint32_t *)0x400B8810))</span></div>
<div class="line"><a id="l02023" name="l02023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b60c36ea316af0ff0de9d9cc8f78227"> 2023</a></span><span class="preprocessor">#define I2C8_SMIS_R             (*((volatile uint32_t *)0x400B8814))</span></div>
<div class="line"><a id="l02024" name="l02024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b4a28f4d58c0a242c7807ef5ffbbf71"> 2024</a></span><span class="preprocessor">#define I2C8_SICR_R             (*((volatile uint32_t *)0x400B8818))</span></div>
<div class="line"><a id="l02025" name="l02025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2b5f1ac2ade73be261d6ddc2f983d59"> 2025</a></span><span class="preprocessor">#define I2C8_SOAR2_R            (*((volatile uint32_t *)0x400B881C))</span></div>
<div class="line"><a id="l02026" name="l02026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af566665c6edccb5ec40108aefd6e8049"> 2026</a></span><span class="preprocessor">#define I2C8_SACKCTL_R          (*((volatile uint32_t *)0x400B8820))</span></div>
<div class="line"><a id="l02027" name="l02027"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfd939dca57f5c12073949fe3bcf9ba4"> 2027</a></span><span class="preprocessor">#define I2C8_FIFODATA_R         (*((volatile uint32_t *)0x400B8F00))</span></div>
<div class="line"><a id="l02028" name="l02028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abaa847bd4ef0cb04f0e313cc00a8f9a7"> 2028</a></span><span class="preprocessor">#define I2C8_FIFOCTL_R          (*((volatile uint32_t *)0x400B8F04))</span></div>
<div class="line"><a id="l02029" name="l02029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50946b385788877800ee118c43bcdda5"> 2029</a></span><span class="preprocessor">#define I2C8_FIFOSTATUS_R       (*((volatile uint32_t *)0x400B8F08))</span></div>
<div class="line"><a id="l02030" name="l02030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa78001338ae9c78b67cefc65b002c919"> 2030</a></span><span class="preprocessor">#define I2C8_PP_R               (*((volatile uint32_t *)0x400B8FC0))</span></div>
<div class="line"><a id="l02031" name="l02031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81230b7b63a0cec0d14eebabf4e3e341"> 2031</a></span><span class="preprocessor">#define I2C8_PC_R               (*((volatile uint32_t *)0x400B8FC4))</span></div>
<div class="line"><a id="l02032" name="l02032"></a><span class="lineno"> 2032</span> </div>
<div class="line"><a id="l02033" name="l02033"></a><span class="lineno"> 2033</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02034" name="l02034"></a><span class="lineno"> 2034</span><span class="comment">//</span></div>
<div class="line"><a id="l02035" name="l02035"></a><span class="lineno"> 2035</span><span class="comment">// I2C registers (I2C9)</span></div>
<div class="line"><a id="l02036" name="l02036"></a><span class="lineno"> 2036</span><span class="comment">//</span></div>
<div class="line"><a id="l02037" name="l02037"></a><span class="lineno"> 2037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02038" name="l02038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad47e453f0be2fb277d3e5923ccf81c30"> 2038</a></span><span class="preprocessor">#define I2C9_MSA_R              (*((volatile uint32_t *)0x400B9000))</span></div>
<div class="line"><a id="l02039" name="l02039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32db342a9df1575882ea1e59624e5868"> 2039</a></span><span class="preprocessor">#define I2C9_MCS_R              (*((volatile uint32_t *)0x400B9004))</span></div>
<div class="line"><a id="l02040" name="l02040"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd5474df0d418a6f1eda2f1d46da11c2"> 2040</a></span><span class="preprocessor">#define I2C9_MDR_R              (*((volatile uint32_t *)0x400B9008))</span></div>
<div class="line"><a id="l02041" name="l02041"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf4d667cd39b05230524e765e7b12c84"> 2041</a></span><span class="preprocessor">#define I2C9_MTPR_R             (*((volatile uint32_t *)0x400B900C))</span></div>
<div class="line"><a id="l02042" name="l02042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada9bdd8cd4217af40ba277a83a1422f1"> 2042</a></span><span class="preprocessor">#define I2C9_MIMR_R             (*((volatile uint32_t *)0x400B9010))</span></div>
<div class="line"><a id="l02043" name="l02043"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46d681eaded042d9cedfd6d1b7fecb20"> 2043</a></span><span class="preprocessor">#define I2C9_MRIS_R             (*((volatile uint32_t *)0x400B9014))</span></div>
<div class="line"><a id="l02044" name="l02044"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1de73573e967120bddfda46cb40b2364"> 2044</a></span><span class="preprocessor">#define I2C9_MMIS_R             (*((volatile uint32_t *)0x400B9018))</span></div>
<div class="line"><a id="l02045" name="l02045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf621dc6a849573a1fecbec9f51f788a"> 2045</a></span><span class="preprocessor">#define I2C9_MICR_R             (*((volatile uint32_t *)0x400B901C))</span></div>
<div class="line"><a id="l02046" name="l02046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad86e5438a33a80467efb35e4f6fcfb78"> 2046</a></span><span class="preprocessor">#define I2C9_MCR_R              (*((volatile uint32_t *)0x400B9020))</span></div>
<div class="line"><a id="l02047" name="l02047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a557cccce937577adafe01a77c4a2f00f"> 2047</a></span><span class="preprocessor">#define I2C9_MCLKOCNT_R         (*((volatile uint32_t *)0x400B9024))</span></div>
<div class="line"><a id="l02048" name="l02048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27434d24aec9b692fd97d346621b2ea1"> 2048</a></span><span class="preprocessor">#define I2C9_MBMON_R            (*((volatile uint32_t *)0x400B902C))</span></div>
<div class="line"><a id="l02049" name="l02049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4c6a83da9942aeb0a68a804214fb23d"> 2049</a></span><span class="preprocessor">#define I2C9_MBLEN_R            (*((volatile uint32_t *)0x400B9030))</span></div>
<div class="line"><a id="l02050" name="l02050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6fb561ea21d89b07aff2743fd242aec"> 2050</a></span><span class="preprocessor">#define I2C9_MBCNT_R            (*((volatile uint32_t *)0x400B9034))</span></div>
<div class="line"><a id="l02051" name="l02051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf82da90e4f139bb87f2415884d57232"> 2051</a></span><span class="preprocessor">#define I2C9_SOAR_R             (*((volatile uint32_t *)0x400B9800))</span></div>
<div class="line"><a id="l02052" name="l02052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac08fceb306565822e1f32d9e9b4d5aa"> 2052</a></span><span class="preprocessor">#define I2C9_SCSR_R             (*((volatile uint32_t *)0x400B9804))</span></div>
<div class="line"><a id="l02053" name="l02053"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6dee62570804d89bfe54a13636ddd80f"> 2053</a></span><span class="preprocessor">#define I2C9_SDR_R              (*((volatile uint32_t *)0x400B9808))</span></div>
<div class="line"><a id="l02054" name="l02054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ceeed275a5f6ec341b54df6ac7129af"> 2054</a></span><span class="preprocessor">#define I2C9_SIMR_R             (*((volatile uint32_t *)0x400B980C))</span></div>
<div class="line"><a id="l02055" name="l02055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adeb34ccebc6ea9199395e50075773b4b"> 2055</a></span><span class="preprocessor">#define I2C9_SRIS_R             (*((volatile uint32_t *)0x400B9810))</span></div>
<div class="line"><a id="l02056" name="l02056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ace8e76080a97b23432e2b0fe219a22"> 2056</a></span><span class="preprocessor">#define I2C9_SMIS_R             (*((volatile uint32_t *)0x400B9814))</span></div>
<div class="line"><a id="l02057" name="l02057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a574edb45dcff904c3ecf6899ea1c4653"> 2057</a></span><span class="preprocessor">#define I2C9_SICR_R             (*((volatile uint32_t *)0x400B9818))</span></div>
<div class="line"><a id="l02058" name="l02058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6509eb89462c3229c8b0dc73c248082f"> 2058</a></span><span class="preprocessor">#define I2C9_SOAR2_R            (*((volatile uint32_t *)0x400B981C))</span></div>
<div class="line"><a id="l02059" name="l02059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ce89b16192f16d32672f3bb79cbb1d0"> 2059</a></span><span class="preprocessor">#define I2C9_SACKCTL_R          (*((volatile uint32_t *)0x400B9820))</span></div>
<div class="line"><a id="l02060" name="l02060"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf63a280406dfed13cd3f3caa77d5540"> 2060</a></span><span class="preprocessor">#define I2C9_FIFODATA_R         (*((volatile uint32_t *)0x400B9F00))</span></div>
<div class="line"><a id="l02061" name="l02061"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08d7b295f77e3c445750419b401bae2b"> 2061</a></span><span class="preprocessor">#define I2C9_FIFOCTL_R          (*((volatile uint32_t *)0x400B9F04))</span></div>
<div class="line"><a id="l02062" name="l02062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64fceed65a6022fad749525ec058bcf7"> 2062</a></span><span class="preprocessor">#define I2C9_FIFOSTATUS_R       (*((volatile uint32_t *)0x400B9F08))</span></div>
<div class="line"><a id="l02063" name="l02063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89a02c906d690f1a3a92321884de1238"> 2063</a></span><span class="preprocessor">#define I2C9_PP_R               (*((volatile uint32_t *)0x400B9FC0))</span></div>
<div class="line"><a id="l02064" name="l02064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81436fc7cd45000e0ad88fe684e032e8"> 2064</a></span><span class="preprocessor">#define I2C9_PC_R               (*((volatile uint32_t *)0x400B9FC4))</span></div>
<div class="line"><a id="l02065" name="l02065"></a><span class="lineno"> 2065</span> </div>
<div class="line"><a id="l02066" name="l02066"></a><span class="lineno"> 2066</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02067" name="l02067"></a><span class="lineno"> 2067</span><span class="comment">//</span></div>
<div class="line"><a id="l02068" name="l02068"></a><span class="lineno"> 2068</span><span class="comment">// I2C registers (I2C4)</span></div>
<div class="line"><a id="l02069" name="l02069"></a><span class="lineno"> 2069</span><span class="comment">//</span></div>
<div class="line"><a id="l02070" name="l02070"></a><span class="lineno"> 2070</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02071" name="l02071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ec0f0d3a3deaa17007659f552212ad6"> 2071</a></span><span class="preprocessor">#define I2C4_MSA_R              (*((volatile uint32_t *)0x400C0000))</span></div>
<div class="line"><a id="l02072" name="l02072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace11982f34a778562c1a211ea28c4208"> 2072</a></span><span class="preprocessor">#define I2C4_MCS_R              (*((volatile uint32_t *)0x400C0004))</span></div>
<div class="line"><a id="l02073" name="l02073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79b4e0189579362a768a3cfde13538f6"> 2073</a></span><span class="preprocessor">#define I2C4_MDR_R              (*((volatile uint32_t *)0x400C0008))</span></div>
<div class="line"><a id="l02074" name="l02074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fdcf2e7548adddb1aef265483f09308"> 2074</a></span><span class="preprocessor">#define I2C4_MTPR_R             (*((volatile uint32_t *)0x400C000C))</span></div>
<div class="line"><a id="l02075" name="l02075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ec71437fca8b19e4f2e5a97dc9a1b5c"> 2075</a></span><span class="preprocessor">#define I2C4_MIMR_R             (*((volatile uint32_t *)0x400C0010))</span></div>
<div class="line"><a id="l02076" name="l02076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaed053ef66f7aa2f69b6e08e36da9ccb"> 2076</a></span><span class="preprocessor">#define I2C4_MRIS_R             (*((volatile uint32_t *)0x400C0014))</span></div>
<div class="line"><a id="l02077" name="l02077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f7215cdc031bad6e21a735ce8abf3e1"> 2077</a></span><span class="preprocessor">#define I2C4_MMIS_R             (*((volatile uint32_t *)0x400C0018))</span></div>
<div class="line"><a id="l02078" name="l02078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03879f4b7e42ff86266dbf3ed05302da"> 2078</a></span><span class="preprocessor">#define I2C4_MICR_R             (*((volatile uint32_t *)0x400C001C))</span></div>
<div class="line"><a id="l02079" name="l02079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ba90dcacfa6224b6eabe28c9b88a8ba"> 2079</a></span><span class="preprocessor">#define I2C4_MCR_R              (*((volatile uint32_t *)0x400C0020))</span></div>
<div class="line"><a id="l02080" name="l02080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21ee4017c1c313ffb1c19af3124de84f"> 2080</a></span><span class="preprocessor">#define I2C4_MCLKOCNT_R         (*((volatile uint32_t *)0x400C0024))</span></div>
<div class="line"><a id="l02081" name="l02081"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b0cbc6bb2f66260c1861f78eddbbf95"> 2081</a></span><span class="preprocessor">#define I2C4_MBMON_R            (*((volatile uint32_t *)0x400C002C))</span></div>
<div class="line"><a id="l02082" name="l02082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a41ef83258be80c138d077ee988a5ac"> 2082</a></span><span class="preprocessor">#define I2C4_MBLEN_R            (*((volatile uint32_t *)0x400C0030))</span></div>
<div class="line"><a id="l02083" name="l02083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af61f21f353290a77a236df039754addf"> 2083</a></span><span class="preprocessor">#define I2C4_MBCNT_R            (*((volatile uint32_t *)0x400C0034))</span></div>
<div class="line"><a id="l02084" name="l02084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b188a8eb1b4d5e9e67f00888a21ded4"> 2084</a></span><span class="preprocessor">#define I2C4_SOAR_R             (*((volatile uint32_t *)0x400C0800))</span></div>
<div class="line"><a id="l02085" name="l02085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62e9389515f06573fa13864e753072b1"> 2085</a></span><span class="preprocessor">#define I2C4_SCSR_R             (*((volatile uint32_t *)0x400C0804))</span></div>
<div class="line"><a id="l02086" name="l02086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98816d67ad75a14a16b3e9bab6538a0a"> 2086</a></span><span class="preprocessor">#define I2C4_SDR_R              (*((volatile uint32_t *)0x400C0808))</span></div>
<div class="line"><a id="l02087" name="l02087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadbcdb148265d6a210a347084495907c"> 2087</a></span><span class="preprocessor">#define I2C4_SIMR_R             (*((volatile uint32_t *)0x400C080C))</span></div>
<div class="line"><a id="l02088" name="l02088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7250edcc5b50fea8ed5635ca435afdd4"> 2088</a></span><span class="preprocessor">#define I2C4_SRIS_R             (*((volatile uint32_t *)0x400C0810))</span></div>
<div class="line"><a id="l02089" name="l02089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb7ed1de8e6f96da3a059231fa259574"> 2089</a></span><span class="preprocessor">#define I2C4_SMIS_R             (*((volatile uint32_t *)0x400C0814))</span></div>
<div class="line"><a id="l02090" name="l02090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ddb848b2b880d03d74601ed2f5839fa"> 2090</a></span><span class="preprocessor">#define I2C4_SICR_R             (*((volatile uint32_t *)0x400C0818))</span></div>
<div class="line"><a id="l02091" name="l02091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1231a5b4dc666a56f678c50ef2175ebf"> 2091</a></span><span class="preprocessor">#define I2C4_SOAR2_R            (*((volatile uint32_t *)0x400C081C))</span></div>
<div class="line"><a id="l02092" name="l02092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d4a27989aa24f9ebf7cb8a8041f4ac0"> 2092</a></span><span class="preprocessor">#define I2C4_SACKCTL_R          (*((volatile uint32_t *)0x400C0820))</span></div>
<div class="line"><a id="l02093" name="l02093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ab671d701cdb45219b41db65fd874ef"> 2093</a></span><span class="preprocessor">#define I2C4_FIFODATA_R         (*((volatile uint32_t *)0x400C0F00))</span></div>
<div class="line"><a id="l02094" name="l02094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada7953507b86b704eb97b77316a26b99"> 2094</a></span><span class="preprocessor">#define I2C4_FIFOCTL_R          (*((volatile uint32_t *)0x400C0F04))</span></div>
<div class="line"><a id="l02095" name="l02095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9359abccc835a203568fee3e16b2a3f"> 2095</a></span><span class="preprocessor">#define I2C4_FIFOSTATUS_R       (*((volatile uint32_t *)0x400C0F08))</span></div>
<div class="line"><a id="l02096" name="l02096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ec045ace66b7e39363908365e6f4d0f"> 2096</a></span><span class="preprocessor">#define I2C4_PP_R               (*((volatile uint32_t *)0x400C0FC0))</span></div>
<div class="line"><a id="l02097" name="l02097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e3a3aa6a24b62d03d96ef5c79a17da5"> 2097</a></span><span class="preprocessor">#define I2C4_PC_R               (*((volatile uint32_t *)0x400C0FC4))</span></div>
<div class="line"><a id="l02098" name="l02098"></a><span class="lineno"> 2098</span> </div>
<div class="line"><a id="l02099" name="l02099"></a><span class="lineno"> 2099</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02100" name="l02100"></a><span class="lineno"> 2100</span><span class="comment">//</span></div>
<div class="line"><a id="l02101" name="l02101"></a><span class="lineno"> 2101</span><span class="comment">// I2C registers (I2C5)</span></div>
<div class="line"><a id="l02102" name="l02102"></a><span class="lineno"> 2102</span><span class="comment">//</span></div>
<div class="line"><a id="l02103" name="l02103"></a><span class="lineno"> 2103</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02104" name="l02104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a089fd65babf3857907005b20d7618059"> 2104</a></span><span class="preprocessor">#define I2C5_MSA_R              (*((volatile uint32_t *)0x400C1000))</span></div>
<div class="line"><a id="l02105" name="l02105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d74e3e50430ea1cf986e80b62fe5714"> 2105</a></span><span class="preprocessor">#define I2C5_MCS_R              (*((volatile uint32_t *)0x400C1004))</span></div>
<div class="line"><a id="l02106" name="l02106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3efab67f0cfddbca0a4781185690bdd2"> 2106</a></span><span class="preprocessor">#define I2C5_MDR_R              (*((volatile uint32_t *)0x400C1008))</span></div>
<div class="line"><a id="l02107" name="l02107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4e12d98b58943eda4dd8c7c58b55ffb"> 2107</a></span><span class="preprocessor">#define I2C5_MTPR_R             (*((volatile uint32_t *)0x400C100C))</span></div>
<div class="line"><a id="l02108" name="l02108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad5396f18b5f92c7cc3a029f67148729"> 2108</a></span><span class="preprocessor">#define I2C5_MIMR_R             (*((volatile uint32_t *)0x400C1010))</span></div>
<div class="line"><a id="l02109" name="l02109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35784b4771bd254b6114da8c1161d8a3"> 2109</a></span><span class="preprocessor">#define I2C5_MRIS_R             (*((volatile uint32_t *)0x400C1014))</span></div>
<div class="line"><a id="l02110" name="l02110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7523043de525caecd5d391e38c9778b9"> 2110</a></span><span class="preprocessor">#define I2C5_MMIS_R             (*((volatile uint32_t *)0x400C1018))</span></div>
<div class="line"><a id="l02111" name="l02111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a163939c34041902dd69ae736a7c6fe80"> 2111</a></span><span class="preprocessor">#define I2C5_MICR_R             (*((volatile uint32_t *)0x400C101C))</span></div>
<div class="line"><a id="l02112" name="l02112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a097b7bebe7a4e1ee3c254f7c8fc9d9a2"> 2112</a></span><span class="preprocessor">#define I2C5_MCR_R              (*((volatile uint32_t *)0x400C1020))</span></div>
<div class="line"><a id="l02113" name="l02113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c3866aa20d9a84ec32acb1059d00414"> 2113</a></span><span class="preprocessor">#define I2C5_MCLKOCNT_R         (*((volatile uint32_t *)0x400C1024))</span></div>
<div class="line"><a id="l02114" name="l02114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4169b7498cecccead8b32479dda8a971"> 2114</a></span><span class="preprocessor">#define I2C5_MBMON_R            (*((volatile uint32_t *)0x400C102C))</span></div>
<div class="line"><a id="l02115" name="l02115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa488c5ecb082bad14e4da1c70162318b"> 2115</a></span><span class="preprocessor">#define I2C5_MBLEN_R            (*((volatile uint32_t *)0x400C1030))</span></div>
<div class="line"><a id="l02116" name="l02116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64d53b9d161939391a41f058558a2def"> 2116</a></span><span class="preprocessor">#define I2C5_MBCNT_R            (*((volatile uint32_t *)0x400C1034))</span></div>
<div class="line"><a id="l02117" name="l02117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f266b609b86e6ecbe5aa3312dd938d8"> 2117</a></span><span class="preprocessor">#define I2C5_SOAR_R             (*((volatile uint32_t *)0x400C1800))</span></div>
<div class="line"><a id="l02118" name="l02118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87ae5162b3fe5af18d077fe77e248117"> 2118</a></span><span class="preprocessor">#define I2C5_SCSR_R             (*((volatile uint32_t *)0x400C1804))</span></div>
<div class="line"><a id="l02119" name="l02119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e06c9764241815eca99c0df6e1b3db5"> 2119</a></span><span class="preprocessor">#define I2C5_SDR_R              (*((volatile uint32_t *)0x400C1808))</span></div>
<div class="line"><a id="l02120" name="l02120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5f7e12f01b7260f95e8f0a427bdb9cc"> 2120</a></span><span class="preprocessor">#define I2C5_SIMR_R             (*((volatile uint32_t *)0x400C180C))</span></div>
<div class="line"><a id="l02121" name="l02121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0bbd7c1ee58e3cf0b08a493d778a696"> 2121</a></span><span class="preprocessor">#define I2C5_SRIS_R             (*((volatile uint32_t *)0x400C1810))</span></div>
<div class="line"><a id="l02122" name="l02122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d2356cef05de104e3508d54e4db0d35"> 2122</a></span><span class="preprocessor">#define I2C5_SMIS_R             (*((volatile uint32_t *)0x400C1814))</span></div>
<div class="line"><a id="l02123" name="l02123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a865986f4a7d0096dfa6afad82b5e9e42"> 2123</a></span><span class="preprocessor">#define I2C5_SICR_R             (*((volatile uint32_t *)0x400C1818))</span></div>
<div class="line"><a id="l02124" name="l02124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac56bc77f355e9c4202bc90ecd10c4362"> 2124</a></span><span class="preprocessor">#define I2C5_SOAR2_R            (*((volatile uint32_t *)0x400C181C))</span></div>
<div class="line"><a id="l02125" name="l02125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa63f1eff2da781d627c659c3614f0156"> 2125</a></span><span class="preprocessor">#define I2C5_SACKCTL_R          (*((volatile uint32_t *)0x400C1820))</span></div>
<div class="line"><a id="l02126" name="l02126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1a67a3364ec73e03722365c1b3a3fcc"> 2126</a></span><span class="preprocessor">#define I2C5_FIFODATA_R         (*((volatile uint32_t *)0x400C1F00))</span></div>
<div class="line"><a id="l02127" name="l02127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af411f10f276bdc86f5e83fe47946f7b1"> 2127</a></span><span class="preprocessor">#define I2C5_FIFOCTL_R          (*((volatile uint32_t *)0x400C1F04))</span></div>
<div class="line"><a id="l02128" name="l02128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae85e356222e4fd8a267f3d79d118e327"> 2128</a></span><span class="preprocessor">#define I2C5_FIFOSTATUS_R       (*((volatile uint32_t *)0x400C1F08))</span></div>
<div class="line"><a id="l02129" name="l02129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe473aacacc8d59ca0a63452c4ec64a3"> 2129</a></span><span class="preprocessor">#define I2C5_PP_R               (*((volatile uint32_t *)0x400C1FC0))</span></div>
<div class="line"><a id="l02130" name="l02130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a206aecd92f8b35314435cce12d2afe93"> 2130</a></span><span class="preprocessor">#define I2C5_PC_R               (*((volatile uint32_t *)0x400C1FC4))</span></div>
<div class="line"><a id="l02131" name="l02131"></a><span class="lineno"> 2131</span> </div>
<div class="line"><a id="l02132" name="l02132"></a><span class="lineno"> 2132</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02133" name="l02133"></a><span class="lineno"> 2133</span><span class="comment">//</span></div>
<div class="line"><a id="l02134" name="l02134"></a><span class="lineno"> 2134</span><span class="comment">// I2C registers (I2C6)</span></div>
<div class="line"><a id="l02135" name="l02135"></a><span class="lineno"> 2135</span><span class="comment">//</span></div>
<div class="line"><a id="l02136" name="l02136"></a><span class="lineno"> 2136</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02137" name="l02137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f1bba9c537d51d249cf68e0ea2e1e3b"> 2137</a></span><span class="preprocessor">#define I2C6_MSA_R              (*((volatile uint32_t *)0x400C2000))</span></div>
<div class="line"><a id="l02138" name="l02138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af16e87054e3da9cb4590d1ec7939c19c"> 2138</a></span><span class="preprocessor">#define I2C6_MCS_R              (*((volatile uint32_t *)0x400C2004))</span></div>
<div class="line"><a id="l02139" name="l02139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32841dfddcb91a1f31298a3e87a79e4c"> 2139</a></span><span class="preprocessor">#define I2C6_MDR_R              (*((volatile uint32_t *)0x400C2008))</span></div>
<div class="line"><a id="l02140" name="l02140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac405d37990d15eaaa45bf0634e3a973d"> 2140</a></span><span class="preprocessor">#define I2C6_MTPR_R             (*((volatile uint32_t *)0x400C200C))</span></div>
<div class="line"><a id="l02141" name="l02141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53864d45ad6254bc415e63446630ab9a"> 2141</a></span><span class="preprocessor">#define I2C6_MIMR_R             (*((volatile uint32_t *)0x400C2010))</span></div>
<div class="line"><a id="l02142" name="l02142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad7366c9cb41921f5977cebce927b58c"> 2142</a></span><span class="preprocessor">#define I2C6_MRIS_R             (*((volatile uint32_t *)0x400C2014))</span></div>
<div class="line"><a id="l02143" name="l02143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac95806a0d85fa111bed9bfc77082038e"> 2143</a></span><span class="preprocessor">#define I2C6_MMIS_R             (*((volatile uint32_t *)0x400C2018))</span></div>
<div class="line"><a id="l02144" name="l02144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa11d3d4cc1e829e0fd680eed6e62d856"> 2144</a></span><span class="preprocessor">#define I2C6_MICR_R             (*((volatile uint32_t *)0x400C201C))</span></div>
<div class="line"><a id="l02145" name="l02145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cf213651200b0929b055f402c8c6408"> 2145</a></span><span class="preprocessor">#define I2C6_MCR_R              (*((volatile uint32_t *)0x400C2020))</span></div>
<div class="line"><a id="l02146" name="l02146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0a6cadf39325da010f6d328e14a8db7"> 2146</a></span><span class="preprocessor">#define I2C6_MCLKOCNT_R         (*((volatile uint32_t *)0x400C2024))</span></div>
<div class="line"><a id="l02147" name="l02147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73a7b7c39fc14f51ebab8ffcf70aafe8"> 2147</a></span><span class="preprocessor">#define I2C6_MBMON_R            (*((volatile uint32_t *)0x400C202C))</span></div>
<div class="line"><a id="l02148" name="l02148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e2380c0133db8c6efe2600f1c477b98"> 2148</a></span><span class="preprocessor">#define I2C6_MBLEN_R            (*((volatile uint32_t *)0x400C2030))</span></div>
<div class="line"><a id="l02149" name="l02149"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85ef8151dd96446b1bcba95a552e589d"> 2149</a></span><span class="preprocessor">#define I2C6_MBCNT_R            (*((volatile uint32_t *)0x400C2034))</span></div>
<div class="line"><a id="l02150" name="l02150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a094ba57be8f384b1aab21bf593baf26c"> 2150</a></span><span class="preprocessor">#define I2C6_SOAR_R             (*((volatile uint32_t *)0x400C2800))</span></div>
<div class="line"><a id="l02151" name="l02151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb4a4c8d19bc6ac527512e07bd5bc5d8"> 2151</a></span><span class="preprocessor">#define I2C6_SCSR_R             (*((volatile uint32_t *)0x400C2804))</span></div>
<div class="line"><a id="l02152" name="l02152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff9e77e7ceec8ff1b0e9b65739e60b68"> 2152</a></span><span class="preprocessor">#define I2C6_SDR_R              (*((volatile uint32_t *)0x400C2808))</span></div>
<div class="line"><a id="l02153" name="l02153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43cddfb7f5ac04d562af9f112bf83a2b"> 2153</a></span><span class="preprocessor">#define I2C6_SIMR_R             (*((volatile uint32_t *)0x400C280C))</span></div>
<div class="line"><a id="l02154" name="l02154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9febf850b4ee515e53c64a08e075322e"> 2154</a></span><span class="preprocessor">#define I2C6_SRIS_R             (*((volatile uint32_t *)0x400C2810))</span></div>
<div class="line"><a id="l02155" name="l02155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9e3dbfd1dbb0209c83e8bf8d13ec0fc"> 2155</a></span><span class="preprocessor">#define I2C6_SMIS_R             (*((volatile uint32_t *)0x400C2814))</span></div>
<div class="line"><a id="l02156" name="l02156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeec5900c9063d5030419e48a63d17ee"> 2156</a></span><span class="preprocessor">#define I2C6_SICR_R             (*((volatile uint32_t *)0x400C2818))</span></div>
<div class="line"><a id="l02157" name="l02157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0721b980b656f12a01006ed10199b95b"> 2157</a></span><span class="preprocessor">#define I2C6_SOAR2_R            (*((volatile uint32_t *)0x400C281C))</span></div>
<div class="line"><a id="l02158" name="l02158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5637b2c16797e24f1d8abe238d8f7ce8"> 2158</a></span><span class="preprocessor">#define I2C6_SACKCTL_R          (*((volatile uint32_t *)0x400C2820))</span></div>
<div class="line"><a id="l02159" name="l02159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aac8214d7775eee5ade99f70c6cb473"> 2159</a></span><span class="preprocessor">#define I2C6_FIFODATA_R         (*((volatile uint32_t *)0x400C2F00))</span></div>
<div class="line"><a id="l02160" name="l02160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a602926d255b29fc859f415e4a681f07d"> 2160</a></span><span class="preprocessor">#define I2C6_FIFOCTL_R          (*((volatile uint32_t *)0x400C2F04))</span></div>
<div class="line"><a id="l02161" name="l02161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0ba7b1997c5cbc888429c67933c3631"> 2161</a></span><span class="preprocessor">#define I2C6_FIFOSTATUS_R       (*((volatile uint32_t *)0x400C2F08))</span></div>
<div class="line"><a id="l02162" name="l02162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c0dbdacf3533fff8dfbc8510f6147a3"> 2162</a></span><span class="preprocessor">#define I2C6_PP_R               (*((volatile uint32_t *)0x400C2FC0))</span></div>
<div class="line"><a id="l02163" name="l02163"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d7728dbf728aa2f5d0a2520387a8364"> 2163</a></span><span class="preprocessor">#define I2C6_PC_R               (*((volatile uint32_t *)0x400C2FC4))</span></div>
<div class="line"><a id="l02164" name="l02164"></a><span class="lineno"> 2164</span> </div>
<div class="line"><a id="l02165" name="l02165"></a><span class="lineno"> 2165</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02166" name="l02166"></a><span class="lineno"> 2166</span><span class="comment">//</span></div>
<div class="line"><a id="l02167" name="l02167"></a><span class="lineno"> 2167</span><span class="comment">// I2C registers (I2C7)</span></div>
<div class="line"><a id="l02168" name="l02168"></a><span class="lineno"> 2168</span><span class="comment">//</span></div>
<div class="line"><a id="l02169" name="l02169"></a><span class="lineno"> 2169</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02170" name="l02170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c6ef3128855900336faa209bc6f3106"> 2170</a></span><span class="preprocessor">#define I2C7_MSA_R              (*((volatile uint32_t *)0x400C3000))</span></div>
<div class="line"><a id="l02171" name="l02171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe1b90e8742fff5e9d03ad24366dee20"> 2171</a></span><span class="preprocessor">#define I2C7_MCS_R              (*((volatile uint32_t *)0x400C3004))</span></div>
<div class="line"><a id="l02172" name="l02172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5e043901dbc160e9a83ecbdda391238"> 2172</a></span><span class="preprocessor">#define I2C7_MDR_R              (*((volatile uint32_t *)0x400C3008))</span></div>
<div class="line"><a id="l02173" name="l02173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a6ba078c71f89ef21b6f7df79528870"> 2173</a></span><span class="preprocessor">#define I2C7_MTPR_R             (*((volatile uint32_t *)0x400C300C))</span></div>
<div class="line"><a id="l02174" name="l02174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a374a27e16664a05a7077ab795c347ece"> 2174</a></span><span class="preprocessor">#define I2C7_MIMR_R             (*((volatile uint32_t *)0x400C3010))</span></div>
<div class="line"><a id="l02175" name="l02175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2650ffb1a9bbcb789b67598dc07a8f07"> 2175</a></span><span class="preprocessor">#define I2C7_MRIS_R             (*((volatile uint32_t *)0x400C3014))</span></div>
<div class="line"><a id="l02176" name="l02176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abcd9f4f530b18b3a4ca067be0dc23c92"> 2176</a></span><span class="preprocessor">#define I2C7_MMIS_R             (*((volatile uint32_t *)0x400C3018))</span></div>
<div class="line"><a id="l02177" name="l02177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d9d554154acf162d9a238cda0a8f1d4"> 2177</a></span><span class="preprocessor">#define I2C7_MICR_R             (*((volatile uint32_t *)0x400C301C))</span></div>
<div class="line"><a id="l02178" name="l02178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff3c33a816303bbe8e9514e830ca0190"> 2178</a></span><span class="preprocessor">#define I2C7_MCR_R              (*((volatile uint32_t *)0x400C3020))</span></div>
<div class="line"><a id="l02179" name="l02179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cef96142e0957cd42c01fc1b135fcad"> 2179</a></span><span class="preprocessor">#define I2C7_MCLKOCNT_R         (*((volatile uint32_t *)0x400C3024))</span></div>
<div class="line"><a id="l02180" name="l02180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14af4c86759fd7416da858942990a253"> 2180</a></span><span class="preprocessor">#define I2C7_MBMON_R            (*((volatile uint32_t *)0x400C302C))</span></div>
<div class="line"><a id="l02181" name="l02181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13a8a36a0330a2a0ba74f6e2019ce07c"> 2181</a></span><span class="preprocessor">#define I2C7_MBLEN_R            (*((volatile uint32_t *)0x400C3030))</span></div>
<div class="line"><a id="l02182" name="l02182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecd984b34d98d689c835247d6f26d8cf"> 2182</a></span><span class="preprocessor">#define I2C7_MBCNT_R            (*((volatile uint32_t *)0x400C3034))</span></div>
<div class="line"><a id="l02183" name="l02183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b1f86fa50b9a366a4becf98ae88b226"> 2183</a></span><span class="preprocessor">#define I2C7_SOAR_R             (*((volatile uint32_t *)0x400C3800))</span></div>
<div class="line"><a id="l02184" name="l02184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa89e99de0677650ae64c545140d357f9"> 2184</a></span><span class="preprocessor">#define I2C7_SCSR_R             (*((volatile uint32_t *)0x400C3804))</span></div>
<div class="line"><a id="l02185" name="l02185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04c21b4164a79f5954b1a2092b08a109"> 2185</a></span><span class="preprocessor">#define I2C7_SDR_R              (*((volatile uint32_t *)0x400C3808))</span></div>
<div class="line"><a id="l02186" name="l02186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd010ac35feaaaf203ebca7f8b2472a0"> 2186</a></span><span class="preprocessor">#define I2C7_SIMR_R             (*((volatile uint32_t *)0x400C380C))</span></div>
<div class="line"><a id="l02187" name="l02187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b0e6da3a596c2bdd5ac4328243b7f11"> 2187</a></span><span class="preprocessor">#define I2C7_SRIS_R             (*((volatile uint32_t *)0x400C3810))</span></div>
<div class="line"><a id="l02188" name="l02188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31c581a264dd23eec74fbdaa35afd4c6"> 2188</a></span><span class="preprocessor">#define I2C7_SMIS_R             (*((volatile uint32_t *)0x400C3814))</span></div>
<div class="line"><a id="l02189" name="l02189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5acf5e3dd36165e53f314f1e0759de2"> 2189</a></span><span class="preprocessor">#define I2C7_SICR_R             (*((volatile uint32_t *)0x400C3818))</span></div>
<div class="line"><a id="l02190" name="l02190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af30edeb4e4c6a3dc8813152749963b39"> 2190</a></span><span class="preprocessor">#define I2C7_SOAR2_R            (*((volatile uint32_t *)0x400C381C))</span></div>
<div class="line"><a id="l02191" name="l02191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0977f6c381d6aaa8858bbd3e6c56536e"> 2191</a></span><span class="preprocessor">#define I2C7_SACKCTL_R          (*((volatile uint32_t *)0x400C3820))</span></div>
<div class="line"><a id="l02192" name="l02192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ced092dec8ef619857b425b0396d03f"> 2192</a></span><span class="preprocessor">#define I2C7_FIFODATA_R         (*((volatile uint32_t *)0x400C3F00))</span></div>
<div class="line"><a id="l02193" name="l02193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c8e938a9bdf81a4cf3ba7340d3e2e40"> 2193</a></span><span class="preprocessor">#define I2C7_FIFOCTL_R          (*((volatile uint32_t *)0x400C3F04))</span></div>
<div class="line"><a id="l02194" name="l02194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c6675ebdced4b6428ab2d6672f08a5c"> 2194</a></span><span class="preprocessor">#define I2C7_FIFOSTATUS_R       (*((volatile uint32_t *)0x400C3F08))</span></div>
<div class="line"><a id="l02195" name="l02195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a352dcbc2e564306b5a84add985b495f6"> 2195</a></span><span class="preprocessor">#define I2C7_PP_R               (*((volatile uint32_t *)0x400C3FC0))</span></div>
<div class="line"><a id="l02196" name="l02196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1449d282b748466733e7af9c3db80a93"> 2196</a></span><span class="preprocessor">#define I2C7_PC_R               (*((volatile uint32_t *)0x400C3FC4))</span></div>
<div class="line"><a id="l02197" name="l02197"></a><span class="lineno"> 2197</span> </div>
<div class="line"><a id="l02198" name="l02198"></a><span class="lineno"> 2198</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02199" name="l02199"></a><span class="lineno"> 2199</span><span class="comment">//</span></div>
<div class="line"><a id="l02200" name="l02200"></a><span class="lineno"> 2200</span><span class="comment">// External Peripheral Interface registers (EPI0)</span></div>
<div class="line"><a id="l02201" name="l02201"></a><span class="lineno"> 2201</span><span class="comment">//</span></div>
<div class="line"><a id="l02202" name="l02202"></a><span class="lineno"> 2202</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02203" name="l02203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc6dc64aca0c5eab3cab960eef66233d"> 2203</a></span><span class="preprocessor">#define EPI0_CFG_R              (*((volatile uint32_t *)0x400D0000))</span></div>
<div class="line"><a id="l02204" name="l02204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7f95b987d52134c4df60c235cc4fc7e"> 2204</a></span><span class="preprocessor">#define EPI0_BAUD_R             (*((volatile uint32_t *)0x400D0004))</span></div>
<div class="line"><a id="l02205" name="l02205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab843f5b9b52cd3c1927cb6b1a73d65a4"> 2205</a></span><span class="preprocessor">#define EPI0_BAUD2_R            (*((volatile uint32_t *)0x400D0008))</span></div>
<div class="line"><a id="l02206" name="l02206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af77791e1fae1dd18abf8781c9de8d966"> 2206</a></span><span class="preprocessor">#define EPI0_HB16CFG_R          (*((volatile uint32_t *)0x400D0010))</span></div>
<div class="line"><a id="l02207" name="l02207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0f29a383dee011ecc927198ed25b192"> 2207</a></span><span class="preprocessor">#define EPI0_GPCFG_R            (*((volatile uint32_t *)0x400D0010))</span></div>
<div class="line"><a id="l02208" name="l02208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb4cd07f6681897d160c01ebd67c45aa"> 2208</a></span><span class="preprocessor">#define EPI0_SDRAMCFG_R         (*((volatile uint32_t *)0x400D0010))</span></div>
<div class="line"><a id="l02209" name="l02209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4434819ae0db76c2b96bc7308aa2b486"> 2209</a></span><span class="preprocessor">#define EPI0_HB8CFG_R           (*((volatile uint32_t *)0x400D0010))</span></div>
<div class="line"><a id="l02210" name="l02210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5cce04cbcd013e0126073faca0e5cb7"> 2210</a></span><span class="preprocessor">#define EPI0_HB8CFG2_R          (*((volatile uint32_t *)0x400D0014))</span></div>
<div class="line"><a id="l02211" name="l02211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f82fc7820a4639cc2677a8a65c1e4aa"> 2211</a></span><span class="preprocessor">#define EPI0_HB16CFG2_R         (*((volatile uint32_t *)0x400D0014))</span></div>
<div class="line"><a id="l02212" name="l02212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a241d5d4f555ea39801f7402a14916259"> 2212</a></span><span class="preprocessor">#define EPI0_ADDRMAP_R          (*((volatile uint32_t *)0x400D001C))</span></div>
<div class="line"><a id="l02213" name="l02213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68d1d5fbb9a7451c17f4c846ce6cd3f7"> 2213</a></span><span class="preprocessor">#define EPI0_RSIZE0_R           (*((volatile uint32_t *)0x400D0020))</span></div>
<div class="line"><a id="l02214" name="l02214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08e22a91d7b3a0045996b0c857a166d1"> 2214</a></span><span class="preprocessor">#define EPI0_RADDR0_R           (*((volatile uint32_t *)0x400D0024))</span></div>
<div class="line"><a id="l02215" name="l02215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bc3618911cddcace8735f0ea9a742d6"> 2215</a></span><span class="preprocessor">#define EPI0_RPSTD0_R           (*((volatile uint32_t *)0x400D0028))</span></div>
<div class="line"><a id="l02216" name="l02216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cc9e47d5e11c30555a41885f3f758f2"> 2216</a></span><span class="preprocessor">#define EPI0_RSIZE1_R           (*((volatile uint32_t *)0x400D0030))</span></div>
<div class="line"><a id="l02217" name="l02217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec1c3bb8f70875a4fd2de8c8676e18b5"> 2217</a></span><span class="preprocessor">#define EPI0_RADDR1_R           (*((volatile uint32_t *)0x400D0034))</span></div>
<div class="line"><a id="l02218" name="l02218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0f71b9e5a83b009267a94112b7af5da"> 2218</a></span><span class="preprocessor">#define EPI0_RPSTD1_R           (*((volatile uint32_t *)0x400D0038))</span></div>
<div class="line"><a id="l02219" name="l02219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c04a26a8515f2ff7059c4774976ac70"> 2219</a></span><span class="preprocessor">#define EPI0_STAT_R             (*((volatile uint32_t *)0x400D0060))</span></div>
<div class="line"><a id="l02220" name="l02220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57e8b278f51ed4b0faad9dc28854408e"> 2220</a></span><span class="preprocessor">#define EPI0_RFIFOCNT_R         (*((volatile uint32_t *)0x400D006C))</span></div>
<div class="line"><a id="l02221" name="l02221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdcac0518efa5f286934f056c42e9274"> 2221</a></span><span class="preprocessor">#define EPI0_READFIFO0_R        (*((volatile uint32_t *)0x400D0070))</span></div>
<div class="line"><a id="l02222" name="l02222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9084f0f37ddaaf69c1b1b12874203ae6"> 2222</a></span><span class="preprocessor">#define EPI0_READFIFO1_R        (*((volatile uint32_t *)0x400D0074))</span></div>
<div class="line"><a id="l02223" name="l02223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afeebb23742441e91c9ea0655470b11be"> 2223</a></span><span class="preprocessor">#define EPI0_READFIFO2_R        (*((volatile uint32_t *)0x400D0078))</span></div>
<div class="line"><a id="l02224" name="l02224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ff51c8270a09f2cb457080a48ae0482"> 2224</a></span><span class="preprocessor">#define EPI0_READFIFO3_R        (*((volatile uint32_t *)0x400D007C))</span></div>
<div class="line"><a id="l02225" name="l02225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3d0ec7560b46262e03703f7bb745c13"> 2225</a></span><span class="preprocessor">#define EPI0_READFIFO4_R        (*((volatile uint32_t *)0x400D0080))</span></div>
<div class="line"><a id="l02226" name="l02226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cd362d18b30f7bb31f166388cab98ad"> 2226</a></span><span class="preprocessor">#define EPI0_READFIFO5_R        (*((volatile uint32_t *)0x400D0084))</span></div>
<div class="line"><a id="l02227" name="l02227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af35ef68a92c02d62545d5a51aa9bafb0"> 2227</a></span><span class="preprocessor">#define EPI0_READFIFO6_R        (*((volatile uint32_t *)0x400D0088))</span></div>
<div class="line"><a id="l02228" name="l02228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9286f3f0ed54f306f0863c9e16710512"> 2228</a></span><span class="preprocessor">#define EPI0_READFIFO7_R        (*((volatile uint32_t *)0x400D008C))</span></div>
<div class="line"><a id="l02229" name="l02229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab63c340f3dbc38735a92d4a16e375801"> 2229</a></span><span class="preprocessor">#define EPI0_FIFOLVL_R          (*((volatile uint32_t *)0x400D0200))</span></div>
<div class="line"><a id="l02230" name="l02230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7eb34128643884fe3a7b79f6cad78b31"> 2230</a></span><span class="preprocessor">#define EPI0_WFIFOCNT_R         (*((volatile uint32_t *)0x400D0204))</span></div>
<div class="line"><a id="l02231" name="l02231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d7cda2a8a8d9646342f8f7c703d48f8"> 2231</a></span><span class="preprocessor">#define EPI0_DMATXCNT_R         (*((volatile uint32_t *)0x400D0208))</span></div>
<div class="line"><a id="l02232" name="l02232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f9249a14abf73da7dbf9e41cc5717c2"> 2232</a></span><span class="preprocessor">#define EPI0_IM_R               (*((volatile uint32_t *)0x400D0210))</span></div>
<div class="line"><a id="l02233" name="l02233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3eeef7ed39b6bfe149ed87ba9401743"> 2233</a></span><span class="preprocessor">#define EPI0_RIS_R              (*((volatile uint32_t *)0x400D0214))</span></div>
<div class="line"><a id="l02234" name="l02234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4abfc5a4caec359b3b38e180a43a30b3"> 2234</a></span><span class="preprocessor">#define EPI0_MIS_R              (*((volatile uint32_t *)0x400D0218))</span></div>
<div class="line"><a id="l02235" name="l02235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4715e259c80a46f04df3d1cb4a385f5"> 2235</a></span><span class="preprocessor">#define EPI0_EISC_R             (*((volatile uint32_t *)0x400D021C))</span></div>
<div class="line"><a id="l02236" name="l02236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a836c3d7945789021c664bc5a905d95"> 2236</a></span><span class="preprocessor">#define EPI0_HB8CFG3_R          (*((volatile uint32_t *)0x400D0308))</span></div>
<div class="line"><a id="l02237" name="l02237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd088a033775fadbacd1aaf2cbca398e"> 2237</a></span><span class="preprocessor">#define EPI0_HB16CFG3_R         (*((volatile uint32_t *)0x400D0308))</span></div>
<div class="line"><a id="l02238" name="l02238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a123faad9dc74d669dd51a28d111018"> 2238</a></span><span class="preprocessor">#define EPI0_HB16CFG4_R         (*((volatile uint32_t *)0x400D030C))</span></div>
<div class="line"><a id="l02239" name="l02239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf10bb328339ad3bd5bff8a9aec931e5"> 2239</a></span><span class="preprocessor">#define EPI0_HB8CFG4_R          (*((volatile uint32_t *)0x400D030C))</span></div>
<div class="line"><a id="l02240" name="l02240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1288570594d74dba5eae6bf2f8da0ba"> 2240</a></span><span class="preprocessor">#define EPI0_HB8TIME_R          (*((volatile uint32_t *)0x400D0310))</span></div>
<div class="line"><a id="l02241" name="l02241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab419b0bc5ddc4eeec029c07cc00e31db"> 2241</a></span><span class="preprocessor">#define EPI0_HB16TIME_R         (*((volatile uint32_t *)0x400D0310))</span></div>
<div class="line"><a id="l02242" name="l02242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a597fe33a51183388803e4bead1d68ed8"> 2242</a></span><span class="preprocessor">#define EPI0_HB8TIME2_R         (*((volatile uint32_t *)0x400D0314))</span></div>
<div class="line"><a id="l02243" name="l02243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95880771105dc8200677feaaf01e388a"> 2243</a></span><span class="preprocessor">#define EPI0_HB16TIME2_R        (*((volatile uint32_t *)0x400D0314))</span></div>
<div class="line"><a id="l02244" name="l02244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a3ec5080338c536864f580fea80f97a"> 2244</a></span><span class="preprocessor">#define EPI0_HB16TIME3_R        (*((volatile uint32_t *)0x400D0318))</span></div>
<div class="line"><a id="l02245" name="l02245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2824a7c140e3edee59ba9e6f4ec55d9"> 2245</a></span><span class="preprocessor">#define EPI0_HB8TIME3_R         (*((volatile uint32_t *)0x400D0318))</span></div>
<div class="line"><a id="l02246" name="l02246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b7ccdef79c4cc594debad17aefa9f45"> 2246</a></span><span class="preprocessor">#define EPI0_HB8TIME4_R         (*((volatile uint32_t *)0x400D031C))</span></div>
<div class="line"><a id="l02247" name="l02247"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14abfd46a6e25134c3f11cbdabb859aa"> 2247</a></span><span class="preprocessor">#define EPI0_HB16TIME4_R        (*((volatile uint32_t *)0x400D031C))</span></div>
<div class="line"><a id="l02248" name="l02248"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af029f7ebbe0ab3802d6a1f8e1529d331"> 2248</a></span><span class="preprocessor">#define EPI0_HBPSRAM_R          (*((volatile uint32_t *)0x400D0360))</span></div>
<div class="line"><a id="l02249" name="l02249"></a><span class="lineno"> 2249</span> </div>
<div class="line"><a id="l02250" name="l02250"></a><span class="lineno"> 2250</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02251" name="l02251"></a><span class="lineno"> 2251</span><span class="comment">//</span></div>
<div class="line"><a id="l02252" name="l02252"></a><span class="lineno"> 2252</span><span class="comment">// Timer registers (TIMER6)</span></div>
<div class="line"><a id="l02253" name="l02253"></a><span class="lineno"> 2253</span><span class="comment">//</span></div>
<div class="line"><a id="l02254" name="l02254"></a><span class="lineno"> 2254</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02255" name="l02255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4257444d0d81d4ed090177fafceb4345"> 2255</a></span><span class="preprocessor">#define TIMER6_CFG_R            (*((volatile uint32_t *)0x400E0000))</span></div>
<div class="line"><a id="l02256" name="l02256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70a4e0beeb728cf761c710a10977cd7d"> 2256</a></span><span class="preprocessor">#define TIMER6_TAMR_R           (*((volatile uint32_t *)0x400E0004))</span></div>
<div class="line"><a id="l02257" name="l02257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35ab1214889437ed7a07b9a2ae50d151"> 2257</a></span><span class="preprocessor">#define TIMER6_TBMR_R           (*((volatile uint32_t *)0x400E0008))</span></div>
<div class="line"><a id="l02258" name="l02258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a418c19b62504299e16b4173988f17ec6"> 2258</a></span><span class="preprocessor">#define TIMER6_CTL_R            (*((volatile uint32_t *)0x400E000C))</span></div>
<div class="line"><a id="l02259" name="l02259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1323bd6b19746df9e2fb6073f4dd591"> 2259</a></span><span class="preprocessor">#define TIMER6_SYNC_R           (*((volatile uint32_t *)0x400E0010))</span></div>
<div class="line"><a id="l02260" name="l02260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d3cc4f226f4762d7eb972fa33b8f6dc"> 2260</a></span><span class="preprocessor">#define TIMER6_IMR_R            (*((volatile uint32_t *)0x400E0018))</span></div>
<div class="line"><a id="l02261" name="l02261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af13142850c2f6de32f3654cb44b47f30"> 2261</a></span><span class="preprocessor">#define TIMER6_RIS_R            (*((volatile uint32_t *)0x400E001C))</span></div>
<div class="line"><a id="l02262" name="l02262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59c3b3ff989a45177c6db5d12324eb0a"> 2262</a></span><span class="preprocessor">#define TIMER6_MIS_R            (*((volatile uint32_t *)0x400E0020))</span></div>
<div class="line"><a id="l02263" name="l02263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d8a42c139c1599409226f928c9c6ac2"> 2263</a></span><span class="preprocessor">#define TIMER6_ICR_R            (*((volatile uint32_t *)0x400E0024))</span></div>
<div class="line"><a id="l02264" name="l02264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaea4a5d1cd3355a7ace92216d777eeb5"> 2264</a></span><span class="preprocessor">#define TIMER6_TAILR_R          (*((volatile uint32_t *)0x400E0028))</span></div>
<div class="line"><a id="l02265" name="l02265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace9a4e23a614a000e815d94a25ca5eba"> 2265</a></span><span class="preprocessor">#define TIMER6_TBILR_R          (*((volatile uint32_t *)0x400E002C))</span></div>
<div class="line"><a id="l02266" name="l02266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8744af4672ad6c56ae247c4b34508c9a"> 2266</a></span><span class="preprocessor">#define TIMER6_TAMATCHR_R       (*((volatile uint32_t *)0x400E0030))</span></div>
<div class="line"><a id="l02267" name="l02267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a183e61fbfcbd36acab33d7728aaeb511"> 2267</a></span><span class="preprocessor">#define TIMER6_TBMATCHR_R       (*((volatile uint32_t *)0x400E0034))</span></div>
<div class="line"><a id="l02268" name="l02268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf95c6b0741d6663d975b4d75a0627b0"> 2268</a></span><span class="preprocessor">#define TIMER6_TAPR_R           (*((volatile uint32_t *)0x400E0038))</span></div>
<div class="line"><a id="l02269" name="l02269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1072f82adce297a7b5b72173e73c9ecc"> 2269</a></span><span class="preprocessor">#define TIMER6_TBPR_R           (*((volatile uint32_t *)0x400E003C))</span></div>
<div class="line"><a id="l02270" name="l02270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71f41fee0ed14120c7e7e5642f568f0f"> 2270</a></span><span class="preprocessor">#define TIMER6_TAPMR_R          (*((volatile uint32_t *)0x400E0040))</span></div>
<div class="line"><a id="l02271" name="l02271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2526df1aa051aa672493849077735be6"> 2271</a></span><span class="preprocessor">#define TIMER6_TBPMR_R          (*((volatile uint32_t *)0x400E0044))</span></div>
<div class="line"><a id="l02272" name="l02272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c5d3dee37313f6fed5d2916b82dc56a"> 2272</a></span><span class="preprocessor">#define TIMER6_TAR_R            (*((volatile uint32_t *)0x400E0048))</span></div>
<div class="line"><a id="l02273" name="l02273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7353a4abf3df44bf286708ab8f52a185"> 2273</a></span><span class="preprocessor">#define TIMER6_TBR_R            (*((volatile uint32_t *)0x400E004C))</span></div>
<div class="line"><a id="l02274" name="l02274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a352c6e922dcca6c8999929556d2c1e6c"> 2274</a></span><span class="preprocessor">#define TIMER6_TAV_R            (*((volatile uint32_t *)0x400E0050))</span></div>
<div class="line"><a id="l02275" name="l02275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a358cb56f15ead85272f771415d9db1ff"> 2275</a></span><span class="preprocessor">#define TIMER6_TBV_R            (*((volatile uint32_t *)0x400E0054))</span></div>
<div class="line"><a id="l02276" name="l02276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2aa6f5b354d4618f413b60cbb286a028"> 2276</a></span><span class="preprocessor">#define TIMER6_RTCPD_R          (*((volatile uint32_t *)0x400E0058))</span></div>
<div class="line"><a id="l02277" name="l02277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3296a8858888f427b6dda035335e382c"> 2277</a></span><span class="preprocessor">#define TIMER6_TAPS_R           (*((volatile uint32_t *)0x400E005C))</span></div>
<div class="line"><a id="l02278" name="l02278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8600ea0aa882c1d32d1fb9b300ea7ea"> 2278</a></span><span class="preprocessor">#define TIMER6_TBPS_R           (*((volatile uint32_t *)0x400E0060))</span></div>
<div class="line"><a id="l02279" name="l02279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84480885dc233ec296aa83b8f7eb7e26"> 2279</a></span><span class="preprocessor">#define TIMER6_DMAEV_R          (*((volatile uint32_t *)0x400E006C))</span></div>
<div class="line"><a id="l02280" name="l02280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4856859c094370e40e85bf944ed5309e"> 2280</a></span><span class="preprocessor">#define TIMER6_ADCEV_R          (*((volatile uint32_t *)0x400E0070))</span></div>
<div class="line"><a id="l02281" name="l02281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4a41e87c9711e06844276446f47859f"> 2281</a></span><span class="preprocessor">#define TIMER6_PP_R             (*((volatile uint32_t *)0x400E0FC0))</span></div>
<div class="line"><a id="l02282" name="l02282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2e868d76170f77363e42c709aebedf6"> 2282</a></span><span class="preprocessor">#define TIMER6_CC_R             (*((volatile uint32_t *)0x400E0FC8))</span></div>
<div class="line"><a id="l02283" name="l02283"></a><span class="lineno"> 2283</span> </div>
<div class="line"><a id="l02284" name="l02284"></a><span class="lineno"> 2284</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02285" name="l02285"></a><span class="lineno"> 2285</span><span class="comment">//</span></div>
<div class="line"><a id="l02286" name="l02286"></a><span class="lineno"> 2286</span><span class="comment">// Timer registers (TIMER7)</span></div>
<div class="line"><a id="l02287" name="l02287"></a><span class="lineno"> 2287</span><span class="comment">//</span></div>
<div class="line"><a id="l02288" name="l02288"></a><span class="lineno"> 2288</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02289" name="l02289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c225a6a47f20f420da53b154253d938"> 2289</a></span><span class="preprocessor">#define TIMER7_CFG_R            (*((volatile uint32_t *)0x400E1000))</span></div>
<div class="line"><a id="l02290" name="l02290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a447d9b84d542f6bed4fe795942fe1a"> 2290</a></span><span class="preprocessor">#define TIMER7_TAMR_R           (*((volatile uint32_t *)0x400E1004))</span></div>
<div class="line"><a id="l02291" name="l02291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e98c3f2e1cd206a3aa6f1b6874111fc"> 2291</a></span><span class="preprocessor">#define TIMER7_TBMR_R           (*((volatile uint32_t *)0x400E1008))</span></div>
<div class="line"><a id="l02292" name="l02292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9061822c4724c17727bc09689090ad0"> 2292</a></span><span class="preprocessor">#define TIMER7_CTL_R            (*((volatile uint32_t *)0x400E100C))</span></div>
<div class="line"><a id="l02293" name="l02293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2abf01d2041d17d6305a664c4e1ab8f"> 2293</a></span><span class="preprocessor">#define TIMER7_SYNC_R           (*((volatile uint32_t *)0x400E1010))</span></div>
<div class="line"><a id="l02294" name="l02294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8d332aabd35feb60c2ad89891dd8a65"> 2294</a></span><span class="preprocessor">#define TIMER7_IMR_R            (*((volatile uint32_t *)0x400E1018))</span></div>
<div class="line"><a id="l02295" name="l02295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06fa91a86d3d3422d8eadfcda6c2bf16"> 2295</a></span><span class="preprocessor">#define TIMER7_RIS_R            (*((volatile uint32_t *)0x400E101C))</span></div>
<div class="line"><a id="l02296" name="l02296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bb12a86e0c9064f04de639f02f28fb8"> 2296</a></span><span class="preprocessor">#define TIMER7_MIS_R            (*((volatile uint32_t *)0x400E1020))</span></div>
<div class="line"><a id="l02297" name="l02297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14ffee26a0c41acb2532b3e54afaff06"> 2297</a></span><span class="preprocessor">#define TIMER7_ICR_R            (*((volatile uint32_t *)0x400E1024))</span></div>
<div class="line"><a id="l02298" name="l02298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a949ce883f7390ea82c7aec5e6431e2"> 2298</a></span><span class="preprocessor">#define TIMER7_TAILR_R          (*((volatile uint32_t *)0x400E1028))</span></div>
<div class="line"><a id="l02299" name="l02299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a187eb0b74abe13ec9f468c8a2509270a"> 2299</a></span><span class="preprocessor">#define TIMER7_TBILR_R          (*((volatile uint32_t *)0x400E102C))</span></div>
<div class="line"><a id="l02300" name="l02300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae138566f6ad02e3b3fc009a90bc70f40"> 2300</a></span><span class="preprocessor">#define TIMER7_TAMATCHR_R       (*((volatile uint32_t *)0x400E1030))</span></div>
<div class="line"><a id="l02301" name="l02301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac907c9b0e807ca964d126c5374aa0950"> 2301</a></span><span class="preprocessor">#define TIMER7_TBMATCHR_R       (*((volatile uint32_t *)0x400E1034))</span></div>
<div class="line"><a id="l02302" name="l02302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf6666fa8358ef39fd97b54d07a1e9e3"> 2302</a></span><span class="preprocessor">#define TIMER7_TAPR_R           (*((volatile uint32_t *)0x400E1038))</span></div>
<div class="line"><a id="l02303" name="l02303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee9be5712ed9f2fc80a8f771bb7b8720"> 2303</a></span><span class="preprocessor">#define TIMER7_TBPR_R           (*((volatile uint32_t *)0x400E103C))</span></div>
<div class="line"><a id="l02304" name="l02304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a756752eaeb798d9f9b20b4b4a23874cc"> 2304</a></span><span class="preprocessor">#define TIMER7_TAPMR_R          (*((volatile uint32_t *)0x400E1040))</span></div>
<div class="line"><a id="l02305" name="l02305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac537d5b75f93bba96003067b00b7aa1a"> 2305</a></span><span class="preprocessor">#define TIMER7_TBPMR_R          (*((volatile uint32_t *)0x400E1044))</span></div>
<div class="line"><a id="l02306" name="l02306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1b5ee455ab0c2e0d420c0a89b691fbb"> 2306</a></span><span class="preprocessor">#define TIMER7_TAR_R            (*((volatile uint32_t *)0x400E1048))</span></div>
<div class="line"><a id="l02307" name="l02307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0b1cd49add81cfac04f2f5ce239c480"> 2307</a></span><span class="preprocessor">#define TIMER7_TBR_R            (*((volatile uint32_t *)0x400E104C))</span></div>
<div class="line"><a id="l02308" name="l02308"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f92f24b1664da985726f8981a98293e"> 2308</a></span><span class="preprocessor">#define TIMER7_TAV_R            (*((volatile uint32_t *)0x400E1050))</span></div>
<div class="line"><a id="l02309" name="l02309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a58fd2b7282bdca44bc297541f6ca15"> 2309</a></span><span class="preprocessor">#define TIMER7_TBV_R            (*((volatile uint32_t *)0x400E1054))</span></div>
<div class="line"><a id="l02310" name="l02310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b62edb8952228903a8e5e43c3cbca36"> 2310</a></span><span class="preprocessor">#define TIMER7_RTCPD_R          (*((volatile uint32_t *)0x400E1058))</span></div>
<div class="line"><a id="l02311" name="l02311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20ecd73457705728c7c68f8cb2640b86"> 2311</a></span><span class="preprocessor">#define TIMER7_TAPS_R           (*((volatile uint32_t *)0x400E105C))</span></div>
<div class="line"><a id="l02312" name="l02312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32274e98f3381ad48713bc35c94fd3b2"> 2312</a></span><span class="preprocessor">#define TIMER7_TBPS_R           (*((volatile uint32_t *)0x400E1060))</span></div>
<div class="line"><a id="l02313" name="l02313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeda09cc5403fe642fb318d0c7a142476"> 2313</a></span><span class="preprocessor">#define TIMER7_DMAEV_R          (*((volatile uint32_t *)0x400E106C))</span></div>
<div class="line"><a id="l02314" name="l02314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48e9adbfeabef83c6c12667e31d90bf5"> 2314</a></span><span class="preprocessor">#define TIMER7_ADCEV_R          (*((volatile uint32_t *)0x400E1070))</span></div>
<div class="line"><a id="l02315" name="l02315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05731767b33451e812d1e0cb92910602"> 2315</a></span><span class="preprocessor">#define TIMER7_PP_R             (*((volatile uint32_t *)0x400E1FC0))</span></div>
<div class="line"><a id="l02316" name="l02316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb565ed5c1f8023c169345fbc564272e"> 2316</a></span><span class="preprocessor">#define TIMER7_CC_R             (*((volatile uint32_t *)0x400E1FC8))</span></div>
<div class="line"><a id="l02317" name="l02317"></a><span class="lineno"> 2317</span> </div>
<div class="line"><a id="l02318" name="l02318"></a><span class="lineno"> 2318</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02319" name="l02319"></a><span class="lineno"> 2319</span><span class="comment">//</span></div>
<div class="line"><a id="l02320" name="l02320"></a><span class="lineno"> 2320</span><span class="comment">// System Exception Module registers (SYSEXC)</span></div>
<div class="line"><a id="l02321" name="l02321"></a><span class="lineno"> 2321</span><span class="comment">//</span></div>
<div class="line"><a id="l02322" name="l02322"></a><span class="lineno"> 2322</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02323" name="l02323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8931157d70c4f922f3a55aa957c6211c"> 2323</a></span><span class="preprocessor">#define SYSEXC_RIS_R            (*((volatile uint32_t *)0x400F9000))</span></div>
<div class="line"><a id="l02324" name="l02324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c66efae9b7c9661a178b9f1e3be65a6"> 2324</a></span><span class="preprocessor">#define SYSEXC_IM_R             (*((volatile uint32_t *)0x400F9004))</span></div>
<div class="line"><a id="l02325" name="l02325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac60d44f229f58015b296e876df4059d"> 2325</a></span><span class="preprocessor">#define SYSEXC_MIS_R            (*((volatile uint32_t *)0x400F9008))</span></div>
<div class="line"><a id="l02326" name="l02326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7590d2ac78659b438d8784294761a6a7"> 2326</a></span><span class="preprocessor">#define SYSEXC_IC_R             (*((volatile uint32_t *)0x400F900C))</span></div>
<div class="line"><a id="l02327" name="l02327"></a><span class="lineno"> 2327</span> </div>
<div class="line"><a id="l02328" name="l02328"></a><span class="lineno"> 2328</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02329" name="l02329"></a><span class="lineno"> 2329</span><span class="comment">//</span></div>
<div class="line"><a id="l02330" name="l02330"></a><span class="lineno"> 2330</span><span class="comment">// Hibernation module registers (HIB)</span></div>
<div class="line"><a id="l02331" name="l02331"></a><span class="lineno"> 2331</span><span class="comment">//</span></div>
<div class="line"><a id="l02332" name="l02332"></a><span class="lineno"> 2332</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02333" name="l02333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63e6511e0a07b6d906d2ddf07ad20998"> 2333</a></span><span class="preprocessor">#define HIB_RTCC_R              (*((volatile uint32_t *)0x400FC000))</span></div>
<div class="line"><a id="l02334" name="l02334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac40206a01ee48e94b052e05e703cd86e"> 2334</a></span><span class="preprocessor">#define HIB_RTCM0_R             (*((volatile uint32_t *)0x400FC004))</span></div>
<div class="line"><a id="l02335" name="l02335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fc02689eabf1df9e32d86decdbec304"> 2335</a></span><span class="preprocessor">#define HIB_RTCLD_R             (*((volatile uint32_t *)0x400FC00C))</span></div>
<div class="line"><a id="l02336" name="l02336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc542cf6ff95d0a360779a3f854abc6b"> 2336</a></span><span class="preprocessor">#define HIB_CTL_R               (*((volatile uint32_t *)0x400FC010))</span></div>
<div class="line"><a id="l02337" name="l02337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a050533c5fe3abd1598633343423d1bd2"> 2337</a></span><span class="preprocessor">#define HIB_IM_R                (*((volatile uint32_t *)0x400FC014))</span></div>
<div class="line"><a id="l02338" name="l02338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fc76343f0b5f2bad05258b76deb5dc1"> 2338</a></span><span class="preprocessor">#define HIB_RIS_R               (*((volatile uint32_t *)0x400FC018))</span></div>
<div class="line"><a id="l02339" name="l02339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97b090822d2e9af1eda99dc340f379e4"> 2339</a></span><span class="preprocessor">#define HIB_MIS_R               (*((volatile uint32_t *)0x400FC01C))</span></div>
<div class="line"><a id="l02340" name="l02340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4929a207e7a4a6e0329b8d03d6d90015"> 2340</a></span><span class="preprocessor">#define HIB_IC_R                (*((volatile uint32_t *)0x400FC020))</span></div>
<div class="line"><a id="l02341" name="l02341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abddb824cbcb55bd11b9ec2ae9433d7df"> 2341</a></span><span class="preprocessor">#define HIB_RTCT_R              (*((volatile uint32_t *)0x400FC024))</span></div>
<div class="line"><a id="l02342" name="l02342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14abb27a67c19f52f3633052df199d9d"> 2342</a></span><span class="preprocessor">#define HIB_RTCSS_R             (*((volatile uint32_t *)0x400FC028))</span></div>
<div class="line"><a id="l02343" name="l02343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34c58c4c7ee4aa5c8da896f2f4aadcc1"> 2343</a></span><span class="preprocessor">#define HIB_IO_R                (*((volatile uint32_t *)0x400FC02C))</span></div>
<div class="line"><a id="l02344" name="l02344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfb52a2953a8e29700edd503b1460588"> 2344</a></span><span class="preprocessor">#define HIB_DATA_R              (*((volatile uint32_t *)0x400FC030))</span></div>
<div class="line"><a id="l02345" name="l02345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f4d665de6722197e93cdaac9c3c3644"> 2345</a></span><span class="preprocessor">#define HIB_CALCTL_R            (*((volatile uint32_t *)0x400FC300))</span></div>
<div class="line"><a id="l02346" name="l02346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4283918b0f797c6ca7f0d331d5b32a93"> 2346</a></span><span class="preprocessor">#define HIB_CAL0_R              (*((volatile uint32_t *)0x400FC310))</span></div>
<div class="line"><a id="l02347" name="l02347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae06d6c0b8808abffef12176f5836aca9"> 2347</a></span><span class="preprocessor">#define HIB_CAL1_R              (*((volatile uint32_t *)0x400FC314))</span></div>
<div class="line"><a id="l02348" name="l02348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc39d9a201fa7d5b22fe4d09938abb76"> 2348</a></span><span class="preprocessor">#define HIB_CALLD0_R            (*((volatile uint32_t *)0x400FC320))</span></div>
<div class="line"><a id="l02349" name="l02349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d9d4da53630a3c19f9b5f687a8b5a1f"> 2349</a></span><span class="preprocessor">#define HIB_CALLD1_R            (*((volatile uint32_t *)0x400FC324))</span></div>
<div class="line"><a id="l02350" name="l02350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01a4c3fa6d3b14004eeb799e2877d501"> 2350</a></span><span class="preprocessor">#define HIB_CALM0_R             (*((volatile uint32_t *)0x400FC330))</span></div>
<div class="line"><a id="l02351" name="l02351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81417317d4c6b23ee971dbae097d2fab"> 2351</a></span><span class="preprocessor">#define HIB_CALM1_R             (*((volatile uint32_t *)0x400FC334))</span></div>
<div class="line"><a id="l02352" name="l02352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d0520ba279f140fe32801235a096e65"> 2352</a></span><span class="preprocessor">#define HIB_LOCK_R              (*((volatile uint32_t *)0x400FC360))</span></div>
<div class="line"><a id="l02353" name="l02353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7596231eb1c79e489717befb96e007ca"> 2353</a></span><span class="preprocessor">#define HIB_TPCTL_R             (*((volatile uint32_t *)0x400FC400))</span></div>
<div class="line"><a id="l02354" name="l02354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2836596bc079d6405dafff3fdeadf0c7"> 2354</a></span><span class="preprocessor">#define HIB_TPSTAT_R            (*((volatile uint32_t *)0x400FC404))</span></div>
<div class="line"><a id="l02355" name="l02355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54842b1d2dc6400fa48721b72bb0c53a"> 2355</a></span><span class="preprocessor">#define HIB_TPIO_R              (*((volatile uint32_t *)0x400FC410))</span></div>
<div class="line"><a id="l02356" name="l02356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a2f89a50cfa77ff537818e0fa41b093"> 2356</a></span><span class="preprocessor">#define HIB_TPLOG0_R            (*((volatile uint32_t *)0x400FC4E0))</span></div>
<div class="line"><a id="l02357" name="l02357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c71e51c5cca773accfe0f8715b29399"> 2357</a></span><span class="preprocessor">#define HIB_TPLOG1_R            (*((volatile uint32_t *)0x400FC4E4))</span></div>
<div class="line"><a id="l02358" name="l02358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7f82530e199cc63d4827ec7c3eb24e2"> 2358</a></span><span class="preprocessor">#define HIB_TPLOG2_R            (*((volatile uint32_t *)0x400FC4E8))</span></div>
<div class="line"><a id="l02359" name="l02359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f9bc01de77f78baae60dc43bd4af7b5"> 2359</a></span><span class="preprocessor">#define HIB_TPLOG3_R            (*((volatile uint32_t *)0x400FC4EC))</span></div>
<div class="line"><a id="l02360" name="l02360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb57829edaaf87866bcf391a08e9557d"> 2360</a></span><span class="preprocessor">#define HIB_TPLOG4_R            (*((volatile uint32_t *)0x400FC4F0))</span></div>
<div class="line"><a id="l02361" name="l02361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12fddb7cc651f727b71523876ac50259"> 2361</a></span><span class="preprocessor">#define HIB_TPLOG5_R            (*((volatile uint32_t *)0x400FC4F4))</span></div>
<div class="line"><a id="l02362" name="l02362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a008d56340903957edd26e2544d3f4fe4"> 2362</a></span><span class="preprocessor">#define HIB_TPLOG6_R            (*((volatile uint32_t *)0x400FC4F8))</span></div>
<div class="line"><a id="l02363" name="l02363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f1dbb70408b2c8c9f06f44fe0d80361"> 2363</a></span><span class="preprocessor">#define HIB_TPLOG7_R            (*((volatile uint32_t *)0x400FC4FC))</span></div>
<div class="line"><a id="l02364" name="l02364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f16992b03679c274d4623c9175a96d2"> 2364</a></span><span class="preprocessor">#define HIB_PP_R                (*((volatile uint32_t *)0x400FCFC0))</span></div>
<div class="line"><a id="l02365" name="l02365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1964999cd828641c62505b157fc36890"> 2365</a></span><span class="preprocessor">#define HIB_CC_R                (*((volatile uint32_t *)0x400FCFC8))</span></div>
<div class="line"><a id="l02366" name="l02366"></a><span class="lineno"> 2366</span> </div>
<div class="line"><a id="l02367" name="l02367"></a><span class="lineno"> 2367</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02368" name="l02368"></a><span class="lineno"> 2368</span><span class="comment">//</span></div>
<div class="line"><a id="l02369" name="l02369"></a><span class="lineno"> 2369</span><span class="comment">// FLASH registers (FLASH CTRL)</span></div>
<div class="line"><a id="l02370" name="l02370"></a><span class="lineno"> 2370</span><span class="comment">//</span></div>
<div class="line"><a id="l02371" name="l02371"></a><span class="lineno"> 2371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02372" name="l02372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a815af6a66624da5e7fb5151d36cf1887"> 2372</a></span><span class="preprocessor">#define FLASH_FMA_R             (*((volatile uint32_t *)0x400FD000))</span></div>
<div class="line"><a id="l02373" name="l02373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31c1116fe0b48148a13f9df480fc0bf1"> 2373</a></span><span class="preprocessor">#define FLASH_FMD_R             (*((volatile uint32_t *)0x400FD004))</span></div>
<div class="line"><a id="l02374" name="l02374"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef6f95c857edd1897fcb581723eddd2b"> 2374</a></span><span class="preprocessor">#define FLASH_FMC_R             (*((volatile uint32_t *)0x400FD008))</span></div>
<div class="line"><a id="l02375" name="l02375"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78ca8ca862b5a54686abcacfd8e7188a"> 2375</a></span><span class="preprocessor">#define FLASH_FCRIS_R           (*((volatile uint32_t *)0x400FD00C))</span></div>
<div class="line"><a id="l02376" name="l02376"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a921470b608d270c69469c7a2a90e0565"> 2376</a></span><span class="preprocessor">#define FLASH_FCIM_R            (*((volatile uint32_t *)0x400FD010))</span></div>
<div class="line"><a id="l02377" name="l02377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41ef68b6b8a76de121657000e3c28669"> 2377</a></span><span class="preprocessor">#define FLASH_FCMISC_R          (*((volatile uint32_t *)0x400FD014))</span></div>
<div class="line"><a id="l02378" name="l02378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d3de5c10d54f1865185711e4f7ce2af"> 2378</a></span><span class="preprocessor">#define FLASH_FMC2_R            (*((volatile uint32_t *)0x400FD020))</span></div>
<div class="line"><a id="l02379" name="l02379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad94557b79a922b76ef081c58f4784ad5"> 2379</a></span><span class="preprocessor">#define FLASH_FWBVAL_R          (*((volatile uint32_t *)0x400FD030))</span></div>
<div class="line"><a id="l02380" name="l02380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5fc0b1e4de62a53c1309d2a79decec7"> 2380</a></span><span class="preprocessor">#define FLASH_FLPEKEY_R         (*((volatile uint32_t *)0x400FD03C))</span></div>
<div class="line"><a id="l02381" name="l02381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61c8da975bc6d91a422f560c00a067df"> 2381</a></span><span class="preprocessor">#define FLASH_FWBN_R            (*((volatile uint32_t *)0x400FD100))</span></div>
<div class="line"><a id="l02382" name="l02382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a4516f93b45e8ccb9540435d0786f72"> 2382</a></span><span class="preprocessor">#define FLASH_PP_R              (*((volatile uint32_t *)0x400FDFC0))</span></div>
<div class="line"><a id="l02383" name="l02383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf2087fb200b3a6e21e5741764c17b74"> 2383</a></span><span class="preprocessor">#define FLASH_SSIZE_R           (*((volatile uint32_t *)0x400FDFC4))</span></div>
<div class="line"><a id="l02384" name="l02384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f4d095a9e2cb156d98f5300698e7777"> 2384</a></span><span class="preprocessor">#define FLASH_CONF_R            (*((volatile uint32_t *)0x400FDFC8))</span></div>
<div class="line"><a id="l02385" name="l02385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c87b34db89562b0f09f0d415aa87a98"> 2385</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_R        (*((volatile uint32_t *)0x400FDFCC))</span></div>
<div class="line"><a id="l02386" name="l02386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0411bf793bb428574e2a18fa3cceabc"> 2386</a></span><span class="preprocessor">#define FLASH_DMASZ_R           (*((volatile uint32_t *)0x400FDFD0))</span></div>
<div class="line"><a id="l02387" name="l02387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed5190a512f5283c3eb4f0f8e4b8b90e"> 2387</a></span><span class="preprocessor">#define FLASH_DMAST_R           (*((volatile uint32_t *)0x400FDFD4))</span></div>
<div class="line"><a id="l02388" name="l02388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a550cb194de576b644e34e31dfd3883fa"> 2388</a></span><span class="preprocessor">#define FLASH_RVP_R             (*((volatile uint32_t *)0x400FE0D4))</span></div>
<div class="line"><a id="l02389" name="l02389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ab835c787a1619e3e41a99cdbef73fe"> 2389</a></span><span class="preprocessor">#define FLASH_BOOTCFG_R         (*((volatile uint32_t *)0x400FE1D0))</span></div>
<div class="line"><a id="l02390" name="l02390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95a5960b9fbce1233cdd3ac950e83ee6"> 2390</a></span><span class="preprocessor">#define FLASH_USERREG0_R        (*((volatile uint32_t *)0x400FE1E0))</span></div>
<div class="line"><a id="l02391" name="l02391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74df90fa6b8e0533cce0c8db4c44d872"> 2391</a></span><span class="preprocessor">#define FLASH_USERREG1_R        (*((volatile uint32_t *)0x400FE1E4))</span></div>
<div class="line"><a id="l02392" name="l02392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe93c20ccdeecbaa0624fd5a3b4d17e7"> 2392</a></span><span class="preprocessor">#define FLASH_USERREG2_R        (*((volatile uint32_t *)0x400FE1E8))</span></div>
<div class="line"><a id="l02393" name="l02393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adebe29d7145f9d7ea263565420683741"> 2393</a></span><span class="preprocessor">#define FLASH_USERREG3_R        (*((volatile uint32_t *)0x400FE1EC))</span></div>
<div class="line"><a id="l02394" name="l02394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11a841d311fafe1d4f692640f4152aad"> 2394</a></span><span class="preprocessor">#define FLASH_FMPRE0_R          (*((volatile uint32_t *)0x400FE200))</span></div>
<div class="line"><a id="l02395" name="l02395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59321e011d80e61a12321a74caa97128"> 2395</a></span><span class="preprocessor">#define FLASH_FMPRE1_R          (*((volatile uint32_t *)0x400FE204))</span></div>
<div class="line"><a id="l02396" name="l02396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44a1b36e58def99ec0e921fde7ddd584"> 2396</a></span><span class="preprocessor">#define FLASH_FMPRE2_R          (*((volatile uint32_t *)0x400FE208))</span></div>
<div class="line"><a id="l02397" name="l02397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f9bf2c68d242c72aedfbe5a733467e1"> 2397</a></span><span class="preprocessor">#define FLASH_FMPRE3_R          (*((volatile uint32_t *)0x400FE20C))</span></div>
<div class="line"><a id="l02398" name="l02398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae38276e0c93198f5a1723b370d029b73"> 2398</a></span><span class="preprocessor">#define FLASH_FMPRE4_R          (*((volatile uint32_t *)0x400FE210))</span></div>
<div class="line"><a id="l02399" name="l02399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7710ee9a40a60ff3a44b811d4245ab6"> 2399</a></span><span class="preprocessor">#define FLASH_FMPRE5_R          (*((volatile uint32_t *)0x400FE214))</span></div>
<div class="line"><a id="l02400" name="l02400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af155687fe0a2a4551f7a303f3b8382cd"> 2400</a></span><span class="preprocessor">#define FLASH_FMPRE6_R          (*((volatile uint32_t *)0x400FE218))</span></div>
<div class="line"><a id="l02401" name="l02401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39f5776fa12b0d2fbd8ca8a32e81d228"> 2401</a></span><span class="preprocessor">#define FLASH_FMPRE7_R          (*((volatile uint32_t *)0x400FE21C))</span></div>
<div class="line"><a id="l02402" name="l02402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ee236574554db107cac6cf5772807e5"> 2402</a></span><span class="preprocessor">#define FLASH_FMPRE8_R          (*((volatile uint32_t *)0x400FE220))</span></div>
<div class="line"><a id="l02403" name="l02403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae5b251eae2e497caa1b8fb336202671"> 2403</a></span><span class="preprocessor">#define FLASH_FMPRE9_R          (*((volatile uint32_t *)0x400FE224))</span></div>
<div class="line"><a id="l02404" name="l02404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a878e0f4fed36b59e5177bc1286b97184"> 2404</a></span><span class="preprocessor">#define FLASH_FMPRE10_R         (*((volatile uint32_t *)0x400FE228))</span></div>
<div class="line"><a id="l02405" name="l02405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11ad42e8af36a57a1604a3d950065386"> 2405</a></span><span class="preprocessor">#define FLASH_FMPRE11_R         (*((volatile uint32_t *)0x400FE22C))</span></div>
<div class="line"><a id="l02406" name="l02406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17ad3cae67f184b325d2c7c85a8e3916"> 2406</a></span><span class="preprocessor">#define FLASH_FMPRE12_R         (*((volatile uint32_t *)0x400FE230))</span></div>
<div class="line"><a id="l02407" name="l02407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9887dab646ff5d6a8e8d9f39edcf3406"> 2407</a></span><span class="preprocessor">#define FLASH_FMPRE13_R         (*((volatile uint32_t *)0x400FE234))</span></div>
<div class="line"><a id="l02408" name="l02408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bc64e480bfb00a79aa0ac28cbd3ceef"> 2408</a></span><span class="preprocessor">#define FLASH_FMPRE14_R         (*((volatile uint32_t *)0x400FE238))</span></div>
<div class="line"><a id="l02409" name="l02409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace68514cdb7dc6ab504d21af1b09c872"> 2409</a></span><span class="preprocessor">#define FLASH_FMPRE15_R         (*((volatile uint32_t *)0x400FE23C))</span></div>
<div class="line"><a id="l02410" name="l02410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00f3cc7a6c1714ca31cb33641fff516d"> 2410</a></span><span class="preprocessor">#define FLASH_FMPPE0_R          (*((volatile uint32_t *)0x400FE400))</span></div>
<div class="line"><a id="l02411" name="l02411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f976aa732a037ff2a87e7ee213f5303"> 2411</a></span><span class="preprocessor">#define FLASH_FMPPE1_R          (*((volatile uint32_t *)0x400FE404))</span></div>
<div class="line"><a id="l02412" name="l02412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1ace72d9578ecdfad4f8320b7accbf4"> 2412</a></span><span class="preprocessor">#define FLASH_FMPPE2_R          (*((volatile uint32_t *)0x400FE408))</span></div>
<div class="line"><a id="l02413" name="l02413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f22fbdb7a46be586791d8893cf8d936"> 2413</a></span><span class="preprocessor">#define FLASH_FMPPE3_R          (*((volatile uint32_t *)0x400FE40C))</span></div>
<div class="line"><a id="l02414" name="l02414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1dd62d38f6a1c8b1d639d9144e8da037"> 2414</a></span><span class="preprocessor">#define FLASH_FMPPE4_R          (*((volatile uint32_t *)0x400FE410))</span></div>
<div class="line"><a id="l02415" name="l02415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab47fb9fd5e5d025dcaec2093f955f640"> 2415</a></span><span class="preprocessor">#define FLASH_FMPPE5_R          (*((volatile uint32_t *)0x400FE414))</span></div>
<div class="line"><a id="l02416" name="l02416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa43bb123c5814d3f0731a6c9f9bf803b"> 2416</a></span><span class="preprocessor">#define FLASH_FMPPE6_R          (*((volatile uint32_t *)0x400FE418))</span></div>
<div class="line"><a id="l02417" name="l02417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07da39c519b99133753002b9ec98d817"> 2417</a></span><span class="preprocessor">#define FLASH_FMPPE7_R          (*((volatile uint32_t *)0x400FE41C))</span></div>
<div class="line"><a id="l02418" name="l02418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a414d773b4c988f99963ba6c55e1cf304"> 2418</a></span><span class="preprocessor">#define FLASH_FMPPE8_R          (*((volatile uint32_t *)0x400FE420))</span></div>
<div class="line"><a id="l02419" name="l02419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a314e800a5e7cbb531794a35da70bd5b9"> 2419</a></span><span class="preprocessor">#define FLASH_FMPPE9_R          (*((volatile uint32_t *)0x400FE424))</span></div>
<div class="line"><a id="l02420" name="l02420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b09f94370bac24dd152298b37212c9a"> 2420</a></span><span class="preprocessor">#define FLASH_FMPPE10_R         (*((volatile uint32_t *)0x400FE428))</span></div>
<div class="line"><a id="l02421" name="l02421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cb00643af40b0fc2313bf5bc8d36bfe"> 2421</a></span><span class="preprocessor">#define FLASH_FMPPE11_R         (*((volatile uint32_t *)0x400FE42C))</span></div>
<div class="line"><a id="l02422" name="l02422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c6fc241ea680d378b491138cc6d4040"> 2422</a></span><span class="preprocessor">#define FLASH_FMPPE12_R         (*((volatile uint32_t *)0x400FE430))</span></div>
<div class="line"><a id="l02423" name="l02423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf5c129e240cbb43af433f3234f7ed4a"> 2423</a></span><span class="preprocessor">#define FLASH_FMPPE13_R         (*((volatile uint32_t *)0x400FE434))</span></div>
<div class="line"><a id="l02424" name="l02424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40107fb38ee9df6f25c60ba1a8d13261"> 2424</a></span><span class="preprocessor">#define FLASH_FMPPE14_R         (*((volatile uint32_t *)0x400FE438))</span></div>
<div class="line"><a id="l02425" name="l02425"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae744be0ff8e5c319928344c2d0b319cd"> 2425</a></span><span class="preprocessor">#define FLASH_FMPPE15_R         (*((volatile uint32_t *)0x400FE43C))</span></div>
<div class="line"><a id="l02426" name="l02426"></a><span class="lineno"> 2426</span> </div>
<div class="line"><a id="l02427" name="l02427"></a><span class="lineno"> 2427</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02428" name="l02428"></a><span class="lineno"> 2428</span><span class="comment">//</span></div>
<div class="line"><a id="l02429" name="l02429"></a><span class="lineno"> 2429</span><span class="comment">// System Control registers (SYSCTL)</span></div>
<div class="line"><a id="l02430" name="l02430"></a><span class="lineno"> 2430</span><span class="comment">//</span></div>
<div class="line"><a id="l02431" name="l02431"></a><span class="lineno"> 2431</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02432" name="l02432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7186ad3e0888f9e67ac48012d36dcfc"> 2432</a></span><span class="preprocessor">#define SYSCTL_DID0_R           (*((volatile uint32_t *)0x400FE000))</span></div>
<div class="line"><a id="l02433" name="l02433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d5e5112e487c599c7efcf2f6f0e3b44"> 2433</a></span><span class="preprocessor">#define SYSCTL_DID1_R           (*((volatile uint32_t *)0x400FE004))</span></div>
<div class="line"><a id="l02434" name="l02434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d9c385898e2d99ff7642c7c87510d5f"> 2434</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_R        (*((volatile uint32_t *)0x400FE038))</span></div>
<div class="line"><a id="l02435" name="l02435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1e0e3bbc40315eaa5e3cad513d5dae8"> 2435</a></span><span class="preprocessor">#define SYSCTL_RIS_R            (*((volatile uint32_t *)0x400FE050))</span></div>
<div class="line"><a id="l02436" name="l02436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a003fb3fb0a47ea893c3d50e8f11cbb"> 2436</a></span><span class="preprocessor">#define SYSCTL_IMC_R            (*((volatile uint32_t *)0x400FE054))</span></div>
<div class="line"><a id="l02437" name="l02437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04e33c31981219e7f72471a3efc45c7b"> 2437</a></span><span class="preprocessor">#define SYSCTL_MISC_R           (*((volatile uint32_t *)0x400FE058))</span></div>
<div class="line"><a id="l02438" name="l02438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f66569372bd2caa1bf7005a6f25694a"> 2438</a></span><span class="preprocessor">#define SYSCTL_RESC_R           (*((volatile uint32_t *)0x400FE05C))</span></div>
<div class="line"><a id="l02439" name="l02439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40a3f6dd11cf3c9352e7ed893ce8db76"> 2439</a></span><span class="preprocessor">#define SYSCTL_PWRTC_R          (*((volatile uint32_t *)0x400FE060))</span></div>
<div class="line"><a id="l02440" name="l02440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac92ba5a939c259f1a181cdd344142e4b"> 2440</a></span><span class="preprocessor">#define SYSCTL_NMIC_R           (*((volatile uint32_t *)0x400FE064))</span></div>
<div class="line"><a id="l02441" name="l02441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f44ab1ca5bc44904b7ed5c13cb33e5a"> 2441</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_R        (*((volatile uint32_t *)0x400FE07C))</span></div>
<div class="line"><a id="l02442" name="l02442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d0e7c9d91f95f3f65620f8c05363bec"> 2442</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_R       (*((volatile uint32_t *)0x400FE0B0))</span></div>
<div class="line"><a id="l02443" name="l02443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3520fdc065ec5d8b313ff6d68031ca4"> 2443</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_R        (*((volatile uint32_t *)0x400FE0C0))</span></div>
<div class="line"><a id="l02444" name="l02444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39be008d0a6c3f6e2c287efd231240ce"> 2444</a></span><span class="preprocessor">#define SYSCTL_ALTCLKCFG_R      (*((volatile uint32_t *)0x400FE138))</span></div>
<div class="line"><a id="l02445" name="l02445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e2a565c690f11b5108990a9cc1cb7b1"> 2445</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_R       (*((volatile uint32_t *)0x400FE144))</span></div>
<div class="line"><a id="l02446" name="l02446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac0d3a1736af26b6e9ea346eb3671362"> 2446</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_R        (*((volatile uint32_t *)0x400FE148))</span></div>
<div class="line"><a id="l02447" name="l02447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3835029025a35c6da817d326bca274ce"> 2447</a></span><span class="preprocessor">#define SYSCTL_SYSPROP_R        (*((volatile uint32_t *)0x400FE14C))</span></div>
<div class="line"><a id="l02448" name="l02448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5109b8d479de531d91a3546b9c83bd10"> 2448</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_R       (*((volatile uint32_t *)0x400FE150))</span></div>
<div class="line"><a id="l02449" name="l02449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed40d4c65c9b40dfa129fb874e7fc12d"> 2449</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_R      (*((volatile uint32_t *)0x400FE154))</span></div>
<div class="line"><a id="l02450" name="l02450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a735b56ddf7df6979347a85b4ae4f47d9"> 2450</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_R       (*((volatile uint32_t *)0x400FE160))</span></div>
<div class="line"><a id="l02451" name="l02451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a744f888a44183b2c88087202f3bb74f0"> 2451</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_R       (*((volatile uint32_t *)0x400FE164))</span></div>
<div class="line"><a id="l02452" name="l02452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9463d3fa682837e4c50219de950cb0c"> 2452</a></span><span class="preprocessor">#define SYSCTL_PLLSTAT_R        (*((volatile uint32_t *)0x400FE168))</span></div>
<div class="line"><a id="l02453" name="l02453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f9170e746d53c0fa98af0e5e61caaed"> 2453</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_R      (*((volatile uint32_t *)0x400FE188))</span></div>
<div class="line"><a id="l02454" name="l02454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1697df90ea5fe99887b4f36854a84171"> 2454</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_R     (*((volatile uint32_t *)0x400FE18C))</span></div>
<div class="line"><a id="l02455" name="l02455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0351ccddf24085b4cf206898701f33df"> 2455</a></span><span class="preprocessor">#define SYSCTL_NVMSTAT_R        (*((volatile uint32_t *)0x400FE1A0))</span></div>
<div class="line"><a id="l02456" name="l02456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a235f47f7c0573127a1668f321a088069"> 2456</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_R       (*((volatile uint32_t *)0x400FE1B4))</span></div>
<div class="line"><a id="l02457" name="l02457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fee33918ef730f6ced5dafd5736f6bd"> 2457</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_R       (*((volatile uint32_t *)0x400FE1BC))</span></div>
<div class="line"><a id="l02458" name="l02458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a178163f41eabdeee85e2da7e37ffb4dc"> 2458</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_R    (*((volatile uint32_t *)0x400FE1D8))</span></div>
<div class="line"><a id="l02459" name="l02459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3be9421b92b10b41ff88eb7cd99a607"> 2459</a></span><span class="preprocessor">#define SYSCTL_HSSR_R           (*((volatile uint32_t *)0x400FE1F4))</span></div>
<div class="line"><a id="l02460" name="l02460"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1db8c13e0ae450c0c05544e697d38423"> 2460</a></span><span class="preprocessor">#define SYSCTL_USBPDS_R         (*((volatile uint32_t *)0x400FE280))</span></div>
<div class="line"><a id="l02461" name="l02461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca869b33cefc7b06f93c5a331d4a2902"> 2461</a></span><span class="preprocessor">#define SYSCTL_USBMPC_R         (*((volatile uint32_t *)0x400FE284))</span></div>
<div class="line"><a id="l02462" name="l02462"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c89eb1b5f8af4f2ef6f0327a573a3bb"> 2462</a></span><span class="preprocessor">#define SYSCTL_PPWD_R           (*((volatile uint32_t *)0x400FE300))</span></div>
<div class="line"><a id="l02463" name="l02463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55e5101785541d496ccbe96827f90355"> 2463</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_R        (*((volatile uint32_t *)0x400FE304))</span></div>
<div class="line"><a id="l02464" name="l02464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa38b09baa7787be47d5de917d59490a4"> 2464</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_R         (*((volatile uint32_t *)0x400FE308))</span></div>
<div class="line"><a id="l02465" name="l02465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61c901cca8122dc444dcde27febf4bcf"> 2465</a></span><span class="preprocessor">#define SYSCTL_PPDMA_R          (*((volatile uint32_t *)0x400FE30C))</span></div>
<div class="line"><a id="l02466" name="l02466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd042f31d8fbba5a1f0051685d65bfc9"> 2466</a></span><span class="preprocessor">#define SYSCTL_PPEPI_R          (*((volatile uint32_t *)0x400FE310))</span></div>
<div class="line"><a id="l02467" name="l02467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15ad369a4dedb785d527977caf5be246"> 2467</a></span><span class="preprocessor">#define SYSCTL_PPHIB_R          (*((volatile uint32_t *)0x400FE314))</span></div>
<div class="line"><a id="l02468" name="l02468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa42cb2119201932479f31b04c37c86b6"> 2468</a></span><span class="preprocessor">#define SYSCTL_PPUART_R         (*((volatile uint32_t *)0x400FE318))</span></div>
<div class="line"><a id="l02469" name="l02469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6667bf6f43831ecd06ee63d185e41397"> 2469</a></span><span class="preprocessor">#define SYSCTL_PPSSI_R          (*((volatile uint32_t *)0x400FE31C))</span></div>
<div class="line"><a id="l02470" name="l02470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71878501999c9619b03d6635e90ce7a1"> 2470</a></span><span class="preprocessor">#define SYSCTL_PPI2C_R          (*((volatile uint32_t *)0x400FE320))</span></div>
<div class="line"><a id="l02471" name="l02471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75628537411f38b9f628be949481ae87"> 2471</a></span><span class="preprocessor">#define SYSCTL_PPUSB_R          (*((volatile uint32_t *)0x400FE328))</span></div>
<div class="line"><a id="l02472" name="l02472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82bb52bb9bd19f7cf6d56e8e4111025a"> 2472</a></span><span class="preprocessor">#define SYSCTL_PPEPHY_R         (*((volatile uint32_t *)0x400FE330))</span></div>
<div class="line"><a id="l02473" name="l02473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37f9d343789767f99ec33eee67f0f50c"> 2473</a></span><span class="preprocessor">#define SYSCTL_PPCAN_R          (*((volatile uint32_t *)0x400FE334))</span></div>
<div class="line"><a id="l02474" name="l02474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fee184bb1b22399bd7e4d7954487801"> 2474</a></span><span class="preprocessor">#define SYSCTL_PPADC_R          (*((volatile uint32_t *)0x400FE338))</span></div>
<div class="line"><a id="l02475" name="l02475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b935618e0e3cbdc3377b9b08113874b"> 2475</a></span><span class="preprocessor">#define SYSCTL_PPACMP_R         (*((volatile uint32_t *)0x400FE33C))</span></div>
<div class="line"><a id="l02476" name="l02476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75b39757e3c03f02a082f96fad56ec1a"> 2476</a></span><span class="preprocessor">#define SYSCTL_PPPWM_R          (*((volatile uint32_t *)0x400FE340))</span></div>
<div class="line"><a id="l02477" name="l02477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fffc25b493bcbab3231f88d16a90fc0"> 2477</a></span><span class="preprocessor">#define SYSCTL_PPQEI_R          (*((volatile uint32_t *)0x400FE344))</span></div>
<div class="line"><a id="l02478" name="l02478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ee2acfa3858afc3a07dec21d75f658b"> 2478</a></span><span class="preprocessor">#define SYSCTL_PPLPC_R          (*((volatile uint32_t *)0x400FE348))</span></div>
<div class="line"><a id="l02479" name="l02479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea4e091d99a194cc9db8969dc48993ec"> 2479</a></span><span class="preprocessor">#define SYSCTL_PPPECI_R         (*((volatile uint32_t *)0x400FE350))</span></div>
<div class="line"><a id="l02480" name="l02480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab81b821d8f7c58b1c099c4af1a2ea12a"> 2480</a></span><span class="preprocessor">#define SYSCTL_PPFAN_R          (*((volatile uint32_t *)0x400FE354))</span></div>
<div class="line"><a id="l02481" name="l02481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad985997e5cb02acb12e7e38179440c03"> 2481</a></span><span class="preprocessor">#define SYSCTL_PPEEPROM_R       (*((volatile uint32_t *)0x400FE358))</span></div>
<div class="line"><a id="l02482" name="l02482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa182618d5974148d961a630e80bb9371"> 2482</a></span><span class="preprocessor">#define SYSCTL_PPWTIMER_R       (*((volatile uint32_t *)0x400FE35C))</span></div>
<div class="line"><a id="l02483" name="l02483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad413ac0886cd81455fc63a0733958a3c"> 2483</a></span><span class="preprocessor">#define SYSCTL_PPRTS_R          (*((volatile uint32_t *)0x400FE370))</span></div>
<div class="line"><a id="l02484" name="l02484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74cabf909d5ff3a6ac9e582e91462498"> 2484</a></span><span class="preprocessor">#define SYSCTL_PPCCM_R          (*((volatile uint32_t *)0x400FE374))</span></div>
<div class="line"><a id="l02485" name="l02485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68a8d1add364d371ccd04f4aed88c96c"> 2485</a></span><span class="preprocessor">#define SYSCTL_PPLCD_R          (*((volatile uint32_t *)0x400FE390))</span></div>
<div class="line"><a id="l02486" name="l02486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a571c892b888e0fb7d2ebb89c5141d989"> 2486</a></span><span class="preprocessor">#define SYSCTL_PPOWIRE_R        (*((volatile uint32_t *)0x400FE398))</span></div>
<div class="line"><a id="l02487" name="l02487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad23ed484798fccbb983a02e02348217c"> 2487</a></span><span class="preprocessor">#define SYSCTL_PPEMAC_R         (*((volatile uint32_t *)0x400FE39C))</span></div>
<div class="line"><a id="l02488" name="l02488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc5ae69af9b447872b9eea110b307ac5"> 2488</a></span><span class="preprocessor">#define SYSCTL_PPHIM_R          (*((volatile uint32_t *)0x400FE3A4))</span></div>
<div class="line"><a id="l02489" name="l02489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c7ad23ebf3f3882b6a3ce68e62e8847"> 2489</a></span><span class="preprocessor">#define SYSCTL_SRWD_R           (*((volatile uint32_t *)0x400FE500))</span></div>
<div class="line"><a id="l02490" name="l02490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53ca737120084b8a8ec062eaa719d9bb"> 2490</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R        (*((volatile uint32_t *)0x400FE504))</span></div>
<div class="line"><a id="l02491" name="l02491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e6e5ed25a9ce59ace7a4b935b0002dd"> 2491</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R         (*((volatile uint32_t *)0x400FE508))</span></div>
<div class="line"><a id="l02492" name="l02492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53e1bd02fa3772cbad1ea098b5e2c556"> 2492</a></span><span class="preprocessor">#define SYSCTL_SRDMA_R          (*((volatile uint32_t *)0x400FE50C))</span></div>
<div class="line"><a id="l02493" name="l02493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14d7c83896ed3e96839a1edaf073ff74"> 2493</a></span><span class="preprocessor">#define SYSCTL_SREPI_R          (*((volatile uint32_t *)0x400FE510))</span></div>
<div class="line"><a id="l02494" name="l02494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef720fd9712b10cbf10d25f4fcdbb6aa"> 2494</a></span><span class="preprocessor">#define SYSCTL_SRHIB_R          (*((volatile uint32_t *)0x400FE514))</span></div>
<div class="line"><a id="l02495" name="l02495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada3d547363964c8779d4da084f68e3e0"> 2495</a></span><span class="preprocessor">#define SYSCTL_SRUART_R         (*((volatile uint32_t *)0x400FE518))</span></div>
<div class="line"><a id="l02496" name="l02496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad454a8304b0d26925b8885fa72f7f83f"> 2496</a></span><span class="preprocessor">#define SYSCTL_SRSSI_R          (*((volatile uint32_t *)0x400FE51C))</span></div>
<div class="line"><a id="l02497" name="l02497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fbe8bda441b725ba824a2a2b64b9cd9"> 2497</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R          (*((volatile uint32_t *)0x400FE520))</span></div>
<div class="line"><a id="l02498" name="l02498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54275be718fdbd1188bc7c9efa7cb84b"> 2498</a></span><span class="preprocessor">#define SYSCTL_SRUSB_R          (*((volatile uint32_t *)0x400FE528))</span></div>
<div class="line"><a id="l02499" name="l02499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd9a5418880942ca2e554c67e94e4376"> 2499</a></span><span class="preprocessor">#define SYSCTL_SRCAN_R          (*((volatile uint32_t *)0x400FE534))</span></div>
<div class="line"><a id="l02500" name="l02500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c9ed0774cee9dfa5c950d1f9748273b"> 2500</a></span><span class="preprocessor">#define SYSCTL_SRADC_R          (*((volatile uint32_t *)0x400FE538))</span></div>
<div class="line"><a id="l02501" name="l02501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a623e1b8d0fc3fa59a974ea1aac152bfb"> 2501</a></span><span class="preprocessor">#define SYSCTL_SRACMP_R         (*((volatile uint32_t *)0x400FE53C))</span></div>
<div class="line"><a id="l02502" name="l02502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b8bf223d0dcc267adad8498d479f432"> 2502</a></span><span class="preprocessor">#define SYSCTL_SRPWM_R          (*((volatile uint32_t *)0x400FE540))</span></div>
<div class="line"><a id="l02503" name="l02503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0964273dc05a1b87aaf2d919d03dca6"> 2503</a></span><span class="preprocessor">#define SYSCTL_SRQEI_R          (*((volatile uint32_t *)0x400FE544))</span></div>
<div class="line"><a id="l02504" name="l02504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d77b96c64f08785acac28e94bc0d014"> 2504</a></span><span class="preprocessor">#define SYSCTL_SREEPROM_R       (*((volatile uint32_t *)0x400FE558))</span></div>
<div class="line"><a id="l02505" name="l02505"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0e527c19550f6ab77935c657266d05e"> 2505</a></span><span class="preprocessor">#define SYSCTL_SRCCM_R          (*((volatile uint32_t *)0x400FE574))</span></div>
<div class="line"><a id="l02506" name="l02506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacaa13e4e32ed71ec1aa8d2195e4539e"> 2506</a></span><span class="preprocessor">#define SYSCTL_RCGCWD_R         (*((volatile uint32_t *)0x400FE600))</span></div>
<div class="line"><a id="l02507" name="l02507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad570e5a337adfa22438854ace3596748"> 2507</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R      (*((volatile uint32_t *)0x400FE604))</span></div>
<div class="line"><a id="l02508" name="l02508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6aa1400abe132a6f85e7bb982902f457"> 2508</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R       (*((volatile uint32_t *)0x400FE608))</span></div>
<div class="line"><a id="l02509" name="l02509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace36c940e43e40f699b51856f2acadf4"> 2509</a></span><span class="preprocessor">#define SYSCTL_RCGCDMA_R        (*((volatile uint32_t *)0x400FE60C))</span></div>
<div class="line"><a id="l02510" name="l02510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab16d128ac0dee9773d622641f6e8af9e"> 2510</a></span><span class="preprocessor">#define SYSCTL_RCGCEPI_R        (*((volatile uint32_t *)0x400FE610))</span></div>
<div class="line"><a id="l02511" name="l02511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5791d31a9e0953ff1b4bed4732f1c6a"> 2511</a></span><span class="preprocessor">#define SYSCTL_RCGCHIB_R        (*((volatile uint32_t *)0x400FE614))</span></div>
<div class="line"><a id="l02512" name="l02512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ba7ce6c5be75ff206c663a817b7f522"> 2512</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R       (*((volatile uint32_t *)0x400FE618))</span></div>
<div class="line"><a id="l02513" name="l02513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9423d547040fb35d731f46a812ec74f6"> 2513</a></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R        (*((volatile uint32_t *)0x400FE61C))</span></div>
<div class="line"><a id="l02514" name="l02514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a749eb3fb41b153a2793b3b21d27af38d"> 2514</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R        (*((volatile uint32_t *)0x400FE620))</span></div>
<div class="line"><a id="l02515" name="l02515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c3a66dc7b37dea8cf4457e9c5ace1c6"> 2515</a></span><span class="preprocessor">#define SYSCTL_RCGCUSB_R        (*((volatile uint32_t *)0x400FE628))</span></div>
<div class="line"><a id="l02516" name="l02516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad495b9acddae4b96c5366b42d02dcac4"> 2516</a></span><span class="preprocessor">#define SYSCTL_RCGCCAN_R        (*((volatile uint32_t *)0x400FE634))</span></div>
<div class="line"><a id="l02517" name="l02517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c47b96e18e738a06ffbdf91a2c94ed0"> 2517</a></span><span class="preprocessor">#define SYSCTL_RCGCADC_R        (*((volatile uint32_t *)0x400FE638))</span></div>
<div class="line"><a id="l02518" name="l02518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24ee7f03ccad0bbc1afc088723508a79"> 2518</a></span><span class="preprocessor">#define SYSCTL_RCGCACMP_R       (*((volatile uint32_t *)0x400FE63C))</span></div>
<div class="line"><a id="l02519" name="l02519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a789572aa648725561a19e019140f3d"> 2519</a></span><span class="preprocessor">#define SYSCTL_RCGCPWM_R        (*((volatile uint32_t *)0x400FE640))</span></div>
<div class="line"><a id="l02520" name="l02520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb13c888807bfe5251ac8fb925d0de64"> 2520</a></span><span class="preprocessor">#define SYSCTL_RCGCQEI_R        (*((volatile uint32_t *)0x400FE644))</span></div>
<div class="line"><a id="l02521" name="l02521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a482e0f8a2550a94a060ee26c41320551"> 2521</a></span><span class="preprocessor">#define SYSCTL_RCGCEEPROM_R     (*((volatile uint32_t *)0x400FE658))</span></div>
<div class="line"><a id="l02522" name="l02522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0705e95879b3cbcfaf4e0f54ad3930f"> 2522</a></span><span class="preprocessor">#define SYSCTL_RCGCCCM_R        (*((volatile uint32_t *)0x400FE674))</span></div>
<div class="line"><a id="l02523" name="l02523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ff41f9ff935b8dda2cea682a223b16c"> 2523</a></span><span class="preprocessor">#define SYSCTL_SCGCWD_R         (*((volatile uint32_t *)0x400FE700))</span></div>
<div class="line"><a id="l02524" name="l02524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfc7eb94014a7cc0e99e3f28b03346cd"> 2524</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_R      (*((volatile uint32_t *)0x400FE704))</span></div>
<div class="line"><a id="l02525" name="l02525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a45de9bd0e891b233d085b162589cb5"> 2525</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_R       (*((volatile uint32_t *)0x400FE708))</span></div>
<div class="line"><a id="l02526" name="l02526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a706ab2aae5d26539b5f2ae5325cfb486"> 2526</a></span><span class="preprocessor">#define SYSCTL_SCGCDMA_R        (*((volatile uint32_t *)0x400FE70C))</span></div>
<div class="line"><a id="l02527" name="l02527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a092674ae18ef72e5797e62305f1c33db"> 2527</a></span><span class="preprocessor">#define SYSCTL_SCGCEPI_R        (*((volatile uint32_t *)0x400FE710))</span></div>
<div class="line"><a id="l02528" name="l02528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63a2dd155c4ba64adef45adcc2591da5"> 2528</a></span><span class="preprocessor">#define SYSCTL_SCGCHIB_R        (*((volatile uint32_t *)0x400FE714))</span></div>
<div class="line"><a id="l02529" name="l02529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5b5862869d1e3b91a2ec96da17f125f"> 2529</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_R       (*((volatile uint32_t *)0x400FE718))</span></div>
<div class="line"><a id="l02530" name="l02530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a505b24caf4ffa535c29d96492e4b7609"> 2530</a></span><span class="preprocessor">#define SYSCTL_SCGCSSI_R        (*((volatile uint32_t *)0x400FE71C))</span></div>
<div class="line"><a id="l02531" name="l02531"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af27b8e297722a08ad84aa0decdf8f3b8"> 2531</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_R        (*((volatile uint32_t *)0x400FE720))</span></div>
<div class="line"><a id="l02532" name="l02532"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a949454dca4849ec13f7e7f68f018b8c0"> 2532</a></span><span class="preprocessor">#define SYSCTL_SCGCUSB_R        (*((volatile uint32_t *)0x400FE728))</span></div>
<div class="line"><a id="l02533" name="l02533"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4a0c683ef2eb88ad82df8aade458d90"> 2533</a></span><span class="preprocessor">#define SYSCTL_SCGCCAN_R        (*((volatile uint32_t *)0x400FE734))</span></div>
<div class="line"><a id="l02534" name="l02534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2024147da722620bbf1cbe02cda5f3ef"> 2534</a></span><span class="preprocessor">#define SYSCTL_SCGCADC_R        (*((volatile uint32_t *)0x400FE738))</span></div>
<div class="line"><a id="l02535" name="l02535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17e4e2386f064bde368d8cc40bc3a2bb"> 2535</a></span><span class="preprocessor">#define SYSCTL_SCGCACMP_R       (*((volatile uint32_t *)0x400FE73C))</span></div>
<div class="line"><a id="l02536" name="l02536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42be2bddc71759c22454558542b5ec02"> 2536</a></span><span class="preprocessor">#define SYSCTL_SCGCPWM_R        (*((volatile uint32_t *)0x400FE740))</span></div>
<div class="line"><a id="l02537" name="l02537"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff995653d4de9478f2e902bcb856bba2"> 2537</a></span><span class="preprocessor">#define SYSCTL_SCGCQEI_R        (*((volatile uint32_t *)0x400FE744))</span></div>
<div class="line"><a id="l02538" name="l02538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7c162340c8274056a3857a2afa1241f"> 2538</a></span><span class="preprocessor">#define SYSCTL_SCGCEEPROM_R     (*((volatile uint32_t *)0x400FE758))</span></div>
<div class="line"><a id="l02539" name="l02539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb06d355d659c165a10cd1f277ddac18"> 2539</a></span><span class="preprocessor">#define SYSCTL_SCGCCCM_R        (*((volatile uint32_t *)0x400FE774))</span></div>
<div class="line"><a id="l02540" name="l02540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85725233b219a6382e2cbd33309a5cbc"> 2540</a></span><span class="preprocessor">#define SYSCTL_DCGCWD_R         (*((volatile uint32_t *)0x400FE800))</span></div>
<div class="line"><a id="l02541" name="l02541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4032f895e63092ff7d63eb23176597f4"> 2541</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_R      (*((volatile uint32_t *)0x400FE804))</span></div>
<div class="line"><a id="l02542" name="l02542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9ca369cc261c8a9c7d5a3b40a575027"> 2542</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_R       (*((volatile uint32_t *)0x400FE808))</span></div>
<div class="line"><a id="l02543" name="l02543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2b32f414b2574c50e6ff0218f22179d"> 2543</a></span><span class="preprocessor">#define SYSCTL_DCGCDMA_R        (*((volatile uint32_t *)0x400FE80C))</span></div>
<div class="line"><a id="l02544" name="l02544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79fca4a70b5da3ceaf3b0d91c4608111"> 2544</a></span><span class="preprocessor">#define SYSCTL_DCGCEPI_R        (*((volatile uint32_t *)0x400FE810))</span></div>
<div class="line"><a id="l02545" name="l02545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afba07b923eea78e4bdf5cf167a22bdf7"> 2545</a></span><span class="preprocessor">#define SYSCTL_DCGCHIB_R        (*((volatile uint32_t *)0x400FE814))</span></div>
<div class="line"><a id="l02546" name="l02546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d7e0cca8dc9dc8f745c441e38d077e4"> 2546</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_R       (*((volatile uint32_t *)0x400FE818))</span></div>
<div class="line"><a id="l02547" name="l02547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa26db1932076dc91a1a4e921db55ab31"> 2547</a></span><span class="preprocessor">#define SYSCTL_DCGCSSI_R        (*((volatile uint32_t *)0x400FE81C))</span></div>
<div class="line"><a id="l02548" name="l02548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebd593ce9b1684919e799b2c5c9da374"> 2548</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_R        (*((volatile uint32_t *)0x400FE820))</span></div>
<div class="line"><a id="l02549" name="l02549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae70aac345434bc3f3a5f19a48f901e5f"> 2549</a></span><span class="preprocessor">#define SYSCTL_DCGCUSB_R        (*((volatile uint32_t *)0x400FE828))</span></div>
<div class="line"><a id="l02550" name="l02550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace6b310838b4e3c25f2cf9af70249abd"> 2550</a></span><span class="preprocessor">#define SYSCTL_DCGCCAN_R        (*((volatile uint32_t *)0x400FE834))</span></div>
<div class="line"><a id="l02551" name="l02551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfd47d630c2406b40a9178259cc856db"> 2551</a></span><span class="preprocessor">#define SYSCTL_DCGCADC_R        (*((volatile uint32_t *)0x400FE838))</span></div>
<div class="line"><a id="l02552" name="l02552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac838b9eceaf7f9b49a7cb3035a80e95d"> 2552</a></span><span class="preprocessor">#define SYSCTL_DCGCACMP_R       (*((volatile uint32_t *)0x400FE83C))</span></div>
<div class="line"><a id="l02553" name="l02553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8509166e35faaa8207720bdd6786fee4"> 2553</a></span><span class="preprocessor">#define SYSCTL_DCGCPWM_R        (*((volatile uint32_t *)0x400FE840))</span></div>
<div class="line"><a id="l02554" name="l02554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa28396cc9bf64fa91bf8e23e86ca0993"> 2554</a></span><span class="preprocessor">#define SYSCTL_DCGCQEI_R        (*((volatile uint32_t *)0x400FE844))</span></div>
<div class="line"><a id="l02555" name="l02555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41684052d988e150fcbfaad5b44285ac"> 2555</a></span><span class="preprocessor">#define SYSCTL_DCGCEEPROM_R     (*((volatile uint32_t *)0x400FE858))</span></div>
<div class="line"><a id="l02556" name="l02556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f7f3478e4259a7ae2ba5a76420f709f"> 2556</a></span><span class="preprocessor">#define SYSCTL_DCGCCCM_R        (*((volatile uint32_t *)0x400FE874))</span></div>
<div class="line"><a id="l02557" name="l02557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a761c949c366ccecbafc6cdc48124f174"> 2557</a></span><span class="preprocessor">#define SYSCTL_PCWD_R           (*((volatile uint32_t *)0x400FE900))</span></div>
<div class="line"><a id="l02558" name="l02558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b5734744f0448b33713b4a01bbe56f9"> 2558</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_R        (*((volatile uint32_t *)0x400FE904))</span></div>
<div class="line"><a id="l02559" name="l02559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6abb5363e4ea844249531ac014bd61c1"> 2559</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_R         (*((volatile uint32_t *)0x400FE908))</span></div>
<div class="line"><a id="l02560" name="l02560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb715e1f65cdd12a8f4ff113d9e5d13d"> 2560</a></span><span class="preprocessor">#define SYSCTL_PCDMA_R          (*((volatile uint32_t *)0x400FE90C))</span></div>
<div class="line"><a id="l02561" name="l02561"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cfd8b278831e4d5187c73047ec838d5"> 2561</a></span><span class="preprocessor">#define SYSCTL_PCEPI_R          (*((volatile uint32_t *)0x400FE910))</span></div>
<div class="line"><a id="l02562" name="l02562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b428745d7b2c3c109d81f96867be5cc"> 2562</a></span><span class="preprocessor">#define SYSCTL_PCHIB_R          (*((volatile uint32_t *)0x400FE914))</span></div>
<div class="line"><a id="l02563" name="l02563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abcc2c483b05bd22b56adfae74516c3a7"> 2563</a></span><span class="preprocessor">#define SYSCTL_PCUART_R         (*((volatile uint32_t *)0x400FE918))</span></div>
<div class="line"><a id="l02564" name="l02564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2114cef6f344c742bebcdaa2b64d6f65"> 2564</a></span><span class="preprocessor">#define SYSCTL_PCSSI_R          (*((volatile uint32_t *)0x400FE91C))</span></div>
<div class="line"><a id="l02565" name="l02565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62ee9d25b80d247a4a8c4bb20dc0c4a0"> 2565</a></span><span class="preprocessor">#define SYSCTL_PCI2C_R          (*((volatile uint32_t *)0x400FE920))</span></div>
<div class="line"><a id="l02566" name="l02566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ce209e6d00b5c9425e4d19dd5eac8e3"> 2566</a></span><span class="preprocessor">#define SYSCTL_PCUSB_R          (*((volatile uint32_t *)0x400FE928))</span></div>
<div class="line"><a id="l02567" name="l02567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68f470c93c501ebf65126750808248d9"> 2567</a></span><span class="preprocessor">#define SYSCTL_PCCAN_R          (*((volatile uint32_t *)0x400FE934))</span></div>
<div class="line"><a id="l02568" name="l02568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20c87afb2348382d40a9b540f6f8b90c"> 2568</a></span><span class="preprocessor">#define SYSCTL_PCADC_R          (*((volatile uint32_t *)0x400FE938))</span></div>
<div class="line"><a id="l02569" name="l02569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c5c95ee7f6b8792d6692f22bc0cafe3"> 2569</a></span><span class="preprocessor">#define SYSCTL_PCACMP_R         (*((volatile uint32_t *)0x400FE93C))</span></div>
<div class="line"><a id="l02570" name="l02570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7456ed9111c19037a685d685fe46ea0"> 2570</a></span><span class="preprocessor">#define SYSCTL_PCPWM_R          (*((volatile uint32_t *)0x400FE940))</span></div>
<div class="line"><a id="l02571" name="l02571"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6f2ee32967b56c4630771a2bccddd98"> 2571</a></span><span class="preprocessor">#define SYSCTL_PCQEI_R          (*((volatile uint32_t *)0x400FE944))</span></div>
<div class="line"><a id="l02572" name="l02572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa47028818f85f8fa798a1b2a50dcfac"> 2572</a></span><span class="preprocessor">#define SYSCTL_PCEEPROM_R       (*((volatile uint32_t *)0x400FE958))</span></div>
<div class="line"><a id="l02573" name="l02573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a51a76866f7149d02d47dbf5e8e4543"> 2573</a></span><span class="preprocessor">#define SYSCTL_PCCCM_R          (*((volatile uint32_t *)0x400FE974))</span></div>
<div class="line"><a id="l02574" name="l02574"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e9de505c52f79139f36ac7b8ae5cd7b"> 2574</a></span><span class="preprocessor">#define SYSCTL_PRWD_R           (*((volatile uint32_t *)0x400FEA00))</span></div>
<div class="line"><a id="l02575" name="l02575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad33d7cea8dfa9e200036490dbe1d9054"> 2575</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R        (*((volatile uint32_t *)0x400FEA04))</span></div>
<div class="line"><a id="l02576" name="l02576"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7c19d8cfd398550f946f03480ad5824"> 2576</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R         (*((volatile uint32_t *)0x400FEA08))</span></div>
<div class="line"><a id="l02577" name="l02577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83e162d0b575e78f0624384775264762"> 2577</a></span><span class="preprocessor">#define SYSCTL_PRDMA_R          (*((volatile uint32_t *)0x400FEA0C))</span></div>
<div class="line"><a id="l02578" name="l02578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a767a08278c2f8cd8ce2967bac247da02"> 2578</a></span><span class="preprocessor">#define SYSCTL_PREPI_R          (*((volatile uint32_t *)0x400FEA10))</span></div>
<div class="line"><a id="l02579" name="l02579"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac24b068da451424a0cbf83c6fd9727f6"> 2579</a></span><span class="preprocessor">#define SYSCTL_PRHIB_R          (*((volatile uint32_t *)0x400FEA14))</span></div>
<div class="line"><a id="l02580" name="l02580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbc16a245012f5d94ad0696bc4e9207f"> 2580</a></span><span class="preprocessor">#define SYSCTL_PRUART_R         (*((volatile uint32_t *)0x400FEA18))</span></div>
<div class="line"><a id="l02581" name="l02581"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3978f8830db2c8f529446ca38f3db434"> 2581</a></span><span class="preprocessor">#define SYSCTL_PRSSI_R          (*((volatile uint32_t *)0x400FEA1C))</span></div>
<div class="line"><a id="l02582" name="l02582"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae194256bf979770ab86dceeae75b148f"> 2582</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R          (*((volatile uint32_t *)0x400FEA20))</span></div>
<div class="line"><a id="l02583" name="l02583"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a327ad2350e75d930c33ca2f6791cc6d9"> 2583</a></span><span class="preprocessor">#define SYSCTL_PRUSB_R          (*((volatile uint32_t *)0x400FEA28))</span></div>
<div class="line"><a id="l02584" name="l02584"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c931472bbaf7e5676091d6372b8e87b"> 2584</a></span><span class="preprocessor">#define SYSCTL_PRCAN_R          (*((volatile uint32_t *)0x400FEA34))</span></div>
<div class="line"><a id="l02585" name="l02585"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8dbd788412218fb5306d60e23add7c65"> 2585</a></span><span class="preprocessor">#define SYSCTL_PRADC_R          (*((volatile uint32_t *)0x400FEA38))</span></div>
<div class="line"><a id="l02586" name="l02586"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a969ea211e409662ed48e2b9753e9f187"> 2586</a></span><span class="preprocessor">#define SYSCTL_PRACMP_R         (*((volatile uint32_t *)0x400FEA3C))</span></div>
<div class="line"><a id="l02587" name="l02587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5b9e2022c5f36a349c2e5442c3ab32b"> 2587</a></span><span class="preprocessor">#define SYSCTL_PRPWM_R          (*((volatile uint32_t *)0x400FEA40))</span></div>
<div class="line"><a id="l02588" name="l02588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1beede4670de75fc53a319ff36016fbd"> 2588</a></span><span class="preprocessor">#define SYSCTL_PRQEI_R          (*((volatile uint32_t *)0x400FEA44))</span></div>
<div class="line"><a id="l02589" name="l02589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f1d2b2766930f334ea1e80c6e2451df"> 2589</a></span><span class="preprocessor">#define SYSCTL_PREEPROM_R       (*((volatile uint32_t *)0x400FEA58))</span></div>
<div class="line"><a id="l02590" name="l02590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a07121006e30ff52d08c5756e4abafe"> 2590</a></span><span class="preprocessor">#define SYSCTL_PRCCM_R          (*((volatile uint32_t *)0x400FEA74))</span></div>
<div class="line"><a id="l02591" name="l02591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b860ed6c905617be74004bdb4755ee0"> 2591</a></span><span class="preprocessor">#define SYSCTL_CCMCGREQ_R       (*((volatile uint32_t *)0x44030204))</span></div>
<div class="line"><a id="l02592" name="l02592"></a><span class="lineno"> 2592</span> </div>
<div class="line"><a id="l02593" name="l02593"></a><span class="lineno"> 2593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02594" name="l02594"></a><span class="lineno"> 2594</span><span class="comment">//</span></div>
<div class="line"><a id="l02595" name="l02595"></a><span class="lineno"> 2595</span><span class="comment">// Micro Direct Memory Access registers (UDMA)</span></div>
<div class="line"><a id="l02596" name="l02596"></a><span class="lineno"> 2596</span><span class="comment">//</span></div>
<div class="line"><a id="l02597" name="l02597"></a><span class="lineno"> 2597</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02598" name="l02598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe1b0678bbc39b56106833ab342ec2e0"> 2598</a></span><span class="preprocessor">#define UDMA_STAT_R             (*((volatile uint32_t *)0x400FF000))</span></div>
<div class="line"><a id="l02599" name="l02599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7927ef7b42bed10fa45b32fd68e283ab"> 2599</a></span><span class="preprocessor">#define UDMA_CFG_R              (*((volatile uint32_t *)0x400FF004))</span></div>
<div class="line"><a id="l02600" name="l02600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a535637774fd274ee8c97b15a8b5b01e3"> 2600</a></span><span class="preprocessor">#define UDMA_CTLBASE_R          (*((volatile uint32_t *)0x400FF008))</span></div>
<div class="line"><a id="l02601" name="l02601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85aeb0891d0d6adf194c45a19970ac6a"> 2601</a></span><span class="preprocessor">#define UDMA_ALTBASE_R          (*((volatile uint32_t *)0x400FF00C))</span></div>
<div class="line"><a id="l02602" name="l02602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76d4b2dca55675a06ceffc83d8ed7f13"> 2602</a></span><span class="preprocessor">#define UDMA_WAITSTAT_R         (*((volatile uint32_t *)0x400FF010))</span></div>
<div class="line"><a id="l02603" name="l02603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a771a177abde26e3dd0687e1efd9d526b"> 2603</a></span><span class="preprocessor">#define UDMA_SWREQ_R            (*((volatile uint32_t *)0x400FF014))</span></div>
<div class="line"><a id="l02604" name="l02604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4180c3cdb88e65a7329ebe408c06b78d"> 2604</a></span><span class="preprocessor">#define UDMA_USEBURSTSET_R      (*((volatile uint32_t *)0x400FF018))</span></div>
<div class="line"><a id="l02605" name="l02605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9a3e0f4a07ffd4876c9d1e548310ae6"> 2605</a></span><span class="preprocessor">#define UDMA_USEBURSTCLR_R      (*((volatile uint32_t *)0x400FF01C))</span></div>
<div class="line"><a id="l02606" name="l02606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee2bf57ffb582113faf4527ac542dfa0"> 2606</a></span><span class="preprocessor">#define UDMA_REQMASKSET_R       (*((volatile uint32_t *)0x400FF020))</span></div>
<div class="line"><a id="l02607" name="l02607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93bcc89ee1a6875af8027480c13f1019"> 2607</a></span><span class="preprocessor">#define UDMA_REQMASKCLR_R       (*((volatile uint32_t *)0x400FF024))</span></div>
<div class="line"><a id="l02608" name="l02608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13320ee52ce818091ca56c945afb9114"> 2608</a></span><span class="preprocessor">#define UDMA_ENASET_R           (*((volatile uint32_t *)0x400FF028))</span></div>
<div class="line"><a id="l02609" name="l02609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a856b3df8853937cbd0dfdcdbe2678073"> 2609</a></span><span class="preprocessor">#define UDMA_ENACLR_R           (*((volatile uint32_t *)0x400FF02C))</span></div>
<div class="line"><a id="l02610" name="l02610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05fd3dc9db27ef5b9cf2b19c486cc538"> 2610</a></span><span class="preprocessor">#define UDMA_ALTSET_R           (*((volatile uint32_t *)0x400FF030))</span></div>
<div class="line"><a id="l02611" name="l02611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af50362d141eb39be6e8ce94b22834e4a"> 2611</a></span><span class="preprocessor">#define UDMA_ALTCLR_R           (*((volatile uint32_t *)0x400FF034))</span></div>
<div class="line"><a id="l02612" name="l02612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b06cf2518f22e97e45b2e1b281153ab"> 2612</a></span><span class="preprocessor">#define UDMA_PRIOSET_R          (*((volatile uint32_t *)0x400FF038))</span></div>
<div class="line"><a id="l02613" name="l02613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98b8468a48bb04b56effeaeba3250de6"> 2613</a></span><span class="preprocessor">#define UDMA_PRIOCLR_R          (*((volatile uint32_t *)0x400FF03C))</span></div>
<div class="line"><a id="l02614" name="l02614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a835936987afd3afc0425c83fed0f603f"> 2614</a></span><span class="preprocessor">#define UDMA_ERRCLR_R           (*((volatile uint32_t *)0x400FF04C))</span></div>
<div class="line"><a id="l02615" name="l02615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a234602af4b3b1724b628152bf492474b"> 2615</a></span><span class="preprocessor">#define UDMA_CHASGN_R           (*((volatile uint32_t *)0x400FF500))</span></div>
<div class="line"><a id="l02616" name="l02616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f97d7cfc3eb43a2da6a97f1690622a7"> 2616</a></span><span class="preprocessor">#define UDMA_CHMAP0_R           (*((volatile uint32_t *)0x400FF510))</span></div>
<div class="line"><a id="l02617" name="l02617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab70fe7acdc780b04332c1179b343bb89"> 2617</a></span><span class="preprocessor">#define UDMA_CHMAP1_R           (*((volatile uint32_t *)0x400FF514))</span></div>
<div class="line"><a id="l02618" name="l02618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2531950199c017275822c02be56888d1"> 2618</a></span><span class="preprocessor">#define UDMA_CHMAP2_R           (*((volatile uint32_t *)0x400FF518))</span></div>
<div class="line"><a id="l02619" name="l02619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d428894a5e5c7fedafa2e1aa264499a"> 2619</a></span><span class="preprocessor">#define UDMA_CHMAP3_R           (*((volatile uint32_t *)0x400FF51C))</span></div>
<div class="line"><a id="l02620" name="l02620"></a><span class="lineno"> 2620</span> </div>
<div class="line"><a id="l02621" name="l02621"></a><span class="lineno"> 2621</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02622" name="l02622"></a><span class="lineno"> 2622</span><span class="comment">//</span></div>
<div class="line"><a id="l02623" name="l02623"></a><span class="lineno"> 2623</span><span class="comment">// Micro Direct Memory Access (uDMA) offsets (UDMA)</span></div>
<div class="line"><a id="l02624" name="l02624"></a><span class="lineno"> 2624</span><span class="comment">//</span></div>
<div class="line"><a id="l02625" name="l02625"></a><span class="lineno"> 2625</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02626" name="l02626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa606cdf39e397d30d7d0d54b0f981966"> 2626</a></span><span class="preprocessor">#define UDMA_SRCENDP            0x00000000  </span><span class="comment">// DMA Channel Source Address End</span></div>
<div class="line"><a id="l02627" name="l02627"></a><span class="lineno"> 2627</span>                                            <span class="comment">// Pointer</span></div>
<div class="line"><a id="l02628" name="l02628"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62f9c3b98ff9eaa9ca6a3f50e19d928d"> 2628</a></span><span class="preprocessor">#define UDMA_DSTENDP            0x00000004  </span><span class="comment">// DMA Channel Destination Address</span></div>
<div class="line"><a id="l02629" name="l02629"></a><span class="lineno"> 2629</span>                                            <span class="comment">// End Pointer</span></div>
<div class="line"><a id="l02630" name="l02630"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af753e4018af59c9e3206ab05acd61684"> 2630</a></span><span class="preprocessor">#define UDMA_CHCTL              0x00000008  </span><span class="comment">// DMA Channel Control Word</span></div>
<div class="line"><a id="l02631" name="l02631"></a><span class="lineno"> 2631</span> </div>
<div class="line"><a id="l02632" name="l02632"></a><span class="lineno"> 2632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02633" name="l02633"></a><span class="lineno"> 2633</span><span class="comment">//</span></div>
<div class="line"><a id="l02634" name="l02634"></a><span class="lineno"> 2634</span><span class="comment">// EC registers (CCM0)</span></div>
<div class="line"><a id="l02635" name="l02635"></a><span class="lineno"> 2635</span><span class="comment">//</span></div>
<div class="line"><a id="l02636" name="l02636"></a><span class="lineno"> 2636</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02637" name="l02637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83fecedf1e0b7ebe412dda8b9120d3a0"> 2637</a></span><span class="preprocessor">#define CCM0_CRCCTRL_R          (*((volatile uint32_t *)0x44030400))</span></div>
<div class="line"><a id="l02638" name="l02638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93292139217f64509b178eb0b6a80333"> 2638</a></span><span class="preprocessor">#define CCM0_CRCSEED_R          (*((volatile uint32_t *)0x44030410))</span></div>
<div class="line"><a id="l02639" name="l02639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96f91d0a2fe0c3629543ac7d419f3a02"> 2639</a></span><span class="preprocessor">#define CCM0_CRCDIN_R           (*((volatile uint32_t *)0x44030414))</span></div>
<div class="line"><a id="l02640" name="l02640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc235c5fff31781b3838585055759509"> 2640</a></span><span class="preprocessor">#define CCM0_CRCRSLTPP_R        (*((volatile uint32_t *)0x44030418))</span></div>
<div class="line"><a id="l02641" name="l02641"></a><span class="lineno"> 2641</span> </div>
<div class="line"><a id="l02642" name="l02642"></a><span class="lineno"> 2642</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02643" name="l02643"></a><span class="lineno"> 2643</span><span class="comment">//</span></div>
<div class="line"><a id="l02644" name="l02644"></a><span class="lineno"> 2644</span><span class="comment">// SHA/MD5 registers (SHAMD5)</span></div>
<div class="line"><a id="l02645" name="l02645"></a><span class="lineno"> 2645</span><span class="comment">//</span></div>
<div class="line"><a id="l02646" name="l02646"></a><span class="lineno"> 2646</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02647" name="l02647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f87148eb7dc89f693f674bc634961c4"> 2647</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_A_R      (*((volatile uint32_t *)0x44034000))</span></div>
<div class="line"><a id="l02648" name="l02648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a955d43177d34b4a36f47b24825beab79"> 2648</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_B_R      (*((volatile uint32_t *)0x44034004))</span></div>
<div class="line"><a id="l02649" name="l02649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacb7d6348c030dbbd62b9557469ecf8c"> 2649</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_C_R      (*((volatile uint32_t *)0x44034008))</span></div>
<div class="line"><a id="l02650" name="l02650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af76ace6330c6ebd05efa77ca83afbabc"> 2650</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_D_R      (*((volatile uint32_t *)0x4403400C))</span></div>
<div class="line"><a id="l02651" name="l02651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a107afcc00d24f93f5552dffb1cd9dd7e"> 2651</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_E_R      (*((volatile uint32_t *)0x44034010))</span></div>
<div class="line"><a id="l02652" name="l02652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a558e0c467e5be83dc08a439bb4786bd2"> 2652</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_F_R      (*((volatile uint32_t *)0x44034014))</span></div>
<div class="line"><a id="l02653" name="l02653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ba497fd269d9c11a3778fe232be7c30"> 2653</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_G_R      (*((volatile uint32_t *)0x44034018))</span></div>
<div class="line"><a id="l02654" name="l02654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6077a4a602eaecb7391194fe63ba3d84"> 2654</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_H_R      (*((volatile uint32_t *)0x4403401C))</span></div>
<div class="line"><a id="l02655" name="l02655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42b429c38a113a30635724926ff7affe"> 2655</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_A_R      (*((volatile uint32_t *)0x44034020))</span></div>
<div class="line"><a id="l02656" name="l02656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95a4bd161cfe6d4a7af4ecafff45b295"> 2656</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_B_R      (*((volatile uint32_t *)0x44034024))</span></div>
<div class="line"><a id="l02657" name="l02657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fbdc62aa5bd791b0cbb8baf0ba57777"> 2657</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_C_R      (*((volatile uint32_t *)0x44034028))</span></div>
<div class="line"><a id="l02658" name="l02658"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cd4bc1f082b1e173b699fd1d9c24e40"> 2658</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_D_R      (*((volatile uint32_t *)0x4403402C))</span></div>
<div class="line"><a id="l02659" name="l02659"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f548b6daf338103435654bfbbfca3af"> 2659</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_E_R      (*((volatile uint32_t *)0x44034030))</span></div>
<div class="line"><a id="l02660" name="l02660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59877fd969026f585b8b07ff9b8ebd9c"> 2660</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_F_R      (*((volatile uint32_t *)0x44034034))</span></div>
<div class="line"><a id="l02661" name="l02661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a328c2cc5aa10ccd7391de9fcfbcb0ecf"> 2661</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_G_R      (*((volatile uint32_t *)0x44034038))</span></div>
<div class="line"><a id="l02662" name="l02662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef309350973f3c760ff68ae10bdea493"> 2662</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_H_R      (*((volatile uint32_t *)0x4403403C))</span></div>
<div class="line"><a id="l02663" name="l02663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a587f6443bfa7afadca912f24a84a4a93"> 2663</a></span><span class="preprocessor">#define SHAMD5_DIGEST_COUNT_R   (*((volatile uint32_t *)0x44034040))</span></div>
<div class="line"><a id="l02664" name="l02664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ae3cda9599559654295da3895005f29"> 2664</a></span><span class="preprocessor">#define SHAMD5_MODE_R           (*((volatile uint32_t *)0x44034044))</span></div>
<div class="line"><a id="l02665" name="l02665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d923d08b8f357e92dbccfb8435b4e14"> 2665</a></span><span class="preprocessor">#define SHAMD5_LENGTH_R         (*((volatile uint32_t *)0x44034048))</span></div>
<div class="line"><a id="l02666" name="l02666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49814bc3d47ba92c48b056612d3f1845"> 2666</a></span><span class="preprocessor">#define SHAMD5_DATA_0_IN_R      (*((volatile uint32_t *)0x44034080))</span></div>
<div class="line"><a id="l02667" name="l02667"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f632a34e50d69a2d64e63c022b1c6fb"> 2667</a></span><span class="preprocessor">#define SHAMD5_DATA_1_IN_R      (*((volatile uint32_t *)0x44034084))</span></div>
<div class="line"><a id="l02668" name="l02668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7b30ad01118c73f08b5a2e3db541015"> 2668</a></span><span class="preprocessor">#define SHAMD5_DATA_2_IN_R      (*((volatile uint32_t *)0x44034088))</span></div>
<div class="line"><a id="l02669" name="l02669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ec665c218848f13d5024dc4eb2319ff"> 2669</a></span><span class="preprocessor">#define SHAMD5_DATA_3_IN_R      (*((volatile uint32_t *)0x4403408C))</span></div>
<div class="line"><a id="l02670" name="l02670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d4b7bf6f5dcdb69fa56d27aed9a61fc"> 2670</a></span><span class="preprocessor">#define SHAMD5_DATA_4_IN_R      (*((volatile uint32_t *)0x44034090))</span></div>
<div class="line"><a id="l02671" name="l02671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3086f20e56920f92355327746da54633"> 2671</a></span><span class="preprocessor">#define SHAMD5_DATA_5_IN_R      (*((volatile uint32_t *)0x44034094))</span></div>
<div class="line"><a id="l02672" name="l02672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5ebd471350b1a4ee000b2118245bf99"> 2672</a></span><span class="preprocessor">#define SHAMD5_DATA_6_IN_R      (*((volatile uint32_t *)0x44034098))</span></div>
<div class="line"><a id="l02673" name="l02673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a127ccf1a250040ff5243490e52fa7cf6"> 2673</a></span><span class="preprocessor">#define SHAMD5_DATA_7_IN_R      (*((volatile uint32_t *)0x4403409C))</span></div>
<div class="line"><a id="l02674" name="l02674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed4ab67e129d595e8c19beabfbe5316b"> 2674</a></span><span class="preprocessor">#define SHAMD5_DATA_8_IN_R      (*((volatile uint32_t *)0x440340A0))</span></div>
<div class="line"><a id="l02675" name="l02675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20925f095e244df371b21372fd7e5089"> 2675</a></span><span class="preprocessor">#define SHAMD5_DATA_9_IN_R      (*((volatile uint32_t *)0x440340A4))</span></div>
<div class="line"><a id="l02676" name="l02676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06c965b8a9a2963e5188e5b09bede306"> 2676</a></span><span class="preprocessor">#define SHAMD5_DATA_10_IN_R     (*((volatile uint32_t *)0x440340A8))</span></div>
<div class="line"><a id="l02677" name="l02677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94069b0fe94e02271c0445c07003be96"> 2677</a></span><span class="preprocessor">#define SHAMD5_DATA_11_IN_R     (*((volatile uint32_t *)0x440340AC))</span></div>
<div class="line"><a id="l02678" name="l02678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad05caf07330506a865fd93668d0748db"> 2678</a></span><span class="preprocessor">#define SHAMD5_DATA_12_IN_R     (*((volatile uint32_t *)0x440340B0))</span></div>
<div class="line"><a id="l02679" name="l02679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf89cd5f2bf3dfdd0bb824f7383cad6a"> 2679</a></span><span class="preprocessor">#define SHAMD5_DATA_13_IN_R     (*((volatile uint32_t *)0x440340B4))</span></div>
<div class="line"><a id="l02680" name="l02680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a244b367d72a9be495b051cc3205305c5"> 2680</a></span><span class="preprocessor">#define SHAMD5_DATA_14_IN_R     (*((volatile uint32_t *)0x440340B8))</span></div>
<div class="line"><a id="l02681" name="l02681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a896a3a0f8708848d5a3432c81c9b5e"> 2681</a></span><span class="preprocessor">#define SHAMD5_DATA_15_IN_R     (*((volatile uint32_t *)0x440340BC))</span></div>
<div class="line"><a id="l02682" name="l02682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf388ffbd0cb672687c9a8e1e55ecab5"> 2682</a></span><span class="preprocessor">#define SHAMD5_REVISION_R       (*((volatile uint32_t *)0x44034100))</span></div>
<div class="line"><a id="l02683" name="l02683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4dd9ae06cbb415ba449af1c37b4b42d5"> 2683</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_R      (*((volatile uint32_t *)0x44034110))</span></div>
<div class="line"><a id="l02684" name="l02684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e34a60b702fd75ab6fc4de6149c1356"> 2684</a></span><span class="preprocessor">#define SHAMD5_SYSSTATUS_R      (*((volatile uint32_t *)0x44034114))</span></div>
<div class="line"><a id="l02685" name="l02685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5caf2a14af87d27efe0c2407eb852012"> 2685</a></span><span class="preprocessor">#define SHAMD5_IRQSTATUS_R      (*((volatile uint32_t *)0x44034118))</span></div>
<div class="line"><a id="l02686" name="l02686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8af29ab2936c86ff2eb376f2249bffb9"> 2686</a></span><span class="preprocessor">#define SHAMD5_IRQENABLE_R      (*((volatile uint32_t *)0x4403411C))</span></div>
<div class="line"><a id="l02687" name="l02687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a8ad9583575c05302e7044c0f7a5d28"> 2687</a></span><span class="preprocessor">#define SHAMD5_DMAIM_R          (*((volatile uint32_t *)0x144030010))</span></div>
<div class="line"><a id="l02688" name="l02688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6a24bfda39042c3672574365bee7cb4"> 2688</a></span><span class="preprocessor">#define SHAMD5_DMARIS_R         (*((volatile uint32_t *)0x144030014))</span></div>
<div class="line"><a id="l02689" name="l02689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af209827d781f88494e731928c6e51e33"> 2689</a></span><span class="preprocessor">#define SHAMD5_DMAMIS_R         (*((volatile uint32_t *)0x144030018))</span></div>
<div class="line"><a id="l02690" name="l02690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cf880ea0635b3a98d004391a8dd85c0"> 2690</a></span><span class="preprocessor">#define SHAMD5_DMAIC_R          (*((volatile uint32_t *)0x14403001C))</span></div>
<div class="line"><a id="l02691" name="l02691"></a><span class="lineno"> 2691</span> </div>
<div class="line"><a id="l02692" name="l02692"></a><span class="lineno"> 2692</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02693" name="l02693"></a><span class="lineno"> 2693</span><span class="comment">//</span></div>
<div class="line"><a id="l02694" name="l02694"></a><span class="lineno"> 2694</span><span class="comment">// AES registers (AES)</span></div>
<div class="line"><a id="l02695" name="l02695"></a><span class="lineno"> 2695</span><span class="comment">//</span></div>
<div class="line"><a id="l02696" name="l02696"></a><span class="lineno"> 2696</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02697" name="l02697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13dfe2e6f5697e86a3d7809ba3b0622a"> 2697</a></span><span class="preprocessor">#define AES_KEY2_6_R            (*((volatile uint32_t *)0x44036000))</span></div>
<div class="line"><a id="l02698" name="l02698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c8f6be6f9149c1cd3af99e4deec2ec8"> 2698</a></span><span class="preprocessor">#define AES_KEY2_7_R            (*((volatile uint32_t *)0x44036004))</span></div>
<div class="line"><a id="l02699" name="l02699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae02d526801784e3235f5948fb894028e"> 2699</a></span><span class="preprocessor">#define AES_KEY2_4_R            (*((volatile uint32_t *)0x44036008))</span></div>
<div class="line"><a id="l02700" name="l02700"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeea6437ff286517a1356652fc6dbc99e"> 2700</a></span><span class="preprocessor">#define AES_KEY2_5_R            (*((volatile uint32_t *)0x4403600C))</span></div>
<div class="line"><a id="l02701" name="l02701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26a8babd3ce1e3fc521c6e38263bbb92"> 2701</a></span><span class="preprocessor">#define AES_KEY2_2_R            (*((volatile uint32_t *)0x44036010))</span></div>
<div class="line"><a id="l02702" name="l02702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af31ea7b2acb890bcc6a960b0387d5e7c"> 2702</a></span><span class="preprocessor">#define AES_KEY2_3_R            (*((volatile uint32_t *)0x44036014))</span></div>
<div class="line"><a id="l02703" name="l02703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acabb134821759b9f0dd311581265be2a"> 2703</a></span><span class="preprocessor">#define AES_KEY2_0_R            (*((volatile uint32_t *)0x44036018))</span></div>
<div class="line"><a id="l02704" name="l02704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6fc34f9d33f9cf25ced55b3d621f038"> 2704</a></span><span class="preprocessor">#define AES_KEY2_1_R            (*((volatile uint32_t *)0x4403601C))</span></div>
<div class="line"><a id="l02705" name="l02705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1dad6c54b01487040393ff609029625b"> 2705</a></span><span class="preprocessor">#define AES_KEY1_6_R            (*((volatile uint32_t *)0x44036020))</span></div>
<div class="line"><a id="l02706" name="l02706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3217e0a7c34329ea1f83ee2b2a5e84e9"> 2706</a></span><span class="preprocessor">#define AES_KEY1_7_R            (*((volatile uint32_t *)0x44036024))</span></div>
<div class="line"><a id="l02707" name="l02707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf0393c03b595f0a93cd398a123fc51a"> 2707</a></span><span class="preprocessor">#define AES_KEY1_4_R            (*((volatile uint32_t *)0x44036028))</span></div>
<div class="line"><a id="l02708" name="l02708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6692acc197875a68bbfdb78380a5d2b"> 2708</a></span><span class="preprocessor">#define AES_KEY1_5_R            (*((volatile uint32_t *)0x4403602C))</span></div>
<div class="line"><a id="l02709" name="l02709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22333080040fc80dafef4160c6b59806"> 2709</a></span><span class="preprocessor">#define AES_KEY1_2_R            (*((volatile uint32_t *)0x44036030))</span></div>
<div class="line"><a id="l02710" name="l02710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a052aa2e83de24f245639c29f3553ee51"> 2710</a></span><span class="preprocessor">#define AES_KEY1_3_R            (*((volatile uint32_t *)0x44036034))</span></div>
<div class="line"><a id="l02711" name="l02711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2403133118ca6f5b396c3538bf510454"> 2711</a></span><span class="preprocessor">#define AES_KEY1_0_R            (*((volatile uint32_t *)0x44036038))</span></div>
<div class="line"><a id="l02712" name="l02712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d15618ce46bd3aa22043c3086366bf7"> 2712</a></span><span class="preprocessor">#define AES_KEY1_1_R            (*((volatile uint32_t *)0x4403603C))</span></div>
<div class="line"><a id="l02713" name="l02713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc13c991bbaafe59043daeb19c50a21b"> 2713</a></span><span class="preprocessor">#define AES_IV_IN_0_R           (*((volatile uint32_t *)0x44036040))</span></div>
<div class="line"><a id="l02714" name="l02714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e724e05e7ebf8e2f52e7addcf4cc622"> 2714</a></span><span class="preprocessor">#define AES_IV_IN_1_R           (*((volatile uint32_t *)0x44036044))</span></div>
<div class="line"><a id="l02715" name="l02715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28c2d9a0d68e83d2a616710e38686ec9"> 2715</a></span><span class="preprocessor">#define AES_IV_IN_2_R           (*((volatile uint32_t *)0x44036048))</span></div>
<div class="line"><a id="l02716" name="l02716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16b70f1483ec84e5c5489101d329da33"> 2716</a></span><span class="preprocessor">#define AES_IV_IN_3_R           (*((volatile uint32_t *)0x4403604C))</span></div>
<div class="line"><a id="l02717" name="l02717"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1ed67d20781de92469a348d37c0134b"> 2717</a></span><span class="preprocessor">#define AES_CTRL_R              (*((volatile uint32_t *)0x44036050))</span></div>
<div class="line"><a id="l02718" name="l02718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e63bcbd36d55649c9fe8f46364634b5"> 2718</a></span><span class="preprocessor">#define AES_C_LENGTH_0_R        (*((volatile uint32_t *)0x44036054))</span></div>
<div class="line"><a id="l02719" name="l02719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff70657c272bc236f3e68b8c31bac0fa"> 2719</a></span><span class="preprocessor">#define AES_C_LENGTH_1_R        (*((volatile uint32_t *)0x44036058))</span></div>
<div class="line"><a id="l02720" name="l02720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51dcb8ab239a617f86fc8be0bc2518ad"> 2720</a></span><span class="preprocessor">#define AES_AUTH_LENGTH_R       (*((volatile uint32_t *)0x4403605C))</span></div>
<div class="line"><a id="l02721" name="l02721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2be40bb430668ccf5c1b4db11b6855f0"> 2721</a></span><span class="preprocessor">#define AES_DATA_IN_0_R         (*((volatile uint32_t *)0x44036060))</span></div>
<div class="line"><a id="l02722" name="l02722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1f74abbab641ed5bdab30b524d4729c"> 2722</a></span><span class="preprocessor">#define AES_DATA_IN_1_R         (*((volatile uint32_t *)0x44036064))</span></div>
<div class="line"><a id="l02723" name="l02723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a140af7ad921e48d5d8e23925126bb666"> 2723</a></span><span class="preprocessor">#define AES_DATA_IN_2_R         (*((volatile uint32_t *)0x44036068))</span></div>
<div class="line"><a id="l02724" name="l02724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32eeb201bfe018421925e5053447d258"> 2724</a></span><span class="preprocessor">#define AES_DATA_IN_3_R         (*((volatile uint32_t *)0x4403606C))</span></div>
<div class="line"><a id="l02725" name="l02725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada52ae7a9b16d5e5f61caefc417bfd75"> 2725</a></span><span class="preprocessor">#define AES_TAG_OUT_0_R         (*((volatile uint32_t *)0x44036070))</span></div>
<div class="line"><a id="l02726" name="l02726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8239a7fd669d7b4894660801f0d039ce"> 2726</a></span><span class="preprocessor">#define AES_TAG_OUT_1_R         (*((volatile uint32_t *)0x44036074))</span></div>
<div class="line"><a id="l02727" name="l02727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade1cc032d8a062c13b2dbf4a435684d7"> 2727</a></span><span class="preprocessor">#define AES_TAG_OUT_2_R         (*((volatile uint32_t *)0x44036078))</span></div>
<div class="line"><a id="l02728" name="l02728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaedb6f199f8722d60dbf33bc7ae77a06"> 2728</a></span><span class="preprocessor">#define AES_TAG_OUT_3_R         (*((volatile uint32_t *)0x4403607C))</span></div>
<div class="line"><a id="l02729" name="l02729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e2a7527e4a33c26176bb1ea427fabae"> 2729</a></span><span class="preprocessor">#define AES_REVISION_R          (*((volatile uint32_t *)0x44036080))</span></div>
<div class="line"><a id="l02730" name="l02730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea0d12007bc0fc305ff6919cca6042f2"> 2730</a></span><span class="preprocessor">#define AES_SYSCONFIG_R         (*((volatile uint32_t *)0x44036084))</span></div>
<div class="line"><a id="l02731" name="l02731"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fa3a823f15e873630f8696a6ca3a472"> 2731</a></span><span class="preprocessor">#define AES_SYSSTATUS_R         (*((volatile uint32_t *)0x44036088))</span></div>
<div class="line"><a id="l02732" name="l02732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd03bbdb18dafaddbe5a7a96b0d9269e"> 2732</a></span><span class="preprocessor">#define AES_IRQSTATUS_R         (*((volatile uint32_t *)0x4403608C))</span></div>
<div class="line"><a id="l02733" name="l02733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ee05623a50496e2fe616a30c9f7b323"> 2733</a></span><span class="preprocessor">#define AES_IRQENABLE_R         (*((volatile uint32_t *)0x44036090))</span></div>
<div class="line"><a id="l02734" name="l02734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a73d7359b87e99a16002918e33a8472"> 2734</a></span><span class="preprocessor">#define AES_DIRTYBITS_R         (*((volatile uint32_t *)0x44036094))</span></div>
<div class="line"><a id="l02735" name="l02735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac98cfbf008f7418c85b2529c417dfd3a"> 2735</a></span><span class="preprocessor">#define AES_DMAIM_R             (*((volatile uint32_t *)0x144030020))</span></div>
<div class="line"><a id="l02736" name="l02736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b37da33407f7372a818fb3fbcd20c44"> 2736</a></span><span class="preprocessor">#define AES_DMARIS_R            (*((volatile uint32_t *)0x144030024))</span></div>
<div class="line"><a id="l02737" name="l02737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70135057482865dd70aafb4269c81485"> 2737</a></span><span class="preprocessor">#define AES_DMAMIS_R            (*((volatile uint32_t *)0x144030028))</span></div>
<div class="line"><a id="l02738" name="l02738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af33c5ee9772608855c6fb010b95fc2f5"> 2738</a></span><span class="preprocessor">#define AES_DMAIC_R             (*((volatile uint32_t *)0x14403002C))</span></div>
<div class="line"><a id="l02739" name="l02739"></a><span class="lineno"> 2739</span> </div>
<div class="line"><a id="l02740" name="l02740"></a><span class="lineno"> 2740</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02741" name="l02741"></a><span class="lineno"> 2741</span><span class="comment">//</span></div>
<div class="line"><a id="l02742" name="l02742"></a><span class="lineno"> 2742</span><span class="comment">// DES registers (DES)</span></div>
<div class="line"><a id="l02743" name="l02743"></a><span class="lineno"> 2743</span><span class="comment">//</span></div>
<div class="line"><a id="l02744" name="l02744"></a><span class="lineno"> 2744</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02745" name="l02745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad67d08df1f04aab2d1997fb151c81f9c"> 2745</a></span><span class="preprocessor">#define DES_KEY3_L_R            (*((volatile uint32_t *)0x44038000))</span></div>
<div class="line"><a id="l02746" name="l02746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5dbb5ed37b3f687c068aa189ed5dadb7"> 2746</a></span><span class="preprocessor">#define DES_KEY3_H_R            (*((volatile uint32_t *)0x44038004))</span></div>
<div class="line"><a id="l02747" name="l02747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa28da61b366c5392ba0dcc53ba32f766"> 2747</a></span><span class="preprocessor">#define DES_KEY2_L_R            (*((volatile uint32_t *)0x44038008))</span></div>
<div class="line"><a id="l02748" name="l02748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4385dc829b2674adca65118a04e0fb03"> 2748</a></span><span class="preprocessor">#define DES_KEY2_H_R            (*((volatile uint32_t *)0x4403800C))</span></div>
<div class="line"><a id="l02749" name="l02749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca8b494a837005e60d90315873f4dd09"> 2749</a></span><span class="preprocessor">#define DES_KEY1_L_R            (*((volatile uint32_t *)0x44038010))</span></div>
<div class="line"><a id="l02750" name="l02750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68818f813672cb9fad65c933a5f68d43"> 2750</a></span><span class="preprocessor">#define DES_KEY1_H_R            (*((volatile uint32_t *)0x44038014))</span></div>
<div class="line"><a id="l02751" name="l02751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae51dff40fb0a69b5df5cd871e28e06ec"> 2751</a></span><span class="preprocessor">#define DES_IV_L_R              (*((volatile uint32_t *)0x44038018))</span></div>
<div class="line"><a id="l02752" name="l02752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e36dffeff333f672db614f44a59c9be"> 2752</a></span><span class="preprocessor">#define DES_IV_H_R              (*((volatile uint32_t *)0x4403801C))</span></div>
<div class="line"><a id="l02753" name="l02753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46d4408c94c1b537db1be911ae406c83"> 2753</a></span><span class="preprocessor">#define DES_CTRL_R              (*((volatile uint32_t *)0x44038020))</span></div>
<div class="line"><a id="l02754" name="l02754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65e1b239b83167f36cd31986221cf22d"> 2754</a></span><span class="preprocessor">#define DES_LENGTH_R            (*((volatile uint32_t *)0x44038024))</span></div>
<div class="line"><a id="l02755" name="l02755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45772c565548fcb5609ad7c35fc549fd"> 2755</a></span><span class="preprocessor">#define DES_DATA_L_R            (*((volatile uint32_t *)0x44038028))</span></div>
<div class="line"><a id="l02756" name="l02756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3133bae88dd02184e4988c1371a00ff4"> 2756</a></span><span class="preprocessor">#define DES_DATA_H_R            (*((volatile uint32_t *)0x4403802C))</span></div>
<div class="line"><a id="l02757" name="l02757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace3a316f584bc810dbfdc6f6d5493faa"> 2757</a></span><span class="preprocessor">#define DES_REVISION_R          (*((volatile uint32_t *)0x44038030))</span></div>
<div class="line"><a id="l02758" name="l02758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15cdb6c2932a3502cb803718b2d90a2b"> 2758</a></span><span class="preprocessor">#define DES_SYSCONFIG_R         (*((volatile uint32_t *)0x44038034))</span></div>
<div class="line"><a id="l02759" name="l02759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7cf57d6062e42a611018ee8a6ac9489"> 2759</a></span><span class="preprocessor">#define DES_SYSSTATUS_R         (*((volatile uint32_t *)0x44038038))</span></div>
<div class="line"><a id="l02760" name="l02760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8673e785668cd1f915189297fd47f818"> 2760</a></span><span class="preprocessor">#define DES_IRQSTATUS_R         (*((volatile uint32_t *)0x4403803C))</span></div>
<div class="line"><a id="l02761" name="l02761"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad610391d8cc2dc5afb38d862ff13543e"> 2761</a></span><span class="preprocessor">#define DES_IRQENABLE_R         (*((volatile uint32_t *)0x44038040))</span></div>
<div class="line"><a id="l02762" name="l02762"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab068f4f1faee0c1d055199f42f92aca5"> 2762</a></span><span class="preprocessor">#define DES_DIRTYBITS_R         (*((volatile uint32_t *)0x44038044))</span></div>
<div class="line"><a id="l02763" name="l02763"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8e07b323a214b8787f932c16585e64e"> 2763</a></span><span class="preprocessor">#define DES_DMAIM_R             (*((volatile uint32_t *)0x144030030))</span></div>
<div class="line"><a id="l02764" name="l02764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad82fa0c24ae5265554f874c0bf05c163"> 2764</a></span><span class="preprocessor">#define DES_DMARIS_R            (*((volatile uint32_t *)0x144030034))</span></div>
<div class="line"><a id="l02765" name="l02765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a828e0cffd0e2545add3e15ffd09f6e99"> 2765</a></span><span class="preprocessor">#define DES_DMAMIS_R            (*((volatile uint32_t *)0x144030038))</span></div>
<div class="line"><a id="l02766" name="l02766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abddcdfc59bf1a6c69e0250efe0d3b0aa"> 2766</a></span><span class="preprocessor">#define DES_DMAIC_R             (*((volatile uint32_t *)0x14403003C))</span></div>
<div class="line"><a id="l02767" name="l02767"></a><span class="lineno"> 2767</span> </div>
<div class="line"><a id="l02768" name="l02768"></a><span class="lineno"> 2768</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02769" name="l02769"></a><span class="lineno"> 2769</span><span class="comment">//</span></div>
<div class="line"><a id="l02770" name="l02770"></a><span class="lineno"> 2770</span><span class="comment">// NVIC registers (NVIC)</span></div>
<div class="line"><a id="l02771" name="l02771"></a><span class="lineno"> 2771</span><span class="comment">//</span></div>
<div class="line"><a id="l02772" name="l02772"></a><span class="lineno"> 2772</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02773" name="l02773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14491fc0e3977af3f5c71ec8c4975f33"> 2773</a></span><span class="preprocessor">#define NVIC_ACTLR_R            (*((volatile uint32_t *)0xE000E008))</span></div>
<div class="line"><a id="l02774" name="l02774"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcfc8530f81c2ebea5d6b229ba4f9d3f"> 2774</a></span><span class="preprocessor">#define NVIC_ST_CTRL_R          (*((volatile uint32_t *)0xE000E010))</span></div>
<div class="line"><a id="l02775" name="l02775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c404f068f1ba79d68c7cc4302112da3"> 2775</a></span><span class="preprocessor">#define NVIC_ST_RELOAD_R        (*((volatile uint32_t *)0xE000E014))</span></div>
<div class="line"><a id="l02776" name="l02776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83b8a7cd422c2dde3c671c9255216cff"> 2776</a></span><span class="preprocessor">#define NVIC_ST_CURRENT_R       (*((volatile uint32_t *)0xE000E018))</span></div>
<div class="line"><a id="l02777" name="l02777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a116f514784f648ad8b4634731406bd4c"> 2777</a></span><span class="preprocessor">#define NVIC_EN0_R              (*((volatile uint32_t *)0xE000E100))</span></div>
<div class="line"><a id="l02778" name="l02778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2579967f4c45e4eaca0f61838ee3687b"> 2778</a></span><span class="preprocessor">#define NVIC_EN1_R              (*((volatile uint32_t *)0xE000E104))</span></div>
<div class="line"><a id="l02779" name="l02779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a458a44512bb34e55d3bde5b614e5ef6b"> 2779</a></span><span class="preprocessor">#define NVIC_EN2_R              (*((volatile uint32_t *)0xE000E108))</span></div>
<div class="line"><a id="l02780" name="l02780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad92a7b268415c4b67da7a967eb7f3e57"> 2780</a></span><span class="preprocessor">#define NVIC_EN3_R              (*((volatile uint32_t *)0xE000E10C))</span></div>
<div class="line"><a id="l02781" name="l02781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a565459a50e1b07fa61a0d5efc4529abc"> 2781</a></span><span class="preprocessor">#define NVIC_DIS0_R             (*((volatile uint32_t *)0xE000E180))</span></div>
<div class="line"><a id="l02782" name="l02782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4eccb4f2da75d2355453ade9684150fd"> 2782</a></span><span class="preprocessor">#define NVIC_DIS1_R             (*((volatile uint32_t *)0xE000E184))</span></div>
<div class="line"><a id="l02783" name="l02783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbc8b170a2514b27f2785ff5e452c60b"> 2783</a></span><span class="preprocessor">#define NVIC_DIS2_R             (*((volatile uint32_t *)0xE000E188))</span></div>
<div class="line"><a id="l02784" name="l02784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b4831fb528d256c9ec6c2af74111a89"> 2784</a></span><span class="preprocessor">#define NVIC_DIS3_R             (*((volatile uint32_t *)0xE000E18C))</span></div>
<div class="line"><a id="l02785" name="l02785"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7711d5eb6659a97130369dff33889c43"> 2785</a></span><span class="preprocessor">#define NVIC_PEND0_R            (*((volatile uint32_t *)0xE000E200))</span></div>
<div class="line"><a id="l02786" name="l02786"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab13c10a2635ca85257e0e6441a395713"> 2786</a></span><span class="preprocessor">#define NVIC_PEND1_R            (*((volatile uint32_t *)0xE000E204))</span></div>
<div class="line"><a id="l02787" name="l02787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f050c73479d657950996b4541c43498"> 2787</a></span><span class="preprocessor">#define NVIC_PEND2_R            (*((volatile uint32_t *)0xE000E208))</span></div>
<div class="line"><a id="l02788" name="l02788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a681037daca11f479516347b4163ac555"> 2788</a></span><span class="preprocessor">#define NVIC_PEND3_R            (*((volatile uint32_t *)0xE000E20C))</span></div>
<div class="line"><a id="l02789" name="l02789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d2ee6c9fdba7ec41d4ed852a071d38f"> 2789</a></span><span class="preprocessor">#define NVIC_UNPEND0_R          (*((volatile uint32_t *)0xE000E280))</span></div>
<div class="line"><a id="l02790" name="l02790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab69cb7cc34e51b4759b573ddde3a7ff5"> 2790</a></span><span class="preprocessor">#define NVIC_UNPEND1_R          (*((volatile uint32_t *)0xE000E284))</span></div>
<div class="line"><a id="l02791" name="l02791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb188c6c4b133cee9f55821c80a339fb"> 2791</a></span><span class="preprocessor">#define NVIC_UNPEND2_R          (*((volatile uint32_t *)0xE000E288))</span></div>
<div class="line"><a id="l02792" name="l02792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a528c9ee65313e507835251b4d3c49246"> 2792</a></span><span class="preprocessor">#define NVIC_UNPEND3_R          (*((volatile uint32_t *)0xE000E28C))</span></div>
<div class="line"><a id="l02793" name="l02793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7e01a7a50d12d2cc5aa8ec837b4f3ec"> 2793</a></span><span class="preprocessor">#define NVIC_ACTIVE0_R          (*((volatile uint32_t *)0xE000E300))</span></div>
<div class="line"><a id="l02794" name="l02794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08d936e0f61f3ae051b69596ffe44bb9"> 2794</a></span><span class="preprocessor">#define NVIC_ACTIVE1_R          (*((volatile uint32_t *)0xE000E304))</span></div>
<div class="line"><a id="l02795" name="l02795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dd643aae990d9a80963493ff77702e9"> 2795</a></span><span class="preprocessor">#define NVIC_ACTIVE2_R          (*((volatile uint32_t *)0xE000E308))</span></div>
<div class="line"><a id="l02796" name="l02796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0f1fc1d1fe62b3c7fe88c4602b908fd"> 2796</a></span><span class="preprocessor">#define NVIC_ACTIVE3_R          (*((volatile uint32_t *)0xE000E30C))</span></div>
<div class="line"><a id="l02797" name="l02797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ee6cb33bdf24be635b0b2715b3adb42"> 2797</a></span><span class="preprocessor">#define NVIC_PRI0_R             (*((volatile uint32_t *)0xE000E400))</span></div>
<div class="line"><a id="l02798" name="l02798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe220c4ac6d767bea3964cd7a1c82b1b"> 2798</a></span><span class="preprocessor">#define NVIC_PRI1_R             (*((volatile uint32_t *)0xE000E404))</span></div>
<div class="line"><a id="l02799" name="l02799"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad87fe7431448b6cc63171d6bf15f9708"> 2799</a></span><span class="preprocessor">#define NVIC_PRI2_R             (*((volatile uint32_t *)0xE000E408))</span></div>
<div class="line"><a id="l02800" name="l02800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a614f72de957a18270cc3f289886a6c5f"> 2800</a></span><span class="preprocessor">#define NVIC_PRI3_R             (*((volatile uint32_t *)0xE000E40C))</span></div>
<div class="line"><a id="l02801" name="l02801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97c926754314606ed21e81bd95eb4853"> 2801</a></span><span class="preprocessor">#define NVIC_PRI4_R             (*((volatile uint32_t *)0xE000E410))</span></div>
<div class="line"><a id="l02802" name="l02802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e68aaff24b391826c3aae499ad363f5"> 2802</a></span><span class="preprocessor">#define NVIC_PRI5_R             (*((volatile uint32_t *)0xE000E414))</span></div>
<div class="line"><a id="l02803" name="l02803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3cba9d7384d0e5b3e7cfc346167124b"> 2803</a></span><span class="preprocessor">#define NVIC_PRI6_R             (*((volatile uint32_t *)0xE000E418))</span></div>
<div class="line"><a id="l02804" name="l02804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99518c2f441b268bdd8a951931e749a9"> 2804</a></span><span class="preprocessor">#define NVIC_PRI7_R             (*((volatile uint32_t *)0xE000E41C))</span></div>
<div class="line"><a id="l02805" name="l02805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f1ca0fd10e309091183f43fd7d58ed1"> 2805</a></span><span class="preprocessor">#define NVIC_PRI8_R             (*((volatile uint32_t *)0xE000E420))</span></div>
<div class="line"><a id="l02806" name="l02806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a192eee7be5b14e989c832d78a15ca378"> 2806</a></span><span class="preprocessor">#define NVIC_PRI9_R             (*((volatile uint32_t *)0xE000E424))</span></div>
<div class="line"><a id="l02807" name="l02807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cb9b63bd02c7d6831fa31381358ec1d"> 2807</a></span><span class="preprocessor">#define NVIC_PRI10_R            (*((volatile uint32_t *)0xE000E428))</span></div>
<div class="line"><a id="l02808" name="l02808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2d795f3df280089495eadb7d7da588d"> 2808</a></span><span class="preprocessor">#define NVIC_PRI11_R            (*((volatile uint32_t *)0xE000E42C))</span></div>
<div class="line"><a id="l02809" name="l02809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb903cfd92c4aa584137fb2f9eca9fcb"> 2809</a></span><span class="preprocessor">#define NVIC_PRI12_R            (*((volatile uint32_t *)0xE000E430))</span></div>
<div class="line"><a id="l02810" name="l02810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad32032dadc804a97dc1f3a0b2a4e090a"> 2810</a></span><span class="preprocessor">#define NVIC_PRI13_R            (*((volatile uint32_t *)0xE000E434))</span></div>
<div class="line"><a id="l02811" name="l02811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abaed9eabcab53fbb990e83f2ff3700f2"> 2811</a></span><span class="preprocessor">#define NVIC_PRI14_R            (*((volatile uint32_t *)0xE000E438))</span></div>
<div class="line"><a id="l02812" name="l02812"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc8effc430f19eb58c450c9a38c66445"> 2812</a></span><span class="preprocessor">#define NVIC_PRI15_R            (*((volatile uint32_t *)0xE000E43C))</span></div>
<div class="line"><a id="l02813" name="l02813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8617599759faf97901cec7d963958bdb"> 2813</a></span><span class="preprocessor">#define NVIC_PRI16_R            (*((volatile uint32_t *)0xE000E440))</span></div>
<div class="line"><a id="l02814" name="l02814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aead4db234a48df2c992cd5fc9baf2c00"> 2814</a></span><span class="preprocessor">#define NVIC_PRI17_R            (*((volatile uint32_t *)0xE000E444))</span></div>
<div class="line"><a id="l02815" name="l02815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0b136a916af82027c2d45922154b49b"> 2815</a></span><span class="preprocessor">#define NVIC_PRI18_R            (*((volatile uint32_t *)0xE000E448))</span></div>
<div class="line"><a id="l02816" name="l02816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d436a450a2f0970aada1e8c0aef37dd"> 2816</a></span><span class="preprocessor">#define NVIC_PRI19_R            (*((volatile uint32_t *)0xE000E44C))</span></div>
<div class="line"><a id="l02817" name="l02817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ca8ad4ef8ebb7f86effc2fec3899662"> 2817</a></span><span class="preprocessor">#define NVIC_PRI20_R            (*((volatile uint32_t *)0xE000E450))</span></div>
<div class="line"><a id="l02818" name="l02818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6255ea624977787a5faddd0634d47344"> 2818</a></span><span class="preprocessor">#define NVIC_PRI21_R            (*((volatile uint32_t *)0xE000E454))</span></div>
<div class="line"><a id="l02819" name="l02819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56f866437cc63a2216b010bc2131de3f"> 2819</a></span><span class="preprocessor">#define NVIC_PRI22_R            (*((volatile uint32_t *)0xE000E458))</span></div>
<div class="line"><a id="l02820" name="l02820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabd494804129745101e6bb27d646c6a7"> 2820</a></span><span class="preprocessor">#define NVIC_PRI23_R            (*((volatile uint32_t *)0xE000E45C))</span></div>
<div class="line"><a id="l02821" name="l02821"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a764e0d78afd7f9051d0eb2950cec41cd"> 2821</a></span><span class="preprocessor">#define NVIC_PRI24_R            (*((volatile uint32_t *)0xE000E460))</span></div>
<div class="line"><a id="l02822" name="l02822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44ebba9fd78db317445be1991f8027d8"> 2822</a></span><span class="preprocessor">#define NVIC_PRI25_R            (*((volatile uint32_t *)0xE000E464))</span></div>
<div class="line"><a id="l02823" name="l02823"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adaf1a4e81fb4daada3c33a6a5dcf72bc"> 2823</a></span><span class="preprocessor">#define NVIC_PRI26_R            (*((volatile uint32_t *)0xE000E468))</span></div>
<div class="line"><a id="l02824" name="l02824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d9d4ea5f229d57759c54f8517045092"> 2824</a></span><span class="preprocessor">#define NVIC_PRI27_R            (*((volatile uint32_t *)0xE000E46C))</span></div>
<div class="line"><a id="l02825" name="l02825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ae82090cb85facf8a7d72e0fc0403b0"> 2825</a></span><span class="preprocessor">#define NVIC_PRI28_R            (*((volatile uint32_t *)0xE000E470))</span></div>
<div class="line"><a id="l02826" name="l02826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa06ab34b7159486977ac5a0180cd0730"> 2826</a></span><span class="preprocessor">#define NVIC_CPUID_R            (*((volatile uint32_t *)0xE000ED00))</span></div>
<div class="line"><a id="l02827" name="l02827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2abbb6599c6c0a35d4c38de4e60dbf86"> 2827</a></span><span class="preprocessor">#define NVIC_INT_CTRL_R         (*((volatile uint32_t *)0xE000ED04))</span></div>
<div class="line"><a id="l02828" name="l02828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32315c8fcc675d189d48a2b2f5097606"> 2828</a></span><span class="preprocessor">#define NVIC_VTABLE_R           (*((volatile uint32_t *)0xE000ED08))</span></div>
<div class="line"><a id="l02829" name="l02829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a323015b27500fbe8b2c6537e92e03bc7"> 2829</a></span><span class="preprocessor">#define NVIC_APINT_R            (*((volatile uint32_t *)0xE000ED0C))</span></div>
<div class="line"><a id="l02830" name="l02830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92d69b1ac59011ad6af11cc5f659be07"> 2830</a></span><span class="preprocessor">#define NVIC_SYS_CTRL_R         (*((volatile uint32_t *)0xE000ED10))</span></div>
<div class="line"><a id="l02831" name="l02831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40c16190c71b807700d9b7c092fe4aba"> 2831</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_R         (*((volatile uint32_t *)0xE000ED14))</span></div>
<div class="line"><a id="l02832" name="l02832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf32ad7592a5695ee47b5f66da40cdb0"> 2832</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_R         (*((volatile uint32_t *)0xE000ED18))</span></div>
<div class="line"><a id="l02833" name="l02833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad47651752c852aa71770b45f9f74927f"> 2833</a></span><span class="preprocessor">#define NVIC_SYS_PRI2_R         (*((volatile uint32_t *)0xE000ED1C))</span></div>
<div class="line"><a id="l02834" name="l02834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae124bbab8a26211271fe4116d9d33a63"> 2834</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_R         (*((volatile uint32_t *)0xE000ED20))</span></div>
<div class="line"><a id="l02835" name="l02835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b09bb2869fbbf59d3efc31d1d284a45"> 2835</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_R     (*((volatile uint32_t *)0xE000ED24))</span></div>
<div class="line"><a id="l02836" name="l02836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afec383a5915fb7027a3e71c1211fe924"> 2836</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_R       (*((volatile uint32_t *)0xE000ED28))</span></div>
<div class="line"><a id="l02837" name="l02837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d205e9765910e214676d9a3846fd0a3"> 2837</a></span><span class="preprocessor">#define NVIC_HFAULT_STAT_R      (*((volatile uint32_t *)0xE000ED2C))</span></div>
<div class="line"><a id="l02838" name="l02838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55ea2221c24a95e1bfd30aaff6b6f59a"> 2838</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_R       (*((volatile uint32_t *)0xE000ED30))</span></div>
<div class="line"><a id="l02839" name="l02839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ca3c70013431cd29e51996da147c4f7"> 2839</a></span><span class="preprocessor">#define NVIC_MM_ADDR_R          (*((volatile uint32_t *)0xE000ED34))</span></div>
<div class="line"><a id="l02840" name="l02840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1298974d3465a118437a4617e3de494"> 2840</a></span><span class="preprocessor">#define NVIC_FAULT_ADDR_R       (*((volatile uint32_t *)0xE000ED38))</span></div>
<div class="line"><a id="l02841" name="l02841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a4f1dc3587eac25feca1de886edf811"> 2841</a></span><span class="preprocessor">#define NVIC_CPAC_R             (*((volatile uint32_t *)0xE000ED88))</span></div>
<div class="line"><a id="l02842" name="l02842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ea67ae834a2a91ec8595041aa36b9d0"> 2842</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_R         (*((volatile uint32_t *)0xE000ED90))</span></div>
<div class="line"><a id="l02843" name="l02843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1672ded993e802f265bbd273be751a98"> 2843</a></span><span class="preprocessor">#define NVIC_MPU_CTRL_R         (*((volatile uint32_t *)0xE000ED94))</span></div>
<div class="line"><a id="l02844" name="l02844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab16313b1297dea678d11893e79a6a82e"> 2844</a></span><span class="preprocessor">#define NVIC_MPU_NUMBER_R       (*((volatile uint32_t *)0xE000ED98))</span></div>
<div class="line"><a id="l02845" name="l02845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac11a10801ed8abefd8180dd0a7d04a12"> 2845</a></span><span class="preprocessor">#define NVIC_MPU_BASE_R         (*((volatile uint32_t *)0xE000ED9C))</span></div>
<div class="line"><a id="l02846" name="l02846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a38c9a7382764e138de20dd18c4ee6d"> 2846</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_R         (*((volatile uint32_t *)0xE000EDA0))</span></div>
<div class="line"><a id="l02847" name="l02847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c7c8b081cd4f7cec41d18ab02281c8c"> 2847</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_R        (*((volatile uint32_t *)0xE000EDA4))</span></div>
<div class="line"><a id="l02848" name="l02848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94a984a185fa0eac70967f5d346cb9d9"> 2848</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_R        (*((volatile uint32_t *)0xE000EDA8))</span></div>
<div class="line"><a id="l02849" name="l02849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec0ffda3b9dc4ec184e55f7e5ac357a0"> 2849</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_R        (*((volatile uint32_t *)0xE000EDAC))</span></div>
<div class="line"><a id="l02850" name="l02850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae57ef0f634ee66ec997f86a18df1e50d"> 2850</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_R        (*((volatile uint32_t *)0xE000EDB0))</span></div>
<div class="line"><a id="l02851" name="l02851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a520f7b9d031f128adbd3c36a6c3a983c"> 2851</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_R        (*((volatile uint32_t *)0xE000EDB4))</span></div>
<div class="line"><a id="l02852" name="l02852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb4522b3c3ef6b28327a3d193a1806d"> 2852</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_R        (*((volatile uint32_t *)0xE000EDB8))</span></div>
<div class="line"><a id="l02853" name="l02853"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acdec05109960efb78c2fc719b78e69ad"> 2853</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_R         (*((volatile uint32_t *)0xE000EDF0))</span></div>
<div class="line"><a id="l02854" name="l02854"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad68812bb672ef5e5cf4accec80ccab32"> 2854</a></span><span class="preprocessor">#define NVIC_DBG_XFER_R         (*((volatile uint32_t *)0xE000EDF4))</span></div>
<div class="line"><a id="l02855" name="l02855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56bb836adfd737f7d2d4028e3fdc8f1d"> 2855</a></span><span class="preprocessor">#define NVIC_DBG_DATA_R         (*((volatile uint32_t *)0xE000EDF8))</span></div>
<div class="line"><a id="l02856" name="l02856"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7853f9a2c22f2b6ce5d70b14f3d69630"> 2856</a></span><span class="preprocessor">#define NVIC_DBG_INT_R          (*((volatile uint32_t *)0xE000EDFC))</span></div>
<div class="line"><a id="l02857" name="l02857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab726e13ec19610f5252f69d8596df1ee"> 2857</a></span><span class="preprocessor">#define NVIC_SW_TRIG_R          (*((volatile uint32_t *)0xE000EF00))</span></div>
<div class="line"><a id="l02858" name="l02858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a004f6f27f984a4076b144868cd0cfe68"> 2858</a></span><span class="preprocessor">#define NVIC_FPCC_R             (*((volatile uint32_t *)0xE000EF34))</span></div>
<div class="line"><a id="l02859" name="l02859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3bb32ef76666cd77c103e320a21b0bc"> 2859</a></span><span class="preprocessor">#define NVIC_FPCA_R             (*((volatile uint32_t *)0xE000EF38))</span></div>
<div class="line"><a id="l02860" name="l02860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a3d0a8b807b93faea485b1053fd18e2"> 2860</a></span><span class="preprocessor">#define NVIC_FPDSC_R            (*((volatile uint32_t *)0xE000EF3C))</span></div>
<div class="line"><a id="l02861" name="l02861"></a><span class="lineno"> 2861</span> </div>
<div class="line"><a id="l02862" name="l02862"></a><span class="lineno"> 2862</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02863" name="l02863"></a><span class="lineno"> 2863</span><span class="comment">//</span></div>
<div class="line"><a id="l02864" name="l02864"></a><span class="lineno"> 2864</span><span class="comment">// The following are defines for the bit fields in the WDT_O_LOAD register.</span></div>
<div class="line"><a id="l02865" name="l02865"></a><span class="lineno"> 2865</span><span class="comment">//</span></div>
<div class="line"><a id="l02866" name="l02866"></a><span class="lineno"> 2866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02867" name="l02867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36870327cbc00023c449b77376ad9147"> 2867</a></span><span class="preprocessor">#define WDT_LOAD_M              0xFFFFFFFF  </span><span class="comment">// Watchdog Load Value</span></div>
<div class="line"><a id="l02868" name="l02868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a494bf9e725101b13c43ee610cb8e0def"> 2868</a></span><span class="preprocessor">#define WDT_LOAD_S              0</span></div>
<div class="line"><a id="l02869" name="l02869"></a><span class="lineno"> 2869</span> </div>
<div class="line"><a id="l02870" name="l02870"></a><span class="lineno"> 2870</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02871" name="l02871"></a><span class="lineno"> 2871</span><span class="comment">//</span></div>
<div class="line"><a id="l02872" name="l02872"></a><span class="lineno"> 2872</span><span class="comment">// The following are defines for the bit fields in the WDT_O_VALUE register.</span></div>
<div class="line"><a id="l02873" name="l02873"></a><span class="lineno"> 2873</span><span class="comment">//</span></div>
<div class="line"><a id="l02874" name="l02874"></a><span class="lineno"> 2874</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02875" name="l02875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a655326a44272faf478d0bf7717131714"> 2875</a></span><span class="preprocessor">#define WDT_VALUE_M             0xFFFFFFFF  </span><span class="comment">// Watchdog Value</span></div>
<div class="line"><a id="l02876" name="l02876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62ff83ae1381c3cb5f460a07e8db0007"> 2876</a></span><span class="preprocessor">#define WDT_VALUE_S             0</span></div>
<div class="line"><a id="l02877" name="l02877"></a><span class="lineno"> 2877</span> </div>
<div class="line"><a id="l02878" name="l02878"></a><span class="lineno"> 2878</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02879" name="l02879"></a><span class="lineno"> 2879</span><span class="comment">//</span></div>
<div class="line"><a id="l02880" name="l02880"></a><span class="lineno"> 2880</span><span class="comment">// The following are defines for the bit fields in the WDT_O_CTL register.</span></div>
<div class="line"><a id="l02881" name="l02881"></a><span class="lineno"> 2881</span><span class="comment">//</span></div>
<div class="line"><a id="l02882" name="l02882"></a><span class="lineno"> 2882</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02883" name="l02883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad15bf7ca7e6eec0597926bac420aef68"> 2883</a></span><span class="preprocessor">#define WDT_CTL_WRC             0x80000000  </span><span class="comment">// Write Complete</span></div>
<div class="line"><a id="l02884" name="l02884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcf1b77c1b15831ef08c3853a84e3253"> 2884</a></span><span class="preprocessor">#define WDT_CTL_INTTYPE         0x00000004  </span><span class="comment">// Watchdog Interrupt Type</span></div>
<div class="line"><a id="l02885" name="l02885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cc49bca545408c53137df9d043c4759"> 2885</a></span><span class="preprocessor">#define WDT_CTL_RESEN           0x00000002  </span><span class="comment">// Watchdog Reset Enable</span></div>
<div class="line"><a id="l02886" name="l02886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bb804fd0c63e3291042a8ddb629fcf8"> 2886</a></span><span class="preprocessor">#define WDT_CTL_INTEN           0x00000001  </span><span class="comment">// Watchdog Interrupt Enable</span></div>
<div class="line"><a id="l02887" name="l02887"></a><span class="lineno"> 2887</span> </div>
<div class="line"><a id="l02888" name="l02888"></a><span class="lineno"> 2888</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02889" name="l02889"></a><span class="lineno"> 2889</span><span class="comment">//</span></div>
<div class="line"><a id="l02890" name="l02890"></a><span class="lineno"> 2890</span><span class="comment">// The following are defines for the bit fields in the WDT_O_ICR register.</span></div>
<div class="line"><a id="l02891" name="l02891"></a><span class="lineno"> 2891</span><span class="comment">//</span></div>
<div class="line"><a id="l02892" name="l02892"></a><span class="lineno"> 2892</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02893" name="l02893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71ffdbe0c786d30cb92d1d5e5df38588"> 2893</a></span><span class="preprocessor">#define WDT_ICR_M               0xFFFFFFFF  </span><span class="comment">// Watchdog Interrupt Clear</span></div>
<div class="line"><a id="l02894" name="l02894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d761708c13db41bedfcdcfbb072e48c"> 2894</a></span><span class="preprocessor">#define WDT_ICR_S               0</span></div>
<div class="line"><a id="l02895" name="l02895"></a><span class="lineno"> 2895</span> </div>
<div class="line"><a id="l02896" name="l02896"></a><span class="lineno"> 2896</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02897" name="l02897"></a><span class="lineno"> 2897</span><span class="comment">//</span></div>
<div class="line"><a id="l02898" name="l02898"></a><span class="lineno"> 2898</span><span class="comment">// The following are defines for the bit fields in the WDT_O_RIS register.</span></div>
<div class="line"><a id="l02899" name="l02899"></a><span class="lineno"> 2899</span><span class="comment">//</span></div>
<div class="line"><a id="l02900" name="l02900"></a><span class="lineno"> 2900</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02901" name="l02901"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae770bc6b3f3266e16e08e9b9c3d42b62"> 2901</a></span><span class="preprocessor">#define WDT_RIS_WDTRIS          0x00000001  </span><span class="comment">// Watchdog Raw Interrupt Status</span></div>
<div class="line"><a id="l02902" name="l02902"></a><span class="lineno"> 2902</span> </div>
<div class="line"><a id="l02903" name="l02903"></a><span class="lineno"> 2903</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02904" name="l02904"></a><span class="lineno"> 2904</span><span class="comment">//</span></div>
<div class="line"><a id="l02905" name="l02905"></a><span class="lineno"> 2905</span><span class="comment">// The following are defines for the bit fields in the WDT_O_MIS register.</span></div>
<div class="line"><a id="l02906" name="l02906"></a><span class="lineno"> 2906</span><span class="comment">//</span></div>
<div class="line"><a id="l02907" name="l02907"></a><span class="lineno"> 2907</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02908" name="l02908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e469a35d0d99cf0c6b627e7d9c85875"> 2908</a></span><span class="preprocessor">#define WDT_MIS_WDTMIS          0x00000001  </span><span class="comment">// Watchdog Masked Interrupt Status</span></div>
<div class="line"><a id="l02909" name="l02909"></a><span class="lineno"> 2909</span> </div>
<div class="line"><a id="l02910" name="l02910"></a><span class="lineno"> 2910</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02911" name="l02911"></a><span class="lineno"> 2911</span><span class="comment">//</span></div>
<div class="line"><a id="l02912" name="l02912"></a><span class="lineno"> 2912</span><span class="comment">// The following are defines for the bit fields in the WDT_O_TEST register.</span></div>
<div class="line"><a id="l02913" name="l02913"></a><span class="lineno"> 2913</span><span class="comment">//</span></div>
<div class="line"><a id="l02914" name="l02914"></a><span class="lineno"> 2914</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02915" name="l02915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a436ba073644f866b24f6a91dba03075d"> 2915</a></span><span class="preprocessor">#define WDT_TEST_STALL          0x00000100  </span><span class="comment">// Watchdog Stall Enable</span></div>
<div class="line"><a id="l02916" name="l02916"></a><span class="lineno"> 2916</span> </div>
<div class="line"><a id="l02917" name="l02917"></a><span class="lineno"> 2917</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02918" name="l02918"></a><span class="lineno"> 2918</span><span class="comment">//</span></div>
<div class="line"><a id="l02919" name="l02919"></a><span class="lineno"> 2919</span><span class="comment">// The following are defines for the bit fields in the WDT_O_LOCK register.</span></div>
<div class="line"><a id="l02920" name="l02920"></a><span class="lineno"> 2920</span><span class="comment">//</span></div>
<div class="line"><a id="l02921" name="l02921"></a><span class="lineno"> 2921</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02922" name="l02922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a640952890765a773b1c9f635c08b1d65"> 2922</a></span><span class="preprocessor">#define WDT_LOCK_M              0xFFFFFFFF  </span><span class="comment">// Watchdog Lock</span></div>
<div class="line"><a id="l02923" name="l02923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e2ae29f9d1e45ee3d57d0f4591bdb31"> 2923</a></span><span class="preprocessor">#define WDT_LOCK_UNLOCKED       0x00000000  </span><span class="comment">// Unlocked</span></div>
<div class="line"><a id="l02924" name="l02924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab03291135d770b785b5f38ecb708ed07"> 2924</a></span><span class="preprocessor">#define WDT_LOCK_LOCKED         0x00000001  </span><span class="comment">// Locked</span></div>
<div class="line"><a id="l02925" name="l02925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2370f2172c5ae08efe9b658f39db11f3"> 2925</a></span><span class="preprocessor">#define WDT_LOCK_UNLOCK         0x1ACCE551  </span><span class="comment">// Unlocks the watchdog timer</span></div>
<div class="line"><a id="l02926" name="l02926"></a><span class="lineno"> 2926</span> </div>
<div class="line"><a id="l02927" name="l02927"></a><span class="lineno"> 2927</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02928" name="l02928"></a><span class="lineno"> 2928</span><span class="comment">//</span></div>
<div class="line"><a id="l02929" name="l02929"></a><span class="lineno"> 2929</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CR0 register.</span></div>
<div class="line"><a id="l02930" name="l02930"></a><span class="lineno"> 2930</span><span class="comment">//</span></div>
<div class="line"><a id="l02931" name="l02931"></a><span class="lineno"> 2931</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02932" name="l02932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc33c4b7b043f13d035f7d3d89f9a13d"> 2932</a></span><span class="preprocessor">#define SSI_CR0_SCR_M           0x0000FF00  </span><span class="comment">// SSI Serial Clock Rate</span></div>
<div class="line"><a id="l02933" name="l02933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad448b8bdd1611b78b945036b2c85c362"> 2933</a></span><span class="preprocessor">#define SSI_CR0_SPH             0x00000080  </span><span class="comment">// SSI Serial Clock Phase</span></div>
<div class="line"><a id="l02934" name="l02934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7cdb2c4a4068dd6fb50b6bae0aa2f6d"> 2934</a></span><span class="preprocessor">#define SSI_CR0_SPO             0x00000040  </span><span class="comment">// SSI Serial Clock Polarity</span></div>
<div class="line"><a id="l02935" name="l02935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6e4bbc661f3cc7a137f24d58a7cc5ca"> 2935</a></span><span class="preprocessor">#define SSI_CR0_FRF_M           0x00000030  </span><span class="comment">// SSI Frame Format Select</span></div>
<div class="line"><a id="l02936" name="l02936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad61aa990a415319ec805d9c4f9585c3a"> 2936</a></span><span class="preprocessor">#define SSI_CR0_FRF_MOTO        0x00000000  </span><span class="comment">// Freescale SPI Frame Format</span></div>
<div class="line"><a id="l02937" name="l02937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a091d7d03efbe28af12064e586701a700"> 2937</a></span><span class="preprocessor">#define SSI_CR0_FRF_TI          0x00000010  </span><span class="comment">// Synchronous Serial Frame Format</span></div>
<div class="line"><a id="l02938" name="l02938"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad68778d4ef8eef95119c7977a9fec1f6"> 2938</a></span><span class="preprocessor">#define SSI_CR0_DSS_M           0x0000000F  </span><span class="comment">// SSI Data Size Select</span></div>
<div class="line"><a id="l02939" name="l02939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ce8e80906f1116426e8dedd13160c96"> 2939</a></span><span class="preprocessor">#define SSI_CR0_DSS_4           0x00000003  </span><span class="comment">// 4-bit data</span></div>
<div class="line"><a id="l02940" name="l02940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0769dbe842e03d4ec3adc326c8593d8b"> 2940</a></span><span class="preprocessor">#define SSI_CR0_DSS_5           0x00000004  </span><span class="comment">// 5-bit data</span></div>
<div class="line"><a id="l02941" name="l02941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe085d02bd760bfeec712d7cd1cc546e"> 2941</a></span><span class="preprocessor">#define SSI_CR0_DSS_6           0x00000005  </span><span class="comment">// 6-bit data</span></div>
<div class="line"><a id="l02942" name="l02942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3de269898287c5d1e549857ac9f56d2"> 2942</a></span><span class="preprocessor">#define SSI_CR0_DSS_7           0x00000006  </span><span class="comment">// 7-bit data</span></div>
<div class="line"><a id="l02943" name="l02943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca6d8eec01dc35cfc20f89075b0de30b"> 2943</a></span><span class="preprocessor">#define SSI_CR0_DSS_8           0x00000007  </span><span class="comment">// 8-bit data</span></div>
<div class="line"><a id="l02944" name="l02944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5ab3648a5a3fe3518cbae1a7e25d439"> 2944</a></span><span class="preprocessor">#define SSI_CR0_DSS_9           0x00000008  </span><span class="comment">// 9-bit data</span></div>
<div class="line"><a id="l02945" name="l02945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4dbebab23a0608236477c19d21af13db"> 2945</a></span><span class="preprocessor">#define SSI_CR0_DSS_10          0x00000009  </span><span class="comment">// 10-bit data</span></div>
<div class="line"><a id="l02946" name="l02946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa88bf75f82912b131722b5493ab74823"> 2946</a></span><span class="preprocessor">#define SSI_CR0_DSS_11          0x0000000A  </span><span class="comment">// 11-bit data</span></div>
<div class="line"><a id="l02947" name="l02947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79bdef755ffd7300a8f3b3c1954ba4ff"> 2947</a></span><span class="preprocessor">#define SSI_CR0_DSS_12          0x0000000B  </span><span class="comment">// 12-bit data</span></div>
<div class="line"><a id="l02948" name="l02948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe9499318c857d377b65c3e66d064995"> 2948</a></span><span class="preprocessor">#define SSI_CR0_DSS_13          0x0000000C  </span><span class="comment">// 13-bit data</span></div>
<div class="line"><a id="l02949" name="l02949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84d41dc0742f68ef9dc43da741a3f0d7"> 2949</a></span><span class="preprocessor">#define SSI_CR0_DSS_14          0x0000000D  </span><span class="comment">// 14-bit data</span></div>
<div class="line"><a id="l02950" name="l02950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e74ff45bb07cfc16bb42d971e2c436a"> 2950</a></span><span class="preprocessor">#define SSI_CR0_DSS_15          0x0000000E  </span><span class="comment">// 15-bit data</span></div>
<div class="line"><a id="l02951" name="l02951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d27eaaa5043e93158f8c9c9f86f13d0"> 2951</a></span><span class="preprocessor">#define SSI_CR0_DSS_16          0x0000000F  </span><span class="comment">// 16-bit data</span></div>
<div class="line"><a id="l02952" name="l02952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd0cd7047845f6a52ed9cb60b0796000"> 2952</a></span><span class="preprocessor">#define SSI_CR0_SCR_S           8</span></div>
<div class="line"><a id="l02953" name="l02953"></a><span class="lineno"> 2953</span> </div>
<div class="line"><a id="l02954" name="l02954"></a><span class="lineno"> 2954</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02955" name="l02955"></a><span class="lineno"> 2955</span><span class="comment">//</span></div>
<div class="line"><a id="l02956" name="l02956"></a><span class="lineno"> 2956</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CR1 register.</span></div>
<div class="line"><a id="l02957" name="l02957"></a><span class="lineno"> 2957</span><span class="comment">//</span></div>
<div class="line"><a id="l02958" name="l02958"></a><span class="lineno"> 2958</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02959" name="l02959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bc5c89d0ffce4a1f920107518dbde9e"> 2959</a></span><span class="preprocessor">#define SSI_CR1_EOM             0x00000800  </span><span class="comment">// Stop Frame (End of Message)</span></div>
<div class="line"><a id="l02960" name="l02960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15f8d9ab8f6ec8fb1acda4c35112cab7"> 2960</a></span><span class="preprocessor">#define SSI_CR1_FSSHLDFRM       0x00000400  </span><span class="comment">// FSS Hold Frame</span></div>
<div class="line"><a id="l02961" name="l02961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed0a9943918dc232cf639a7852b023a3"> 2961</a></span><span class="preprocessor">#define SSI_CR1_HSCLKEN         0x00000200  </span><span class="comment">// High Speed Clock Enable</span></div>
<div class="line"><a id="l02962" name="l02962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add37edfea74173f8ed9d57c8e0a48891"> 2962</a></span><span class="preprocessor">#define SSI_CR1_DIR             0x00000100  </span><span class="comment">// SSI Direction of Operation</span></div>
<div class="line"><a id="l02963" name="l02963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93d7fd675ae168d89a08b9f13939bb50"> 2963</a></span><span class="preprocessor">#define SSI_CR1_MODE_M          0x000000C0  </span><span class="comment">// SSI Mode</span></div>
<div class="line"><a id="l02964" name="l02964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6eeef0aed0c6940709af06021768663"> 2964</a></span><span class="preprocessor">#define SSI_CR1_MODE_LEGACY     0x00000000  </span><span class="comment">// Legacy SSI mode</span></div>
<div class="line"><a id="l02965" name="l02965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcdd30edfc9c3166822c679704eefd97"> 2965</a></span><span class="preprocessor">#define SSI_CR1_MODE_BI         0x00000040  </span><span class="comment">// Bi-SSI mode</span></div>
<div class="line"><a id="l02966" name="l02966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8c2d8ef3a9d3ebd8cf1672998bc9909"> 2966</a></span><span class="preprocessor">#define SSI_CR1_MODE_QUAD       0x00000080  </span><span class="comment">// Quad-SSI Mode</span></div>
<div class="line"><a id="l02967" name="l02967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b0971ae57a1056aca40c23a83a431b3"> 2967</a></span><span class="preprocessor">#define SSI_CR1_MODE_ADVANCED   0x000000C0  </span><span class="comment">// Advanced SSI Mode with 8-bit</span></div>
<div class="line"><a id="l02968" name="l02968"></a><span class="lineno"> 2968</span>                                            <span class="comment">// packet size</span></div>
<div class="line"><a id="l02969" name="l02969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb5e643b2ef5146c259fa512331bf88a"> 2969</a></span><span class="preprocessor">#define SSI_CR1_EOT             0x00000010  </span><span class="comment">// End of Transmission</span></div>
<div class="line"><a id="l02970" name="l02970"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a736cd39b92a6cbdbefe5cba845f0a23c"> 2970</a></span><span class="preprocessor">#define SSI_CR1_MS              0x00000004  </span><span class="comment">// SSI Master/Slave Select</span></div>
<div class="line"><a id="l02971" name="l02971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbe2b458f072bd35828e4cb1b5c3ceb1"> 2971</a></span><span class="preprocessor">#define SSI_CR1_SSE             0x00000002  </span><span class="comment">// SSI Synchronous Serial Port</span></div>
<div class="line"><a id="l02972" name="l02972"></a><span class="lineno"> 2972</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l02973" name="l02973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4f8c02fe160be0f57fe89043e75f441"> 2973</a></span><span class="preprocessor">#define SSI_CR1_LBM             0x00000001  </span><span class="comment">// SSI Loopback Mode</span></div>
<div class="line"><a id="l02974" name="l02974"></a><span class="lineno"> 2974</span> </div>
<div class="line"><a id="l02975" name="l02975"></a><span class="lineno"> 2975</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02976" name="l02976"></a><span class="lineno"> 2976</span><span class="comment">//</span></div>
<div class="line"><a id="l02977" name="l02977"></a><span class="lineno"> 2977</span><span class="comment">// The following are defines for the bit fields in the SSI_O_DR register.</span></div>
<div class="line"><a id="l02978" name="l02978"></a><span class="lineno"> 2978</span><span class="comment">//</span></div>
<div class="line"><a id="l02979" name="l02979"></a><span class="lineno"> 2979</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02980" name="l02980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ddafae7777be33d5eecb99da1b8a05a"> 2980</a></span><span class="preprocessor">#define SSI_DR_DATA_M           0x0000FFFF  </span><span class="comment">// SSI Receive/Transmit Data</span></div>
<div class="line"><a id="l02981" name="l02981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b1a44baadd6213589ee861721ac0a0c"> 2981</a></span><span class="preprocessor">#define SSI_DR_DATA_S           0</span></div>
<div class="line"><a id="l02982" name="l02982"></a><span class="lineno"> 2982</span> </div>
<div class="line"><a id="l02983" name="l02983"></a><span class="lineno"> 2983</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02984" name="l02984"></a><span class="lineno"> 2984</span><span class="comment">//</span></div>
<div class="line"><a id="l02985" name="l02985"></a><span class="lineno"> 2985</span><span class="comment">// The following are defines for the bit fields in the SSI_O_SR register.</span></div>
<div class="line"><a id="l02986" name="l02986"></a><span class="lineno"> 2986</span><span class="comment">//</span></div>
<div class="line"><a id="l02987" name="l02987"></a><span class="lineno"> 2987</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02988" name="l02988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2001ab9e16bea9e0368913d175166305"> 2988</a></span><span class="preprocessor">#define SSI_SR_BSY              0x00000010  </span><span class="comment">// SSI Busy Bit</span></div>
<div class="line"><a id="l02989" name="l02989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92a38ea113ddadfe34512396ca7c9a46"> 2989</a></span><span class="preprocessor">#define SSI_SR_RFF              0x00000008  </span><span class="comment">// SSI Receive FIFO Full</span></div>
<div class="line"><a id="l02990" name="l02990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0653371c86992b7f364d3909b10fd7b"> 2990</a></span><span class="preprocessor">#define SSI_SR_RNE              0x00000004  </span><span class="comment">// SSI Receive FIFO Not Empty</span></div>
<div class="line"><a id="l02991" name="l02991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d9ec4b4633a33b42c8c1b56e8ca7d0e"> 2991</a></span><span class="preprocessor">#define SSI_SR_TNF              0x00000002  </span><span class="comment">// SSI Transmit FIFO Not Full</span></div>
<div class="line"><a id="l02992" name="l02992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b3277b0a04d62e7674155c89881b86c"> 2992</a></span><span class="preprocessor">#define SSI_SR_TFE              0x00000001  </span><span class="comment">// SSI Transmit FIFO Empty</span></div>
<div class="line"><a id="l02993" name="l02993"></a><span class="lineno"> 2993</span> </div>
<div class="line"><a id="l02994" name="l02994"></a><span class="lineno"> 2994</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02995" name="l02995"></a><span class="lineno"> 2995</span><span class="comment">//</span></div>
<div class="line"><a id="l02996" name="l02996"></a><span class="lineno"> 2996</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CPSR register.</span></div>
<div class="line"><a id="l02997" name="l02997"></a><span class="lineno"> 2997</span><span class="comment">//</span></div>
<div class="line"><a id="l02998" name="l02998"></a><span class="lineno"> 2998</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l02999" name="l02999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ccb03d587b0533504201b1224cb6710"> 2999</a></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_M      0x000000FF  </span><span class="comment">// SSI Clock Prescale Divisor</span></div>
<div class="line"><a id="l03000" name="l03000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab24c55bea4eb7168928b903681f0ceed"> 3000</a></span><span class="preprocessor">#define SSI_CPSR_CPSDVSR_S      0</span></div>
<div class="line"><a id="l03001" name="l03001"></a><span class="lineno"> 3001</span> </div>
<div class="line"><a id="l03002" name="l03002"></a><span class="lineno"> 3002</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03003" name="l03003"></a><span class="lineno"> 3003</span><span class="comment">//</span></div>
<div class="line"><a id="l03004" name="l03004"></a><span class="lineno"> 3004</span><span class="comment">// The following are defines for the bit fields in the SSI_O_IM register.</span></div>
<div class="line"><a id="l03005" name="l03005"></a><span class="lineno"> 3005</span><span class="comment">//</span></div>
<div class="line"><a id="l03006" name="l03006"></a><span class="lineno"> 3006</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03007" name="l03007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50a9bb8f928cb9ac6203d69b0b15890d"> 3007</a></span><span class="preprocessor">#define SSI_IM_EOTIM            0x00000040  </span><span class="comment">// End of Transmit Interrupt Mask</span></div>
<div class="line"><a id="l03008" name="l03008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a061b9446afd7711c00e17fb127490c41"> 3008</a></span><span class="preprocessor">#define SSI_IM_DMATXIM          0x00000020  </span><span class="comment">// SSI Transmit DMA Interrupt Mask</span></div>
<div class="line"><a id="l03009" name="l03009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5b00bc0dac2957c1e749feda9745280"> 3009</a></span><span class="preprocessor">#define SSI_IM_DMARXIM          0x00000010  </span><span class="comment">// SSI Receive DMA Interrupt Mask</span></div>
<div class="line"><a id="l03010" name="l03010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22cc1ee908ec15a4ae5cec1f77195b53"> 3010</a></span><span class="preprocessor">#define SSI_IM_TXIM             0x00000008  </span><span class="comment">// SSI Transmit FIFO Interrupt Mask</span></div>
<div class="line"><a id="l03011" name="l03011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a991109b454b7f2a294ce9dd2b523f378"> 3011</a></span><span class="preprocessor">#define SSI_IM_RXIM             0x00000004  </span><span class="comment">// SSI Receive FIFO Interrupt Mask</span></div>
<div class="line"><a id="l03012" name="l03012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd3ac990370ed4a0100b719fc1c7da7f"> 3012</a></span><span class="preprocessor">#define SSI_IM_RTIM             0x00000002  </span><span class="comment">// SSI Receive Time-Out Interrupt</span></div>
<div class="line"><a id="l03013" name="l03013"></a><span class="lineno"> 3013</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03014" name="l03014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ac5d6787a248fe1b2c0d4d70f72128b"> 3014</a></span><span class="preprocessor">#define SSI_IM_RORIM            0x00000001  </span><span class="comment">// SSI Receive Overrun Interrupt</span></div>
<div class="line"><a id="l03015" name="l03015"></a><span class="lineno"> 3015</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03016" name="l03016"></a><span class="lineno"> 3016</span> </div>
<div class="line"><a id="l03017" name="l03017"></a><span class="lineno"> 3017</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03018" name="l03018"></a><span class="lineno"> 3018</span><span class="comment">//</span></div>
<div class="line"><a id="l03019" name="l03019"></a><span class="lineno"> 3019</span><span class="comment">// The following are defines for the bit fields in the SSI_O_RIS register.</span></div>
<div class="line"><a id="l03020" name="l03020"></a><span class="lineno"> 3020</span><span class="comment">//</span></div>
<div class="line"><a id="l03021" name="l03021"></a><span class="lineno"> 3021</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03022" name="l03022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0427a92d854e3553bcee6ebeec667604"> 3022</a></span><span class="preprocessor">#define SSI_RIS_EOTRIS          0x00000040  </span><span class="comment">// End of Transmit Raw Interrupt</span></div>
<div class="line"><a id="l03023" name="l03023"></a><span class="lineno"> 3023</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03024" name="l03024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77fc219697c468a7c69813179b7aabcb"> 3024</a></span><span class="preprocessor">#define SSI_RIS_DMATXRIS        0x00000020  </span><span class="comment">// SSI Transmit DMA Raw Interrupt</span></div>
<div class="line"><a id="l03025" name="l03025"></a><span class="lineno"> 3025</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03026" name="l03026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6bce7e9dea5964b674ee4d825fd3cf5"> 3026</a></span><span class="preprocessor">#define SSI_RIS_DMARXRIS        0x00000010  </span><span class="comment">// SSI Receive DMA Raw Interrupt</span></div>
<div class="line"><a id="l03027" name="l03027"></a><span class="lineno"> 3027</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03028" name="l03028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2eadd9397b3638d5da48ccdbaea3185d"> 3028</a></span><span class="preprocessor">#define SSI_RIS_TXRIS           0x00000008  </span><span class="comment">// SSI Transmit FIFO Raw Interrupt</span></div>
<div class="line"><a id="l03029" name="l03029"></a><span class="lineno"> 3029</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03030" name="l03030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b1c5d9972afeda4f50dda2690835731"> 3030</a></span><span class="preprocessor">#define SSI_RIS_RXRIS           0x00000004  </span><span class="comment">// SSI Receive FIFO Raw Interrupt</span></div>
<div class="line"><a id="l03031" name="l03031"></a><span class="lineno"> 3031</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03032" name="l03032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa886afa014f07c99a181ab319dc28080"> 3032</a></span><span class="preprocessor">#define SSI_RIS_RTRIS           0x00000002  </span><span class="comment">// SSI Receive Time-Out Raw</span></div>
<div class="line"><a id="l03033" name="l03033"></a><span class="lineno"> 3033</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03034" name="l03034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5608f1fe7bd658c0d9fd1e2b744abff5"> 3034</a></span><span class="preprocessor">#define SSI_RIS_RORRIS          0x00000001  </span><span class="comment">// SSI Receive Overrun Raw</span></div>
<div class="line"><a id="l03035" name="l03035"></a><span class="lineno"> 3035</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03036" name="l03036"></a><span class="lineno"> 3036</span> </div>
<div class="line"><a id="l03037" name="l03037"></a><span class="lineno"> 3037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03038" name="l03038"></a><span class="lineno"> 3038</span><span class="comment">//</span></div>
<div class="line"><a id="l03039" name="l03039"></a><span class="lineno"> 3039</span><span class="comment">// The following are defines for the bit fields in the SSI_O_MIS register.</span></div>
<div class="line"><a id="l03040" name="l03040"></a><span class="lineno"> 3040</span><span class="comment">//</span></div>
<div class="line"><a id="l03041" name="l03041"></a><span class="lineno"> 3041</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03042" name="l03042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75aa3675b09bbcc87169528075e15475"> 3042</a></span><span class="preprocessor">#define SSI_MIS_EOTMIS          0x00000040  </span><span class="comment">// End of Transmit Masked Interrupt</span></div>
<div class="line"><a id="l03043" name="l03043"></a><span class="lineno"> 3043</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03044" name="l03044"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2d7bfefb90fd58c349d8f52fe6e05f0"> 3044</a></span><span class="preprocessor">#define SSI_MIS_DMATXMIS        0x00000020  </span><span class="comment">// SSI Transmit DMA Masked</span></div>
<div class="line"><a id="l03045" name="l03045"></a><span class="lineno"> 3045</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03046" name="l03046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e26a9350a70e9cd92f99d5a83f6670a"> 3046</a></span><span class="preprocessor">#define SSI_MIS_DMARXMIS        0x00000010  </span><span class="comment">// SSI Receive DMA Masked Interrupt</span></div>
<div class="line"><a id="l03047" name="l03047"></a><span class="lineno"> 3047</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03048" name="l03048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a5ce5ccfadeba575da88fe9ac2f9841"> 3048</a></span><span class="preprocessor">#define SSI_MIS_TXMIS           0x00000008  </span><span class="comment">// SSI Transmit FIFO Masked</span></div>
<div class="line"><a id="l03049" name="l03049"></a><span class="lineno"> 3049</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03050" name="l03050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab28ba2d50a2c09a9cfcf89993a9386f9"> 3050</a></span><span class="preprocessor">#define SSI_MIS_RXMIS           0x00000004  </span><span class="comment">// SSI Receive FIFO Masked</span></div>
<div class="line"><a id="l03051" name="l03051"></a><span class="lineno"> 3051</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03052" name="l03052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cc503e0fe07bef97ba821a1770c7682"> 3052</a></span><span class="preprocessor">#define SSI_MIS_RTMIS           0x00000002  </span><span class="comment">// SSI Receive Time-Out Masked</span></div>
<div class="line"><a id="l03053" name="l03053"></a><span class="lineno"> 3053</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03054" name="l03054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a169d9731c6f86b5eeb4cfadc9cdc6ad8"> 3054</a></span><span class="preprocessor">#define SSI_MIS_RORMIS          0x00000001  </span><span class="comment">// SSI Receive Overrun Masked</span></div>
<div class="line"><a id="l03055" name="l03055"></a><span class="lineno"> 3055</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03056" name="l03056"></a><span class="lineno"> 3056</span> </div>
<div class="line"><a id="l03057" name="l03057"></a><span class="lineno"> 3057</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03058" name="l03058"></a><span class="lineno"> 3058</span><span class="comment">//</span></div>
<div class="line"><a id="l03059" name="l03059"></a><span class="lineno"> 3059</span><span class="comment">// The following are defines for the bit fields in the SSI_O_ICR register.</span></div>
<div class="line"><a id="l03060" name="l03060"></a><span class="lineno"> 3060</span><span class="comment">//</span></div>
<div class="line"><a id="l03061" name="l03061"></a><span class="lineno"> 3061</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03062" name="l03062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac34fc599e82992f261a37a1d879a54a2"> 3062</a></span><span class="preprocessor">#define SSI_ICR_EOTIC           0x00000040  </span><span class="comment">// End of Transmit Interrupt Clear</span></div>
<div class="line"><a id="l03063" name="l03063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a873e573501798cee815d0e810979e579"> 3063</a></span><span class="preprocessor">#define SSI_ICR_DMATXIC         0x00000020  </span><span class="comment">// SSI Transmit DMA Interrupt Clear</span></div>
<div class="line"><a id="l03064" name="l03064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a954860482fa17ad95cd0d4cb44fda84b"> 3064</a></span><span class="preprocessor">#define SSI_ICR_DMARXIC         0x00000010  </span><span class="comment">// SSI Receive DMA Interrupt Clear</span></div>
<div class="line"><a id="l03065" name="l03065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab08a821d41f3c5491b33d81e51389db2"> 3065</a></span><span class="preprocessor">#define SSI_ICR_RTIC            0x00000002  </span><span class="comment">// SSI Receive Time-Out Interrupt</span></div>
<div class="line"><a id="l03066" name="l03066"></a><span class="lineno"> 3066</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03067" name="l03067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3e8a8e0bb173b6d757377c4c94379ad"> 3067</a></span><span class="preprocessor">#define SSI_ICR_RORIC           0x00000001  </span><span class="comment">// SSI Receive Overrun Interrupt</span></div>
<div class="line"><a id="l03068" name="l03068"></a><span class="lineno"> 3068</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03069" name="l03069"></a><span class="lineno"> 3069</span> </div>
<div class="line"><a id="l03070" name="l03070"></a><span class="lineno"> 3070</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03071" name="l03071"></a><span class="lineno"> 3071</span><span class="comment">//</span></div>
<div class="line"><a id="l03072" name="l03072"></a><span class="lineno"> 3072</span><span class="comment">// The following are defines for the bit fields in the SSI_O_DMACTL register.</span></div>
<div class="line"><a id="l03073" name="l03073"></a><span class="lineno"> 3073</span><span class="comment">//</span></div>
<div class="line"><a id="l03074" name="l03074"></a><span class="lineno"> 3074</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03075" name="l03075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8b200e1fd3933a38e600075b6016fac"> 3075</a></span><span class="preprocessor">#define SSI_DMACTL_TXDMAE       0x00000002  </span><span class="comment">// Transmit DMA Enable</span></div>
<div class="line"><a id="l03076" name="l03076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8220a9b5a0cddf55cf93a685989b1161"> 3076</a></span><span class="preprocessor">#define SSI_DMACTL_RXDMAE       0x00000001  </span><span class="comment">// Receive DMA Enable</span></div>
<div class="line"><a id="l03077" name="l03077"></a><span class="lineno"> 3077</span> </div>
<div class="line"><a id="l03078" name="l03078"></a><span class="lineno"> 3078</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03079" name="l03079"></a><span class="lineno"> 3079</span><span class="comment">//</span></div>
<div class="line"><a id="l03080" name="l03080"></a><span class="lineno"> 3080</span><span class="comment">// The following are defines for the bit fields in the SSI_O_PP register.</span></div>
<div class="line"><a id="l03081" name="l03081"></a><span class="lineno"> 3081</span><span class="comment">//</span></div>
<div class="line"><a id="l03082" name="l03082"></a><span class="lineno"> 3082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03083" name="l03083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66146248d5d32eddd7f10dc679982df1"> 3083</a></span><span class="preprocessor">#define SSI_PP_FSSHLDFRM        0x00000008  </span><span class="comment">// FSS Hold Frame Capability</span></div>
<div class="line"><a id="l03084" name="l03084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff96fbd6da6b6f4ea41fdd619ae1dddc"> 3084</a></span><span class="preprocessor">#define SSI_PP_MODE_M           0x00000006  </span><span class="comment">// Mode of Operation</span></div>
<div class="line"><a id="l03085" name="l03085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bd3882820b78bb82f143c70ca58f350"> 3085</a></span><span class="preprocessor">#define SSI_PP_MODE_LEGACY      0x00000000  </span><span class="comment">// Legacy SSI mode</span></div>
<div class="line"><a id="l03086" name="l03086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a543c58cdc94562eb5bf840c237905a27"> 3086</a></span><span class="preprocessor">#define SSI_PP_MODE_ADVBI       0x00000002  </span><span class="comment">// Legacy mode, Advanced SSI mode</span></div>
<div class="line"><a id="l03087" name="l03087"></a><span class="lineno"> 3087</span>                                            <span class="comment">// and Bi-SSI mode enabled</span></div>
<div class="line"><a id="l03088" name="l03088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf04017c2a90830b1049f86abd46d60f"> 3088</a></span><span class="preprocessor">#define SSI_PP_MODE_ADVBIQUAD   0x00000004  </span><span class="comment">// Legacy mode, Advanced mode,</span></div>
<div class="line"><a id="l03089" name="l03089"></a><span class="lineno"> 3089</span>                                            <span class="comment">// Bi-SSI and Quad-SSI mode enabled</span></div>
<div class="line"><a id="l03090" name="l03090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b78c2aa1838a0e6abb1b23a7fdb50ae"> 3090</a></span><span class="preprocessor">#define SSI_PP_HSCLK            0x00000001  </span><span class="comment">// High Speed Capability</span></div>
<div class="line"><a id="l03091" name="l03091"></a><span class="lineno"> 3091</span> </div>
<div class="line"><a id="l03092" name="l03092"></a><span class="lineno"> 3092</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03093" name="l03093"></a><span class="lineno"> 3093</span><span class="comment">//</span></div>
<div class="line"><a id="l03094" name="l03094"></a><span class="lineno"> 3094</span><span class="comment">// The following are defines for the bit fields in the SSI_O_CC register.</span></div>
<div class="line"><a id="l03095" name="l03095"></a><span class="lineno"> 3095</span><span class="comment">//</span></div>
<div class="line"><a id="l03096" name="l03096"></a><span class="lineno"> 3096</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03097" name="l03097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10648d28f9051b78571d9a3716559a52"> 3097</a></span><span class="preprocessor">#define SSI_CC_CS_M             0x0000000F  </span><span class="comment">// SSI Baud Clock Source</span></div>
<div class="line"><a id="l03098" name="l03098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb0a8a2406b1bdfba538f2ece794b606"> 3098</a></span><span class="preprocessor">#define SSI_CC_CS_SYSPLL        0x00000000  </span><span class="comment">// System clock (based on clock</span></div>
<div class="line"><a id="l03099" name="l03099"></a><span class="lineno"> 3099</span>                                            <span class="comment">// source and divisor factor)</span></div>
<div class="line"><a id="l03100" name="l03100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afceeabc207fd2cf6f280acdd4c787fba"> 3100</a></span><span class="preprocessor">#define SSI_CC_CS_PIOSC         0x00000005  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l03101" name="l03101"></a><span class="lineno"> 3101</span> </div>
<div class="line"><a id="l03102" name="l03102"></a><span class="lineno"> 3102</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03103" name="l03103"></a><span class="lineno"> 3103</span><span class="comment">//</span></div>
<div class="line"><a id="l03104" name="l03104"></a><span class="lineno"> 3104</span><span class="comment">// The following are defines for the bit fields in the UART_O_DR register.</span></div>
<div class="line"><a id="l03105" name="l03105"></a><span class="lineno"> 3105</span><span class="comment">//</span></div>
<div class="line"><a id="l03106" name="l03106"></a><span class="lineno"> 3106</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03107" name="l03107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addc33d9ca903b5498498845fedcc2406"> 3107</a></span><span class="preprocessor">#define UART_DR_OE              0x00000800  </span><span class="comment">// UART Overrun Error</span></div>
<div class="line"><a id="l03108" name="l03108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8abd67385293e64f5736e5faddc68909"> 3108</a></span><span class="preprocessor">#define UART_DR_BE              0x00000400  </span><span class="comment">// UART Break Error</span></div>
<div class="line"><a id="l03109" name="l03109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ce57f5f6c7670322e73a4156223a03c"> 3109</a></span><span class="preprocessor">#define UART_DR_PE              0x00000200  </span><span class="comment">// UART Parity Error</span></div>
<div class="line"><a id="l03110" name="l03110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a759524d95ccfeb42ae6973ef1e727e92"> 3110</a></span><span class="preprocessor">#define UART_DR_FE              0x00000100  </span><span class="comment">// UART Framing Error</span></div>
<div class="line"><a id="l03111" name="l03111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22aaf05ea69d127eaf6691a66bdbc5ee"> 3111</a></span><span class="preprocessor">#define UART_DR_DATA_M          0x000000FF  </span><span class="comment">// Data Transmitted or Received</span></div>
<div class="line"><a id="l03112" name="l03112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1238f002497a06f1f8b9647e02d905f8"> 3112</a></span><span class="preprocessor">#define UART_DR_DATA_S          0</span></div>
<div class="line"><a id="l03113" name="l03113"></a><span class="lineno"> 3113</span> </div>
<div class="line"><a id="l03114" name="l03114"></a><span class="lineno"> 3114</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03115" name="l03115"></a><span class="lineno"> 3115</span><span class="comment">//</span></div>
<div class="line"><a id="l03116" name="l03116"></a><span class="lineno"> 3116</span><span class="comment">// The following are defines for the bit fields in the UART_O_RSR register.</span></div>
<div class="line"><a id="l03117" name="l03117"></a><span class="lineno"> 3117</span><span class="comment">//</span></div>
<div class="line"><a id="l03118" name="l03118"></a><span class="lineno"> 3118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03119" name="l03119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d66e764b50faba0d5327e912b6d85a3"> 3119</a></span><span class="preprocessor">#define UART_RSR_OE             0x00000008  </span><span class="comment">// UART Overrun Error</span></div>
<div class="line"><a id="l03120" name="l03120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59aa21bf1e8bbec3739106f17e956188"> 3120</a></span><span class="preprocessor">#define UART_RSR_BE             0x00000004  </span><span class="comment">// UART Break Error</span></div>
<div class="line"><a id="l03121" name="l03121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae017de851d1d1433b4b968b74ed4446b"> 3121</a></span><span class="preprocessor">#define UART_RSR_PE             0x00000002  </span><span class="comment">// UART Parity Error</span></div>
<div class="line"><a id="l03122" name="l03122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9663ec3a20819ba90fc7c8e6a3c17cf"> 3122</a></span><span class="preprocessor">#define UART_RSR_FE             0x00000001  </span><span class="comment">// UART Framing Error</span></div>
<div class="line"><a id="l03123" name="l03123"></a><span class="lineno"> 3123</span> </div>
<div class="line"><a id="l03124" name="l03124"></a><span class="lineno"> 3124</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03125" name="l03125"></a><span class="lineno"> 3125</span><span class="comment">//</span></div>
<div class="line"><a id="l03126" name="l03126"></a><span class="lineno"> 3126</span><span class="comment">// The following are defines for the bit fields in the UART_O_ECR register.</span></div>
<div class="line"><a id="l03127" name="l03127"></a><span class="lineno"> 3127</span><span class="comment">//</span></div>
<div class="line"><a id="l03128" name="l03128"></a><span class="lineno"> 3128</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03129" name="l03129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e2fd728c428647e0dd5e4d89b45f28c"> 3129</a></span><span class="preprocessor">#define UART_ECR_DATA_M         0x000000FF  </span><span class="comment">// Error Clear</span></div>
<div class="line"><a id="l03130" name="l03130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15305879106cb8097452efa867da3361"> 3130</a></span><span class="preprocessor">#define UART_ECR_DATA_S         0</span></div>
<div class="line"><a id="l03131" name="l03131"></a><span class="lineno"> 3131</span> </div>
<div class="line"><a id="l03132" name="l03132"></a><span class="lineno"> 3132</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03133" name="l03133"></a><span class="lineno"> 3133</span><span class="comment">//</span></div>
<div class="line"><a id="l03134" name="l03134"></a><span class="lineno"> 3134</span><span class="comment">// The following are defines for the bit fields in the UART_O_FR register.</span></div>
<div class="line"><a id="l03135" name="l03135"></a><span class="lineno"> 3135</span><span class="comment">//</span></div>
<div class="line"><a id="l03136" name="l03136"></a><span class="lineno"> 3136</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03137" name="l03137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb20835dd6fb79b8271e10227e0dc4e8"> 3137</a></span><span class="preprocessor">#define UART_FR_RI              0x00000100  </span><span class="comment">// Ring Indicator</span></div>
<div class="line"><a id="l03138" name="l03138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08ea2055746abf83b7336ae08dd1c92d"> 3138</a></span><span class="preprocessor">#define UART_FR_TXFE            0x00000080  </span><span class="comment">// UART Transmit FIFO Empty</span></div>
<div class="line"><a id="l03139" name="l03139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a842ff6a0449123ede0b5b93425ce902c"> 3139</a></span><span class="preprocessor">#define UART_FR_RXFF            0x00000040  </span><span class="comment">// UART Receive FIFO Full</span></div>
<div class="line"><a id="l03140" name="l03140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f6a08ae8a3005e737005cbd607081b1"> 3140</a></span><span class="preprocessor">#define UART_FR_TXFF            0x00000020  </span><span class="comment">// UART Transmit FIFO Full</span></div>
<div class="line"><a id="l03141" name="l03141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ba067e6425a6c5b5aca79874c549364"> 3141</a></span><span class="preprocessor">#define UART_FR_RXFE            0x00000010  </span><span class="comment">// UART Receive FIFO Empty</span></div>
<div class="line"><a id="l03142" name="l03142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39a3e9403d1914dba75ca838fdc73364"> 3142</a></span><span class="preprocessor">#define UART_FR_BUSY            0x00000008  </span><span class="comment">// UART Busy</span></div>
<div class="line"><a id="l03143" name="l03143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24c4b36cb706e0ea9670ead42b7f3e32"> 3143</a></span><span class="preprocessor">#define UART_FR_DCD             0x00000004  </span><span class="comment">// Data Carrier Detect</span></div>
<div class="line"><a id="l03144" name="l03144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4614bcc7c742e39235c90ad6003611fd"> 3144</a></span><span class="preprocessor">#define UART_FR_DSR             0x00000002  </span><span class="comment">// Data Set Ready</span></div>
<div class="line"><a id="l03145" name="l03145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f708d80e15117726f4faf915fc8c349"> 3145</a></span><span class="preprocessor">#define UART_FR_CTS             0x00000001  </span><span class="comment">// Clear To Send</span></div>
<div class="line"><a id="l03146" name="l03146"></a><span class="lineno"> 3146</span> </div>
<div class="line"><a id="l03147" name="l03147"></a><span class="lineno"> 3147</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03148" name="l03148"></a><span class="lineno"> 3148</span><span class="comment">//</span></div>
<div class="line"><a id="l03149" name="l03149"></a><span class="lineno"> 3149</span><span class="comment">// The following are defines for the bit fields in the UART_O_ILPR register.</span></div>
<div class="line"><a id="l03150" name="l03150"></a><span class="lineno"> 3150</span><span class="comment">//</span></div>
<div class="line"><a id="l03151" name="l03151"></a><span class="lineno"> 3151</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03152" name="l03152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b31bca37f095f00620628f598a53e7b"> 3152</a></span><span class="preprocessor">#define UART_ILPR_ILPDVSR_M     0x000000FF  </span><span class="comment">// IrDA Low-Power Divisor</span></div>
<div class="line"><a id="l03153" name="l03153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a366b9600de152cf525a34e1a53af0116"> 3153</a></span><span class="preprocessor">#define UART_ILPR_ILPDVSR_S     0</span></div>
<div class="line"><a id="l03154" name="l03154"></a><span class="lineno"> 3154</span> </div>
<div class="line"><a id="l03155" name="l03155"></a><span class="lineno"> 3155</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03156" name="l03156"></a><span class="lineno"> 3156</span><span class="comment">//</span></div>
<div class="line"><a id="l03157" name="l03157"></a><span class="lineno"> 3157</span><span class="comment">// The following are defines for the bit fields in the UART_O_IBRD register.</span></div>
<div class="line"><a id="l03158" name="l03158"></a><span class="lineno"> 3158</span><span class="comment">//</span></div>
<div class="line"><a id="l03159" name="l03159"></a><span class="lineno"> 3159</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03160" name="l03160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ace3260bf95c7829602c4912aa6eda9"> 3160</a></span><span class="preprocessor">#define UART_IBRD_DIVINT_M      0x0000FFFF  </span><span class="comment">// Integer Baud-Rate Divisor</span></div>
<div class="line"><a id="l03161" name="l03161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae448b4ac43adabad43d706c24ff963cc"> 3161</a></span><span class="preprocessor">#define UART_IBRD_DIVINT_S      0</span></div>
<div class="line"><a id="l03162" name="l03162"></a><span class="lineno"> 3162</span> </div>
<div class="line"><a id="l03163" name="l03163"></a><span class="lineno"> 3163</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03164" name="l03164"></a><span class="lineno"> 3164</span><span class="comment">//</span></div>
<div class="line"><a id="l03165" name="l03165"></a><span class="lineno"> 3165</span><span class="comment">// The following are defines for the bit fields in the UART_O_FBRD register.</span></div>
<div class="line"><a id="l03166" name="l03166"></a><span class="lineno"> 3166</span><span class="comment">//</span></div>
<div class="line"><a id="l03167" name="l03167"></a><span class="lineno"> 3167</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03168" name="l03168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada8c12af23a427c4e085543c1f06a6cb"> 3168</a></span><span class="preprocessor">#define UART_FBRD_DIVFRAC_M     0x0000003F  </span><span class="comment">// Fractional Baud-Rate Divisor</span></div>
<div class="line"><a id="l03169" name="l03169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7084e060e2194b060761767eacfdf7ca"> 3169</a></span><span class="preprocessor">#define UART_FBRD_DIVFRAC_S     0</span></div>
<div class="line"><a id="l03170" name="l03170"></a><span class="lineno"> 3170</span> </div>
<div class="line"><a id="l03171" name="l03171"></a><span class="lineno"> 3171</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03172" name="l03172"></a><span class="lineno"> 3172</span><span class="comment">//</span></div>
<div class="line"><a id="l03173" name="l03173"></a><span class="lineno"> 3173</span><span class="comment">// The following are defines for the bit fields in the UART_O_LCRH register.</span></div>
<div class="line"><a id="l03174" name="l03174"></a><span class="lineno"> 3174</span><span class="comment">//</span></div>
<div class="line"><a id="l03175" name="l03175"></a><span class="lineno"> 3175</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03176" name="l03176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44c6291aea20dfcb8d75fc9d47c1ee10"> 3176</a></span><span class="preprocessor">#define UART_LCRH_SPS           0x00000080  </span><span class="comment">// UART Stick Parity Select</span></div>
<div class="line"><a id="l03177" name="l03177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56360a8705e6e82d4937a20972b82d69"> 3177</a></span><span class="preprocessor">#define UART_LCRH_WLEN_M        0x00000060  </span><span class="comment">// UART Word Length</span></div>
<div class="line"><a id="l03178" name="l03178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b26de9efce73ee468f7060ef685bf85"> 3178</a></span><span class="preprocessor">#define UART_LCRH_WLEN_5        0x00000000  </span><span class="comment">// 5 bits (default)</span></div>
<div class="line"><a id="l03179" name="l03179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6458da85c7d1c15e3f1b6a70893ab906"> 3179</a></span><span class="preprocessor">#define UART_LCRH_WLEN_6        0x00000020  </span><span class="comment">// 6 bits</span></div>
<div class="line"><a id="l03180" name="l03180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c312edc8c30df376cbb7a702d799c12"> 3180</a></span><span class="preprocessor">#define UART_LCRH_WLEN_7        0x00000040  </span><span class="comment">// 7 bits</span></div>
<div class="line"><a id="l03181" name="l03181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0e27af519dfbffe6d6a50942bdf30f7"> 3181</a></span><span class="preprocessor">#define UART_LCRH_WLEN_8        0x00000060  </span><span class="comment">// 8 bits</span></div>
<div class="line"><a id="l03182" name="l03182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac63fc7bdadb98a24125de76e1468510e"> 3182</a></span><span class="preprocessor">#define UART_LCRH_FEN           0x00000010  </span><span class="comment">// UART Enable FIFOs</span></div>
<div class="line"><a id="l03183" name="l03183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3aa637fc03bb39a175932d19c48e2e5b"> 3183</a></span><span class="preprocessor">#define UART_LCRH_STP2          0x00000008  </span><span class="comment">// UART Two Stop Bits Select</span></div>
<div class="line"><a id="l03184" name="l03184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff1a8a6c54483dbf84d1902397d47b7b"> 3184</a></span><span class="preprocessor">#define UART_LCRH_EPS           0x00000004  </span><span class="comment">// UART Even Parity Select</span></div>
<div class="line"><a id="l03185" name="l03185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1d5a9b375d10c260bf2e7b85bcbfe0b"> 3185</a></span><span class="preprocessor">#define UART_LCRH_PEN           0x00000002  </span><span class="comment">// UART Parity Enable</span></div>
<div class="line"><a id="l03186" name="l03186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80da31de1b31f9d4cd25906e43a9a919"> 3186</a></span><span class="preprocessor">#define UART_LCRH_BRK           0x00000001  </span><span class="comment">// UART Send Break</span></div>
<div class="line"><a id="l03187" name="l03187"></a><span class="lineno"> 3187</span> </div>
<div class="line"><a id="l03188" name="l03188"></a><span class="lineno"> 3188</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03189" name="l03189"></a><span class="lineno"> 3189</span><span class="comment">//</span></div>
<div class="line"><a id="l03190" name="l03190"></a><span class="lineno"> 3190</span><span class="comment">// The following are defines for the bit fields in the UART_O_CTL register.</span></div>
<div class="line"><a id="l03191" name="l03191"></a><span class="lineno"> 3191</span><span class="comment">//</span></div>
<div class="line"><a id="l03192" name="l03192"></a><span class="lineno"> 3192</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03193" name="l03193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25c8b58bfb4a36de3f897c2863888856"> 3193</a></span><span class="preprocessor">#define UART_CTL_CTSEN          0x00008000  </span><span class="comment">// Enable Clear To Send</span></div>
<div class="line"><a id="l03194" name="l03194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75a515e952135c324c71b86c1c39991c"> 3194</a></span><span class="preprocessor">#define UART_CTL_RTSEN          0x00004000  </span><span class="comment">// Enable Request to Send</span></div>
<div class="line"><a id="l03195" name="l03195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa4cdce464b8d60caafc85a577cc2d4"> 3195</a></span><span class="preprocessor">#define UART_CTL_RTS            0x00000800  </span><span class="comment">// Request to Send</span></div>
<div class="line"><a id="l03196" name="l03196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64e1cffe33d4ea911bf3f32bf6baf584"> 3196</a></span><span class="preprocessor">#define UART_CTL_DTR            0x00000400  </span><span class="comment">// Data Terminal Ready</span></div>
<div class="line"><a id="l03197" name="l03197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d522022557e403572e518db25b3cf5c"> 3197</a></span><span class="preprocessor">#define UART_CTL_RXE            0x00000200  </span><span class="comment">// UART Receive Enable</span></div>
<div class="line"><a id="l03198" name="l03198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac81859db681e3918f88e0f7aea596a06"> 3198</a></span><span class="preprocessor">#define UART_CTL_TXE            0x00000100  </span><span class="comment">// UART Transmit Enable</span></div>
<div class="line"><a id="l03199" name="l03199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6ac64f4d5b8d6377bfd1d3799813710"> 3199</a></span><span class="preprocessor">#define UART_CTL_LBE            0x00000080  </span><span class="comment">// UART Loop Back Enable</span></div>
<div class="line"><a id="l03200" name="l03200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e25d885a9f3a9afed6cae6cbda20273"> 3200</a></span><span class="preprocessor">#define UART_CTL_HSE            0x00000020  </span><span class="comment">// High-Speed Enable</span></div>
<div class="line"><a id="l03201" name="l03201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94ba876fdc237d15d664750dc8035264"> 3201</a></span><span class="preprocessor">#define UART_CTL_EOT            0x00000010  </span><span class="comment">// End of Transmission</span></div>
<div class="line"><a id="l03202" name="l03202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1df1c7e40e3fb26b09e99f3a15105f6"> 3202</a></span><span class="preprocessor">#define UART_CTL_SMART          0x00000008  </span><span class="comment">// ISO 7816 Smart Card Support</span></div>
<div class="line"><a id="l03203" name="l03203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabde3e1386574ce4f971c731fe5cd478"> 3203</a></span><span class="preprocessor">#define UART_CTL_SIRLP          0x00000004  </span><span class="comment">// UART SIR Low-Power Mode</span></div>
<div class="line"><a id="l03204" name="l03204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b9bcd2c0a0180f3a61c1aa0afa36697"> 3204</a></span><span class="preprocessor">#define UART_CTL_SIREN          0x00000002  </span><span class="comment">// UART SIR Enable</span></div>
<div class="line"><a id="l03205" name="l03205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d170d515d0d3082a4a4720c2a8c4fde"> 3205</a></span><span class="preprocessor">#define UART_CTL_UARTEN         0x00000001  </span><span class="comment">// UART Enable</span></div>
<div class="line"><a id="l03206" name="l03206"></a><span class="lineno"> 3206</span> </div>
<div class="line"><a id="l03207" name="l03207"></a><span class="lineno"> 3207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03208" name="l03208"></a><span class="lineno"> 3208</span><span class="comment">//</span></div>
<div class="line"><a id="l03209" name="l03209"></a><span class="lineno"> 3209</span><span class="comment">// The following are defines for the bit fields in the UART_O_IFLS register.</span></div>
<div class="line"><a id="l03210" name="l03210"></a><span class="lineno"> 3210</span><span class="comment">//</span></div>
<div class="line"><a id="l03211" name="l03211"></a><span class="lineno"> 3211</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03212" name="l03212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab59634e01aae08d0f8e4dfc07d3e4f2a"> 3212</a></span><span class="preprocessor">#define UART_IFLS_RX_M          0x00000038  </span><span class="comment">// UART Receive Interrupt FIFO</span></div>
<div class="line"><a id="l03213" name="l03213"></a><span class="lineno"> 3213</span>                                            <span class="comment">// Level Select</span></div>
<div class="line"><a id="l03214" name="l03214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4900202b2ff31ed0a12b5742dbc24bf"> 3214</a></span><span class="preprocessor">#define UART_IFLS_RX1_8         0x00000000  </span><span class="comment">// RX FIFO &gt;= 1/8 full</span></div>
<div class="line"><a id="l03215" name="l03215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e52819e38918fe902ea64e3c3eaaa24"> 3215</a></span><span class="preprocessor">#define UART_IFLS_RX2_8         0x00000008  </span><span class="comment">// RX FIFO &gt;= 1/4 full</span></div>
<div class="line"><a id="l03216" name="l03216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1daffda1d572d2e0ab26a61e1a7586a6"> 3216</a></span><span class="preprocessor">#define UART_IFLS_RX4_8         0x00000010  </span><span class="comment">// RX FIFO &gt;= 1/2 full (default)</span></div>
<div class="line"><a id="l03217" name="l03217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb827d5cbe37db0d49df5c2a1ff10c52"> 3217</a></span><span class="preprocessor">#define UART_IFLS_RX6_8         0x00000018  </span><span class="comment">// RX FIFO &gt;= 3/4 full</span></div>
<div class="line"><a id="l03218" name="l03218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a130ca29814118526aed223296348e951"> 3218</a></span><span class="preprocessor">#define UART_IFLS_RX7_8         0x00000020  </span><span class="comment">// RX FIFO &gt;= 7/8 full</span></div>
<div class="line"><a id="l03219" name="l03219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34d7f62cc93dc2490604bcf4e6afcb1f"> 3219</a></span><span class="preprocessor">#define UART_IFLS_TX_M          0x00000007  </span><span class="comment">// UART Transmit Interrupt FIFO</span></div>
<div class="line"><a id="l03220" name="l03220"></a><span class="lineno"> 3220</span>                                            <span class="comment">// Level Select</span></div>
<div class="line"><a id="l03221" name="l03221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5b9a2117068af5a87a9897487100b18"> 3221</a></span><span class="preprocessor">#define UART_IFLS_TX1_8         0x00000000  </span><span class="comment">// TX FIFO &lt;= 1/8 full</span></div>
<div class="line"><a id="l03222" name="l03222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a047badc38e4a7f3cd80fd8f8d652080f"> 3222</a></span><span class="preprocessor">#define UART_IFLS_TX2_8         0x00000001  </span><span class="comment">// TX FIFO &lt;= 1/4 full</span></div>
<div class="line"><a id="l03223" name="l03223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac74dc6ca9e964467043b0a884e2cc497"> 3223</a></span><span class="preprocessor">#define UART_IFLS_TX4_8         0x00000002  </span><span class="comment">// TX FIFO &lt;= 1/2 full (default)</span></div>
<div class="line"><a id="l03224" name="l03224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a436bb4f6fc96c00ab01eedb2e70cf271"> 3224</a></span><span class="preprocessor">#define UART_IFLS_TX6_8         0x00000003  </span><span class="comment">// TX FIFO &lt;= 3/4 full</span></div>
<div class="line"><a id="l03225" name="l03225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29245e96e6204fa081642971ee65e103"> 3225</a></span><span class="preprocessor">#define UART_IFLS_TX7_8         0x00000004  </span><span class="comment">// TX FIFO &lt;= 7/8 full</span></div>
<div class="line"><a id="l03226" name="l03226"></a><span class="lineno"> 3226</span> </div>
<div class="line"><a id="l03227" name="l03227"></a><span class="lineno"> 3227</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03228" name="l03228"></a><span class="lineno"> 3228</span><span class="comment">//</span></div>
<div class="line"><a id="l03229" name="l03229"></a><span class="lineno"> 3229</span><span class="comment">// The following are defines for the bit fields in the UART_O_IM register.</span></div>
<div class="line"><a id="l03230" name="l03230"></a><span class="lineno"> 3230</span><span class="comment">//</span></div>
<div class="line"><a id="l03231" name="l03231"></a><span class="lineno"> 3231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03232" name="l03232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7cdfb466bdcdca013330f32f1deb831"> 3232</a></span><span class="preprocessor">#define UART_IM_DMATXIM         0x00020000  </span><span class="comment">// Transmit DMA Interrupt Mask</span></div>
<div class="line"><a id="l03233" name="l03233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0ac6c64e7b53dca4dad4c08ed8c6109"> 3233</a></span><span class="preprocessor">#define UART_IM_DMARXIM         0x00010000  </span><span class="comment">// Receive DMA Interrupt Mask</span></div>
<div class="line"><a id="l03234" name="l03234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7a05ad05d5e3ba626aa112f6572a83c"> 3234</a></span><span class="preprocessor">#define UART_IM_9BITIM          0x00001000  </span><span class="comment">// 9-Bit Mode Interrupt Mask</span></div>
<div class="line"><a id="l03235" name="l03235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc6117ccb557810da1d9d0fe37e4317f"> 3235</a></span><span class="preprocessor">#define UART_IM_EOTIM           0x00000800  </span><span class="comment">// End of Transmission Interrupt</span></div>
<div class="line"><a id="l03236" name="l03236"></a><span class="lineno"> 3236</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03237" name="l03237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31eb54dcaa6a8b8f0cfa9b2546ecf90a"> 3237</a></span><span class="preprocessor">#define UART_IM_OEIM            0x00000400  </span><span class="comment">// UART Overrun Error Interrupt</span></div>
<div class="line"><a id="l03238" name="l03238"></a><span class="lineno"> 3238</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03239" name="l03239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46f192668edb0a97e140d59d561f8018"> 3239</a></span><span class="preprocessor">#define UART_IM_BEIM            0x00000200  </span><span class="comment">// UART Break Error Interrupt Mask</span></div>
<div class="line"><a id="l03240" name="l03240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82fb24baaca8bb73091c345efce113ba"> 3240</a></span><span class="preprocessor">#define UART_IM_PEIM            0x00000100  </span><span class="comment">// UART Parity Error Interrupt Mask</span></div>
<div class="line"><a id="l03241" name="l03241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1bc63532f94fa71e77b820c211642e9"> 3241</a></span><span class="preprocessor">#define UART_IM_FEIM            0x00000080  </span><span class="comment">// UART Framing Error Interrupt</span></div>
<div class="line"><a id="l03242" name="l03242"></a><span class="lineno"> 3242</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03243" name="l03243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a527c259858bfb707366288c0469c38e2"> 3243</a></span><span class="preprocessor">#define UART_IM_RTIM            0x00000040  </span><span class="comment">// UART Receive Time-Out Interrupt</span></div>
<div class="line"><a id="l03244" name="l03244"></a><span class="lineno"> 3244</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03245" name="l03245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a390d47a4075123384c44717159d4bd"> 3245</a></span><span class="preprocessor">#define UART_IM_TXIM            0x00000020  </span><span class="comment">// UART Transmit Interrupt Mask</span></div>
<div class="line"><a id="l03246" name="l03246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abad98dd5a214f571cb0dca49383fed17"> 3246</a></span><span class="preprocessor">#define UART_IM_RXIM            0x00000010  </span><span class="comment">// UART Receive Interrupt Mask</span></div>
<div class="line"><a id="l03247" name="l03247"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ef308e1cff2b3ddd6ae4c2bb0c85bc1"> 3247</a></span><span class="preprocessor">#define UART_IM_DSRMIM          0x00000008  </span><span class="comment">// UART Data Set Ready Modem</span></div>
<div class="line"><a id="l03248" name="l03248"></a><span class="lineno"> 3248</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l03249" name="l03249"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd8110726b914743273dd0328813e87c"> 3249</a></span><span class="preprocessor">#define UART_IM_DCDMIM          0x00000004  </span><span class="comment">// UART Data Carrier Detect Modem</span></div>
<div class="line"><a id="l03250" name="l03250"></a><span class="lineno"> 3250</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l03251" name="l03251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6074fe2122c83eea06b72ba0e201cf3"> 3251</a></span><span class="preprocessor">#define UART_IM_CTSMIM          0x00000002  </span><span class="comment">// UART Clear to Send Modem</span></div>
<div class="line"><a id="l03252" name="l03252"></a><span class="lineno"> 3252</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l03253" name="l03253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace4a07ed63028cd83d76716aa6e9b094"> 3253</a></span><span class="preprocessor">#define UART_IM_RIMIM           0x00000001  </span><span class="comment">// UART Ring Indicator Modem</span></div>
<div class="line"><a id="l03254" name="l03254"></a><span class="lineno"> 3254</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l03255" name="l03255"></a><span class="lineno"> 3255</span> </div>
<div class="line"><a id="l03256" name="l03256"></a><span class="lineno"> 3256</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03257" name="l03257"></a><span class="lineno"> 3257</span><span class="comment">//</span></div>
<div class="line"><a id="l03258" name="l03258"></a><span class="lineno"> 3258</span><span class="comment">// The following are defines for the bit fields in the UART_O_RIS register.</span></div>
<div class="line"><a id="l03259" name="l03259"></a><span class="lineno"> 3259</span><span class="comment">//</span></div>
<div class="line"><a id="l03260" name="l03260"></a><span class="lineno"> 3260</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03261" name="l03261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8efe969d52fd1738dcb067dd2753810"> 3261</a></span><span class="preprocessor">#define UART_RIS_DMATXRIS       0x00020000  </span><span class="comment">// Transmit DMA Raw Interrupt</span></div>
<div class="line"><a id="l03262" name="l03262"></a><span class="lineno"> 3262</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03263" name="l03263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a339ffb8c5a0455e6a0dd93b9e5cc74dc"> 3263</a></span><span class="preprocessor">#define UART_RIS_DMARXRIS       0x00010000  </span><span class="comment">// Receive DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l03264" name="l03264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac993291b0a49a03a48d1c3c284aee533"> 3264</a></span><span class="preprocessor">#define UART_RIS_9BITRIS        0x00001000  </span><span class="comment">// 9-Bit Mode Raw Interrupt Status</span></div>
<div class="line"><a id="l03265" name="l03265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57a2b0eb206804f1c2324366f8a04c8a"> 3265</a></span><span class="preprocessor">#define UART_RIS_EOTRIS         0x00000800  </span><span class="comment">// End of Transmission Raw</span></div>
<div class="line"><a id="l03266" name="l03266"></a><span class="lineno"> 3266</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03267" name="l03267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11d8e1b1aba3ace167d233a5d09b7fca"> 3267</a></span><span class="preprocessor">#define UART_RIS_OERIS          0x00000400  </span><span class="comment">// UART Overrun Error Raw Interrupt</span></div>
<div class="line"><a id="l03268" name="l03268"></a><span class="lineno"> 3268</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03269" name="l03269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a303312aa60ec145d3c5d780a75a05f40"> 3269</a></span><span class="preprocessor">#define UART_RIS_BERIS          0x00000200  </span><span class="comment">// UART Break Error Raw Interrupt</span></div>
<div class="line"><a id="l03270" name="l03270"></a><span class="lineno"> 3270</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03271" name="l03271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2246a028ff7429bcddfdc9735a9a7481"> 3271</a></span><span class="preprocessor">#define UART_RIS_PERIS          0x00000100  </span><span class="comment">// UART Parity Error Raw Interrupt</span></div>
<div class="line"><a id="l03272" name="l03272"></a><span class="lineno"> 3272</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03273" name="l03273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe6a00b730c17b146b148fdc5013a786"> 3273</a></span><span class="preprocessor">#define UART_RIS_FERIS          0x00000080  </span><span class="comment">// UART Framing Error Raw Interrupt</span></div>
<div class="line"><a id="l03274" name="l03274"></a><span class="lineno"> 3274</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03275" name="l03275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b0800b96f3dba1a382944049fe752de"> 3275</a></span><span class="preprocessor">#define UART_RIS_RTRIS          0x00000040  </span><span class="comment">// UART Receive Time-Out Raw</span></div>
<div class="line"><a id="l03276" name="l03276"></a><span class="lineno"> 3276</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03277" name="l03277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a015712c3da86b67df5d3476b916c7d5a"> 3277</a></span><span class="preprocessor">#define UART_RIS_TXRIS          0x00000020  </span><span class="comment">// UART Transmit Raw Interrupt</span></div>
<div class="line"><a id="l03278" name="l03278"></a><span class="lineno"> 3278</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03279" name="l03279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5316f24cbc5dfe26fdb08fb554d36e4c"> 3279</a></span><span class="preprocessor">#define UART_RIS_RXRIS          0x00000010  </span><span class="comment">// UART Receive Raw Interrupt</span></div>
<div class="line"><a id="l03280" name="l03280"></a><span class="lineno"> 3280</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03281" name="l03281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1e640710c7bb7d547ba1fbc01e9dfa4"> 3281</a></span><span class="preprocessor">#define UART_RIS_DSRRIS         0x00000008  </span><span class="comment">// UART Data Set Ready Modem Raw</span></div>
<div class="line"><a id="l03282" name="l03282"></a><span class="lineno"> 3282</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03283" name="l03283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ed9ab1103bebad89bdfd97367d3c40f"> 3283</a></span><span class="preprocessor">#define UART_RIS_DCDRIS         0x00000004  </span><span class="comment">// UART Data Carrier Detect Modem</span></div>
<div class="line"><a id="l03284" name="l03284"></a><span class="lineno"> 3284</span>                                            <span class="comment">// Raw Interrupt Status</span></div>
<div class="line"><a id="l03285" name="l03285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae69f897d7b1b83d511226c5220a69e6e"> 3285</a></span><span class="preprocessor">#define UART_RIS_CTSRIS         0x00000002  </span><span class="comment">// UART Clear to Send Modem Raw</span></div>
<div class="line"><a id="l03286" name="l03286"></a><span class="lineno"> 3286</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03287" name="l03287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83b28652a3ba759e94aba7c23c99b8fd"> 3287</a></span><span class="preprocessor">#define UART_RIS_RIRIS          0x00000001  </span><span class="comment">// UART Ring Indicator Modem Raw</span></div>
<div class="line"><a id="l03288" name="l03288"></a><span class="lineno"> 3288</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03289" name="l03289"></a><span class="lineno"> 3289</span> </div>
<div class="line"><a id="l03290" name="l03290"></a><span class="lineno"> 3290</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03291" name="l03291"></a><span class="lineno"> 3291</span><span class="comment">//</span></div>
<div class="line"><a id="l03292" name="l03292"></a><span class="lineno"> 3292</span><span class="comment">// The following are defines for the bit fields in the UART_O_MIS register.</span></div>
<div class="line"><a id="l03293" name="l03293"></a><span class="lineno"> 3293</span><span class="comment">//</span></div>
<div class="line"><a id="l03294" name="l03294"></a><span class="lineno"> 3294</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03295" name="l03295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad94a61a9aa8991c9cf8a08a2146423ba"> 3295</a></span><span class="preprocessor">#define UART_MIS_DMATXMIS       0x00020000  </span><span class="comment">// Transmit DMA Masked Interrupt</span></div>
<div class="line"><a id="l03296" name="l03296"></a><span class="lineno"> 3296</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03297" name="l03297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff3a828d90cf6a3d441bddf1c8cf3f8f"> 3297</a></span><span class="preprocessor">#define UART_MIS_DMARXMIS       0x00010000  </span><span class="comment">// Receive DMA Masked Interrupt</span></div>
<div class="line"><a id="l03298" name="l03298"></a><span class="lineno"> 3298</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03299" name="l03299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecab4cb8f156356b50b738ab7c7ebeb7"> 3299</a></span><span class="preprocessor">#define UART_MIS_9BITMIS        0x00001000  </span><span class="comment">// 9-Bit Mode Masked Interrupt</span></div>
<div class="line"><a id="l03300" name="l03300"></a><span class="lineno"> 3300</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03301" name="l03301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d0d07ec6deefc0bd9458e326777c134"> 3301</a></span><span class="preprocessor">#define UART_MIS_EOTMIS         0x00000800  </span><span class="comment">// End of Transmission Masked</span></div>
<div class="line"><a id="l03302" name="l03302"></a><span class="lineno"> 3302</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03303" name="l03303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedbd4da61074ef1d9dca18fab28e759a"> 3303</a></span><span class="preprocessor">#define UART_MIS_OEMIS          0x00000400  </span><span class="comment">// UART Overrun Error Masked</span></div>
<div class="line"><a id="l03304" name="l03304"></a><span class="lineno"> 3304</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03305" name="l03305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa556f30b086326cae5664fcd21828f89"> 3305</a></span><span class="preprocessor">#define UART_MIS_BEMIS          0x00000200  </span><span class="comment">// UART Break Error Masked</span></div>
<div class="line"><a id="l03306" name="l03306"></a><span class="lineno"> 3306</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03307" name="l03307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a673bd27ed474a3a027a064f7e085c3"> 3307</a></span><span class="preprocessor">#define UART_MIS_PEMIS          0x00000100  </span><span class="comment">// UART Parity Error Masked</span></div>
<div class="line"><a id="l03308" name="l03308"></a><span class="lineno"> 3308</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03309" name="l03309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78e27e0733dcfe5b63508668d8f16003"> 3309</a></span><span class="preprocessor">#define UART_MIS_FEMIS          0x00000080  </span><span class="comment">// UART Framing Error Masked</span></div>
<div class="line"><a id="l03310" name="l03310"></a><span class="lineno"> 3310</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03311" name="l03311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a204c9da24bd07516220e8d42604e0fbc"> 3311</a></span><span class="preprocessor">#define UART_MIS_RTMIS          0x00000040  </span><span class="comment">// UART Receive Time-Out Masked</span></div>
<div class="line"><a id="l03312" name="l03312"></a><span class="lineno"> 3312</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03313" name="l03313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60d34063d4ba4c39b7068b4211a5fb65"> 3313</a></span><span class="preprocessor">#define UART_MIS_TXMIS          0x00000020  </span><span class="comment">// UART Transmit Masked Interrupt</span></div>
<div class="line"><a id="l03314" name="l03314"></a><span class="lineno"> 3314</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03315" name="l03315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51ffb88d9f19dcc1852cdd09cae56a49"> 3315</a></span><span class="preprocessor">#define UART_MIS_RXMIS          0x00000010  </span><span class="comment">// UART Receive Masked Interrupt</span></div>
<div class="line"><a id="l03316" name="l03316"></a><span class="lineno"> 3316</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03317" name="l03317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa329f8b2662870a49fb94ddb364ddf2e"> 3317</a></span><span class="preprocessor">#define UART_MIS_DSRMIS         0x00000008  </span><span class="comment">// UART Data Set Ready Modem Masked</span></div>
<div class="line"><a id="l03318" name="l03318"></a><span class="lineno"> 3318</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03319" name="l03319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5cf7eb28c6d168a4062d25ee32ada391"> 3319</a></span><span class="preprocessor">#define UART_MIS_DCDMIS         0x00000004  </span><span class="comment">// UART Data Carrier Detect Modem</span></div>
<div class="line"><a id="l03320" name="l03320"></a><span class="lineno"> 3320</span>                                            <span class="comment">// Masked Interrupt Status</span></div>
<div class="line"><a id="l03321" name="l03321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e08cdd4220d37ffaf4fbc8ca6fe007a"> 3321</a></span><span class="preprocessor">#define UART_MIS_CTSMIS         0x00000002  </span><span class="comment">// UART Clear to Send Modem Masked</span></div>
<div class="line"><a id="l03322" name="l03322"></a><span class="lineno"> 3322</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03323" name="l03323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abeeb9ee047b8b0086ecbe987e6fe34fe"> 3323</a></span><span class="preprocessor">#define UART_MIS_RIMIS          0x00000001  </span><span class="comment">// UART Ring Indicator Modem Masked</span></div>
<div class="line"><a id="l03324" name="l03324"></a><span class="lineno"> 3324</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03325" name="l03325"></a><span class="lineno"> 3325</span> </div>
<div class="line"><a id="l03326" name="l03326"></a><span class="lineno"> 3326</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03327" name="l03327"></a><span class="lineno"> 3327</span><span class="comment">//</span></div>
<div class="line"><a id="l03328" name="l03328"></a><span class="lineno"> 3328</span><span class="comment">// The following are defines for the bit fields in the UART_O_ICR register.</span></div>
<div class="line"><a id="l03329" name="l03329"></a><span class="lineno"> 3329</span><span class="comment">//</span></div>
<div class="line"><a id="l03330" name="l03330"></a><span class="lineno"> 3330</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03331" name="l03331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add6cfcee54a158ed2029bb769db57d45"> 3331</a></span><span class="preprocessor">#define UART_ICR_DMATXIC        0x00020000  </span><span class="comment">// Transmit DMA Interrupt Clear</span></div>
<div class="line"><a id="l03332" name="l03332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74cccd514b48c5216df219edec3c3c51"> 3332</a></span><span class="preprocessor">#define UART_ICR_DMARXIC        0x00010000  </span><span class="comment">// Receive DMA Interrupt Clear</span></div>
<div class="line"><a id="l03333" name="l03333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae190da998a2ce08bda3268bd74d05625"> 3333</a></span><span class="preprocessor">#define UART_ICR_9BITIC         0x00001000  </span><span class="comment">// 9-Bit Mode Interrupt Clear</span></div>
<div class="line"><a id="l03334" name="l03334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82f702323f6fcbe3bcf10bbdd9f2fe1d"> 3334</a></span><span class="preprocessor">#define UART_ICR_EOTIC          0x00000800  </span><span class="comment">// End of Transmission Interrupt</span></div>
<div class="line"><a id="l03335" name="l03335"></a><span class="lineno"> 3335</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03336" name="l03336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2702ef112b66762428860496a17d5ac7"> 3336</a></span><span class="preprocessor">#define UART_ICR_OEIC           0x00000400  </span><span class="comment">// Overrun Error Interrupt Clear</span></div>
<div class="line"><a id="l03337" name="l03337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7871455810b637d6dabd49f93e9f938"> 3337</a></span><span class="preprocessor">#define UART_ICR_BEIC           0x00000200  </span><span class="comment">// Break Error Interrupt Clear</span></div>
<div class="line"><a id="l03338" name="l03338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cab3fec193ca085929fb647fb172a51"> 3338</a></span><span class="preprocessor">#define UART_ICR_PEIC           0x00000100  </span><span class="comment">// Parity Error Interrupt Clear</span></div>
<div class="line"><a id="l03339" name="l03339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfd4c00cc220a03cf93ea650992ac74c"> 3339</a></span><span class="preprocessor">#define UART_ICR_FEIC           0x00000080  </span><span class="comment">// Framing Error Interrupt Clear</span></div>
<div class="line"><a id="l03340" name="l03340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65814d8aaa727ed2aa9405f9e4dbed93"> 3340</a></span><span class="preprocessor">#define UART_ICR_RTIC           0x00000040  </span><span class="comment">// Receive Time-Out Interrupt Clear</span></div>
<div class="line"><a id="l03341" name="l03341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3da8a34e068343959956f8bb62be16b"> 3341</a></span><span class="preprocessor">#define UART_ICR_TXIC           0x00000020  </span><span class="comment">// Transmit Interrupt Clear</span></div>
<div class="line"><a id="l03342" name="l03342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55a9e3dbecd089ab7e2859a62a1227ed"> 3342</a></span><span class="preprocessor">#define UART_ICR_RXIC           0x00000010  </span><span class="comment">// Receive Interrupt Clear</span></div>
<div class="line"><a id="l03343" name="l03343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae76269b9ed0f6aac0954d6143f483b08"> 3343</a></span><span class="preprocessor">#define UART_ICR_DSRMIC         0x00000008  </span><span class="comment">// UART Data Set Ready Modem</span></div>
<div class="line"><a id="l03344" name="l03344"></a><span class="lineno"> 3344</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l03345" name="l03345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ee0eb1ca1a80356fa594512941fa192"> 3345</a></span><span class="preprocessor">#define UART_ICR_DCDMIC         0x00000004  </span><span class="comment">// UART Data Carrier Detect Modem</span></div>
<div class="line"><a id="l03346" name="l03346"></a><span class="lineno"> 3346</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l03347" name="l03347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a19b6e05f231db89b0bcb70b63f812c"> 3347</a></span><span class="preprocessor">#define UART_ICR_CTSMIC         0x00000002  </span><span class="comment">// UART Clear to Send Modem</span></div>
<div class="line"><a id="l03348" name="l03348"></a><span class="lineno"> 3348</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l03349" name="l03349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a871ce693d830152fbe1f5e78bff0f490"> 3349</a></span><span class="preprocessor">#define UART_ICR_RIMIC          0x00000001  </span><span class="comment">// UART Ring Indicator Modem</span></div>
<div class="line"><a id="l03350" name="l03350"></a><span class="lineno"> 3350</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l03351" name="l03351"></a><span class="lineno"> 3351</span> </div>
<div class="line"><a id="l03352" name="l03352"></a><span class="lineno"> 3352</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03353" name="l03353"></a><span class="lineno"> 3353</span><span class="comment">//</span></div>
<div class="line"><a id="l03354" name="l03354"></a><span class="lineno"> 3354</span><span class="comment">// The following are defines for the bit fields in the UART_O_DMACTL register.</span></div>
<div class="line"><a id="l03355" name="l03355"></a><span class="lineno"> 3355</span><span class="comment">//</span></div>
<div class="line"><a id="l03356" name="l03356"></a><span class="lineno"> 3356</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03357" name="l03357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1fd3871951b17e306c5e616f0c131a0"> 3357</a></span><span class="preprocessor">#define UART_DMACTL_DMAERR      0x00000004  </span><span class="comment">// DMA on Error</span></div>
<div class="line"><a id="l03358" name="l03358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a237d4a08c2819e668fb7d7fb5ad308cd"> 3358</a></span><span class="preprocessor">#define UART_DMACTL_TXDMAE      0x00000002  </span><span class="comment">// Transmit DMA Enable</span></div>
<div class="line"><a id="l03359" name="l03359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad01fa53a8abced4fbc821b3c34289d1a"> 3359</a></span><span class="preprocessor">#define UART_DMACTL_RXDMAE      0x00000001  </span><span class="comment">// Receive DMA Enable</span></div>
<div class="line"><a id="l03360" name="l03360"></a><span class="lineno"> 3360</span> </div>
<div class="line"><a id="l03361" name="l03361"></a><span class="lineno"> 3361</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03362" name="l03362"></a><span class="lineno"> 3362</span><span class="comment">//</span></div>
<div class="line"><a id="l03363" name="l03363"></a><span class="lineno"> 3363</span><span class="comment">// The following are defines for the bit fields in the UART_O_9BITADDR</span></div>
<div class="line"><a id="l03364" name="l03364"></a><span class="lineno"> 3364</span><span class="comment">// register.</span></div>
<div class="line"><a id="l03365" name="l03365"></a><span class="lineno"> 3365</span><span class="comment">//</span></div>
<div class="line"><a id="l03366" name="l03366"></a><span class="lineno"> 3366</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03367" name="l03367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ae21303cb490bce801c9984dd81f379"> 3367</a></span><span class="preprocessor">#define UART_9BITADDR_9BITEN    0x00008000  </span><span class="comment">// Enable 9-Bit Mode</span></div>
<div class="line"><a id="l03368" name="l03368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a920261f1340cb7390a55cd84a4dc7f4f"> 3368</a></span><span class="preprocessor">#define UART_9BITADDR_ADDR_M    0x000000FF  </span><span class="comment">// Self Address for 9-Bit Mode</span></div>
<div class="line"><a id="l03369" name="l03369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad428090a39dab5b15e65f8ae96b1aaa"> 3369</a></span><span class="preprocessor">#define UART_9BITADDR_ADDR_S    0</span></div>
<div class="line"><a id="l03370" name="l03370"></a><span class="lineno"> 3370</span> </div>
<div class="line"><a id="l03371" name="l03371"></a><span class="lineno"> 3371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03372" name="l03372"></a><span class="lineno"> 3372</span><span class="comment">//</span></div>
<div class="line"><a id="l03373" name="l03373"></a><span class="lineno"> 3373</span><span class="comment">// The following are defines for the bit fields in the UART_O_9BITAMASK</span></div>
<div class="line"><a id="l03374" name="l03374"></a><span class="lineno"> 3374</span><span class="comment">// register.</span></div>
<div class="line"><a id="l03375" name="l03375"></a><span class="lineno"> 3375</span><span class="comment">//</span></div>
<div class="line"><a id="l03376" name="l03376"></a><span class="lineno"> 3376</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03377" name="l03377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd0637e9bd87f2215ac7adf83c019f58"> 3377</a></span><span class="preprocessor">#define UART_9BITAMASK_MASK_M   0x000000FF  </span><span class="comment">// Self Address Mask for 9-Bit Mode</span></div>
<div class="line"><a id="l03378" name="l03378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acad9f4cdd94a76e581d4a1927a5e82af"> 3378</a></span><span class="preprocessor">#define UART_9BITAMASK_MASK_S   0</span></div>
<div class="line"><a id="l03379" name="l03379"></a><span class="lineno"> 3379</span> </div>
<div class="line"><a id="l03380" name="l03380"></a><span class="lineno"> 3380</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03381" name="l03381"></a><span class="lineno"> 3381</span><span class="comment">//</span></div>
<div class="line"><a id="l03382" name="l03382"></a><span class="lineno"> 3382</span><span class="comment">// The following are defines for the bit fields in the UART_O_PP register.</span></div>
<div class="line"><a id="l03383" name="l03383"></a><span class="lineno"> 3383</span><span class="comment">//</span></div>
<div class="line"><a id="l03384" name="l03384"></a><span class="lineno"> 3384</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03385" name="l03385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1cd4a0a9914b5fd127a57912cc89adc"> 3385</a></span><span class="preprocessor">#define UART_PP_MSE             0x00000008  </span><span class="comment">// Modem Support Extended</span></div>
<div class="line"><a id="l03386" name="l03386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae561473f2657fbf6e3bc1ed3cc19598b"> 3386</a></span><span class="preprocessor">#define UART_PP_MS              0x00000004  </span><span class="comment">// Modem Support</span></div>
<div class="line"><a id="l03387" name="l03387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56d8821cb62200c45b7c450d896a5ef9"> 3387</a></span><span class="preprocessor">#define UART_PP_NB              0x00000002  </span><span class="comment">// 9-Bit Support</span></div>
<div class="line"><a id="l03388" name="l03388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeac341bb950b53fb14abbb801c2c5010"> 3388</a></span><span class="preprocessor">#define UART_PP_SC              0x00000001  </span><span class="comment">// Smart Card Support</span></div>
<div class="line"><a id="l03389" name="l03389"></a><span class="lineno"> 3389</span> </div>
<div class="line"><a id="l03390" name="l03390"></a><span class="lineno"> 3390</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03391" name="l03391"></a><span class="lineno"> 3391</span><span class="comment">//</span></div>
<div class="line"><a id="l03392" name="l03392"></a><span class="lineno"> 3392</span><span class="comment">// The following are defines for the bit fields in the UART_O_CC register.</span></div>
<div class="line"><a id="l03393" name="l03393"></a><span class="lineno"> 3393</span><span class="comment">//</span></div>
<div class="line"><a id="l03394" name="l03394"></a><span class="lineno"> 3394</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03395" name="l03395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30096f2db053f12bb193052db9331546"> 3395</a></span><span class="preprocessor">#define UART_CC_CS_M            0x0000000F  </span><span class="comment">// UART Baud Clock Source</span></div>
<div class="line"><a id="l03396" name="l03396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc8eff880490901a538ee6ea23364d18"> 3396</a></span><span class="preprocessor">#define UART_CC_CS_SYSCLK       0x00000000  </span><span class="comment">// System clock (based on clock</span></div>
<div class="line"><a id="l03397" name="l03397"></a><span class="lineno"> 3397</span>                                            <span class="comment">// source and divisor factor)</span></div>
<div class="line"><a id="l03398" name="l03398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7e2d80dd63bb6eb2dd73ffae92fa6bc"> 3398</a></span><span class="preprocessor">#define UART_CC_CS_PIOSC        0x00000005  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l03399" name="l03399"></a><span class="lineno"> 3399</span> </div>
<div class="line"><a id="l03400" name="l03400"></a><span class="lineno"> 3400</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03401" name="l03401"></a><span class="lineno"> 3401</span><span class="comment">//</span></div>
<div class="line"><a id="l03402" name="l03402"></a><span class="lineno"> 3402</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MSA register.</span></div>
<div class="line"><a id="l03403" name="l03403"></a><span class="lineno"> 3403</span><span class="comment">//</span></div>
<div class="line"><a id="l03404" name="l03404"></a><span class="lineno"> 3404</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03405" name="l03405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38438d5cab5618d1a973f045410916be"> 3405</a></span><span class="preprocessor">#define I2C_MSA_SA_M            0x000000FE  </span><span class="comment">// I2C Slave Address</span></div>
<div class="line"><a id="l03406" name="l03406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb09f7cb84b10e77c9adc97b359b558b"> 3406</a></span><span class="preprocessor">#define I2C_MSA_RS              0x00000001  </span><span class="comment">// Receive not send</span></div>
<div class="line"><a id="l03407" name="l03407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec1240e2353cb8761fe683c1062ea19e"> 3407</a></span><span class="preprocessor">#define I2C_MSA_SA_S            1</span></div>
<div class="line"><a id="l03408" name="l03408"></a><span class="lineno"> 3408</span> </div>
<div class="line"><a id="l03409" name="l03409"></a><span class="lineno"> 3409</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03410" name="l03410"></a><span class="lineno"> 3410</span><span class="comment">//</span></div>
<div class="line"><a id="l03411" name="l03411"></a><span class="lineno"> 3411</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MCS register.</span></div>
<div class="line"><a id="l03412" name="l03412"></a><span class="lineno"> 3412</span><span class="comment">//</span></div>
<div class="line"><a id="l03413" name="l03413"></a><span class="lineno"> 3413</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03414" name="l03414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d3cd26ecd65a7c513d049afd51f1c35"> 3414</a></span><span class="preprocessor">#define I2C_MCS_ACTDMARX        0x80000000  </span><span class="comment">// DMA RX Active Status</span></div>
<div class="line"><a id="l03415" name="l03415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2086c00681689183f28aad2d4f70969"> 3415</a></span><span class="preprocessor">#define I2C_MCS_ACTDMATX        0x40000000  </span><span class="comment">// DMA TX Active Status</span></div>
<div class="line"><a id="l03416" name="l03416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4a44f8cd06fcc1107c55e5f4e228c52"> 3416</a></span><span class="preprocessor">#define I2C_MCS_CLKTO           0x00000080  </span><span class="comment">// Clock Timeout Error</span></div>
<div class="line"><a id="l03417" name="l03417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc07c942cc96d995f0324fe2c4537c91"> 3417</a></span><span class="preprocessor">#define I2C_MCS_BURST           0x00000040  </span><span class="comment">// Burst Enable</span></div>
<div class="line"><a id="l03418" name="l03418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b8adb0fc36ae5adb02982df1071e878"> 3418</a></span><span class="preprocessor">#define I2C_MCS_BUSBSY          0x00000040  </span><span class="comment">// Bus Busy</span></div>
<div class="line"><a id="l03419" name="l03419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a496b0e020fe6450d9a25834382db932e"> 3419</a></span><span class="preprocessor">#define I2C_MCS_IDLE            0x00000020  </span><span class="comment">// I2C Idle</span></div>
<div class="line"><a id="l03420" name="l03420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3eb2781c8eeae43ac97321a5aac3c7d1"> 3420</a></span><span class="preprocessor">#define I2C_MCS_QCMD            0x00000020  </span><span class="comment">// Quick Command</span></div>
<div class="line"><a id="l03421" name="l03421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12f64e16e9462ffedae297bf68566dec"> 3421</a></span><span class="preprocessor">#define I2C_MCS_ARBLST          0x00000010  </span><span class="comment">// Arbitration Lost</span></div>
<div class="line"><a id="l03422" name="l03422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a928d6ec75c3043792bc5c6740c3cb020"> 3422</a></span><span class="preprocessor">#define I2C_MCS_HS              0x00000010  </span><span class="comment">// High-Speed Enable</span></div>
<div class="line"><a id="l03423" name="l03423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3cafd26f982b8c69702f08b0f6592b7"> 3423</a></span><span class="preprocessor">#define I2C_MCS_ACK             0x00000008  </span><span class="comment">// Data Acknowledge Enable</span></div>
<div class="line"><a id="l03424" name="l03424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a981d18e43fcb5a2ef0d0ac0765f3d632"> 3424</a></span><span class="preprocessor">#define I2C_MCS_DATACK          0x00000008  </span><span class="comment">// Acknowledge Data</span></div>
<div class="line"><a id="l03425" name="l03425"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d470fff9860efdc717e0ff2b8f003fa"> 3425</a></span><span class="preprocessor">#define I2C_MCS_ADRACK          0x00000004  </span><span class="comment">// Acknowledge Address</span></div>
<div class="line"><a id="l03426" name="l03426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2a9845789ca7401e680db6540cee7f3"> 3426</a></span><span class="preprocessor">#define I2C_MCS_STOP            0x00000004  </span><span class="comment">// Generate STOP</span></div>
<div class="line"><a id="l03427" name="l03427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24cbbb7eff03142f278ad2429baababf"> 3427</a></span><span class="preprocessor">#define I2C_MCS_ERROR           0x00000002  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l03428" name="l03428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add129ac811e354151bd37e6978692db8"> 3428</a></span><span class="preprocessor">#define I2C_MCS_START           0x00000002  </span><span class="comment">// Generate START</span></div>
<div class="line"><a id="l03429" name="l03429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a470a4ad0e4deb6ca24bdc32b32a26ef0"> 3429</a></span><span class="preprocessor">#define I2C_MCS_RUN             0x00000001  </span><span class="comment">// I2C Master Enable</span></div>
<div class="line"><a id="l03430" name="l03430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a381c92be97c10c3c9725db74832c46f6"> 3430</a></span><span class="preprocessor">#define I2C_MCS_BUSY            0x00000001  </span><span class="comment">// I2C Busy</span></div>
<div class="line"><a id="l03431" name="l03431"></a><span class="lineno"> 3431</span> </div>
<div class="line"><a id="l03432" name="l03432"></a><span class="lineno"> 3432</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03433" name="l03433"></a><span class="lineno"> 3433</span><span class="comment">//</span></div>
<div class="line"><a id="l03434" name="l03434"></a><span class="lineno"> 3434</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MDR register.</span></div>
<div class="line"><a id="l03435" name="l03435"></a><span class="lineno"> 3435</span><span class="comment">//</span></div>
<div class="line"><a id="l03436" name="l03436"></a><span class="lineno"> 3436</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03437" name="l03437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bfa23e6ed33d58b2e1867396c255fae"> 3437</a></span><span class="preprocessor">#define I2C_MDR_DATA_M          0x000000FF  </span><span class="comment">// This byte contains the data</span></div>
<div class="line"><a id="l03438" name="l03438"></a><span class="lineno"> 3438</span>                                            <span class="comment">// transferred during a transaction</span></div>
<div class="line"><a id="l03439" name="l03439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab717b0dee7d858f8a5ca705eede279fd"> 3439</a></span><span class="preprocessor">#define I2C_MDR_DATA_S          0</span></div>
<div class="line"><a id="l03440" name="l03440"></a><span class="lineno"> 3440</span> </div>
<div class="line"><a id="l03441" name="l03441"></a><span class="lineno"> 3441</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03442" name="l03442"></a><span class="lineno"> 3442</span><span class="comment">//</span></div>
<div class="line"><a id="l03443" name="l03443"></a><span class="lineno"> 3443</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MTPR register.</span></div>
<div class="line"><a id="l03444" name="l03444"></a><span class="lineno"> 3444</span><span class="comment">//</span></div>
<div class="line"><a id="l03445" name="l03445"></a><span class="lineno"> 3445</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03446" name="l03446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec82928d4cc020ab40b09e09cdd3aae8"> 3446</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_M       0x00070000  </span><span class="comment">// Glitch Suppression Pulse Width</span></div>
<div class="line"><a id="l03447" name="l03447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee1019243f46f2ae2a5d577029659de0"> 3447</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_BYPASS  0x00000000  </span><span class="comment">// Bypass</span></div>
<div class="line"><a id="l03448" name="l03448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ac31dea7e2b3e57f20eee485d548a86"> 3448</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_1       0x00010000  </span><span class="comment">// 1 clock</span></div>
<div class="line"><a id="l03449" name="l03449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a260bb256a5c36fcf78327395c246c250"> 3449</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_2       0x00020000  </span><span class="comment">// 2 clocks</span></div>
<div class="line"><a id="l03450" name="l03450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48d7524c1e114d525629d8cb3bc92256"> 3450</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_3       0x00030000  </span><span class="comment">// 3 clocks</span></div>
<div class="line"><a id="l03451" name="l03451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc532eda17b24532aa86b38ac3b01caf"> 3451</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_4       0x00040000  </span><span class="comment">// 4 clocks</span></div>
<div class="line"><a id="l03452" name="l03452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38e9fcbedcca26a8460a4bc86394b08a"> 3452</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_8       0x00050000  </span><span class="comment">// 8 clocks</span></div>
<div class="line"><a id="l03453" name="l03453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5de6cf4cc46be6cee68cdcf6cdd51449"> 3453</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_16      0x00060000  </span><span class="comment">// 16 clocks</span></div>
<div class="line"><a id="l03454" name="l03454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfdde953c5173e0ee5ce7076c3547989"> 3454</a></span><span class="preprocessor">#define I2C_MTPR_PULSEL_31      0x00070000  </span><span class="comment">// 31 clocks</span></div>
<div class="line"><a id="l03455" name="l03455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ea78b77b3cc45456dba5456eb8a3ad6"> 3455</a></span><span class="preprocessor">#define I2C_MTPR_HS             0x00000080  </span><span class="comment">// High-Speed Enable</span></div>
<div class="line"><a id="l03456" name="l03456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab3c4b80a2b83c6a405254cf14832910"> 3456</a></span><span class="preprocessor">#define I2C_MTPR_TPR_M          0x0000007F  </span><span class="comment">// Timer Period</span></div>
<div class="line"><a id="l03457" name="l03457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87e6edbf7828625e0efb72ec82289b75"> 3457</a></span><span class="preprocessor">#define I2C_MTPR_TPR_S          0</span></div>
<div class="line"><a id="l03458" name="l03458"></a><span class="lineno"> 3458</span> </div>
<div class="line"><a id="l03459" name="l03459"></a><span class="lineno"> 3459</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03460" name="l03460"></a><span class="lineno"> 3460</span><span class="comment">//</span></div>
<div class="line"><a id="l03461" name="l03461"></a><span class="lineno"> 3461</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MIMR register.</span></div>
<div class="line"><a id="l03462" name="l03462"></a><span class="lineno"> 3462</span><span class="comment">//</span></div>
<div class="line"><a id="l03463" name="l03463"></a><span class="lineno"> 3463</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03464" name="l03464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a837ec9c2030882bb120706d0a705f48e"> 3464</a></span><span class="preprocessor">#define I2C_MIMR_RXFFIM         0x00000800  </span><span class="comment">// Receive FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l03465" name="l03465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dd14d5cfd3f68ad84d876a7a9291b4f"> 3465</a></span><span class="preprocessor">#define I2C_MIMR_TXFEIM         0x00000400  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03466" name="l03466"></a><span class="lineno"> 3466</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03467" name="l03467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45571a3f0be1e7bd8f2aca706f581199"> 3467</a></span><span class="preprocessor">#define I2C_MIMR_RXIM           0x00000200  </span><span class="comment">// Receive FIFO Request Interrupt</span></div>
<div class="line"><a id="l03468" name="l03468"></a><span class="lineno"> 3468</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03469" name="l03469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add3409a0f8631918af6aaaf77905736d"> 3469</a></span><span class="preprocessor">#define I2C_MIMR_TXIM           0x00000100  </span><span class="comment">// Transmit FIFO Request Interrupt</span></div>
<div class="line"><a id="l03470" name="l03470"></a><span class="lineno"> 3470</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03471" name="l03471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab33a524893ce2cb79eb8eff9bac56943"> 3471</a></span><span class="preprocessor">#define I2C_MIMR_ARBLOSTIM      0x00000080  </span><span class="comment">// Arbitration Lost Interrupt Mask</span></div>
<div class="line"><a id="l03472" name="l03472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2808123e154f4d53d8ecd5fcfe04d81a"> 3472</a></span><span class="preprocessor">#define I2C_MIMR_STOPIM         0x00000040  </span><span class="comment">// STOP Detection Interrupt Mask</span></div>
<div class="line"><a id="l03473" name="l03473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13e9cf515af2badd6a6f600a98659b8f"> 3473</a></span><span class="preprocessor">#define I2C_MIMR_STARTIM        0x00000020  </span><span class="comment">// START Detection Interrupt Mask</span></div>
<div class="line"><a id="l03474" name="l03474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21e7226c25fd6b0e6a370cb9d7d869a2"> 3474</a></span><span class="preprocessor">#define I2C_MIMR_NACKIM         0x00000010  </span><span class="comment">// Address/Data NACK Interrupt Mask</span></div>
<div class="line"><a id="l03475" name="l03475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae99807bfccfc2417bed4ff8203fc88c0"> 3475</a></span><span class="preprocessor">#define I2C_MIMR_DMATXIM        0x00000008  </span><span class="comment">// Transmit DMA Interrupt Mask</span></div>
<div class="line"><a id="l03476" name="l03476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab68e2a85edb9c70cad252a1ebd7b672c"> 3476</a></span><span class="preprocessor">#define I2C_MIMR_DMARXIM        0x00000004  </span><span class="comment">// Receive DMA Interrupt Mask</span></div>
<div class="line"><a id="l03477" name="l03477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae41c30b33497295d38054f9575f701e4"> 3477</a></span><span class="preprocessor">#define I2C_MIMR_CLKIM          0x00000002  </span><span class="comment">// Clock Timeout Interrupt Mask</span></div>
<div class="line"><a id="l03478" name="l03478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf88904c64bf1608f954299b820b79c2"> 3478</a></span><span class="preprocessor">#define I2C_MIMR_IM             0x00000001  </span><span class="comment">// Master Interrupt Mask</span></div>
<div class="line"><a id="l03479" name="l03479"></a><span class="lineno"> 3479</span> </div>
<div class="line"><a id="l03480" name="l03480"></a><span class="lineno"> 3480</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03481" name="l03481"></a><span class="lineno"> 3481</span><span class="comment">//</span></div>
<div class="line"><a id="l03482" name="l03482"></a><span class="lineno"> 3482</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MRIS register.</span></div>
<div class="line"><a id="l03483" name="l03483"></a><span class="lineno"> 3483</span><span class="comment">//</span></div>
<div class="line"><a id="l03484" name="l03484"></a><span class="lineno"> 3484</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03485" name="l03485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a659c28c1e510286a9f989b1f373113"> 3485</a></span><span class="preprocessor">#define I2C_MRIS_RXFFRIS        0x00000800  </span><span class="comment">// Receive FIFO Full Raw Interrupt</span></div>
<div class="line"><a id="l03486" name="l03486"></a><span class="lineno"> 3486</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03487" name="l03487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a2a4873bf17f105bd28e2e7c8feef24"> 3487</a></span><span class="preprocessor">#define I2C_MRIS_TXFERIS        0x00000400  </span><span class="comment">// Transmit FIFO Empty Raw</span></div>
<div class="line"><a id="l03488" name="l03488"></a><span class="lineno"> 3488</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03489" name="l03489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a313774544dfb4866fb103f5c7c89a6b6"> 3489</a></span><span class="preprocessor">#define I2C_MRIS_RXRIS          0x00000200  </span><span class="comment">// Receive FIFO Request Raw</span></div>
<div class="line"><a id="l03490" name="l03490"></a><span class="lineno"> 3490</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03491" name="l03491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e851b419e81f40532c7d08180b207c4"> 3491</a></span><span class="preprocessor">#define I2C_MRIS_TXRIS          0x00000100  </span><span class="comment">// Transmit Request Raw Interrupt</span></div>
<div class="line"><a id="l03492" name="l03492"></a><span class="lineno"> 3492</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03493" name="l03493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e45a47998bac3398997dcbbfe593b20"> 3493</a></span><span class="preprocessor">#define I2C_MRIS_ARBLOSTRIS     0x00000080  </span><span class="comment">// Arbitration Lost Raw Interrupt</span></div>
<div class="line"><a id="l03494" name="l03494"></a><span class="lineno"> 3494</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03495" name="l03495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75f4941700f2d4e81c5260981c8e18ea"> 3495</a></span><span class="preprocessor">#define I2C_MRIS_STOPRIS        0x00000040  </span><span class="comment">// STOP Detection Raw Interrupt</span></div>
<div class="line"><a id="l03496" name="l03496"></a><span class="lineno"> 3496</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03497" name="l03497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d7d1b0ae0ea043da59cf31aca1e576c"> 3497</a></span><span class="preprocessor">#define I2C_MRIS_STARTRIS       0x00000020  </span><span class="comment">// START Detection Raw Interrupt</span></div>
<div class="line"><a id="l03498" name="l03498"></a><span class="lineno"> 3498</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03499" name="l03499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82d2f898738bc719839e8379ec657b15"> 3499</a></span><span class="preprocessor">#define I2C_MRIS_NACKRIS        0x00000010  </span><span class="comment">// Address/Data NACK Raw Interrupt</span></div>
<div class="line"><a id="l03500" name="l03500"></a><span class="lineno"> 3500</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03501" name="l03501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0fd054dc1a92e68b7070dce979e99b2"> 3501</a></span><span class="preprocessor">#define I2C_MRIS_DMATXRIS       0x00000008  </span><span class="comment">// Transmit DMA Raw Interrupt</span></div>
<div class="line"><a id="l03502" name="l03502"></a><span class="lineno"> 3502</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03503" name="l03503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45c80e8ab38be6918e9121abaf7da9dc"> 3503</a></span><span class="preprocessor">#define I2C_MRIS_DMARXRIS       0x00000004  </span><span class="comment">// Receive DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l03504" name="l03504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78152229f648be74034e9907fbeac0ec"> 3504</a></span><span class="preprocessor">#define I2C_MRIS_CLKRIS         0x00000002  </span><span class="comment">// Clock Timeout Raw Interrupt</span></div>
<div class="line"><a id="l03505" name="l03505"></a><span class="lineno"> 3505</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03506" name="l03506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a015371a2988c3489343ca626d0a7af27"> 3506</a></span><span class="preprocessor">#define I2C_MRIS_RIS            0x00000001  </span><span class="comment">// Master Raw Interrupt Status</span></div>
<div class="line"><a id="l03507" name="l03507"></a><span class="lineno"> 3507</span> </div>
<div class="line"><a id="l03508" name="l03508"></a><span class="lineno"> 3508</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03509" name="l03509"></a><span class="lineno"> 3509</span><span class="comment">//</span></div>
<div class="line"><a id="l03510" name="l03510"></a><span class="lineno"> 3510</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MMIS register.</span></div>
<div class="line"><a id="l03511" name="l03511"></a><span class="lineno"> 3511</span><span class="comment">//</span></div>
<div class="line"><a id="l03512" name="l03512"></a><span class="lineno"> 3512</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03513" name="l03513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83ee4a6653ff6442d851ec5189de0e1a"> 3513</a></span><span class="preprocessor">#define I2C_MMIS_RXFFMIS        0x00000800  </span><span class="comment">// Receive FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l03514" name="l03514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a614d79fde10a5b7eaf1bf74315ba11f7"> 3514</a></span><span class="preprocessor">#define I2C_MMIS_TXFEMIS        0x00000400  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03515" name="l03515"></a><span class="lineno"> 3515</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03516" name="l03516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a176b25333eb8f10383d8d2d6c1c543e5"> 3516</a></span><span class="preprocessor">#define I2C_MMIS_RXMIS          0x00000200  </span><span class="comment">// Receive FIFO Request Interrupt</span></div>
<div class="line"><a id="l03517" name="l03517"></a><span class="lineno"> 3517</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03518" name="l03518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ea3358b69e3d4e4a0e815477550149b"> 3518</a></span><span class="preprocessor">#define I2C_MMIS_TXMIS          0x00000100  </span><span class="comment">// Transmit Request Interrupt Mask</span></div>
<div class="line"><a id="l03519" name="l03519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac82b3bb6694cc3119d8a372276fdb99f"> 3519</a></span><span class="preprocessor">#define I2C_MMIS_ARBLOSTMIS     0x00000080  </span><span class="comment">// Arbitration Lost Interrupt Mask</span></div>
<div class="line"><a id="l03520" name="l03520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2231a344e0790c8ec1750fdb3a786caf"> 3520</a></span><span class="preprocessor">#define I2C_MMIS_STOPMIS        0x00000040  </span><span class="comment">// STOP Detection Interrupt Mask</span></div>
<div class="line"><a id="l03521" name="l03521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18d5d11d86bbfee7a0659da120ab409d"> 3521</a></span><span class="preprocessor">#define I2C_MMIS_STARTMIS       0x00000020  </span><span class="comment">// START Detection Interrupt Mask</span></div>
<div class="line"><a id="l03522" name="l03522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa85e42b101cac1ac84e67d6c44b1be7e"> 3522</a></span><span class="preprocessor">#define I2C_MMIS_NACKMIS        0x00000010  </span><span class="comment">// Address/Data NACK Interrupt Mask</span></div>
<div class="line"><a id="l03523" name="l03523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0c171aa364bc5277cd9371d0797cf72"> 3523</a></span><span class="preprocessor">#define I2C_MMIS_DMATXMIS       0x00000008  </span><span class="comment">// Transmit DMA Interrupt Status</span></div>
<div class="line"><a id="l03524" name="l03524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae33c2b8a69593189b15431e903f5640c"> 3524</a></span><span class="preprocessor">#define I2C_MMIS_DMARXMIS       0x00000004  </span><span class="comment">// Receive DMA Interrupt Status</span></div>
<div class="line"><a id="l03525" name="l03525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7174d4dd13f29209d1191da5fa04bf4e"> 3525</a></span><span class="preprocessor">#define I2C_MMIS_CLKMIS         0x00000002  </span><span class="comment">// Clock Timeout Masked Interrupt</span></div>
<div class="line"><a id="l03526" name="l03526"></a><span class="lineno"> 3526</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03527" name="l03527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ad61c536a592c71d2ee4e9d76ef4ef5"> 3527</a></span><span class="preprocessor">#define I2C_MMIS_MIS            0x00000001  </span><span class="comment">// Masked Interrupt Status</span></div>
<div class="line"><a id="l03528" name="l03528"></a><span class="lineno"> 3528</span> </div>
<div class="line"><a id="l03529" name="l03529"></a><span class="lineno"> 3529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03530" name="l03530"></a><span class="lineno"> 3530</span><span class="comment">//</span></div>
<div class="line"><a id="l03531" name="l03531"></a><span class="lineno"> 3531</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MICR register.</span></div>
<div class="line"><a id="l03532" name="l03532"></a><span class="lineno"> 3532</span><span class="comment">//</span></div>
<div class="line"><a id="l03533" name="l03533"></a><span class="lineno"> 3533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03534" name="l03534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a112d8e5a4476119abcceee5118576500"> 3534</a></span><span class="preprocessor">#define I2C_MICR_RXFFIC         0x00000800  </span><span class="comment">// Receive FIFO Full Interrupt</span></div>
<div class="line"><a id="l03535" name="l03535"></a><span class="lineno"> 3535</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03536" name="l03536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa29736302e6cab8e766405ed5d3f39fa"> 3536</a></span><span class="preprocessor">#define I2C_MICR_TXFEIC         0x00000400  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03537" name="l03537"></a><span class="lineno"> 3537</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03538" name="l03538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a942eb33feab440bb7ad375ec227e40c2"> 3538</a></span><span class="preprocessor">#define I2C_MICR_RXIC           0x00000200  </span><span class="comment">// Receive FIFO Request Interrupt</span></div>
<div class="line"><a id="l03539" name="l03539"></a><span class="lineno"> 3539</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03540" name="l03540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae70c4ff5080ece6f4cb28dde78dbc293"> 3540</a></span><span class="preprocessor">#define I2C_MICR_TXIC           0x00000100  </span><span class="comment">// Transmit FIFO Request Interrupt</span></div>
<div class="line"><a id="l03541" name="l03541"></a><span class="lineno"> 3541</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03542" name="l03542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bd8851423541c7576c3aea6b8419eca"> 3542</a></span><span class="preprocessor">#define I2C_MICR_ARBLOSTIC      0x00000080  </span><span class="comment">// Arbitration Lost Interrupt Clear</span></div>
<div class="line"><a id="l03543" name="l03543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf84248eb3e38b698e8780b212922b8c"> 3543</a></span><span class="preprocessor">#define I2C_MICR_STOPIC         0x00000040  </span><span class="comment">// STOP Detection Interrupt Clear</span></div>
<div class="line"><a id="l03544" name="l03544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fae1f0cb3001d6692abb65e218635f2"> 3544</a></span><span class="preprocessor">#define I2C_MICR_STARTIC        0x00000020  </span><span class="comment">// START Detection Interrupt Clear</span></div>
<div class="line"><a id="l03545" name="l03545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee93435dc60eb69242f03e2cb65e7c3b"> 3545</a></span><span class="preprocessor">#define I2C_MICR_NACKIC         0x00000010  </span><span class="comment">// Address/Data NACK Interrupt</span></div>
<div class="line"><a id="l03546" name="l03546"></a><span class="lineno"> 3546</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l03547" name="l03547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16bcf6ff1fe0a9141edd0a249ddebf21"> 3547</a></span><span class="preprocessor">#define I2C_MICR_DMATXIC        0x00000008  </span><span class="comment">// Transmit DMA Interrupt Clear</span></div>
<div class="line"><a id="l03548" name="l03548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebf8e68dd645470fd24d5de9cda1eea0"> 3548</a></span><span class="preprocessor">#define I2C_MICR_DMARXIC        0x00000004  </span><span class="comment">// Receive DMA Interrupt Clear</span></div>
<div class="line"><a id="l03549" name="l03549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59639a99c0b7a572d89b54ba39ee9d3d"> 3549</a></span><span class="preprocessor">#define I2C_MICR_CLKIC          0x00000002  </span><span class="comment">// Clock Timeout Interrupt Clear</span></div>
<div class="line"><a id="l03550" name="l03550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4710a62314041659d2dc6e7bd8f8ad92"> 3550</a></span><span class="preprocessor">#define I2C_MICR_IC             0x00000001  </span><span class="comment">// Master Interrupt Clear</span></div>
<div class="line"><a id="l03551" name="l03551"></a><span class="lineno"> 3551</span> </div>
<div class="line"><a id="l03552" name="l03552"></a><span class="lineno"> 3552</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03553" name="l03553"></a><span class="lineno"> 3553</span><span class="comment">//</span></div>
<div class="line"><a id="l03554" name="l03554"></a><span class="lineno"> 3554</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MCR register.</span></div>
<div class="line"><a id="l03555" name="l03555"></a><span class="lineno"> 3555</span><span class="comment">//</span></div>
<div class="line"><a id="l03556" name="l03556"></a><span class="lineno"> 3556</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03557" name="l03557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb4062b6e1079cfa7f9e1d1ddf445c26"> 3557</a></span><span class="preprocessor">#define I2C_MCR_SFE             0x00000020  </span><span class="comment">// I2C Slave Function Enable</span></div>
<div class="line"><a id="l03558" name="l03558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41a8a2195430a009df931da5ed05e39c"> 3558</a></span><span class="preprocessor">#define I2C_MCR_MFE             0x00000010  </span><span class="comment">// I2C Master Function Enable</span></div>
<div class="line"><a id="l03559" name="l03559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81152c209cb668619b2860ab9fc58076"> 3559</a></span><span class="preprocessor">#define I2C_MCR_LPBK            0x00000001  </span><span class="comment">// I2C Loopback</span></div>
<div class="line"><a id="l03560" name="l03560"></a><span class="lineno"> 3560</span> </div>
<div class="line"><a id="l03561" name="l03561"></a><span class="lineno"> 3561</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03562" name="l03562"></a><span class="lineno"> 3562</span><span class="comment">//</span></div>
<div class="line"><a id="l03563" name="l03563"></a><span class="lineno"> 3563</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MCLKOCNT register.</span></div>
<div class="line"><a id="l03564" name="l03564"></a><span class="lineno"> 3564</span><span class="comment">//</span></div>
<div class="line"><a id="l03565" name="l03565"></a><span class="lineno"> 3565</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03566" name="l03566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2452d20ed86d2a0867dfd509e395b476"> 3566</a></span><span class="preprocessor">#define I2C_MCLKOCNT_CNTL_M     0x000000FF  </span><span class="comment">// I2C Master Count</span></div>
<div class="line"><a id="l03567" name="l03567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abad34d4757b57274fb8cfd871d54c7a1"> 3567</a></span><span class="preprocessor">#define I2C_MCLKOCNT_CNTL_S     0</span></div>
<div class="line"><a id="l03568" name="l03568"></a><span class="lineno"> 3568</span> </div>
<div class="line"><a id="l03569" name="l03569"></a><span class="lineno"> 3569</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03570" name="l03570"></a><span class="lineno"> 3570</span><span class="comment">//</span></div>
<div class="line"><a id="l03571" name="l03571"></a><span class="lineno"> 3571</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MBMON register.</span></div>
<div class="line"><a id="l03572" name="l03572"></a><span class="lineno"> 3572</span><span class="comment">//</span></div>
<div class="line"><a id="l03573" name="l03573"></a><span class="lineno"> 3573</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03574" name="l03574"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e62331c8be6c11b739d090b34cf2bcc"> 3574</a></span><span class="preprocessor">#define I2C_MBMON_SDA           0x00000002  </span><span class="comment">// I2C SDA Status</span></div>
<div class="line"><a id="l03575" name="l03575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f338404a731c8a28bbb120460fb2983"> 3575</a></span><span class="preprocessor">#define I2C_MBMON_SCL           0x00000001  </span><span class="comment">// I2C SCL Status</span></div>
<div class="line"><a id="l03576" name="l03576"></a><span class="lineno"> 3576</span> </div>
<div class="line"><a id="l03577" name="l03577"></a><span class="lineno"> 3577</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03578" name="l03578"></a><span class="lineno"> 3578</span><span class="comment">//</span></div>
<div class="line"><a id="l03579" name="l03579"></a><span class="lineno"> 3579</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MBLEN register.</span></div>
<div class="line"><a id="l03580" name="l03580"></a><span class="lineno"> 3580</span><span class="comment">//</span></div>
<div class="line"><a id="l03581" name="l03581"></a><span class="lineno"> 3581</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03582" name="l03582"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e5825621c9f1763ae157df39a0c63fb"> 3582</a></span><span class="preprocessor">#define I2C_MBLEN_CNTL_M        0x000000FF  </span><span class="comment">// I2C Burst Length</span></div>
<div class="line"><a id="l03583" name="l03583"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65038c178d8948ba5b94c6e65b2f448f"> 3583</a></span><span class="preprocessor">#define I2C_MBLEN_CNTL_S        0</span></div>
<div class="line"><a id="l03584" name="l03584"></a><span class="lineno"> 3584</span> </div>
<div class="line"><a id="l03585" name="l03585"></a><span class="lineno"> 3585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03586" name="l03586"></a><span class="lineno"> 3586</span><span class="comment">//</span></div>
<div class="line"><a id="l03587" name="l03587"></a><span class="lineno"> 3587</span><span class="comment">// The following are defines for the bit fields in the I2C_O_MBCNT register.</span></div>
<div class="line"><a id="l03588" name="l03588"></a><span class="lineno"> 3588</span><span class="comment">//</span></div>
<div class="line"><a id="l03589" name="l03589"></a><span class="lineno"> 3589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03590" name="l03590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4db2e4bbb64b83dac2173ec7a0bb16e"> 3590</a></span><span class="preprocessor">#define I2C_MBCNT_CNTL_M        0x000000FF  </span><span class="comment">// I2C Master Burst Count</span></div>
<div class="line"><a id="l03591" name="l03591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57e34fce0a39b0e9fb93df0eb5f8748d"> 3591</a></span><span class="preprocessor">#define I2C_MBCNT_CNTL_S        0</span></div>
<div class="line"><a id="l03592" name="l03592"></a><span class="lineno"> 3592</span> </div>
<div class="line"><a id="l03593" name="l03593"></a><span class="lineno"> 3593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03594" name="l03594"></a><span class="lineno"> 3594</span><span class="comment">//</span></div>
<div class="line"><a id="l03595" name="l03595"></a><span class="lineno"> 3595</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR register.</span></div>
<div class="line"><a id="l03596" name="l03596"></a><span class="lineno"> 3596</span><span class="comment">//</span></div>
<div class="line"><a id="l03597" name="l03597"></a><span class="lineno"> 3597</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03598" name="l03598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a936d25a2651630b37da12616c8040b18"> 3598</a></span><span class="preprocessor">#define I2C_SOAR_OAR_M          0x0000007F  </span><span class="comment">// I2C Slave Own Address</span></div>
<div class="line"><a id="l03599" name="l03599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a813a99af5d2a9dd6bda4ef9e351b883e"> 3599</a></span><span class="preprocessor">#define I2C_SOAR_OAR_S          0</span></div>
<div class="line"><a id="l03600" name="l03600"></a><span class="lineno"> 3600</span> </div>
<div class="line"><a id="l03601" name="l03601"></a><span class="lineno"> 3601</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03602" name="l03602"></a><span class="lineno"> 3602</span><span class="comment">//</span></div>
<div class="line"><a id="l03603" name="l03603"></a><span class="lineno"> 3603</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SCSR register.</span></div>
<div class="line"><a id="l03604" name="l03604"></a><span class="lineno"> 3604</span><span class="comment">//</span></div>
<div class="line"><a id="l03605" name="l03605"></a><span class="lineno"> 3605</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03606" name="l03606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69154c113da00b44ad26ce5f64f8e48a"> 3606</a></span><span class="preprocessor">#define I2C_SCSR_ACTDMARX       0x80000000  </span><span class="comment">// DMA RX Active Status</span></div>
<div class="line"><a id="l03607" name="l03607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3769e998f9ead6f50b846b88f24b2f69"> 3607</a></span><span class="preprocessor">#define I2C_SCSR_ACTDMATX       0x40000000  </span><span class="comment">// DMA TX Active Status</span></div>
<div class="line"><a id="l03608" name="l03608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a870cfbe2579857282e281d0371d025"> 3608</a></span><span class="preprocessor">#define I2C_SCSR_QCMDRW         0x00000020  </span><span class="comment">// Quick Command Read / Write</span></div>
<div class="line"><a id="l03609" name="l03609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29566ad081779e7c0dffc71e91a758c9"> 3609</a></span><span class="preprocessor">#define I2C_SCSR_QCMDST         0x00000010  </span><span class="comment">// Quick Command Status</span></div>
<div class="line"><a id="l03610" name="l03610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6fbd58e2735dd8eae8e80b61b3a029e"> 3610</a></span><span class="preprocessor">#define I2C_SCSR_OAR2SEL        0x00000008  </span><span class="comment">// OAR2 Address Matched</span></div>
<div class="line"><a id="l03611" name="l03611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3483b0e46cf189ed1d386fa0f18cf328"> 3611</a></span><span class="preprocessor">#define I2C_SCSR_FBR            0x00000004  </span><span class="comment">// First Byte Received</span></div>
<div class="line"><a id="l03612" name="l03612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a413fde991c881695b97ebc76d87d6209"> 3612</a></span><span class="preprocessor">#define I2C_SCSR_RXFIFO         0x00000004  </span><span class="comment">// RX FIFO Enable</span></div>
<div class="line"><a id="l03613" name="l03613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f0400831fff1fd5ae8df0428161c1f5"> 3613</a></span><span class="preprocessor">#define I2C_SCSR_TXFIFO         0x00000002  </span><span class="comment">// TX FIFO Enable</span></div>
<div class="line"><a id="l03614" name="l03614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02ce9f87473f86549ce7ae25ed637979"> 3614</a></span><span class="preprocessor">#define I2C_SCSR_TREQ           0x00000002  </span><span class="comment">// Transmit Request</span></div>
<div class="line"><a id="l03615" name="l03615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac103568c30edd776e9242162496c36db"> 3615</a></span><span class="preprocessor">#define I2C_SCSR_DA             0x00000001  </span><span class="comment">// Device Active</span></div>
<div class="line"><a id="l03616" name="l03616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae84e6eeba8fabe8c31c1ba6fc6cf06b0"> 3616</a></span><span class="preprocessor">#define I2C_SCSR_RREQ           0x00000001  </span><span class="comment">// Receive Request</span></div>
<div class="line"><a id="l03617" name="l03617"></a><span class="lineno"> 3617</span> </div>
<div class="line"><a id="l03618" name="l03618"></a><span class="lineno"> 3618</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03619" name="l03619"></a><span class="lineno"> 3619</span><span class="comment">//</span></div>
<div class="line"><a id="l03620" name="l03620"></a><span class="lineno"> 3620</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SDR register.</span></div>
<div class="line"><a id="l03621" name="l03621"></a><span class="lineno"> 3621</span><span class="comment">//</span></div>
<div class="line"><a id="l03622" name="l03622"></a><span class="lineno"> 3622</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03623" name="l03623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01e09dc5962c06b1d84cbbcf5df1647e"> 3623</a></span><span class="preprocessor">#define I2C_SDR_DATA_M          0x000000FF  </span><span class="comment">// Data for Transfer</span></div>
<div class="line"><a id="l03624" name="l03624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae555376a36ca733cdc4de95b23bc16f1"> 3624</a></span><span class="preprocessor">#define I2C_SDR_DATA_S          0</span></div>
<div class="line"><a id="l03625" name="l03625"></a><span class="lineno"> 3625</span> </div>
<div class="line"><a id="l03626" name="l03626"></a><span class="lineno"> 3626</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03627" name="l03627"></a><span class="lineno"> 3627</span><span class="comment">//</span></div>
<div class="line"><a id="l03628" name="l03628"></a><span class="lineno"> 3628</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SIMR register.</span></div>
<div class="line"><a id="l03629" name="l03629"></a><span class="lineno"> 3629</span><span class="comment">//</span></div>
<div class="line"><a id="l03630" name="l03630"></a><span class="lineno"> 3630</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03631" name="l03631"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7b127b72435c596dfed20791b656f50"> 3631</a></span><span class="preprocessor">#define I2C_SIMR_RXFFIM         0x00000100  </span><span class="comment">// Receive FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l03632" name="l03632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfd3c7e5c4bb3212147de3d94afe3196"> 3632</a></span><span class="preprocessor">#define I2C_SIMR_TXFEIM         0x00000080  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03633" name="l03633"></a><span class="lineno"> 3633</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03634" name="l03634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adeafaffab28a675472a229805130b064"> 3634</a></span><span class="preprocessor">#define I2C_SIMR_RXIM           0x00000040  </span><span class="comment">// Receive FIFO Request Interrupt</span></div>
<div class="line"><a id="l03635" name="l03635"></a><span class="lineno"> 3635</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03636" name="l03636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca66f6b04ec0051032fb9e894b276ca4"> 3636</a></span><span class="preprocessor">#define I2C_SIMR_TXIM           0x00000020  </span><span class="comment">// Transmit FIFO Request Interrupt</span></div>
<div class="line"><a id="l03637" name="l03637"></a><span class="lineno"> 3637</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03638" name="l03638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab76fafcd63b8216cc741d87fa69c12c1"> 3638</a></span><span class="preprocessor">#define I2C_SIMR_DMATXIM        0x00000010  </span><span class="comment">// Transmit DMA Interrupt Mask</span></div>
<div class="line"><a id="l03639" name="l03639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05c7ff53003acd31dfba588fcf04ba1b"> 3639</a></span><span class="preprocessor">#define I2C_SIMR_DMARXIM        0x00000008  </span><span class="comment">// Receive DMA Interrupt Mask</span></div>
<div class="line"><a id="l03640" name="l03640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed0e2767d9f837cd98097565be0159e8"> 3640</a></span><span class="preprocessor">#define I2C_SIMR_STOPIM         0x00000004  </span><span class="comment">// Stop Condition Interrupt Mask</span></div>
<div class="line"><a id="l03641" name="l03641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b282d20b831b0d7603ddc5638e541cb"> 3641</a></span><span class="preprocessor">#define I2C_SIMR_STARTIM        0x00000002  </span><span class="comment">// Start Condition Interrupt Mask</span></div>
<div class="line"><a id="l03642" name="l03642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69b55d528b7d32738bf36b7abcc33cb7"> 3642</a></span><span class="preprocessor">#define I2C_SIMR_DATAIM         0x00000001  </span><span class="comment">// Data Interrupt Mask</span></div>
<div class="line"><a id="l03643" name="l03643"></a><span class="lineno"> 3643</span> </div>
<div class="line"><a id="l03644" name="l03644"></a><span class="lineno"> 3644</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03645" name="l03645"></a><span class="lineno"> 3645</span><span class="comment">//</span></div>
<div class="line"><a id="l03646" name="l03646"></a><span class="lineno"> 3646</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SRIS register.</span></div>
<div class="line"><a id="l03647" name="l03647"></a><span class="lineno"> 3647</span><span class="comment">//</span></div>
<div class="line"><a id="l03648" name="l03648"></a><span class="lineno"> 3648</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03649" name="l03649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32a167b6e4e2425ff1640c65cef32c0f"> 3649</a></span><span class="preprocessor">#define I2C_SRIS_RXFFRIS        0x00000100  </span><span class="comment">// Receive FIFO Full Raw Interrupt</span></div>
<div class="line"><a id="l03650" name="l03650"></a><span class="lineno"> 3650</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03651" name="l03651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab99f0b3b90c15a5eb5009de25010a0bb"> 3651</a></span><span class="preprocessor">#define I2C_SRIS_TXFERIS        0x00000080  </span><span class="comment">// Transmit FIFO Empty Raw</span></div>
<div class="line"><a id="l03652" name="l03652"></a><span class="lineno"> 3652</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03653" name="l03653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2ed309aa117b7674ec342eca4f4fe3f"> 3653</a></span><span class="preprocessor">#define I2C_SRIS_RXRIS          0x00000040  </span><span class="comment">// Receive FIFO Request Raw</span></div>
<div class="line"><a id="l03654" name="l03654"></a><span class="lineno"> 3654</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l03655" name="l03655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad61a1aabadc028298e98da6d64ca970d"> 3655</a></span><span class="preprocessor">#define I2C_SRIS_TXRIS          0x00000020  </span><span class="comment">// Transmit Request Raw Interrupt</span></div>
<div class="line"><a id="l03656" name="l03656"></a><span class="lineno"> 3656</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03657" name="l03657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e38056f6107458248efa6c281fec39f"> 3657</a></span><span class="preprocessor">#define I2C_SRIS_DMATXRIS       0x00000010  </span><span class="comment">// Transmit DMA Raw Interrupt</span></div>
<div class="line"><a id="l03658" name="l03658"></a><span class="lineno"> 3658</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03659" name="l03659"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18e5a087703ca7605b497afc23c42867"> 3659</a></span><span class="preprocessor">#define I2C_SRIS_DMARXRIS       0x00000008  </span><span class="comment">// Receive DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l03660" name="l03660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac240d9a73d4216817c1599acd7a83af9"> 3660</a></span><span class="preprocessor">#define I2C_SRIS_STOPRIS        0x00000004  </span><span class="comment">// Stop Condition Raw Interrupt</span></div>
<div class="line"><a id="l03661" name="l03661"></a><span class="lineno"> 3661</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03662" name="l03662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a494d796589ef88013b8a9288d8e18fb3"> 3662</a></span><span class="preprocessor">#define I2C_SRIS_STARTRIS       0x00000002  </span><span class="comment">// Start Condition Raw Interrupt</span></div>
<div class="line"><a id="l03663" name="l03663"></a><span class="lineno"> 3663</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03664" name="l03664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a494bc007fd396e59cd9336cd726f7736"> 3664</a></span><span class="preprocessor">#define I2C_SRIS_DATARIS        0x00000001  </span><span class="comment">// Data Raw Interrupt Status</span></div>
<div class="line"><a id="l03665" name="l03665"></a><span class="lineno"> 3665</span> </div>
<div class="line"><a id="l03666" name="l03666"></a><span class="lineno"> 3666</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03667" name="l03667"></a><span class="lineno"> 3667</span><span class="comment">//</span></div>
<div class="line"><a id="l03668" name="l03668"></a><span class="lineno"> 3668</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SMIS register.</span></div>
<div class="line"><a id="l03669" name="l03669"></a><span class="lineno"> 3669</span><span class="comment">//</span></div>
<div class="line"><a id="l03670" name="l03670"></a><span class="lineno"> 3670</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03671" name="l03671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d6be5c586efe5fc4dee25a2759a198c"> 3671</a></span><span class="preprocessor">#define I2C_SMIS_RXFFMIS        0x00000100  </span><span class="comment">// Receive FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l03672" name="l03672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ec36e81ce906ccedde738f47747abdd"> 3672</a></span><span class="preprocessor">#define I2C_SMIS_TXFEMIS        0x00000080  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03673" name="l03673"></a><span class="lineno"> 3673</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03674" name="l03674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbab674aa60022686242453b59322484"> 3674</a></span><span class="preprocessor">#define I2C_SMIS_RXMIS          0x00000040  </span><span class="comment">// Receive FIFO Request Interrupt</span></div>
<div class="line"><a id="l03675" name="l03675"></a><span class="lineno"> 3675</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03676" name="l03676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3266ee3dd889adfa13eabe49c38c1080"> 3676</a></span><span class="preprocessor">#define I2C_SMIS_TXMIS          0x00000020  </span><span class="comment">// Transmit FIFO Request Interrupt</span></div>
<div class="line"><a id="l03677" name="l03677"></a><span class="lineno"> 3677</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03678" name="l03678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa67645626fba9f9c27697f9d4bbcb411"> 3678</a></span><span class="preprocessor">#define I2C_SMIS_DMATXMIS       0x00000010  </span><span class="comment">// Transmit DMA Masked Interrupt</span></div>
<div class="line"><a id="l03679" name="l03679"></a><span class="lineno"> 3679</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03680" name="l03680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9486a23c85c89e86ffa53692925bc259"> 3680</a></span><span class="preprocessor">#define I2C_SMIS_DMARXMIS       0x00000008  </span><span class="comment">// Receive DMA Masked Interrupt</span></div>
<div class="line"><a id="l03681" name="l03681"></a><span class="lineno"> 3681</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03682" name="l03682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a701bf1fe6b81cabd5320fe345d9fa913"> 3682</a></span><span class="preprocessor">#define I2C_SMIS_STOPMIS        0x00000004  </span><span class="comment">// Stop Condition Masked Interrupt</span></div>
<div class="line"><a id="l03683" name="l03683"></a><span class="lineno"> 3683</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03684" name="l03684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad98abf0ff0cfecd7198823b4262bb212"> 3684</a></span><span class="preprocessor">#define I2C_SMIS_STARTMIS       0x00000002  </span><span class="comment">// Start Condition Masked Interrupt</span></div>
<div class="line"><a id="l03685" name="l03685"></a><span class="lineno"> 3685</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l03686" name="l03686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4bdc3a701becc9d04ce76daa83fb2b6"> 3686</a></span><span class="preprocessor">#define I2C_SMIS_DATAMIS        0x00000001  </span><span class="comment">// Data Masked Interrupt Status</span></div>
<div class="line"><a id="l03687" name="l03687"></a><span class="lineno"> 3687</span> </div>
<div class="line"><a id="l03688" name="l03688"></a><span class="lineno"> 3688</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03689" name="l03689"></a><span class="lineno"> 3689</span><span class="comment">//</span></div>
<div class="line"><a id="l03690" name="l03690"></a><span class="lineno"> 3690</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SICR register.</span></div>
<div class="line"><a id="l03691" name="l03691"></a><span class="lineno"> 3691</span><span class="comment">//</span></div>
<div class="line"><a id="l03692" name="l03692"></a><span class="lineno"> 3692</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03693" name="l03693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a285b26e66e9d9d8c98865eccdcffc5f4"> 3693</a></span><span class="preprocessor">#define I2C_SICR_RXFFIC         0x00000100  </span><span class="comment">// Receive FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l03694" name="l03694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4abf26c19758d2d0a19afbdd202ccd2d"> 3694</a></span><span class="preprocessor">#define I2C_SICR_TXFEIC         0x00000080  </span><span class="comment">// Transmit FIFO Empty Interrupt</span></div>
<div class="line"><a id="l03695" name="l03695"></a><span class="lineno"> 3695</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l03696" name="l03696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3465701b16501aa955d3f318bd42ffb6"> 3696</a></span><span class="preprocessor">#define I2C_SICR_RXIC           0x00000040  </span><span class="comment">// Receive Request Interrupt Mask</span></div>
<div class="line"><a id="l03697" name="l03697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade7a159983d9ad859dc989bfe8ef6f0e"> 3697</a></span><span class="preprocessor">#define I2C_SICR_TXIC           0x00000020  </span><span class="comment">// Transmit Request Interrupt Mask</span></div>
<div class="line"><a id="l03698" name="l03698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a293ac6771de4d5f088d5f87200c050d1"> 3698</a></span><span class="preprocessor">#define I2C_SICR_DMATXIC        0x00000010  </span><span class="comment">// Transmit DMA Interrupt Clear</span></div>
<div class="line"><a id="l03699" name="l03699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f5ec73c42bb7e7f817320a27fada1d3"> 3699</a></span><span class="preprocessor">#define I2C_SICR_DMARXIC        0x00000008  </span><span class="comment">// Receive DMA Interrupt Clear</span></div>
<div class="line"><a id="l03700" name="l03700"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adce824b93b9630b2ff536ab71da61e32"> 3700</a></span><span class="preprocessor">#define I2C_SICR_STOPIC         0x00000004  </span><span class="comment">// Stop Condition Interrupt Clear</span></div>
<div class="line"><a id="l03701" name="l03701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d699ff03ddfe9f991a448d853b89b7c"> 3701</a></span><span class="preprocessor">#define I2C_SICR_STARTIC        0x00000002  </span><span class="comment">// Start Condition Interrupt Clear</span></div>
<div class="line"><a id="l03702" name="l03702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0de1e1d5485525469027f9e7e5c0949"> 3702</a></span><span class="preprocessor">#define I2C_SICR_DATAIC         0x00000001  </span><span class="comment">// Data Interrupt Clear</span></div>
<div class="line"><a id="l03703" name="l03703"></a><span class="lineno"> 3703</span> </div>
<div class="line"><a id="l03704" name="l03704"></a><span class="lineno"> 3704</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03705" name="l03705"></a><span class="lineno"> 3705</span><span class="comment">//</span></div>
<div class="line"><a id="l03706" name="l03706"></a><span class="lineno"> 3706</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SOAR2 register.</span></div>
<div class="line"><a id="l03707" name="l03707"></a><span class="lineno"> 3707</span><span class="comment">//</span></div>
<div class="line"><a id="l03708" name="l03708"></a><span class="lineno"> 3708</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03709" name="l03709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9992f884086c8e6c59002f1306be485a"> 3709</a></span><span class="preprocessor">#define I2C_SOAR2_OAR2EN        0x00000080  </span><span class="comment">// I2C Slave Own Address 2 Enable</span></div>
<div class="line"><a id="l03710" name="l03710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad553e941734e3790a34360f3e22784b8"> 3710</a></span><span class="preprocessor">#define I2C_SOAR2_OAR2_M        0x0000007F  </span><span class="comment">// I2C Slave Own Address 2</span></div>
<div class="line"><a id="l03711" name="l03711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9744803c09033fbb981dc6d23178d75"> 3711</a></span><span class="preprocessor">#define I2C_SOAR2_OAR2_S        0</span></div>
<div class="line"><a id="l03712" name="l03712"></a><span class="lineno"> 3712</span> </div>
<div class="line"><a id="l03713" name="l03713"></a><span class="lineno"> 3713</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03714" name="l03714"></a><span class="lineno"> 3714</span><span class="comment">//</span></div>
<div class="line"><a id="l03715" name="l03715"></a><span class="lineno"> 3715</span><span class="comment">// The following are defines for the bit fields in the I2C_O_SACKCTL register.</span></div>
<div class="line"><a id="l03716" name="l03716"></a><span class="lineno"> 3716</span><span class="comment">//</span></div>
<div class="line"><a id="l03717" name="l03717"></a><span class="lineno"> 3717</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03718" name="l03718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa7f2af43db45f256651cf1ff0d46659"> 3718</a></span><span class="preprocessor">#define I2C_SACKCTL_ACKOVAL     0x00000002  </span><span class="comment">// I2C Slave ACK Override Value</span></div>
<div class="line"><a id="l03719" name="l03719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a117ada97604ca6a0ec46c3cb461db5e1"> 3719</a></span><span class="preprocessor">#define I2C_SACKCTL_ACKOEN      0x00000001  </span><span class="comment">// I2C Slave ACK Override Enable</span></div>
<div class="line"><a id="l03720" name="l03720"></a><span class="lineno"> 3720</span> </div>
<div class="line"><a id="l03721" name="l03721"></a><span class="lineno"> 3721</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03722" name="l03722"></a><span class="lineno"> 3722</span><span class="comment">//</span></div>
<div class="line"><a id="l03723" name="l03723"></a><span class="lineno"> 3723</span><span class="comment">// The following are defines for the bit fields in the I2C_O_FIFODATA register.</span></div>
<div class="line"><a id="l03724" name="l03724"></a><span class="lineno"> 3724</span><span class="comment">//</span></div>
<div class="line"><a id="l03725" name="l03725"></a><span class="lineno"> 3725</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03726" name="l03726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1d99f34b42316642055cdb198c0d43c"> 3726</a></span><span class="preprocessor">#define I2C_FIFODATA_DATA_M     0x000000FF  </span><span class="comment">// I2C TX FIFO Write Data Byte</span></div>
<div class="line"><a id="l03727" name="l03727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4ccdfeed3579dc51d49968472fde903"> 3727</a></span><span class="preprocessor">#define I2C_FIFODATA_DATA_S     0</span></div>
<div class="line"><a id="l03728" name="l03728"></a><span class="lineno"> 3728</span> </div>
<div class="line"><a id="l03729" name="l03729"></a><span class="lineno"> 3729</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03730" name="l03730"></a><span class="lineno"> 3730</span><span class="comment">//</span></div>
<div class="line"><a id="l03731" name="l03731"></a><span class="lineno"> 3731</span><span class="comment">// The following are defines for the bit fields in the I2C_O_FIFOCTL register.</span></div>
<div class="line"><a id="l03732" name="l03732"></a><span class="lineno"> 3732</span><span class="comment">//</span></div>
<div class="line"><a id="l03733" name="l03733"></a><span class="lineno"> 3733</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03734" name="l03734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0665fa0bb6c3f0a06ae58a64f5bff78e"> 3734</a></span><span class="preprocessor">#define I2C_FIFOCTL_RXASGNMT    0x80000000  </span><span class="comment">// RX Control Assignment</span></div>
<div class="line"><a id="l03735" name="l03735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49f007157f3432a06dccf9c1e69f5e9d"> 3735</a></span><span class="preprocessor">#define I2C_FIFOCTL_RXFLUSH     0x40000000  </span><span class="comment">// RX FIFO Flush</span></div>
<div class="line"><a id="l03736" name="l03736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a111cec8635c7cda14b09b5a086b843e5"> 3736</a></span><span class="preprocessor">#define I2C_FIFOCTL_DMARXENA    0x20000000  </span><span class="comment">// DMA RX Channel Enable</span></div>
<div class="line"><a id="l03737" name="l03737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15b863fa31a55aa56b4ef97722e588b6"> 3737</a></span><span class="preprocessor">#define I2C_FIFOCTL_RXTRIG_M    0x00070000  </span><span class="comment">// RX FIFO Trigger</span></div>
<div class="line"><a id="l03738" name="l03738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61824a90718a0ab3644361063dffa388"> 3738</a></span><span class="preprocessor">#define I2C_FIFOCTL_TXASGNMT    0x00008000  </span><span class="comment">// TX Control Assignment</span></div>
<div class="line"><a id="l03739" name="l03739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37907ed48c0c826a361fb431bd6099f5"> 3739</a></span><span class="preprocessor">#define I2C_FIFOCTL_TXFLUSH     0x00004000  </span><span class="comment">// TX FIFO Flush</span></div>
<div class="line"><a id="l03740" name="l03740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a342969c6f22bfc3498f606afcef896c7"> 3740</a></span><span class="preprocessor">#define I2C_FIFOCTL_DMATXENA    0x00002000  </span><span class="comment">// DMA TX Channel Enable</span></div>
<div class="line"><a id="l03741" name="l03741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60309fa6c85408391bbe871303e38c5e"> 3741</a></span><span class="preprocessor">#define I2C_FIFOCTL_TXTRIG_M    0x00000007  </span><span class="comment">// TX FIFO Trigger</span></div>
<div class="line"><a id="l03742" name="l03742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4e62227fd6843caefe4e7e72a8bf3c9"> 3742</a></span><span class="preprocessor">#define I2C_FIFOCTL_RXTRIG_S    16</span></div>
<div class="line"><a id="l03743" name="l03743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab903334d30bb2dd02d9f66c4b79e7bae"> 3743</a></span><span class="preprocessor">#define I2C_FIFOCTL_TXTRIG_S    0</span></div>
<div class="line"><a id="l03744" name="l03744"></a><span class="lineno"> 3744</span> </div>
<div class="line"><a id="l03745" name="l03745"></a><span class="lineno"> 3745</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03746" name="l03746"></a><span class="lineno"> 3746</span><span class="comment">//</span></div>
<div class="line"><a id="l03747" name="l03747"></a><span class="lineno"> 3747</span><span class="comment">// The following are defines for the bit fields in the I2C_O_FIFOSTATUS</span></div>
<div class="line"><a id="l03748" name="l03748"></a><span class="lineno"> 3748</span><span class="comment">// register.</span></div>
<div class="line"><a id="l03749" name="l03749"></a><span class="lineno"> 3749</span><span class="comment">//</span></div>
<div class="line"><a id="l03750" name="l03750"></a><span class="lineno"> 3750</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03751" name="l03751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c40dfa3254e0b70dcfc8789e5d0b52a"> 3751</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_RXABVTRIG                                              \</span></div>
<div class="line"><a id="l03752" name="l03752"></a><span class="lineno"> 3752</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// RX FIFO Above Trigger Level</span></div>
<div class="line"><a id="l03753" name="l03753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d941aaff3822a0227c6461f74a9af6e"> 3753</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_RXFF     0x00020000  </span><span class="comment">// RX FIFO Full</span></div>
<div class="line"><a id="l03754" name="l03754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abed27663632650bb296116cb0c67a628"> 3754</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_RXFE     0x00010000  </span><span class="comment">// RX FIFO Empty</span></div>
<div class="line"><a id="l03755" name="l03755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af02cd8d03137e6a6fd827fa2af5ccfb9"> 3755</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_TXBLWTRIG                                              \</span></div>
<div class="line"><a id="l03756" name="l03756"></a><span class="lineno"> 3756</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// TX FIFO Below Trigger Level</span></div>
<div class="line"><a id="l03757" name="l03757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99d892f4aa945a8de4cf56e72e3ab764"> 3757</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_TXFF     0x00000002  </span><span class="comment">// TX FIFO Full</span></div>
<div class="line"><a id="l03758" name="l03758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc517e45f4125fc514645a510489f40c"> 3758</a></span><span class="preprocessor">#define I2C_FIFOSTATUS_TXFE     0x00000001  </span><span class="comment">// TX FIFO Empty</span></div>
<div class="line"><a id="l03759" name="l03759"></a><span class="lineno"> 3759</span> </div>
<div class="line"><a id="l03760" name="l03760"></a><span class="lineno"> 3760</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03761" name="l03761"></a><span class="lineno"> 3761</span><span class="comment">//</span></div>
<div class="line"><a id="l03762" name="l03762"></a><span class="lineno"> 3762</span><span class="comment">// The following are defines for the bit fields in the I2C_O_PP register.</span></div>
<div class="line"><a id="l03763" name="l03763"></a><span class="lineno"> 3763</span><span class="comment">//</span></div>
<div class="line"><a id="l03764" name="l03764"></a><span class="lineno"> 3764</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03765" name="l03765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afeacbbf81695cb523764839b7f68427d"> 3765</a></span><span class="preprocessor">#define I2C_PP_HS               0x00000001  </span><span class="comment">// High-Speed Capable</span></div>
<div class="line"><a id="l03766" name="l03766"></a><span class="lineno"> 3766</span> </div>
<div class="line"><a id="l03767" name="l03767"></a><span class="lineno"> 3767</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03768" name="l03768"></a><span class="lineno"> 3768</span><span class="comment">//</span></div>
<div class="line"><a id="l03769" name="l03769"></a><span class="lineno"> 3769</span><span class="comment">// The following are defines for the bit fields in the I2C_O_PC register.</span></div>
<div class="line"><a id="l03770" name="l03770"></a><span class="lineno"> 3770</span><span class="comment">//</span></div>
<div class="line"><a id="l03771" name="l03771"></a><span class="lineno"> 3771</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03772" name="l03772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0124d548759a1d19161d275679f2f38"> 3772</a></span><span class="preprocessor">#define I2C_PC_HS               0x00000001  </span><span class="comment">// High-Speed Capable</span></div>
<div class="line"><a id="l03773" name="l03773"></a><span class="lineno"> 3773</span> </div>
<div class="line"><a id="l03774" name="l03774"></a><span class="lineno"> 3774</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03775" name="l03775"></a><span class="lineno"> 3775</span><span class="comment">//</span></div>
<div class="line"><a id="l03776" name="l03776"></a><span class="lineno"> 3776</span><span class="comment">// The following are defines for the bit fields in the PWM_O_CTL register.</span></div>
<div class="line"><a id="l03777" name="l03777"></a><span class="lineno"> 3777</span><span class="comment">//</span></div>
<div class="line"><a id="l03778" name="l03778"></a><span class="lineno"> 3778</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03779" name="l03779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abecab8c64092a4b17fdd433db6f56510"> 3779</a></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC3     0x00000008  </span><span class="comment">// Update PWM Generator 3</span></div>
<div class="line"><a id="l03780" name="l03780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd552489fa90d6d2a6c9bcd8c847657f"> 3780</a></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC2     0x00000004  </span><span class="comment">// Update PWM Generator 2</span></div>
<div class="line"><a id="l03781" name="l03781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14b4f17dceadc47c444b421af11b2f07"> 3781</a></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC1     0x00000002  </span><span class="comment">// Update PWM Generator 1</span></div>
<div class="line"><a id="l03782" name="l03782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9efd64dfa960ca766d1a02f577443e6f"> 3782</a></span><span class="preprocessor">#define PWM_CTL_GLOBALSYNC0     0x00000001  </span><span class="comment">// Update PWM Generator 0</span></div>
<div class="line"><a id="l03783" name="l03783"></a><span class="lineno"> 3783</span> </div>
<div class="line"><a id="l03784" name="l03784"></a><span class="lineno"> 3784</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03785" name="l03785"></a><span class="lineno"> 3785</span><span class="comment">//</span></div>
<div class="line"><a id="l03786" name="l03786"></a><span class="lineno"> 3786</span><span class="comment">// The following are defines for the bit fields in the PWM_O_SYNC register.</span></div>
<div class="line"><a id="l03787" name="l03787"></a><span class="lineno"> 3787</span><span class="comment">//</span></div>
<div class="line"><a id="l03788" name="l03788"></a><span class="lineno"> 3788</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03789" name="l03789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a547aa44810c0ab1d778173b923376b80"> 3789</a></span><span class="preprocessor">#define PWM_SYNC_SYNC3          0x00000008  </span><span class="comment">// Reset Generator 3 Counter</span></div>
<div class="line"><a id="l03790" name="l03790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5dac600c989d7a3f2fb558697bd98aa3"> 3790</a></span><span class="preprocessor">#define PWM_SYNC_SYNC2          0x00000004  </span><span class="comment">// Reset Generator 2 Counter</span></div>
<div class="line"><a id="l03791" name="l03791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a49d12f649b07fc528c54a2dfccfc8d"> 3791</a></span><span class="preprocessor">#define PWM_SYNC_SYNC1          0x00000002  </span><span class="comment">// Reset Generator 1 Counter</span></div>
<div class="line"><a id="l03792" name="l03792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2982c1a4e7360c55c824319ac9efbd71"> 3792</a></span><span class="preprocessor">#define PWM_SYNC_SYNC0          0x00000001  </span><span class="comment">// Reset Generator 0 Counter</span></div>
<div class="line"><a id="l03793" name="l03793"></a><span class="lineno"> 3793</span> </div>
<div class="line"><a id="l03794" name="l03794"></a><span class="lineno"> 3794</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03795" name="l03795"></a><span class="lineno"> 3795</span><span class="comment">//</span></div>
<div class="line"><a id="l03796" name="l03796"></a><span class="lineno"> 3796</span><span class="comment">// The following are defines for the bit fields in the PWM_O_ENABLE register.</span></div>
<div class="line"><a id="l03797" name="l03797"></a><span class="lineno"> 3797</span><span class="comment">//</span></div>
<div class="line"><a id="l03798" name="l03798"></a><span class="lineno"> 3798</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03799" name="l03799"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ce19300526527320f790dc9639415fa"> 3799</a></span><span class="preprocessor">#define PWM_ENABLE_PWM7EN       0x00000080  </span><span class="comment">// MnPWM7 Output Enable</span></div>
<div class="line"><a id="l03800" name="l03800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a502239759d7530d919c28e1f6afe66bd"> 3800</a></span><span class="preprocessor">#define PWM_ENABLE_PWM6EN       0x00000040  </span><span class="comment">// MnPWM6 Output Enable</span></div>
<div class="line"><a id="l03801" name="l03801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6098cd10dc189827f88cb6a7aad9060"> 3801</a></span><span class="preprocessor">#define PWM_ENABLE_PWM5EN       0x00000020  </span><span class="comment">// MnPWM5 Output Enable</span></div>
<div class="line"><a id="l03802" name="l03802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46c8baa000c36261cbb3605deb371428"> 3802</a></span><span class="preprocessor">#define PWM_ENABLE_PWM4EN       0x00000010  </span><span class="comment">// MnPWM4 Output Enable</span></div>
<div class="line"><a id="l03803" name="l03803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22216a88742c6399ac6a77b85a68aa11"> 3803</a></span><span class="preprocessor">#define PWM_ENABLE_PWM3EN       0x00000008  </span><span class="comment">// MnPWM3 Output Enable</span></div>
<div class="line"><a id="l03804" name="l03804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b9c1e1eeba53b279bc3a05519e75e18"> 3804</a></span><span class="preprocessor">#define PWM_ENABLE_PWM2EN       0x00000004  </span><span class="comment">// MnPWM2 Output Enable</span></div>
<div class="line"><a id="l03805" name="l03805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab41e76d4d3977270166f8cdba1aaf194"> 3805</a></span><span class="preprocessor">#define PWM_ENABLE_PWM1EN       0x00000002  </span><span class="comment">// MnPWM1 Output Enable</span></div>
<div class="line"><a id="l03806" name="l03806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa6f52ba610d144dd4dec5dda8c2918c"> 3806</a></span><span class="preprocessor">#define PWM_ENABLE_PWM0EN       0x00000001  </span><span class="comment">// MnPWM0 Output Enable</span></div>
<div class="line"><a id="l03807" name="l03807"></a><span class="lineno"> 3807</span> </div>
<div class="line"><a id="l03808" name="l03808"></a><span class="lineno"> 3808</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03809" name="l03809"></a><span class="lineno"> 3809</span><span class="comment">//</span></div>
<div class="line"><a id="l03810" name="l03810"></a><span class="lineno"> 3810</span><span class="comment">// The following are defines for the bit fields in the PWM_O_INVERT register.</span></div>
<div class="line"><a id="l03811" name="l03811"></a><span class="lineno"> 3811</span><span class="comment">//</span></div>
<div class="line"><a id="l03812" name="l03812"></a><span class="lineno"> 3812</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03813" name="l03813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6273063908c289411b50dd6cca813ac5"> 3813</a></span><span class="preprocessor">#define PWM_INVERT_PWM7INV      0x00000080  </span><span class="comment">// Invert MnPWM7 Signal</span></div>
<div class="line"><a id="l03814" name="l03814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bbf705e24992775ed083b24ad6c516f"> 3814</a></span><span class="preprocessor">#define PWM_INVERT_PWM6INV      0x00000040  </span><span class="comment">// Invert MnPWM6 Signal</span></div>
<div class="line"><a id="l03815" name="l03815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a500e3ffcde1f0768d3780657878aa2ef"> 3815</a></span><span class="preprocessor">#define PWM_INVERT_PWM5INV      0x00000020  </span><span class="comment">// Invert MnPWM5 Signal</span></div>
<div class="line"><a id="l03816" name="l03816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39e60de92dc92c4e711b9a8423312bf3"> 3816</a></span><span class="preprocessor">#define PWM_INVERT_PWM4INV      0x00000010  </span><span class="comment">// Invert MnPWM4 Signal</span></div>
<div class="line"><a id="l03817" name="l03817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73be3d62b23a38b1adbabd1ac7f76a37"> 3817</a></span><span class="preprocessor">#define PWM_INVERT_PWM3INV      0x00000008  </span><span class="comment">// Invert MnPWM3 Signal</span></div>
<div class="line"><a id="l03818" name="l03818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b539f5d8cf2d1b735f9b398553c3a3a"> 3818</a></span><span class="preprocessor">#define PWM_INVERT_PWM2INV      0x00000004  </span><span class="comment">// Invert MnPWM2 Signal</span></div>
<div class="line"><a id="l03819" name="l03819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0be381a388bff022c258422ab7c5887e"> 3819</a></span><span class="preprocessor">#define PWM_INVERT_PWM1INV      0x00000002  </span><span class="comment">// Invert MnPWM1 Signal</span></div>
<div class="line"><a id="l03820" name="l03820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70e4ee6df0d1701a66b1ca1e8d0e7016"> 3820</a></span><span class="preprocessor">#define PWM_INVERT_PWM0INV      0x00000001  </span><span class="comment">// Invert MnPWM0 Signal</span></div>
<div class="line"><a id="l03821" name="l03821"></a><span class="lineno"> 3821</span> </div>
<div class="line"><a id="l03822" name="l03822"></a><span class="lineno"> 3822</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03823" name="l03823"></a><span class="lineno"> 3823</span><span class="comment">//</span></div>
<div class="line"><a id="l03824" name="l03824"></a><span class="lineno"> 3824</span><span class="comment">// The following are defines for the bit fields in the PWM_O_FAULT register.</span></div>
<div class="line"><a id="l03825" name="l03825"></a><span class="lineno"> 3825</span><span class="comment">//</span></div>
<div class="line"><a id="l03826" name="l03826"></a><span class="lineno"> 3826</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03827" name="l03827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b35ad1661d441cfd6b76e720de35900"> 3827</a></span><span class="preprocessor">#define PWM_FAULT_FAULT7        0x00000080  </span><span class="comment">// MnPWM7 Fault</span></div>
<div class="line"><a id="l03828" name="l03828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af115ecfbdd1ed787a4ef8d29812778d0"> 3828</a></span><span class="preprocessor">#define PWM_FAULT_FAULT6        0x00000040  </span><span class="comment">// MnPWM6 Fault</span></div>
<div class="line"><a id="l03829" name="l03829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92ea4c7be5095e6e816d7021eb809787"> 3829</a></span><span class="preprocessor">#define PWM_FAULT_FAULT5        0x00000020  </span><span class="comment">// MnPWM5 Fault</span></div>
<div class="line"><a id="l03830" name="l03830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c97215af34df8783d622d653a1e978a"> 3830</a></span><span class="preprocessor">#define PWM_FAULT_FAULT4        0x00000010  </span><span class="comment">// MnPWM4 Fault</span></div>
<div class="line"><a id="l03831" name="l03831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad338d635d6054bb91167fd1643abc224"> 3831</a></span><span class="preprocessor">#define PWM_FAULT_FAULT3        0x00000008  </span><span class="comment">// MnPWM3 Fault</span></div>
<div class="line"><a id="l03832" name="l03832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4561423d7ed5dc2cae3327bb044108e"> 3832</a></span><span class="preprocessor">#define PWM_FAULT_FAULT2        0x00000004  </span><span class="comment">// MnPWM2 Fault</span></div>
<div class="line"><a id="l03833" name="l03833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2de219e7c64d0a82f07acb1ce363212b"> 3833</a></span><span class="preprocessor">#define PWM_FAULT_FAULT1        0x00000002  </span><span class="comment">// MnPWM1 Fault</span></div>
<div class="line"><a id="l03834" name="l03834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37b2ef6bfc0511a75bfc221acfb2f282"> 3834</a></span><span class="preprocessor">#define PWM_FAULT_FAULT0        0x00000001  </span><span class="comment">// MnPWM0 Fault</span></div>
<div class="line"><a id="l03835" name="l03835"></a><span class="lineno"> 3835</span> </div>
<div class="line"><a id="l03836" name="l03836"></a><span class="lineno"> 3836</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03837" name="l03837"></a><span class="lineno"> 3837</span><span class="comment">//</span></div>
<div class="line"><a id="l03838" name="l03838"></a><span class="lineno"> 3838</span><span class="comment">// The following are defines for the bit fields in the PWM_O_INTEN register.</span></div>
<div class="line"><a id="l03839" name="l03839"></a><span class="lineno"> 3839</span><span class="comment">//</span></div>
<div class="line"><a id="l03840" name="l03840"></a><span class="lineno"> 3840</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03841" name="l03841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a393334531678ccb3d745964f072da2ac"> 3841</a></span><span class="preprocessor">#define PWM_INTEN_INTFAULT3     0x00080000  </span><span class="comment">// Interrupt Fault 3</span></div>
<div class="line"><a id="l03842" name="l03842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7fbed75c1454d7a94c5338723da0aab"> 3842</a></span><span class="preprocessor">#define PWM_INTEN_INTFAULT2     0x00040000  </span><span class="comment">// Interrupt Fault 2</span></div>
<div class="line"><a id="l03843" name="l03843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b5b4d26b92815df80b7259bb5e8e857"> 3843</a></span><span class="preprocessor">#define PWM_INTEN_INTFAULT1     0x00020000  </span><span class="comment">// Interrupt Fault 1</span></div>
<div class="line"><a id="l03844" name="l03844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99aef1e12ca626d6444e2eddc21c76eb"> 3844</a></span><span class="preprocessor">#define PWM_INTEN_INTFAULT0     0x00010000  </span><span class="comment">// Interrupt Fault 0</span></div>
<div class="line"><a id="l03845" name="l03845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5179853c89135ad36c28743263059b57"> 3845</a></span><span class="preprocessor">#define PWM_INTEN_INTPWM3       0x00000008  </span><span class="comment">// PWM3 Interrupt Enable</span></div>
<div class="line"><a id="l03846" name="l03846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9249ce5cbab10a641bca612b9ce0fab"> 3846</a></span><span class="preprocessor">#define PWM_INTEN_INTPWM2       0x00000004  </span><span class="comment">// PWM2 Interrupt Enable</span></div>
<div class="line"><a id="l03847" name="l03847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a000ae65243b8425503dbd4fdb7776eae"> 3847</a></span><span class="preprocessor">#define PWM_INTEN_INTPWM1       0x00000002  </span><span class="comment">// PWM1 Interrupt Enable</span></div>
<div class="line"><a id="l03848" name="l03848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adeaecbd51b576cd9e5f25d7912b2c1db"> 3848</a></span><span class="preprocessor">#define PWM_INTEN_INTPWM0       0x00000001  </span><span class="comment">// PWM0 Interrupt Enable</span></div>
<div class="line"><a id="l03849" name="l03849"></a><span class="lineno"> 3849</span> </div>
<div class="line"><a id="l03850" name="l03850"></a><span class="lineno"> 3850</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03851" name="l03851"></a><span class="lineno"> 3851</span><span class="comment">//</span></div>
<div class="line"><a id="l03852" name="l03852"></a><span class="lineno"> 3852</span><span class="comment">// The following are defines for the bit fields in the PWM_O_RIS register.</span></div>
<div class="line"><a id="l03853" name="l03853"></a><span class="lineno"> 3853</span><span class="comment">//</span></div>
<div class="line"><a id="l03854" name="l03854"></a><span class="lineno"> 3854</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03855" name="l03855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74c89cd7b04a227043f4f0edae319d8e"> 3855</a></span><span class="preprocessor">#define PWM_RIS_INTFAULT3       0x00080000  </span><span class="comment">// Interrupt Fault PWM 3</span></div>
<div class="line"><a id="l03856" name="l03856"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c50c79dbf0745655f21cb2c632686bf"> 3856</a></span><span class="preprocessor">#define PWM_RIS_INTFAULT2       0x00040000  </span><span class="comment">// Interrupt Fault PWM 2</span></div>
<div class="line"><a id="l03857" name="l03857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2c41ebb7aeceaa846d1de026b29ddd0"> 3857</a></span><span class="preprocessor">#define PWM_RIS_INTFAULT1       0x00020000  </span><span class="comment">// Interrupt Fault PWM 1</span></div>
<div class="line"><a id="l03858" name="l03858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f95b186993195c8c0410fa5726cfd58"> 3858</a></span><span class="preprocessor">#define PWM_RIS_INTFAULT0       0x00010000  </span><span class="comment">// Interrupt Fault PWM 0</span></div>
<div class="line"><a id="l03859" name="l03859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aa3174ad226a1c9f2314c2e8c2633ff"> 3859</a></span><span class="preprocessor">#define PWM_RIS_INTPWM3         0x00000008  </span><span class="comment">// PWM3 Interrupt Asserted</span></div>
<div class="line"><a id="l03860" name="l03860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace342e68e282aab5d00d6ba4c048a0d3"> 3860</a></span><span class="preprocessor">#define PWM_RIS_INTPWM2         0x00000004  </span><span class="comment">// PWM2 Interrupt Asserted</span></div>
<div class="line"><a id="l03861" name="l03861"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01e3059cb8044453b064119163dc31da"> 3861</a></span><span class="preprocessor">#define PWM_RIS_INTPWM1         0x00000002  </span><span class="comment">// PWM1 Interrupt Asserted</span></div>
<div class="line"><a id="l03862" name="l03862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dc356cf7893c8e5068966555795167b"> 3862</a></span><span class="preprocessor">#define PWM_RIS_INTPWM0         0x00000001  </span><span class="comment">// PWM0 Interrupt Asserted</span></div>
<div class="line"><a id="l03863" name="l03863"></a><span class="lineno"> 3863</span> </div>
<div class="line"><a id="l03864" name="l03864"></a><span class="lineno"> 3864</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03865" name="l03865"></a><span class="lineno"> 3865</span><span class="comment">//</span></div>
<div class="line"><a id="l03866" name="l03866"></a><span class="lineno"> 3866</span><span class="comment">// The following are defines for the bit fields in the PWM_O_ISC register.</span></div>
<div class="line"><a id="l03867" name="l03867"></a><span class="lineno"> 3867</span><span class="comment">//</span></div>
<div class="line"><a id="l03868" name="l03868"></a><span class="lineno"> 3868</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03869" name="l03869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4b01ee3ebc886acf4964365f8c8da67"> 3869</a></span><span class="preprocessor">#define PWM_ISC_INTFAULT3       0x00080000  </span><span class="comment">// FAULT3 Interrupt Asserted</span></div>
<div class="line"><a id="l03870" name="l03870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ccda07dc87441fad83a1cb54412134b"> 3870</a></span><span class="preprocessor">#define PWM_ISC_INTFAULT2       0x00040000  </span><span class="comment">// FAULT2 Interrupt Asserted</span></div>
<div class="line"><a id="l03871" name="l03871"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31cca0bee621c4e4480e56b012c38364"> 3871</a></span><span class="preprocessor">#define PWM_ISC_INTFAULT1       0x00020000  </span><span class="comment">// FAULT1 Interrupt Asserted</span></div>
<div class="line"><a id="l03872" name="l03872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6582d448a6f9fbf8553ab27622aadb7"> 3872</a></span><span class="preprocessor">#define PWM_ISC_INTFAULT0       0x00010000  </span><span class="comment">// FAULT0 Interrupt Asserted</span></div>
<div class="line"><a id="l03873" name="l03873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d68f4eea8710669f6e48b479b2fc870"> 3873</a></span><span class="preprocessor">#define PWM_ISC_INTPWM3         0x00000008  </span><span class="comment">// PWM3 Interrupt Status</span></div>
<div class="line"><a id="l03874" name="l03874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7058bcd9256db84237d93177ea48c725"> 3874</a></span><span class="preprocessor">#define PWM_ISC_INTPWM2         0x00000004  </span><span class="comment">// PWM2 Interrupt Status</span></div>
<div class="line"><a id="l03875" name="l03875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a0bf1e553fb4b85a79465f200f37fba"> 3875</a></span><span class="preprocessor">#define PWM_ISC_INTPWM1         0x00000002  </span><span class="comment">// PWM1 Interrupt Status</span></div>
<div class="line"><a id="l03876" name="l03876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac839419444ce358c2ec471334bf904a9"> 3876</a></span><span class="preprocessor">#define PWM_ISC_INTPWM0         0x00000001  </span><span class="comment">// PWM0 Interrupt Status</span></div>
<div class="line"><a id="l03877" name="l03877"></a><span class="lineno"> 3877</span> </div>
<div class="line"><a id="l03878" name="l03878"></a><span class="lineno"> 3878</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03879" name="l03879"></a><span class="lineno"> 3879</span><span class="comment">//</span></div>
<div class="line"><a id="l03880" name="l03880"></a><span class="lineno"> 3880</span><span class="comment">// The following are defines for the bit fields in the PWM_O_STATUS register.</span></div>
<div class="line"><a id="l03881" name="l03881"></a><span class="lineno"> 3881</span><span class="comment">//</span></div>
<div class="line"><a id="l03882" name="l03882"></a><span class="lineno"> 3882</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03883" name="l03883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5526cb0da840fa90436502d072c13c18"> 3883</a></span><span class="preprocessor">#define PWM_STATUS_FAULT3       0x00000008  </span><span class="comment">// Generator 3 Fault Status</span></div>
<div class="line"><a id="l03884" name="l03884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77f8b1da9d23bd99b0ecda5f59799f05"> 3884</a></span><span class="preprocessor">#define PWM_STATUS_FAULT2       0x00000004  </span><span class="comment">// Generator 2 Fault Status</span></div>
<div class="line"><a id="l03885" name="l03885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6c495f4a0e0df1537ca0e973debbf96"> 3885</a></span><span class="preprocessor">#define PWM_STATUS_FAULT1       0x00000002  </span><span class="comment">// Generator 1 Fault Status</span></div>
<div class="line"><a id="l03886" name="l03886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade4fc42f26b5ee6a4ae728d843327c0d"> 3886</a></span><span class="preprocessor">#define PWM_STATUS_FAULT0       0x00000001  </span><span class="comment">// Generator 0 Fault Status</span></div>
<div class="line"><a id="l03887" name="l03887"></a><span class="lineno"> 3887</span> </div>
<div class="line"><a id="l03888" name="l03888"></a><span class="lineno"> 3888</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03889" name="l03889"></a><span class="lineno"> 3889</span><span class="comment">//</span></div>
<div class="line"><a id="l03890" name="l03890"></a><span class="lineno"> 3890</span><span class="comment">// The following are defines for the bit fields in the PWM_O_FAULTVAL register.</span></div>
<div class="line"><a id="l03891" name="l03891"></a><span class="lineno"> 3891</span><span class="comment">//</span></div>
<div class="line"><a id="l03892" name="l03892"></a><span class="lineno"> 3892</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03893" name="l03893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb5095bf7edd35c532c322efdeb395c0"> 3893</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM7       0x00000080  </span><span class="comment">// MnPWM7 Fault Value</span></div>
<div class="line"><a id="l03894" name="l03894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f085027cb3cbf78d69b82739dda050c"> 3894</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM6       0x00000040  </span><span class="comment">// MnPWM6 Fault Value</span></div>
<div class="line"><a id="l03895" name="l03895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac485929a744fe3136d3558fa23e63167"> 3895</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM5       0x00000020  </span><span class="comment">// MnPWM5 Fault Value</span></div>
<div class="line"><a id="l03896" name="l03896"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5325190f8d591de4c18531b2cf709f2e"> 3896</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM4       0x00000010  </span><span class="comment">// MnPWM4 Fault Value</span></div>
<div class="line"><a id="l03897" name="l03897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbabbbf51695387c7e3401dfb3e9bc3c"> 3897</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM3       0x00000008  </span><span class="comment">// MnPWM3 Fault Value</span></div>
<div class="line"><a id="l03898" name="l03898"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c3aad1dec9821761afbaa9c90c15dc1"> 3898</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM2       0x00000004  </span><span class="comment">// MnPWM2 Fault Value</span></div>
<div class="line"><a id="l03899" name="l03899"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ac82bf94ccdf55b52ba03b376d21843"> 3899</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM1       0x00000002  </span><span class="comment">// MnPWM1 Fault Value</span></div>
<div class="line"><a id="l03900" name="l03900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af38b199c1de5f99cbc1fe75f9899d8c0"> 3900</a></span><span class="preprocessor">#define PWM_FAULTVAL_PWM0       0x00000001  </span><span class="comment">// MnPWM0 Fault Value</span></div>
<div class="line"><a id="l03901" name="l03901"></a><span class="lineno"> 3901</span> </div>
<div class="line"><a id="l03902" name="l03902"></a><span class="lineno"> 3902</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03903" name="l03903"></a><span class="lineno"> 3903</span><span class="comment">//</span></div>
<div class="line"><a id="l03904" name="l03904"></a><span class="lineno"> 3904</span><span class="comment">// The following are defines for the bit fields in the PWM_O_ENUPD register.</span></div>
<div class="line"><a id="l03905" name="l03905"></a><span class="lineno"> 3905</span><span class="comment">//</span></div>
<div class="line"><a id="l03906" name="l03906"></a><span class="lineno"> 3906</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03907" name="l03907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37b8c2e23f69d12a5370a564faba9859"> 3907</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_M      0x0000C000  </span><span class="comment">// MnPWM7 Enable Update Mode</span></div>
<div class="line"><a id="l03908" name="l03908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af37a464e8b8b8561c75b4f8dc23dcfa1"> 3908</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03909" name="l03909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f511dab52e95bdfaf84a486e0c81520"> 3909</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_LSYNC  0x00008000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03910" name="l03910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06716f3044f6d4a9639655ac8299e83f"> 3910</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD7_GSYNC  0x0000C000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03911" name="l03911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d4c096fdc9b14dca74dca4f44ae93b8"> 3911</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_M      0x00003000  </span><span class="comment">// MnPWM6 Enable Update Mode</span></div>
<div class="line"><a id="l03912" name="l03912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fdd8afcd74f5f4087dbd0e3d763b6cd"> 3912</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03913" name="l03913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0cdb4359965a3a5d606c652660ae963"> 3913</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_LSYNC  0x00002000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03914" name="l03914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8d93f324d241c5d6dcc70cdefe00087"> 3914</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD6_GSYNC  0x00003000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03915" name="l03915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a396abcf2d0a1734d348f1c7404bcdd97"> 3915</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_M      0x00000C00  </span><span class="comment">// MnPWM5 Enable Update Mode</span></div>
<div class="line"><a id="l03916" name="l03916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa28924cb72631ed6ad5be15dd9a490d4"> 3916</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03917" name="l03917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27992421c5155c5a8063becf6e890775"> 3917</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_LSYNC  0x00000800  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03918" name="l03918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a606a561b53bd376d8d264dfc8ed1d9e1"> 3918</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD5_GSYNC  0x00000C00  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03919" name="l03919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d46d555c49de26cb2473d74e32bbc40"> 3919</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_M      0x00000300  </span><span class="comment">// MnPWM4 Enable Update Mode</span></div>
<div class="line"><a id="l03920" name="l03920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81f513eb67a3cbecb220b4bacc3b9fea"> 3920</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03921" name="l03921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a415343dfbf2e43ca367f54b993aafddc"> 3921</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_LSYNC  0x00000200  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03922" name="l03922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59486e7ba4d2fc3782de399d5815e9b9"> 3922</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD4_GSYNC  0x00000300  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03923" name="l03923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af231e81977173334acaba37d2ee859f8"> 3923</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_M      0x000000C0  </span><span class="comment">// MnPWM3 Enable Update Mode</span></div>
<div class="line"><a id="l03924" name="l03924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9106cb1f4201f99123d786ce7931880"> 3924</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03925" name="l03925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2458b84fdfbe1360c25cb26900d7388a"> 3925</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_LSYNC  0x00000080  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03926" name="l03926"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52e49831bae5e7b5dc291e4fe0244ca2"> 3926</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD3_GSYNC  0x000000C0  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03927" name="l03927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa2332c4eff964009da4de2c9e17a994"> 3927</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_M      0x00000030  </span><span class="comment">// MnPWM2 Enable Update Mode</span></div>
<div class="line"><a id="l03928" name="l03928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afae0f6475a8129c3c828c2429afe2098"> 3928</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03929" name="l03929"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f8ccd33ba918cd120c41a8f4d911cd9"> 3929</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_LSYNC  0x00000020  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03930" name="l03930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fbf0895d9a21e08d8753042ead4be21"> 3930</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD2_GSYNC  0x00000030  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03931" name="l03931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a214b6e0adc7842266fee155b93876814"> 3931</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_M      0x0000000C  </span><span class="comment">// MnPWM1 Enable Update Mode</span></div>
<div class="line"><a id="l03932" name="l03932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac51fc9621ea8658c4295f6f1beca36b8"> 3932</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03933" name="l03933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5ee2eb198f25f7d8270a76fd3be15a2"> 3933</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_LSYNC  0x00000008  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03934" name="l03934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fc50263cccf4bf5752ee90e330c3aae"> 3934</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD1_GSYNC  0x0000000C  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03935" name="l03935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcddd74a541a9c18ec3291a8157edf84"> 3935</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_M      0x00000003  </span><span class="comment">// MnPWM0 Enable Update Mode</span></div>
<div class="line"><a id="l03936" name="l03936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac47dd2a0c33998bb0a574252fa2ead76"> 3936</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_IMM    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03937" name="l03937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1032879fdb0a9f05c0236f9c22517824"> 3937</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_LSYNC  0x00000002  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03938" name="l03938"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77aaaec0ae9d996752ad5acab7e165bc"> 3938</a></span><span class="preprocessor">#define PWM_ENUPD_ENUPD0_GSYNC  0x00000003  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03939" name="l03939"></a><span class="lineno"> 3939</span> </div>
<div class="line"><a id="l03940" name="l03940"></a><span class="lineno"> 3940</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03941" name="l03941"></a><span class="lineno"> 3941</span><span class="comment">//</span></div>
<div class="line"><a id="l03942" name="l03942"></a><span class="lineno"> 3942</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_CTL register.</span></div>
<div class="line"><a id="l03943" name="l03943"></a><span class="lineno"> 3943</span><span class="comment">//</span></div>
<div class="line"><a id="l03944" name="l03944"></a><span class="lineno"> 3944</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03945" name="l03945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a269ad7f3207c543669214a3b5a962621"> 3945</a></span><span class="preprocessor">#define PWM_0_CTL_LATCH         0x00040000  </span><span class="comment">// Latch Fault Input</span></div>
<div class="line"><a id="l03946" name="l03946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bbffe334a84385df6de51df987f899c"> 3946</a></span><span class="preprocessor">#define PWM_0_CTL_MINFLTPER     0x00020000  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l03947" name="l03947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c2dd7ffe3934ee1ebc144fdff5c3419"> 3947</a></span><span class="preprocessor">#define PWM_0_CTL_FLTSRC        0x00010000  </span><span class="comment">// Fault Condition Source</span></div>
<div class="line"><a id="l03948" name="l03948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab26b3f92c7f1edf6f16e040f97b84668"> 3948</a></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_M   0x0000C000  </span><span class="comment">// PWMnDBFALL Update Mode</span></div>
<div class="line"><a id="l03949" name="l03949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a615faf27f98b8d3b33c4b042d64188"> 3949</a></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03950" name="l03950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29735459b59a08ae5fdf41be1aea17be"> 3950</a></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_LS  0x00008000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03951" name="l03951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8087cbd451705e5160c90cf06f410258"> 3951</a></span><span class="preprocessor">#define PWM_0_CTL_DBFALLUPD_GS  0x0000C000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03952" name="l03952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee9427b31e98de00c45bb1ebbd79ce83"> 3952</a></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_M   0x00003000  </span><span class="comment">// PWMnDBRISE Update Mode</span></div>
<div class="line"><a id="l03953" name="l03953"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5123034ddce2987e5c8376ddf83245c7"> 3953</a></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03954" name="l03954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53636b0fc6ead41702e67e8b817c8f0b"> 3954</a></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_LS  0x00002000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03955" name="l03955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1659402349c767d4e23902839a631b7c"> 3955</a></span><span class="preprocessor">#define PWM_0_CTL_DBRISEUPD_GS  0x00003000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03956" name="l03956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31b6807e2c8731c09534d84507fa852c"> 3956</a></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_M    0x00000C00  </span><span class="comment">// PWMnDBCTL Update Mode</span></div>
<div class="line"><a id="l03957" name="l03957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadf4a9a78c7aac1414dbaa1daf931522"> 3957</a></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_I    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03958" name="l03958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cc124db8f4623ee2ff25377dfd76128"> 3958</a></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_LS   0x00000800  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03959" name="l03959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e3bf0aca975906838d11665d086ea2f"> 3959</a></span><span class="preprocessor">#define PWM_0_CTL_DBCTLUPD_GS   0x00000C00  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03960" name="l03960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a652deaa77a2f2c1418f6fb5a586109b2"> 3960</a></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_M     0x00000300  </span><span class="comment">// PWMnGENB Update Mode</span></div>
<div class="line"><a id="l03961" name="l03961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25a28cddd75ce5c2a9904cd3d3697dc2"> 3961</a></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03962" name="l03962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaca6b359613c0964e6662ef993a961eb"> 3962</a></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_LS    0x00000200  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03963" name="l03963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7db0e0675d69c2769b623a65006eeda5"> 3963</a></span><span class="preprocessor">#define PWM_0_CTL_GENBUPD_GS    0x00000300  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03964" name="l03964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb1ba3d9343d79190857ef130e35b71a"> 3964</a></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_M     0x000000C0  </span><span class="comment">// PWMnGENA Update Mode</span></div>
<div class="line"><a id="l03965" name="l03965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d5377aafb2ee329cb011e34e2d04f94"> 3965</a></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l03966" name="l03966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3275099ac8bd856488962333f8c878f2"> 3966</a></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_LS    0x00000080  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l03967" name="l03967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf78dcebccb1089cc51ed9b07cea1963"> 3967</a></span><span class="preprocessor">#define PWM_0_CTL_GENAUPD_GS    0x000000C0  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l03968" name="l03968"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fbcfe19cb58521bb02365641f0eb465"> 3968</a></span><span class="preprocessor">#define PWM_0_CTL_CMPBUPD       0x00000020  </span><span class="comment">// Comparator B Update Mode</span></div>
<div class="line"><a id="l03969" name="l03969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab117be73a45b4e0dbf3712d1958829a5"> 3969</a></span><span class="preprocessor">#define PWM_0_CTL_CMPAUPD       0x00000010  </span><span class="comment">// Comparator A Update Mode</span></div>
<div class="line"><a id="l03970" name="l03970"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d8fbe029177bf3155a3d106219f51e2"> 3970</a></span><span class="preprocessor">#define PWM_0_CTL_LOADUPD       0x00000008  </span><span class="comment">// Load Register Update Mode</span></div>
<div class="line"><a id="l03971" name="l03971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3eecfda1eb289cf9441cb86199267b52"> 3971</a></span><span class="preprocessor">#define PWM_0_CTL_DEBUG         0x00000004  </span><span class="comment">// Debug Mode</span></div>
<div class="line"><a id="l03972" name="l03972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aede105fa30f435a771d2a44968a046ef"> 3972</a></span><span class="preprocessor">#define PWM_0_CTL_MODE          0x00000002  </span><span class="comment">// Counter Mode</span></div>
<div class="line"><a id="l03973" name="l03973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac21238cfaa1fbe301ff0a43b129950d2"> 3973</a></span><span class="preprocessor">#define PWM_0_CTL_ENABLE        0x00000001  </span><span class="comment">// PWM Block Enable</span></div>
<div class="line"><a id="l03974" name="l03974"></a><span class="lineno"> 3974</span> </div>
<div class="line"><a id="l03975" name="l03975"></a><span class="lineno"> 3975</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03976" name="l03976"></a><span class="lineno"> 3976</span><span class="comment">//</span></div>
<div class="line"><a id="l03977" name="l03977"></a><span class="lineno"> 3977</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_INTEN register.</span></div>
<div class="line"><a id="l03978" name="l03978"></a><span class="lineno"> 3978</span><span class="comment">//</span></div>
<div class="line"><a id="l03979" name="l03979"></a><span class="lineno"> 3979</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l03980" name="l03980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a610e5cbd38861dc23ddda2b15fe80389"> 3980</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCMPBD     0x00002000  </span><span class="comment">// Trigger for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l03981" name="l03981"></a><span class="lineno"> 3981</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l03982" name="l03982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28c044946a0ae94b776401440d749dab"> 3982</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCMPBU     0x00001000  </span><span class="comment">// Trigger for Counter=PWMnCMPB Up</span></div>
<div class="line"><a id="l03983" name="l03983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad28742b5fc3a575e3ceb3d804c1ac648"> 3983</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCMPAD     0x00000800  </span><span class="comment">// Trigger for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l03984" name="l03984"></a><span class="lineno"> 3984</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l03985" name="l03985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87e62b158bba00bb8cb70e5898fbb70c"> 3985</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCMPAU     0x00000400  </span><span class="comment">// Trigger for Counter=PWMnCMPA Up</span></div>
<div class="line"><a id="l03986" name="l03986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a185482699494fd853bd922975c134573"> 3986</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCNTLOAD   0x00000200  </span><span class="comment">// Trigger for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l03987" name="l03987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e3c3ca39c74503b063b250b99ad0126"> 3987</a></span><span class="preprocessor">#define PWM_0_INTEN_TRCNTZERO   0x00000100  </span><span class="comment">// Trigger for Counter=0</span></div>
<div class="line"><a id="l03988" name="l03988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3743bbaa4895f46b0579e001c9771fe"> 3988</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCMPBD    0x00000020  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l03989" name="l03989"></a><span class="lineno"> 3989</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l03990" name="l03990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b29f8b11fd65a0fe49d27b97854a84a"> 3990</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCMPBU    0x00000010  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l03991" name="l03991"></a><span class="lineno"> 3991</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l03992" name="l03992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93020224db4b4fd8638721a9cfe24542"> 3992</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCMPAD    0x00000008  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l03993" name="l03993"></a><span class="lineno"> 3993</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l03994" name="l03994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f0030c69291cfdb007f0ed6f00b9096"> 3994</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCMPAU    0x00000004  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l03995" name="l03995"></a><span class="lineno"> 3995</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l03996" name="l03996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7f82bae0760aa14a013507c372b0b58"> 3996</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCNTLOAD  0x00000002  </span><span class="comment">// Interrupt for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l03997" name="l03997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a98a8495144570b5076a91cfd0ae9f4"> 3997</a></span><span class="preprocessor">#define PWM_0_INTEN_INTCNTZERO  0x00000001  </span><span class="comment">// Interrupt for Counter=0</span></div>
<div class="line"><a id="l03998" name="l03998"></a><span class="lineno"> 3998</span> </div>
<div class="line"><a id="l03999" name="l03999"></a><span class="lineno"> 3999</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04000" name="l04000"></a><span class="lineno"> 4000</span><span class="comment">//</span></div>
<div class="line"><a id="l04001" name="l04001"></a><span class="lineno"> 4001</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_RIS register.</span></div>
<div class="line"><a id="l04002" name="l04002"></a><span class="lineno"> 4002</span><span class="comment">//</span></div>
<div class="line"><a id="l04003" name="l04003"></a><span class="lineno"> 4003</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04004" name="l04004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a756479c2fa5c407b3705e264d2d9b4e0"> 4004</a></span><span class="preprocessor">#define PWM_0_RIS_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04005" name="l04005"></a><span class="lineno"> 4005</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04006" name="l04006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac781b8a78c98e01a1a297181b40d8c22"> 4006</a></span><span class="preprocessor">#define PWM_0_RIS_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt Status</span></div>
<div class="line"><a id="l04007" name="l04007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cd27db60786c92815a37c5de3528987"> 4007</a></span><span class="preprocessor">#define PWM_0_RIS_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04008" name="l04008"></a><span class="lineno"> 4008</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04009" name="l04009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ca1fb77cedfaa03fbd5635b363ba80c"> 4009</a></span><span class="preprocessor">#define PWM_0_RIS_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt Status</span></div>
<div class="line"><a id="l04010" name="l04010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3719a862cb90e3e05f6444c907b2629f"> 4010</a></span><span class="preprocessor">#define PWM_0_RIS_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt Status</span></div>
<div class="line"><a id="l04011" name="l04011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae50b26fc9853b97c0a17e6f5b0735b33"> 4011</a></span><span class="preprocessor">#define PWM_0_RIS_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt Status</span></div>
<div class="line"><a id="l04012" name="l04012"></a><span class="lineno"> 4012</span> </div>
<div class="line"><a id="l04013" name="l04013"></a><span class="lineno"> 4013</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04014" name="l04014"></a><span class="lineno"> 4014</span><span class="comment">//</span></div>
<div class="line"><a id="l04015" name="l04015"></a><span class="lineno"> 4015</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_ISC register.</span></div>
<div class="line"><a id="l04016" name="l04016"></a><span class="lineno"> 4016</span><span class="comment">//</span></div>
<div class="line"><a id="l04017" name="l04017"></a><span class="lineno"> 4017</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04018" name="l04018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa75ff1e4c82634163b36e2b305a43a"> 4018</a></span><span class="preprocessor">#define PWM_0_ISC_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04019" name="l04019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a887ae9f0d5a8abe13a67d47037eee77b"> 4019</a></span><span class="preprocessor">#define PWM_0_ISC_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt</span></div>
<div class="line"><a id="l04020" name="l04020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37a0daab2d3222a10b34dee86f0cdaf3"> 4020</a></span><span class="preprocessor">#define PWM_0_ISC_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04021" name="l04021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5562de7584fdc233d2fc073121116f07"> 4021</a></span><span class="preprocessor">#define PWM_0_ISC_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt</span></div>
<div class="line"><a id="l04022" name="l04022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6f554ac166f9da91ef230ab7e98eb26"> 4022</a></span><span class="preprocessor">#define PWM_0_ISC_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt</span></div>
<div class="line"><a id="l04023" name="l04023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a9141612eb59ba01b9b3abdb35c14a9"> 4023</a></span><span class="preprocessor">#define PWM_0_ISC_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt</span></div>
<div class="line"><a id="l04024" name="l04024"></a><span class="lineno"> 4024</span> </div>
<div class="line"><a id="l04025" name="l04025"></a><span class="lineno"> 4025</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04026" name="l04026"></a><span class="lineno"> 4026</span><span class="comment">//</span></div>
<div class="line"><a id="l04027" name="l04027"></a><span class="lineno"> 4027</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_LOAD register.</span></div>
<div class="line"><a id="l04028" name="l04028"></a><span class="lineno"> 4028</span><span class="comment">//</span></div>
<div class="line"><a id="l04029" name="l04029"></a><span class="lineno"> 4029</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04030" name="l04030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cd1c0b613b609cfa524fa531781cb36"> 4030</a></span><span class="preprocessor">#define PWM_0_LOAD_M            0x0000FFFF  </span><span class="comment">// Counter Load Value</span></div>
<div class="line"><a id="l04031" name="l04031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabfd55912763f036e65da2b9f24e9f70"> 4031</a></span><span class="preprocessor">#define PWM_0_LOAD_S            0</span></div>
<div class="line"><a id="l04032" name="l04032"></a><span class="lineno"> 4032</span> </div>
<div class="line"><a id="l04033" name="l04033"></a><span class="lineno"> 4033</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04034" name="l04034"></a><span class="lineno"> 4034</span><span class="comment">//</span></div>
<div class="line"><a id="l04035" name="l04035"></a><span class="lineno"> 4035</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_COUNT register.</span></div>
<div class="line"><a id="l04036" name="l04036"></a><span class="lineno"> 4036</span><span class="comment">//</span></div>
<div class="line"><a id="l04037" name="l04037"></a><span class="lineno"> 4037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04038" name="l04038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d5367ed57c4bb00d2c2f322236eaed6"> 4038</a></span><span class="preprocessor">#define PWM_0_COUNT_M           0x0000FFFF  </span><span class="comment">// Counter Value</span></div>
<div class="line"><a id="l04039" name="l04039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab746232377d74e21f85479a543a0aecf"> 4039</a></span><span class="preprocessor">#define PWM_0_COUNT_S           0</span></div>
<div class="line"><a id="l04040" name="l04040"></a><span class="lineno"> 4040</span> </div>
<div class="line"><a id="l04041" name="l04041"></a><span class="lineno"> 4041</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04042" name="l04042"></a><span class="lineno"> 4042</span><span class="comment">//</span></div>
<div class="line"><a id="l04043" name="l04043"></a><span class="lineno"> 4043</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPA register.</span></div>
<div class="line"><a id="l04044" name="l04044"></a><span class="lineno"> 4044</span><span class="comment">//</span></div>
<div class="line"><a id="l04045" name="l04045"></a><span class="lineno"> 4045</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04046" name="l04046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f23d5ed394d2d97d0db4c74af7f316c"> 4046</a></span><span class="preprocessor">#define PWM_0_CMPA_M            0x0000FFFF  </span><span class="comment">// Comparator A Value</span></div>
<div class="line"><a id="l04047" name="l04047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b8113f2e0e12ba42c25df1a19a69942"> 4047</a></span><span class="preprocessor">#define PWM_0_CMPA_S            0</span></div>
<div class="line"><a id="l04048" name="l04048"></a><span class="lineno"> 4048</span> </div>
<div class="line"><a id="l04049" name="l04049"></a><span class="lineno"> 4049</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04050" name="l04050"></a><span class="lineno"> 4050</span><span class="comment">//</span></div>
<div class="line"><a id="l04051" name="l04051"></a><span class="lineno"> 4051</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_CMPB register.</span></div>
<div class="line"><a id="l04052" name="l04052"></a><span class="lineno"> 4052</span><span class="comment">//</span></div>
<div class="line"><a id="l04053" name="l04053"></a><span class="lineno"> 4053</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04054" name="l04054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ac0afa67149e3f5f343696a81d7d7ba"> 4054</a></span><span class="preprocessor">#define PWM_0_CMPB_M            0x0000FFFF  </span><span class="comment">// Comparator B Value</span></div>
<div class="line"><a id="l04055" name="l04055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd861762289c2c2a8528702d2a000214"> 4055</a></span><span class="preprocessor">#define PWM_0_CMPB_S            0</span></div>
<div class="line"><a id="l04056" name="l04056"></a><span class="lineno"> 4056</span> </div>
<div class="line"><a id="l04057" name="l04057"></a><span class="lineno"> 4057</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04058" name="l04058"></a><span class="lineno"> 4058</span><span class="comment">//</span></div>
<div class="line"><a id="l04059" name="l04059"></a><span class="lineno"> 4059</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENA register.</span></div>
<div class="line"><a id="l04060" name="l04060"></a><span class="lineno"> 4060</span><span class="comment">//</span></div>
<div class="line"><a id="l04061" name="l04061"></a><span class="lineno"> 4061</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04062" name="l04062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada4ff9b07657b7c2e0721dcef8645af3"> 4062</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04063" name="l04063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad40c35755657dea5cae01260e3af5d09"> 4063</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04064" name="l04064"></a><span class="lineno"> 4064</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04065" name="l04065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5024a9c3ab278dc766a8e6c8a4bca8cd"> 4065</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04066" name="l04066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c2caf9011aa0ef88cefc536053af9b9"> 4066</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04067" name="l04067"></a><span class="lineno"> 4067</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04068" name="l04068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03965ae7b665093a3a4289198652c10b"> 4068</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04069" name="l04069"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56ef2b4aa8c7c49524fd1d9b22537070"> 4069</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04070" name="l04070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6f5933ccd6f967bfb7ac0bc0575fe52"> 4070</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04071" name="l04071"></a><span class="lineno"> 4071</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04072" name="l04072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa213fce2c54fedd9f5f708ac87c2e7a7"> 4072</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04073" name="l04073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73cf29b48c27d4845c610fa601b6bc8f"> 4073</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04074" name="l04074"></a><span class="lineno"> 4074</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04075" name="l04075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25c9c1a48edb74187f2b557da058cdb0"> 4075</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04076" name="l04076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae05f16cec1f244d79d23e9eefd39ced5"> 4076</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04077" name="l04077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb467d2a2b1e54e2eefe021e7eaf3fc4"> 4077</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04078" name="l04078"></a><span class="lineno"> 4078</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04079" name="l04079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68f94a20d4b91d1af09dd48589614961"> 4079</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04080" name="l04080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21511c8b8e030a4e22e0dce33d922215"> 4080</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04081" name="l04081"></a><span class="lineno"> 4081</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04082" name="l04082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a923fcc553541309ae81072facfd1afa3"> 4082</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04083" name="l04083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3ef8f4a8ba3ca65d7784318c494bd45"> 4083</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04084" name="l04084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63a859e4f9162b2467c06acc072f12c2"> 4084</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04085" name="l04085"></a><span class="lineno"> 4085</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04086" name="l04086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16dee2de83bfb02176c530ca04b42e10"> 4086</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04087" name="l04087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5492282a8e765bfd609646409366385"> 4087</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04088" name="l04088"></a><span class="lineno"> 4088</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04089" name="l04089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2573a7cfb1820148772f77d7cfd9dd49"> 4089</a></span><span class="preprocessor">#define PWM_0_GENA_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04090" name="l04090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90de91c716fe8d2e39f0d1f2ec6180c9"> 4090</a></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04091" name="l04091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a545b3aa769572b0559dedcaed5fde197"> 4091</a></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04092" name="l04092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd2fab87cffa4911ca4c9a26fb6cb94c"> 4092</a></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04093" name="l04093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71493d0a3374cc61299be1b5fcca3a2e"> 4093</a></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04094" name="l04094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf0920461db95e6b1299bf39afc20d91"> 4094</a></span><span class="preprocessor">#define PWM_0_GENA_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04095" name="l04095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48e5b5720dd2ddae85ac8eb757691da2"> 4095</a></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04096" name="l04096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe73326bca74954c61c8c28efab24850"> 4096</a></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04097" name="l04097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a407304c034a3b9ab9bf07d06497ed443"> 4097</a></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04098" name="l04098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add07cae1f4a074595b10b3687af9b863"> 4098</a></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04099" name="l04099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a010adb17ae149159c41742a3eee362bd"> 4099</a></span><span class="preprocessor">#define PWM_0_GENA_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04100" name="l04100"></a><span class="lineno"> 4100</span> </div>
<div class="line"><a id="l04101" name="l04101"></a><span class="lineno"> 4101</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04102" name="l04102"></a><span class="lineno"> 4102</span><span class="comment">//</span></div>
<div class="line"><a id="l04103" name="l04103"></a><span class="lineno"> 4103</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_GENB register.</span></div>
<div class="line"><a id="l04104" name="l04104"></a><span class="lineno"> 4104</span><span class="comment">//</span></div>
<div class="line"><a id="l04105" name="l04105"></a><span class="lineno"> 4105</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04106" name="l04106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb705578344632aecc925515ee7b5b6b"> 4106</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04107" name="l04107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6651e132568ccafa7f8d57b39b424be8"> 4107</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04108" name="l04108"></a><span class="lineno"> 4108</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04109" name="l04109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2337c2d3e8d4675d448e7d7f180fab20"> 4109</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04110" name="l04110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42384a7e9001ca2f20866e6005c63f62"> 4110</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04111" name="l04111"></a><span class="lineno"> 4111</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04112" name="l04112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3757331c834e9cc17a21c1bb788c30e0"> 4112</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04113" name="l04113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9df28fe84892a5c5ac57a3969da2e4d0"> 4113</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04114" name="l04114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe384060b2adcdf0f3a93b0ed2f55599"> 4114</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04115" name="l04115"></a><span class="lineno"> 4115</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04116" name="l04116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3c48f40bbd97a242d9ac7ca5bdec725"> 4116</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04117" name="l04117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3efba474c5b3834275612643c3ea329a"> 4117</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04118" name="l04118"></a><span class="lineno"> 4118</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04119" name="l04119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a256f1898cd6732ed08807397edfd08fb"> 4119</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04120" name="l04120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ed5550207c9ecde64aa697fde65a4f7"> 4120</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04121" name="l04121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfc9e6a697ce2990e9b8fc8ff78f875f"> 4121</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04122" name="l04122"></a><span class="lineno"> 4122</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04123" name="l04123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae59cd2db075d4660da3d33dca5420310"> 4123</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04124" name="l04124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74a7f569cf6aa77cff8f7c71c1492df4"> 4124</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04125" name="l04125"></a><span class="lineno"> 4125</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04126" name="l04126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4e7b6395bb5b0b61f7792db6998b275"> 4126</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04127" name="l04127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0e8427f94c9fc9eb33ebc3568662a75"> 4127</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04128" name="l04128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58cf1f23cca1c3eca71c200ff050ca74"> 4128</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04129" name="l04129"></a><span class="lineno"> 4129</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04130" name="l04130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e760dbe760eb65a0b35a49b68e7c039"> 4130</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04131" name="l04131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a838cdfddfa244da02a97479b8e1d517d"> 4131</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04132" name="l04132"></a><span class="lineno"> 4132</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04133" name="l04133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f8b0d4be6ed19651df430f8d0bddf78"> 4133</a></span><span class="preprocessor">#define PWM_0_GENB_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04134" name="l04134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00a309edffaaf5d747e878c07a2dc16a"> 4134</a></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04135" name="l04135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc67de124ac9734d40f8368a9fcbf5cd"> 4135</a></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04136" name="l04136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0f9f1465f2246c3e1515b64f90ab20e"> 4136</a></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04137" name="l04137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a5fc4966cdbcba13764a4ababd13c2b"> 4137</a></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04138" name="l04138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a374688a9a59a1562f965daa7d2557a3a"> 4138</a></span><span class="preprocessor">#define PWM_0_GENB_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04139" name="l04139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84e372c27ebbee1f4a1ba2a1b8c70ca7"> 4139</a></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04140" name="l04140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ecfc87be370acfcbf74bd4b4b7d0c97"> 4140</a></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04141" name="l04141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ab437dee293852b1502a359084a4c25"> 4141</a></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04142" name="l04142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89735306111c9019e330d20b59424996"> 4142</a></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04143" name="l04143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a228a3a86e73dace2b637fc9cb983253a"> 4143</a></span><span class="preprocessor">#define PWM_0_GENB_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04144" name="l04144"></a><span class="lineno"> 4144</span> </div>
<div class="line"><a id="l04145" name="l04145"></a><span class="lineno"> 4145</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04146" name="l04146"></a><span class="lineno"> 4146</span><span class="comment">//</span></div>
<div class="line"><a id="l04147" name="l04147"></a><span class="lineno"> 4147</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBCTL register.</span></div>
<div class="line"><a id="l04148" name="l04148"></a><span class="lineno"> 4148</span><span class="comment">//</span></div>
<div class="line"><a id="l04149" name="l04149"></a><span class="lineno"> 4149</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04150" name="l04150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9523ee92e81543feed929fc75bac9d70"> 4150</a></span><span class="preprocessor">#define PWM_0_DBCTL_ENABLE      0x00000001  </span><span class="comment">// Dead-Band Generator Enable</span></div>
<div class="line"><a id="l04151" name="l04151"></a><span class="lineno"> 4151</span> </div>
<div class="line"><a id="l04152" name="l04152"></a><span class="lineno"> 4152</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04153" name="l04153"></a><span class="lineno"> 4153</span><span class="comment">//</span></div>
<div class="line"><a id="l04154" name="l04154"></a><span class="lineno"> 4154</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBRISE register.</span></div>
<div class="line"><a id="l04155" name="l04155"></a><span class="lineno"> 4155</span><span class="comment">//</span></div>
<div class="line"><a id="l04156" name="l04156"></a><span class="lineno"> 4156</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04157" name="l04157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3891d725b08f8c6c270a990f1fde371"> 4157</a></span><span class="preprocessor">#define PWM_0_DBRISE_DELAY_M    0x00000FFF  </span><span class="comment">// Dead-Band Rise Delay</span></div>
<div class="line"><a id="l04158" name="l04158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1509ffc624cc4354e21ff283cd2d053"> 4158</a></span><span class="preprocessor">#define PWM_0_DBRISE_DELAY_S    0</span></div>
<div class="line"><a id="l04159" name="l04159"></a><span class="lineno"> 4159</span> </div>
<div class="line"><a id="l04160" name="l04160"></a><span class="lineno"> 4160</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04161" name="l04161"></a><span class="lineno"> 4161</span><span class="comment">//</span></div>
<div class="line"><a id="l04162" name="l04162"></a><span class="lineno"> 4162</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_DBFALL register.</span></div>
<div class="line"><a id="l04163" name="l04163"></a><span class="lineno"> 4163</span><span class="comment">//</span></div>
<div class="line"><a id="l04164" name="l04164"></a><span class="lineno"> 4164</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04165" name="l04165"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3f7f758c83dcac3e9dd469de0da57d6"> 4165</a></span><span class="preprocessor">#define PWM_0_DBFALL_DELAY_M    0x00000FFF  </span><span class="comment">// Dead-Band Fall Delay</span></div>
<div class="line"><a id="l04166" name="l04166"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca237b9cf5447d868f6dec499641f14e"> 4166</a></span><span class="preprocessor">#define PWM_0_DBFALL_DELAY_S    0</span></div>
<div class="line"><a id="l04167" name="l04167"></a><span class="lineno"> 4167</span> </div>
<div class="line"><a id="l04168" name="l04168"></a><span class="lineno"> 4168</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04169" name="l04169"></a><span class="lineno"> 4169</span><span class="comment">//</span></div>
<div class="line"><a id="l04170" name="l04170"></a><span class="lineno"> 4170</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC0</span></div>
<div class="line"><a id="l04171" name="l04171"></a><span class="lineno"> 4171</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04172" name="l04172"></a><span class="lineno"> 4172</span><span class="comment">//</span></div>
<div class="line"><a id="l04173" name="l04173"></a><span class="lineno"> 4173</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04174" name="l04174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8932cc9e377cba69939fcb23e1854614"> 4174</a></span><span class="preprocessor">#define PWM_0_FLTSRC0_FAULT3    0x00000008  </span><span class="comment">// Fault3 Input</span></div>
<div class="line"><a id="l04175" name="l04175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace7ed991758947dc93c1dc8294df3c00"> 4175</a></span><span class="preprocessor">#define PWM_0_FLTSRC0_FAULT2    0x00000004  </span><span class="comment">// Fault2 Input</span></div>
<div class="line"><a id="l04176" name="l04176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab653aee6850ed24ba7ed16eab3ce4ec6"> 4176</a></span><span class="preprocessor">#define PWM_0_FLTSRC0_FAULT1    0x00000002  </span><span class="comment">// Fault1 Input</span></div>
<div class="line"><a id="l04177" name="l04177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8eb27a38070407ae970bbab1f1475177"> 4177</a></span><span class="preprocessor">#define PWM_0_FLTSRC0_FAULT0    0x00000001  </span><span class="comment">// Fault0 Input</span></div>
<div class="line"><a id="l04178" name="l04178"></a><span class="lineno"> 4178</span> </div>
<div class="line"><a id="l04179" name="l04179"></a><span class="lineno"> 4179</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04180" name="l04180"></a><span class="lineno"> 4180</span><span class="comment">//</span></div>
<div class="line"><a id="l04181" name="l04181"></a><span class="lineno"> 4181</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSRC1</span></div>
<div class="line"><a id="l04182" name="l04182"></a><span class="lineno"> 4182</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04183" name="l04183"></a><span class="lineno"> 4183</span><span class="comment">//</span></div>
<div class="line"><a id="l04184" name="l04184"></a><span class="lineno"> 4184</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04185" name="l04185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bf4906bff6b1830ab4f885631c33187"> 4185</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP7     0x00000080  </span><span class="comment">// Digital Comparator 7</span></div>
<div class="line"><a id="l04186" name="l04186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37f20081822784120bed5405c6a5ee38"> 4186</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP6     0x00000040  </span><span class="comment">// Digital Comparator 6</span></div>
<div class="line"><a id="l04187" name="l04187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62157ff92695c0823143fa3fd7456eff"> 4187</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP5     0x00000020  </span><span class="comment">// Digital Comparator 5</span></div>
<div class="line"><a id="l04188" name="l04188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ef3042c0bae0b9ba0593e854a6551c3"> 4188</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP4     0x00000010  </span><span class="comment">// Digital Comparator 4</span></div>
<div class="line"><a id="l04189" name="l04189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a050360e4085d406b073a7e7400f10048"> 4189</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP3     0x00000008  </span><span class="comment">// Digital Comparator 3</span></div>
<div class="line"><a id="l04190" name="l04190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2482f34e00dbad9d79e3e21f5178772a"> 4190</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP2     0x00000004  </span><span class="comment">// Digital Comparator 2</span></div>
<div class="line"><a id="l04191" name="l04191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a193e67f804760429156b4c789547abc4"> 4191</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP1     0x00000002  </span><span class="comment">// Digital Comparator 1</span></div>
<div class="line"><a id="l04192" name="l04192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a829762b55f25d9a3fbbd9200a69d3160"> 4192</a></span><span class="preprocessor">#define PWM_0_FLTSRC1_DCMP0     0x00000001  </span><span class="comment">// Digital Comparator 0</span></div>
<div class="line"><a id="l04193" name="l04193"></a><span class="lineno"> 4193</span> </div>
<div class="line"><a id="l04194" name="l04194"></a><span class="lineno"> 4194</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04195" name="l04195"></a><span class="lineno"> 4195</span><span class="comment">//</span></div>
<div class="line"><a id="l04196" name="l04196"></a><span class="lineno"> 4196</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_MINFLTPER</span></div>
<div class="line"><a id="l04197" name="l04197"></a><span class="lineno"> 4197</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04198" name="l04198"></a><span class="lineno"> 4198</span><span class="comment">//</span></div>
<div class="line"><a id="l04199" name="l04199"></a><span class="lineno"> 4199</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04200" name="l04200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a137d253032a8dcdfee7b1b62d5dff1a1"> 4200</a></span><span class="preprocessor">#define PWM_0_MINFLTPER_M       0x0000FFFF  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04201" name="l04201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e378e61be2f2ffa4a6ccd0c43292262"> 4201</a></span><span class="preprocessor">#define PWM_0_MINFLTPER_S       0</span></div>
<div class="line"><a id="l04202" name="l04202"></a><span class="lineno"> 4202</span> </div>
<div class="line"><a id="l04203" name="l04203"></a><span class="lineno"> 4203</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04204" name="l04204"></a><span class="lineno"> 4204</span><span class="comment">//</span></div>
<div class="line"><a id="l04205" name="l04205"></a><span class="lineno"> 4205</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_CTL register.</span></div>
<div class="line"><a id="l04206" name="l04206"></a><span class="lineno"> 4206</span><span class="comment">//</span></div>
<div class="line"><a id="l04207" name="l04207"></a><span class="lineno"> 4207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04208" name="l04208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf495ea5bb2b6d91a2d3e1a496aa014d"> 4208</a></span><span class="preprocessor">#define PWM_1_CTL_LATCH         0x00040000  </span><span class="comment">// Latch Fault Input</span></div>
<div class="line"><a id="l04209" name="l04209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a9dd43d5deb7266b0824f373ad00459"> 4209</a></span><span class="preprocessor">#define PWM_1_CTL_MINFLTPER     0x00020000  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04210" name="l04210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6254f028816e24312c09df5aa75a22c"> 4210</a></span><span class="preprocessor">#define PWM_1_CTL_FLTSRC        0x00010000  </span><span class="comment">// Fault Condition Source</span></div>
<div class="line"><a id="l04211" name="l04211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50b10eb752125d2e29bbfb1037403103"> 4211</a></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_M   0x0000C000  </span><span class="comment">// PWMnDBFALL Update Mode</span></div>
<div class="line"><a id="l04212" name="l04212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade9fcaf8d0a80b9a4363922c5163792c"> 4212</a></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04213" name="l04213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab64396529aa17826f432eff344fcfc0a"> 4213</a></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_LS  0x00008000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04214" name="l04214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76f3a823a96354752614d193ba87a075"> 4214</a></span><span class="preprocessor">#define PWM_1_CTL_DBFALLUPD_GS  0x0000C000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04215" name="l04215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7d0292c9f207800660cc6dd7834dc80"> 4215</a></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_M   0x00003000  </span><span class="comment">// PWMnDBRISE Update Mode</span></div>
<div class="line"><a id="l04216" name="l04216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3dcc066324bdae22087ebd8a391a918"> 4216</a></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04217" name="l04217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0e4942f04c34d6190895a73a8d68bcc"> 4217</a></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_LS  0x00002000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04218" name="l04218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a810e26e6c39b2ef286184a84badf6471"> 4218</a></span><span class="preprocessor">#define PWM_1_CTL_DBRISEUPD_GS  0x00003000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04219" name="l04219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a945f74362d8a239323c89b44febacc5d"> 4219</a></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_M    0x00000C00  </span><span class="comment">// PWMnDBCTL Update Mode</span></div>
<div class="line"><a id="l04220" name="l04220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a4a412035a63e76b05c7f132750fe21"> 4220</a></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_I    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04221" name="l04221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62725db4ad3c374b100d4ea38c65bbbc"> 4221</a></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_LS   0x00000800  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04222" name="l04222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a06795d194d180c74999f5fc40156f3"> 4222</a></span><span class="preprocessor">#define PWM_1_CTL_DBCTLUPD_GS   0x00000C00  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04223" name="l04223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6d6ac3a7909ef518a903fe7a5df525e"> 4223</a></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_M     0x00000300  </span><span class="comment">// PWMnGENB Update Mode</span></div>
<div class="line"><a id="l04224" name="l04224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4a30e007abe02e2149e2976f59870af"> 4224</a></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04225" name="l04225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ef1f67d8b2e6bff2b4f3965337398d2"> 4225</a></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_LS    0x00000200  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04226" name="l04226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99b6037a1b7c552629ac2a0229382d9b"> 4226</a></span><span class="preprocessor">#define PWM_1_CTL_GENBUPD_GS    0x00000300  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04227" name="l04227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fed9e34d76683fb24ee62eae5342fa9"> 4227</a></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_M     0x000000C0  </span><span class="comment">// PWMnGENA Update Mode</span></div>
<div class="line"><a id="l04228" name="l04228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35c2076ede008ef9dd18e3d691a2b1f9"> 4228</a></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04229" name="l04229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bae5184ab396604f9dc2f0ffc60fe5b"> 4229</a></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_LS    0x00000080  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04230" name="l04230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fde222ab32a7585c8dbc7682b86901b"> 4230</a></span><span class="preprocessor">#define PWM_1_CTL_GENAUPD_GS    0x000000C0  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04231" name="l04231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a166d0155dda0fe6eeca9abf90becf5d6"> 4231</a></span><span class="preprocessor">#define PWM_1_CTL_CMPBUPD       0x00000020  </span><span class="comment">// Comparator B Update Mode</span></div>
<div class="line"><a id="l04232" name="l04232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07e9ee9e06b4f01cabf2543bf63887fe"> 4232</a></span><span class="preprocessor">#define PWM_1_CTL_CMPAUPD       0x00000010  </span><span class="comment">// Comparator A Update Mode</span></div>
<div class="line"><a id="l04233" name="l04233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1adfefa7bf63af64176e384061734de3"> 4233</a></span><span class="preprocessor">#define PWM_1_CTL_LOADUPD       0x00000008  </span><span class="comment">// Load Register Update Mode</span></div>
<div class="line"><a id="l04234" name="l04234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3d1df08a5bf8e625da6276a225e370f"> 4234</a></span><span class="preprocessor">#define PWM_1_CTL_DEBUG         0x00000004  </span><span class="comment">// Debug Mode</span></div>
<div class="line"><a id="l04235" name="l04235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3859b56d97a79674270f9e2e693621de"> 4235</a></span><span class="preprocessor">#define PWM_1_CTL_MODE          0x00000002  </span><span class="comment">// Counter Mode</span></div>
<div class="line"><a id="l04236" name="l04236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa22241238ecf4332c58cb6a2e03c6406"> 4236</a></span><span class="preprocessor">#define PWM_1_CTL_ENABLE        0x00000001  </span><span class="comment">// PWM Block Enable</span></div>
<div class="line"><a id="l04237" name="l04237"></a><span class="lineno"> 4237</span> </div>
<div class="line"><a id="l04238" name="l04238"></a><span class="lineno"> 4238</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04239" name="l04239"></a><span class="lineno"> 4239</span><span class="comment">//</span></div>
<div class="line"><a id="l04240" name="l04240"></a><span class="lineno"> 4240</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_INTEN register.</span></div>
<div class="line"><a id="l04241" name="l04241"></a><span class="lineno"> 4241</span><span class="comment">//</span></div>
<div class="line"><a id="l04242" name="l04242"></a><span class="lineno"> 4242</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04243" name="l04243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2487d737fe6c7f21d205a2f77373f809"> 4243</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCMPBD     0x00002000  </span><span class="comment">// Trigger for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04244" name="l04244"></a><span class="lineno"> 4244</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04245" name="l04245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac91ec2136b355c11cdd3dd9533c45e5"> 4245</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCMPBU     0x00001000  </span><span class="comment">// Trigger for Counter=PWMnCMPB Up</span></div>
<div class="line"><a id="l04246" name="l04246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60d0fad6a644be76742be128cf863b37"> 4246</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCMPAD     0x00000800  </span><span class="comment">// Trigger for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04247" name="l04247"></a><span class="lineno"> 4247</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04248" name="l04248"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacf98f2d5beae9cfde78fcf3056866c1"> 4248</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCMPAU     0x00000400  </span><span class="comment">// Trigger for Counter=PWMnCMPA Up</span></div>
<div class="line"><a id="l04249" name="l04249"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e3ba8150d3c1084eaa516e62bc49a57"> 4249</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCNTLOAD   0x00000200  </span><span class="comment">// Trigger for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04250" name="l04250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaebc23c7d93290d6f61f5109a0c33a52"> 4250</a></span><span class="preprocessor">#define PWM_1_INTEN_TRCNTZERO   0x00000100  </span><span class="comment">// Trigger for Counter=0</span></div>
<div class="line"><a id="l04251" name="l04251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2eceda0cffdc2d2377fdd054debbcf29"> 4251</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCMPBD    0x00000020  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04252" name="l04252"></a><span class="lineno"> 4252</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04253" name="l04253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3f95ef81399eda734eb44f93c0c3f41"> 4253</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCMPBU    0x00000010  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04254" name="l04254"></a><span class="lineno"> 4254</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04255" name="l04255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98fa2532e2a41be4884d7d04b5d15ccc"> 4255</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCMPAD    0x00000008  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04256" name="l04256"></a><span class="lineno"> 4256</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04257" name="l04257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4cd008d0353cf8d27860e3855e6e137"> 4257</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCMPAU    0x00000004  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04258" name="l04258"></a><span class="lineno"> 4258</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04259" name="l04259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae46cbaa1ead18023565e450e2e8a1bcc"> 4259</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCNTLOAD  0x00000002  </span><span class="comment">// Interrupt for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04260" name="l04260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa873f79c9c16a6954396ad753aa3cb72"> 4260</a></span><span class="preprocessor">#define PWM_1_INTEN_INTCNTZERO  0x00000001  </span><span class="comment">// Interrupt for Counter=0</span></div>
<div class="line"><a id="l04261" name="l04261"></a><span class="lineno"> 4261</span> </div>
<div class="line"><a id="l04262" name="l04262"></a><span class="lineno"> 4262</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04263" name="l04263"></a><span class="lineno"> 4263</span><span class="comment">//</span></div>
<div class="line"><a id="l04264" name="l04264"></a><span class="lineno"> 4264</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_RIS register.</span></div>
<div class="line"><a id="l04265" name="l04265"></a><span class="lineno"> 4265</span><span class="comment">//</span></div>
<div class="line"><a id="l04266" name="l04266"></a><span class="lineno"> 4266</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04267" name="l04267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3889f5d974ea3378bc0ea3c4f0d481c1"> 4267</a></span><span class="preprocessor">#define PWM_1_RIS_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04268" name="l04268"></a><span class="lineno"> 4268</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04269" name="l04269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0b96ff8d1570c90d1b4f63da88cb427"> 4269</a></span><span class="preprocessor">#define PWM_1_RIS_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt Status</span></div>
<div class="line"><a id="l04270" name="l04270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a382ae2ada807d6b3768fb5b5be8335c0"> 4270</a></span><span class="preprocessor">#define PWM_1_RIS_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04271" name="l04271"></a><span class="lineno"> 4271</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04272" name="l04272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9d266a025b4d50da7f8fa7016f8ef7e"> 4272</a></span><span class="preprocessor">#define PWM_1_RIS_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt Status</span></div>
<div class="line"><a id="l04273" name="l04273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add6c9bc8f41c0cc9e715caf5f4511db4"> 4273</a></span><span class="preprocessor">#define PWM_1_RIS_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt Status</span></div>
<div class="line"><a id="l04274" name="l04274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac6e918f52b0cba499869425a9cf88e7"> 4274</a></span><span class="preprocessor">#define PWM_1_RIS_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt Status</span></div>
<div class="line"><a id="l04275" name="l04275"></a><span class="lineno"> 4275</span> </div>
<div class="line"><a id="l04276" name="l04276"></a><span class="lineno"> 4276</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04277" name="l04277"></a><span class="lineno"> 4277</span><span class="comment">//</span></div>
<div class="line"><a id="l04278" name="l04278"></a><span class="lineno"> 4278</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_ISC register.</span></div>
<div class="line"><a id="l04279" name="l04279"></a><span class="lineno"> 4279</span><span class="comment">//</span></div>
<div class="line"><a id="l04280" name="l04280"></a><span class="lineno"> 4280</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04281" name="l04281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace96ea71a76efb064f20bdb2f21f79af"> 4281</a></span><span class="preprocessor">#define PWM_1_ISC_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04282" name="l04282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d729e66db451515bd7f2d1131f9e4a0"> 4282</a></span><span class="preprocessor">#define PWM_1_ISC_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt</span></div>
<div class="line"><a id="l04283" name="l04283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34b2f9c7794060249dda5073ba98a219"> 4283</a></span><span class="preprocessor">#define PWM_1_ISC_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04284" name="l04284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac03e8e6d798d052f1a827cb1296259dc"> 4284</a></span><span class="preprocessor">#define PWM_1_ISC_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt</span></div>
<div class="line"><a id="l04285" name="l04285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a104e73925edbb85ca48879c15494c569"> 4285</a></span><span class="preprocessor">#define PWM_1_ISC_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt</span></div>
<div class="line"><a id="l04286" name="l04286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f08b0edf5dac491c1bdaad67bcf0a5b"> 4286</a></span><span class="preprocessor">#define PWM_1_ISC_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt</span></div>
<div class="line"><a id="l04287" name="l04287"></a><span class="lineno"> 4287</span> </div>
<div class="line"><a id="l04288" name="l04288"></a><span class="lineno"> 4288</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04289" name="l04289"></a><span class="lineno"> 4289</span><span class="comment">//</span></div>
<div class="line"><a id="l04290" name="l04290"></a><span class="lineno"> 4290</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_LOAD register.</span></div>
<div class="line"><a id="l04291" name="l04291"></a><span class="lineno"> 4291</span><span class="comment">//</span></div>
<div class="line"><a id="l04292" name="l04292"></a><span class="lineno"> 4292</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04293" name="l04293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65baa0fce0639caddc501397ff6c8c9e"> 4293</a></span><span class="preprocessor">#define PWM_1_LOAD_LOAD_M       0x0000FFFF  </span><span class="comment">// Counter Load Value</span></div>
<div class="line"><a id="l04294" name="l04294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a160588650672a5cc6311378a7f07644d"> 4294</a></span><span class="preprocessor">#define PWM_1_LOAD_LOAD_S       0</span></div>
<div class="line"><a id="l04295" name="l04295"></a><span class="lineno"> 4295</span> </div>
<div class="line"><a id="l04296" name="l04296"></a><span class="lineno"> 4296</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04297" name="l04297"></a><span class="lineno"> 4297</span><span class="comment">//</span></div>
<div class="line"><a id="l04298" name="l04298"></a><span class="lineno"> 4298</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_COUNT register.</span></div>
<div class="line"><a id="l04299" name="l04299"></a><span class="lineno"> 4299</span><span class="comment">//</span></div>
<div class="line"><a id="l04300" name="l04300"></a><span class="lineno"> 4300</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04301" name="l04301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a395cebefe817a8c97f9629422a9ce7c9"> 4301</a></span><span class="preprocessor">#define PWM_1_COUNT_COUNT_M     0x0000FFFF  </span><span class="comment">// Counter Value</span></div>
<div class="line"><a id="l04302" name="l04302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c29d4cd2033572a5112f06ce7fa0390"> 4302</a></span><span class="preprocessor">#define PWM_1_COUNT_COUNT_S     0</span></div>
<div class="line"><a id="l04303" name="l04303"></a><span class="lineno"> 4303</span> </div>
<div class="line"><a id="l04304" name="l04304"></a><span class="lineno"> 4304</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04305" name="l04305"></a><span class="lineno"> 4305</span><span class="comment">//</span></div>
<div class="line"><a id="l04306" name="l04306"></a><span class="lineno"> 4306</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPA register.</span></div>
<div class="line"><a id="l04307" name="l04307"></a><span class="lineno"> 4307</span><span class="comment">//</span></div>
<div class="line"><a id="l04308" name="l04308"></a><span class="lineno"> 4308</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04309" name="l04309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b51286fd17d6bf8e699ed1be6b581cd"> 4309</a></span><span class="preprocessor">#define PWM_1_CMPA_COMPA_M      0x0000FFFF  </span><span class="comment">// Comparator A Value</span></div>
<div class="line"><a id="l04310" name="l04310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a535ce6e3dcc0ffba0e088a7548c0efac"> 4310</a></span><span class="preprocessor">#define PWM_1_CMPA_COMPA_S      0</span></div>
<div class="line"><a id="l04311" name="l04311"></a><span class="lineno"> 4311</span> </div>
<div class="line"><a id="l04312" name="l04312"></a><span class="lineno"> 4312</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04313" name="l04313"></a><span class="lineno"> 4313</span><span class="comment">//</span></div>
<div class="line"><a id="l04314" name="l04314"></a><span class="lineno"> 4314</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_CMPB register.</span></div>
<div class="line"><a id="l04315" name="l04315"></a><span class="lineno"> 4315</span><span class="comment">//</span></div>
<div class="line"><a id="l04316" name="l04316"></a><span class="lineno"> 4316</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04317" name="l04317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3d1a241898a5dc7d39f474d57e252ab"> 4317</a></span><span class="preprocessor">#define PWM_1_CMPB_COMPB_M      0x0000FFFF  </span><span class="comment">// Comparator B Value</span></div>
<div class="line"><a id="l04318" name="l04318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a4758063adf3c3aac9cd59ceb4f6bc5"> 4318</a></span><span class="preprocessor">#define PWM_1_CMPB_COMPB_S      0</span></div>
<div class="line"><a id="l04319" name="l04319"></a><span class="lineno"> 4319</span> </div>
<div class="line"><a id="l04320" name="l04320"></a><span class="lineno"> 4320</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04321" name="l04321"></a><span class="lineno"> 4321</span><span class="comment">//</span></div>
<div class="line"><a id="l04322" name="l04322"></a><span class="lineno"> 4322</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENA register.</span></div>
<div class="line"><a id="l04323" name="l04323"></a><span class="lineno"> 4323</span><span class="comment">//</span></div>
<div class="line"><a id="l04324" name="l04324"></a><span class="lineno"> 4324</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04325" name="l04325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4ce6e3d03c8160ccb9baa1c5711464f"> 4325</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04326" name="l04326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a669818f289738592f259774695125f56"> 4326</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04327" name="l04327"></a><span class="lineno"> 4327</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04328" name="l04328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae95e82e7b2ef24e7fddd03a3ab3ff9d9"> 4328</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04329" name="l04329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae4613e9a0225dbdc409791eb297c3f1"> 4329</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04330" name="l04330"></a><span class="lineno"> 4330</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04331" name="l04331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc693d5444c7e2ed7e67b79e7160e320"> 4331</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04332" name="l04332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5be9d985bf4028f9ac212dde521c4e84"> 4332</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04333" name="l04333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50e477e166dd9518ea19c65dac3d4eb1"> 4333</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04334" name="l04334"></a><span class="lineno"> 4334</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04335" name="l04335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa75ba57b126f7094a593cacf7961dd91"> 4335</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04336" name="l04336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5144247bc8d86df3ad450f5f72768c18"> 4336</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04337" name="l04337"></a><span class="lineno"> 4337</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04338" name="l04338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bd304f3a879b0eac674d9ba97086ec7"> 4338</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04339" name="l04339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefc5faa0640041e0c216e2770f6f8978"> 4339</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04340" name="l04340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e45539d73f62fb49e3e3d67c3b6d7c4"> 4340</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04341" name="l04341"></a><span class="lineno"> 4341</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04342" name="l04342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a087c334c0efba5826eaa69b494237b2e"> 4342</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04343" name="l04343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0452aec8b9768172781cd5fded527278"> 4343</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04344" name="l04344"></a><span class="lineno"> 4344</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04345" name="l04345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a555442a668768e8bd6c908562a571352"> 4345</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04346" name="l04346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82b699aaa8c8f5f36b2d88ece4ae1738"> 4346</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04347" name="l04347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0da253652c28d5a4c5dc7b1e499e19d1"> 4347</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04348" name="l04348"></a><span class="lineno"> 4348</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04349" name="l04349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fb28b719a5be3f4d514bf74626c5c91"> 4349</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04350" name="l04350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf3d88797c03a8916dc86483c498805e"> 4350</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04351" name="l04351"></a><span class="lineno"> 4351</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04352" name="l04352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3913e3a97943888e69af987592ffd1c4"> 4352</a></span><span class="preprocessor">#define PWM_1_GENA_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04353" name="l04353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af16631bfb24f56ce4e59ac3d1a2ac410"> 4353</a></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04354" name="l04354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f520e9082964eec7cfc388bf636f094"> 4354</a></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04355" name="l04355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad92da280dbfcdc84938d7e8c3cdc17c1"> 4355</a></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04356" name="l04356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac209e34d3bcbca990958a2eea2ebb52b"> 4356</a></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04357" name="l04357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9363db758753afc7ba504c18dcad7606"> 4357</a></span><span class="preprocessor">#define PWM_1_GENA_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04358" name="l04358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35e8daddc3110171b747465df58cc85e"> 4358</a></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04359" name="l04359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73ba00b7d2dd342a38396ed177a40077"> 4359</a></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04360" name="l04360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2d60481d68e9731e0da082c5de7ec57"> 4360</a></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04361" name="l04361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c4950b9263802dc64007ab150e4965e"> 4361</a></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04362" name="l04362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19aa1ed501de729d5417c7b8ff28ecb3"> 4362</a></span><span class="preprocessor">#define PWM_1_GENA_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04363" name="l04363"></a><span class="lineno"> 4363</span> </div>
<div class="line"><a id="l04364" name="l04364"></a><span class="lineno"> 4364</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04365" name="l04365"></a><span class="lineno"> 4365</span><span class="comment">//</span></div>
<div class="line"><a id="l04366" name="l04366"></a><span class="lineno"> 4366</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_GENB register.</span></div>
<div class="line"><a id="l04367" name="l04367"></a><span class="lineno"> 4367</span><span class="comment">//</span></div>
<div class="line"><a id="l04368" name="l04368"></a><span class="lineno"> 4368</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04369" name="l04369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae67d9a2250129d41c5a8402b201fe805"> 4369</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04370" name="l04370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2ae1489b9e2a58e39a63b7043b5294a"> 4370</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04371" name="l04371"></a><span class="lineno"> 4371</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04372" name="l04372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a4e76192aa4d7a191edd0e4599a9e45"> 4372</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04373" name="l04373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7108a0c8281bc5ae1b7b7050402b7749"> 4373</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04374" name="l04374"></a><span class="lineno"> 4374</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04375" name="l04375"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2e409cbaa29a4ad19011678859b2170"> 4375</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04376" name="l04376"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2ba02e38f4f847f5653018c0698e058"> 4376</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04377" name="l04377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad61d8df5055386928c929c90879d822a"> 4377</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04378" name="l04378"></a><span class="lineno"> 4378</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04379" name="l04379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f3272cc14cc2d8f50914abeb9de5d5d"> 4379</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04380" name="l04380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a8b934abcd241ef80de314c33dea6b5"> 4380</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04381" name="l04381"></a><span class="lineno"> 4381</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04382" name="l04382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0933c8ef8d6c53e2ba2727e7258b48c"> 4382</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04383" name="l04383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c7a8d6cf8aded818a8ac1a24b297695"> 4383</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04384" name="l04384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac006b2993d738e6c3e74c54c5b2e281d"> 4384</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04385" name="l04385"></a><span class="lineno"> 4385</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04386" name="l04386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c3349f1a5ffe00ce185a65e347f1b5e"> 4386</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04387" name="l04387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8e803499c33c3fa3ad04817a85c1dc5"> 4387</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04388" name="l04388"></a><span class="lineno"> 4388</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04389" name="l04389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a253b268077b0ee7ee5530f7da6ccda20"> 4389</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04390" name="l04390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae889d791d783bff863445d6318cb855"> 4390</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04391" name="l04391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55159cbea85f5582608210c3ca30099a"> 4391</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04392" name="l04392"></a><span class="lineno"> 4392</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04393" name="l04393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52c61fa69da343d5aff483edfc68a578"> 4393</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04394" name="l04394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9afed5660c5c2383a382d37b728bf284"> 4394</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04395" name="l04395"></a><span class="lineno"> 4395</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04396" name="l04396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa17cc94ad2040af0f56afbe89e1e95"> 4396</a></span><span class="preprocessor">#define PWM_1_GENB_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04397" name="l04397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae04b820bb0943cdf9e74a5fa11ad97c1"> 4397</a></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04398" name="l04398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d4a082207751b432df5c111a4076097"> 4398</a></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04399" name="l04399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8faf27e3175d620b262bf6583d5c20c2"> 4399</a></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04400" name="l04400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a613c747d913027a2a7d5f8bf5c722fe8"> 4400</a></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04401" name="l04401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4748a35620df09434ee00f362ac0f1a"> 4401</a></span><span class="preprocessor">#define PWM_1_GENB_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04402" name="l04402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a959f43b51e5ac5c27d9153c4a597bf0c"> 4402</a></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04403" name="l04403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add587ba490175689d251480a17e1597b"> 4403</a></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04404" name="l04404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81589a35088236381d7d6cd8a3030ec1"> 4404</a></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04405" name="l04405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc21fb5948a4306a2089356c76cf4a9a"> 4405</a></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04406" name="l04406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad99c02f317f096956b31a52165634def"> 4406</a></span><span class="preprocessor">#define PWM_1_GENB_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04407" name="l04407"></a><span class="lineno"> 4407</span> </div>
<div class="line"><a id="l04408" name="l04408"></a><span class="lineno"> 4408</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04409" name="l04409"></a><span class="lineno"> 4409</span><span class="comment">//</span></div>
<div class="line"><a id="l04410" name="l04410"></a><span class="lineno"> 4410</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBCTL register.</span></div>
<div class="line"><a id="l04411" name="l04411"></a><span class="lineno"> 4411</span><span class="comment">//</span></div>
<div class="line"><a id="l04412" name="l04412"></a><span class="lineno"> 4412</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04413" name="l04413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5767a83b59b501b43e881af39000866"> 4413</a></span><span class="preprocessor">#define PWM_1_DBCTL_ENABLE      0x00000001  </span><span class="comment">// Dead-Band Generator Enable</span></div>
<div class="line"><a id="l04414" name="l04414"></a><span class="lineno"> 4414</span> </div>
<div class="line"><a id="l04415" name="l04415"></a><span class="lineno"> 4415</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04416" name="l04416"></a><span class="lineno"> 4416</span><span class="comment">//</span></div>
<div class="line"><a id="l04417" name="l04417"></a><span class="lineno"> 4417</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBRISE register.</span></div>
<div class="line"><a id="l04418" name="l04418"></a><span class="lineno"> 4418</span><span class="comment">//</span></div>
<div class="line"><a id="l04419" name="l04419"></a><span class="lineno"> 4419</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04420" name="l04420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4e979fc21dc6bd7ecd92df2b6233502"> 4420</a></span><span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_M                                              \</span></div>
<div class="line"><a id="l04421" name="l04421"></a><span class="lineno"> 4421</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Rise Delay</span></div>
<div class="line"><a id="l04422" name="l04422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01cbcb21200b34dbadbbc052ab986939"> 4422</a></span><span class="preprocessor">#define PWM_1_DBRISE_RISEDELAY_S                                              \</span></div>
<div class="line"><a id="l04423" name="l04423"></a><span class="lineno"> 4423</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04424" name="l04424"></a><span class="lineno"> 4424</span> </div>
<div class="line"><a id="l04425" name="l04425"></a><span class="lineno"> 4425</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04426" name="l04426"></a><span class="lineno"> 4426</span><span class="comment">//</span></div>
<div class="line"><a id="l04427" name="l04427"></a><span class="lineno"> 4427</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_DBFALL register.</span></div>
<div class="line"><a id="l04428" name="l04428"></a><span class="lineno"> 4428</span><span class="comment">//</span></div>
<div class="line"><a id="l04429" name="l04429"></a><span class="lineno"> 4429</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04430" name="l04430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6875a74d34903c32d3a15989e946256a"> 4430</a></span><span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_M                                              \</span></div>
<div class="line"><a id="l04431" name="l04431"></a><span class="lineno"> 4431</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Fall Delay</span></div>
<div class="line"><a id="l04432" name="l04432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d05ee38e8ac5b3b0834b8e4eeb4b230"> 4432</a></span><span class="preprocessor">#define PWM_1_DBFALL_FALLDELAY_S                                              \</span></div>
<div class="line"><a id="l04433" name="l04433"></a><span class="lineno"> 4433</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04434" name="l04434"></a><span class="lineno"> 4434</span> </div>
<div class="line"><a id="l04435" name="l04435"></a><span class="lineno"> 4435</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04436" name="l04436"></a><span class="lineno"> 4436</span><span class="comment">//</span></div>
<div class="line"><a id="l04437" name="l04437"></a><span class="lineno"> 4437</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC0</span></div>
<div class="line"><a id="l04438" name="l04438"></a><span class="lineno"> 4438</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04439" name="l04439"></a><span class="lineno"> 4439</span><span class="comment">//</span></div>
<div class="line"><a id="l04440" name="l04440"></a><span class="lineno"> 4440</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04441" name="l04441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1303a3da918dd5db82f4e57c9c0d72e"> 4441</a></span><span class="preprocessor">#define PWM_1_FLTSRC0_FAULT3    0x00000008  </span><span class="comment">// Fault3 Input</span></div>
<div class="line"><a id="l04442" name="l04442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5de75f71ec7a4cdd447a590f9e48d7e"> 4442</a></span><span class="preprocessor">#define PWM_1_FLTSRC0_FAULT2    0x00000004  </span><span class="comment">// Fault2 Input</span></div>
<div class="line"><a id="l04443" name="l04443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacb7d7d395293a4202d4f1f8382a9aff"> 4443</a></span><span class="preprocessor">#define PWM_1_FLTSRC0_FAULT1    0x00000002  </span><span class="comment">// Fault1 Input</span></div>
<div class="line"><a id="l04444" name="l04444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86073c10f2cb890e88338dd1e8f76ad4"> 4444</a></span><span class="preprocessor">#define PWM_1_FLTSRC0_FAULT0    0x00000001  </span><span class="comment">// Fault0 Input</span></div>
<div class="line"><a id="l04445" name="l04445"></a><span class="lineno"> 4445</span> </div>
<div class="line"><a id="l04446" name="l04446"></a><span class="lineno"> 4446</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04447" name="l04447"></a><span class="lineno"> 4447</span><span class="comment">//</span></div>
<div class="line"><a id="l04448" name="l04448"></a><span class="lineno"> 4448</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSRC1</span></div>
<div class="line"><a id="l04449" name="l04449"></a><span class="lineno"> 4449</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04450" name="l04450"></a><span class="lineno"> 4450</span><span class="comment">//</span></div>
<div class="line"><a id="l04451" name="l04451"></a><span class="lineno"> 4451</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04452" name="l04452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af049c9ade1472cf9d898de0642f992ff"> 4452</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP7     0x00000080  </span><span class="comment">// Digital Comparator 7</span></div>
<div class="line"><a id="l04453" name="l04453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e401053a11ddc9732cf773f6e9bb72d"> 4453</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP6     0x00000040  </span><span class="comment">// Digital Comparator 6</span></div>
<div class="line"><a id="l04454" name="l04454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bfdcd7a812f9d5860ae8e58c16a9295"> 4454</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP5     0x00000020  </span><span class="comment">// Digital Comparator 5</span></div>
<div class="line"><a id="l04455" name="l04455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac21c39f61c25d48f8dec3619313d7049"> 4455</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP4     0x00000010  </span><span class="comment">// Digital Comparator 4</span></div>
<div class="line"><a id="l04456" name="l04456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2156679128cc52d7e5743bcdcf3246c"> 4456</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP3     0x00000008  </span><span class="comment">// Digital Comparator 3</span></div>
<div class="line"><a id="l04457" name="l04457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6d1935d43a8ab8a4796348732b60964"> 4457</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP2     0x00000004  </span><span class="comment">// Digital Comparator 2</span></div>
<div class="line"><a id="l04458" name="l04458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d861142301a14bf3fd42233a488a398"> 4458</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP1     0x00000002  </span><span class="comment">// Digital Comparator 1</span></div>
<div class="line"><a id="l04459" name="l04459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc37fa1aacf6e26fbad668507a5fe67a"> 4459</a></span><span class="preprocessor">#define PWM_1_FLTSRC1_DCMP0     0x00000001  </span><span class="comment">// Digital Comparator 0</span></div>
<div class="line"><a id="l04460" name="l04460"></a><span class="lineno"> 4460</span> </div>
<div class="line"><a id="l04461" name="l04461"></a><span class="lineno"> 4461</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04462" name="l04462"></a><span class="lineno"> 4462</span><span class="comment">//</span></div>
<div class="line"><a id="l04463" name="l04463"></a><span class="lineno"> 4463</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_MINFLTPER</span></div>
<div class="line"><a id="l04464" name="l04464"></a><span class="lineno"> 4464</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04465" name="l04465"></a><span class="lineno"> 4465</span><span class="comment">//</span></div>
<div class="line"><a id="l04466" name="l04466"></a><span class="lineno"> 4466</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04467" name="l04467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adad75e0e74b44ef62b178f2f5321af92"> 4467</a></span><span class="preprocessor">#define PWM_1_MINFLTPER_MFP_M   0x0000FFFF  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04468" name="l04468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06374e3cb67e707321c97f1777488b9e"> 4468</a></span><span class="preprocessor">#define PWM_1_MINFLTPER_MFP_S   0</span></div>
<div class="line"><a id="l04469" name="l04469"></a><span class="lineno"> 4469</span> </div>
<div class="line"><a id="l04470" name="l04470"></a><span class="lineno"> 4470</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04471" name="l04471"></a><span class="lineno"> 4471</span><span class="comment">//</span></div>
<div class="line"><a id="l04472" name="l04472"></a><span class="lineno"> 4472</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_CTL register.</span></div>
<div class="line"><a id="l04473" name="l04473"></a><span class="lineno"> 4473</span><span class="comment">//</span></div>
<div class="line"><a id="l04474" name="l04474"></a><span class="lineno"> 4474</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04475" name="l04475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9218bfe9d265cdc3d04239b58033f5a"> 4475</a></span><span class="preprocessor">#define PWM_2_CTL_LATCH         0x00040000  </span><span class="comment">// Latch Fault Input</span></div>
<div class="line"><a id="l04476" name="l04476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bb639486f93bffd910f894a8e1a0408"> 4476</a></span><span class="preprocessor">#define PWM_2_CTL_MINFLTPER     0x00020000  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04477" name="l04477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88991cd0ababfe50b606442bc845895e"> 4477</a></span><span class="preprocessor">#define PWM_2_CTL_FLTSRC        0x00010000  </span><span class="comment">// Fault Condition Source</span></div>
<div class="line"><a id="l04478" name="l04478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3887d85d5f855d319d822f461d3ceb9e"> 4478</a></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_M   0x0000C000  </span><span class="comment">// PWMnDBFALL Update Mode</span></div>
<div class="line"><a id="l04479" name="l04479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a642a791a8746894cfea04bc09527d13a"> 4479</a></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04480" name="l04480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab53b8ce6f8ed93d1c502fbaf49bfa0a"> 4480</a></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_LS  0x00008000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04481" name="l04481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72fc9b16e7e36d8d6918b3966455139f"> 4481</a></span><span class="preprocessor">#define PWM_2_CTL_DBFALLUPD_GS  0x0000C000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04482" name="l04482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af63191872d6b281eaa27b221ce9440d6"> 4482</a></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_M   0x00003000  </span><span class="comment">// PWMnDBRISE Update Mode</span></div>
<div class="line"><a id="l04483" name="l04483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02c204255c460e0fa33edbd45d42d96e"> 4483</a></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04484" name="l04484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab792f11e5cde93656045b42827b4fc5e"> 4484</a></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_LS  0x00002000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04485" name="l04485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a651419fe459ba22dd81001e9f7260cea"> 4485</a></span><span class="preprocessor">#define PWM_2_CTL_DBRISEUPD_GS  0x00003000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04486" name="l04486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa7c4d568d9f2cb22cfb1a81fe16b0b7"> 4486</a></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_M    0x00000C00  </span><span class="comment">// PWMnDBCTL Update Mode</span></div>
<div class="line"><a id="l04487" name="l04487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48ea6bf603204799d54dc4f26366d5a1"> 4487</a></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_I    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04488" name="l04488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96ca810cc5604104d689df9d68186951"> 4488</a></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_LS   0x00000800  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04489" name="l04489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeda6138b6ff76ff0c0ed24805b7ba5d8"> 4489</a></span><span class="preprocessor">#define PWM_2_CTL_DBCTLUPD_GS   0x00000C00  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04490" name="l04490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47499f8b8cf1aa8d12f6f0ff33a42b70"> 4490</a></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_M     0x00000300  </span><span class="comment">// PWMnGENB Update Mode</span></div>
<div class="line"><a id="l04491" name="l04491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7af4011d0c50991de89f4a02fec8b092"> 4491</a></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04492" name="l04492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46b605127b6bfb57dc114036016284af"> 4492</a></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_LS    0x00000200  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04493" name="l04493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac91098bd0c8903c13a90975faf88235d"> 4493</a></span><span class="preprocessor">#define PWM_2_CTL_GENBUPD_GS    0x00000300  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04494" name="l04494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4baaccd8a0ea7650496a3bdca205649b"> 4494</a></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_M     0x000000C0  </span><span class="comment">// PWMnGENA Update Mode</span></div>
<div class="line"><a id="l04495" name="l04495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4104f5e08bd7fa059bb127dc1b1e5046"> 4495</a></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04496" name="l04496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2a878eb5bedd3e22ecb0da10bd9ccfe"> 4496</a></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_LS    0x00000080  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04497" name="l04497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51209a9cc50018bc31496a27a7f12571"> 4497</a></span><span class="preprocessor">#define PWM_2_CTL_GENAUPD_GS    0x000000C0  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04498" name="l04498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af85be257c7244c6d11148c3e5ca51e2d"> 4498</a></span><span class="preprocessor">#define PWM_2_CTL_CMPBUPD       0x00000020  </span><span class="comment">// Comparator B Update Mode</span></div>
<div class="line"><a id="l04499" name="l04499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52ef69bb9d57b34eb1c59bd752ed936f"> 4499</a></span><span class="preprocessor">#define PWM_2_CTL_CMPAUPD       0x00000010  </span><span class="comment">// Comparator A Update Mode</span></div>
<div class="line"><a id="l04500" name="l04500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72f4add0065c05d47f9246e77293c832"> 4500</a></span><span class="preprocessor">#define PWM_2_CTL_LOADUPD       0x00000008  </span><span class="comment">// Load Register Update Mode</span></div>
<div class="line"><a id="l04501" name="l04501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afed3ce25ebf66bb9dade843abeb0a103"> 4501</a></span><span class="preprocessor">#define PWM_2_CTL_DEBUG         0x00000004  </span><span class="comment">// Debug Mode</span></div>
<div class="line"><a id="l04502" name="l04502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a267c2f9824f31182b19da133756f8b09"> 4502</a></span><span class="preprocessor">#define PWM_2_CTL_MODE          0x00000002  </span><span class="comment">// Counter Mode</span></div>
<div class="line"><a id="l04503" name="l04503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fd8b3ba410ee7d322437d86697403c2"> 4503</a></span><span class="preprocessor">#define PWM_2_CTL_ENABLE        0x00000001  </span><span class="comment">// PWM Block Enable</span></div>
<div class="line"><a id="l04504" name="l04504"></a><span class="lineno"> 4504</span> </div>
<div class="line"><a id="l04505" name="l04505"></a><span class="lineno"> 4505</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04506" name="l04506"></a><span class="lineno"> 4506</span><span class="comment">//</span></div>
<div class="line"><a id="l04507" name="l04507"></a><span class="lineno"> 4507</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_INTEN register.</span></div>
<div class="line"><a id="l04508" name="l04508"></a><span class="lineno"> 4508</span><span class="comment">//</span></div>
<div class="line"><a id="l04509" name="l04509"></a><span class="lineno"> 4509</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04510" name="l04510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a506c7d9892ec5febbcb5f31b8d8e412c"> 4510</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCMPBD     0x00002000  </span><span class="comment">// Trigger for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04511" name="l04511"></a><span class="lineno"> 4511</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04512" name="l04512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c15b0b90c4dd46d6c211ff59261af19"> 4512</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCMPBU     0x00001000  </span><span class="comment">// Trigger for Counter=PWMnCMPB Up</span></div>
<div class="line"><a id="l04513" name="l04513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0470471ae81beb0a89be0cfc3fefead4"> 4513</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCMPAD     0x00000800  </span><span class="comment">// Trigger for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04514" name="l04514"></a><span class="lineno"> 4514</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04515" name="l04515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a168de6a27ef56af143b8890f57e2617e"> 4515</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCMPAU     0x00000400  </span><span class="comment">// Trigger for Counter=PWMnCMPA Up</span></div>
<div class="line"><a id="l04516" name="l04516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57df4c9003331ead30ce4f20a21ee6ad"> 4516</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCNTLOAD   0x00000200  </span><span class="comment">// Trigger for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04517" name="l04517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf051682022a5495fc9321f0a6115fdc"> 4517</a></span><span class="preprocessor">#define PWM_2_INTEN_TRCNTZERO   0x00000100  </span><span class="comment">// Trigger for Counter=0</span></div>
<div class="line"><a id="l04518" name="l04518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a400994e50e2ee4f8b762fb1c0c3eed4a"> 4518</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCMPBD    0x00000020  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04519" name="l04519"></a><span class="lineno"> 4519</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04520" name="l04520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7832dff3eeb45c8e74a4b997dc16ceab"> 4520</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCMPBU    0x00000010  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04521" name="l04521"></a><span class="lineno"> 4521</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04522" name="l04522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a268770cdc5630df6c1803aa5941770fd"> 4522</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCMPAD    0x00000008  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04523" name="l04523"></a><span class="lineno"> 4523</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04524" name="l04524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0e48090e58f4712a40414b0e1eea038"> 4524</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCMPAU    0x00000004  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04525" name="l04525"></a><span class="lineno"> 4525</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04526" name="l04526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c7ee01b378306dae689a73e300427e0"> 4526</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCNTLOAD  0x00000002  </span><span class="comment">// Interrupt for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04527" name="l04527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af770c909535c8b3447e5900edff04b19"> 4527</a></span><span class="preprocessor">#define PWM_2_INTEN_INTCNTZERO  0x00000001  </span><span class="comment">// Interrupt for Counter=0</span></div>
<div class="line"><a id="l04528" name="l04528"></a><span class="lineno"> 4528</span> </div>
<div class="line"><a id="l04529" name="l04529"></a><span class="lineno"> 4529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04530" name="l04530"></a><span class="lineno"> 4530</span><span class="comment">//</span></div>
<div class="line"><a id="l04531" name="l04531"></a><span class="lineno"> 4531</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_RIS register.</span></div>
<div class="line"><a id="l04532" name="l04532"></a><span class="lineno"> 4532</span><span class="comment">//</span></div>
<div class="line"><a id="l04533" name="l04533"></a><span class="lineno"> 4533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04534" name="l04534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d0bcf68b28f12746e50b6b4a5ca7d4a"> 4534</a></span><span class="preprocessor">#define PWM_2_RIS_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04535" name="l04535"></a><span class="lineno"> 4535</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04536" name="l04536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1108e43d03eb31c0633b3ddbd0b1ba1"> 4536</a></span><span class="preprocessor">#define PWM_2_RIS_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt Status</span></div>
<div class="line"><a id="l04537" name="l04537"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc4f1b501c861449e4694efbfc6c7a6e"> 4537</a></span><span class="preprocessor">#define PWM_2_RIS_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04538" name="l04538"></a><span class="lineno"> 4538</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04539" name="l04539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab740cca6c5d5d81be4989bfbc44388ee"> 4539</a></span><span class="preprocessor">#define PWM_2_RIS_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt Status</span></div>
<div class="line"><a id="l04540" name="l04540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdbfdeeacccbd74ce958805d0c4122ff"> 4540</a></span><span class="preprocessor">#define PWM_2_RIS_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt Status</span></div>
<div class="line"><a id="l04541" name="l04541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd1bab4609528b7e75b784740295b44d"> 4541</a></span><span class="preprocessor">#define PWM_2_RIS_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt Status</span></div>
<div class="line"><a id="l04542" name="l04542"></a><span class="lineno"> 4542</span> </div>
<div class="line"><a id="l04543" name="l04543"></a><span class="lineno"> 4543</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04544" name="l04544"></a><span class="lineno"> 4544</span><span class="comment">//</span></div>
<div class="line"><a id="l04545" name="l04545"></a><span class="lineno"> 4545</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_ISC register.</span></div>
<div class="line"><a id="l04546" name="l04546"></a><span class="lineno"> 4546</span><span class="comment">//</span></div>
<div class="line"><a id="l04547" name="l04547"></a><span class="lineno"> 4547</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04548" name="l04548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3686c427a01608920b5b72fa93aea113"> 4548</a></span><span class="preprocessor">#define PWM_2_ISC_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04549" name="l04549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9eab74a4cfb18becee7802913850390"> 4549</a></span><span class="preprocessor">#define PWM_2_ISC_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt</span></div>
<div class="line"><a id="l04550" name="l04550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f6febc1e5e7ce975e7861af3129a0bd"> 4550</a></span><span class="preprocessor">#define PWM_2_ISC_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04551" name="l04551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7681ded5a0c4ad7368d1312cef257d10"> 4551</a></span><span class="preprocessor">#define PWM_2_ISC_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt</span></div>
<div class="line"><a id="l04552" name="l04552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9ff246cd474f4af6a34805b57994f3e"> 4552</a></span><span class="preprocessor">#define PWM_2_ISC_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt</span></div>
<div class="line"><a id="l04553" name="l04553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9785e38465b0030459464879a15dd20f"> 4553</a></span><span class="preprocessor">#define PWM_2_ISC_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt</span></div>
<div class="line"><a id="l04554" name="l04554"></a><span class="lineno"> 4554</span> </div>
<div class="line"><a id="l04555" name="l04555"></a><span class="lineno"> 4555</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04556" name="l04556"></a><span class="lineno"> 4556</span><span class="comment">//</span></div>
<div class="line"><a id="l04557" name="l04557"></a><span class="lineno"> 4557</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_LOAD register.</span></div>
<div class="line"><a id="l04558" name="l04558"></a><span class="lineno"> 4558</span><span class="comment">//</span></div>
<div class="line"><a id="l04559" name="l04559"></a><span class="lineno"> 4559</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04560" name="l04560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a996468c69d64607f75c605e556275de8"> 4560</a></span><span class="preprocessor">#define PWM_2_LOAD_LOAD_M       0x0000FFFF  </span><span class="comment">// Counter Load Value</span></div>
<div class="line"><a id="l04561" name="l04561"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98c7529a21d4e2a75ecaec2fd2e1e1ac"> 4561</a></span><span class="preprocessor">#define PWM_2_LOAD_LOAD_S       0</span></div>
<div class="line"><a id="l04562" name="l04562"></a><span class="lineno"> 4562</span> </div>
<div class="line"><a id="l04563" name="l04563"></a><span class="lineno"> 4563</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04564" name="l04564"></a><span class="lineno"> 4564</span><span class="comment">//</span></div>
<div class="line"><a id="l04565" name="l04565"></a><span class="lineno"> 4565</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_COUNT register.</span></div>
<div class="line"><a id="l04566" name="l04566"></a><span class="lineno"> 4566</span><span class="comment">//</span></div>
<div class="line"><a id="l04567" name="l04567"></a><span class="lineno"> 4567</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04568" name="l04568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38e2911b6198ce6d1c2488abc2d1b39d"> 4568</a></span><span class="preprocessor">#define PWM_2_COUNT_COUNT_M     0x0000FFFF  </span><span class="comment">// Counter Value</span></div>
<div class="line"><a id="l04569" name="l04569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91b1540f80c1afb07746fa295d99c6bf"> 4569</a></span><span class="preprocessor">#define PWM_2_COUNT_COUNT_S     0</span></div>
<div class="line"><a id="l04570" name="l04570"></a><span class="lineno"> 4570</span> </div>
<div class="line"><a id="l04571" name="l04571"></a><span class="lineno"> 4571</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04572" name="l04572"></a><span class="lineno"> 4572</span><span class="comment">//</span></div>
<div class="line"><a id="l04573" name="l04573"></a><span class="lineno"> 4573</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPA register.</span></div>
<div class="line"><a id="l04574" name="l04574"></a><span class="lineno"> 4574</span><span class="comment">//</span></div>
<div class="line"><a id="l04575" name="l04575"></a><span class="lineno"> 4575</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04576" name="l04576"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaea8e483cb50ff28bbba80c43309643a"> 4576</a></span><span class="preprocessor">#define PWM_2_CMPA_COMPA_M      0x0000FFFF  </span><span class="comment">// Comparator A Value</span></div>
<div class="line"><a id="l04577" name="l04577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8041da4e29904d3fb15c52c96d8f9750"> 4577</a></span><span class="preprocessor">#define PWM_2_CMPA_COMPA_S      0</span></div>
<div class="line"><a id="l04578" name="l04578"></a><span class="lineno"> 4578</span> </div>
<div class="line"><a id="l04579" name="l04579"></a><span class="lineno"> 4579</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04580" name="l04580"></a><span class="lineno"> 4580</span><span class="comment">//</span></div>
<div class="line"><a id="l04581" name="l04581"></a><span class="lineno"> 4581</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_CMPB register.</span></div>
<div class="line"><a id="l04582" name="l04582"></a><span class="lineno"> 4582</span><span class="comment">//</span></div>
<div class="line"><a id="l04583" name="l04583"></a><span class="lineno"> 4583</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04584" name="l04584"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a122928551005e7756a9b6ec6a52e41bd"> 4584</a></span><span class="preprocessor">#define PWM_2_CMPB_COMPB_M      0x0000FFFF  </span><span class="comment">// Comparator B Value</span></div>
<div class="line"><a id="l04585" name="l04585"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42ee7975db1056022f485e9144629340"> 4585</a></span><span class="preprocessor">#define PWM_2_CMPB_COMPB_S      0</span></div>
<div class="line"><a id="l04586" name="l04586"></a><span class="lineno"> 4586</span> </div>
<div class="line"><a id="l04587" name="l04587"></a><span class="lineno"> 4587</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04588" name="l04588"></a><span class="lineno"> 4588</span><span class="comment">//</span></div>
<div class="line"><a id="l04589" name="l04589"></a><span class="lineno"> 4589</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENA register.</span></div>
<div class="line"><a id="l04590" name="l04590"></a><span class="lineno"> 4590</span><span class="comment">//</span></div>
<div class="line"><a id="l04591" name="l04591"></a><span class="lineno"> 4591</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04592" name="l04592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9daf2a576c7da6e187d2814c1d19805e"> 4592</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04593" name="l04593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a3f338ed84350e7316cdb247b123c8b"> 4593</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04594" name="l04594"></a><span class="lineno"> 4594</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04595" name="l04595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a648a2181ee29d95acb89fc1a9ad3b4fe"> 4595</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04596" name="l04596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27ade02ce0dd6693ee794c5be490a1c8"> 4596</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04597" name="l04597"></a><span class="lineno"> 4597</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04598" name="l04598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11d15d5f88221fdaab55437e3654da17"> 4598</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04599" name="l04599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af62166b25edd913596ecddfc681b54e8"> 4599</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04600" name="l04600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add76c4c032d3b3764c22f0f7ac98c16f"> 4600</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04601" name="l04601"></a><span class="lineno"> 4601</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04602" name="l04602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a363f1d75385a04e33866bddd2813e0a1"> 4602</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04603" name="l04603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77d7f5e81ca386236f11dcd81405cfd6"> 4603</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04604" name="l04604"></a><span class="lineno"> 4604</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04605" name="l04605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afda2722f75b384f00a299c57a2e14a63"> 4605</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04606" name="l04606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2f3d39540d31f671e7d7cf023fb27f4"> 4606</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04607" name="l04607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a9381475c3664b4e94afe1257a23ec0"> 4607</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04608" name="l04608"></a><span class="lineno"> 4608</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04609" name="l04609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab86c36c4be9d0682fab9352ed287ea80"> 4609</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04610" name="l04610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2aa0233f5c6a092a6df3fbdc967515e4"> 4610</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04611" name="l04611"></a><span class="lineno"> 4611</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04612" name="l04612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e116a56d784a4500a593b9986eaa080"> 4612</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04613" name="l04613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba41ca595204883591e4a25817c88dd6"> 4613</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04614" name="l04614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a451824fe7287bb2bf682bb69ac85143f"> 4614</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04615" name="l04615"></a><span class="lineno"> 4615</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04616" name="l04616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7105389c33740ca65dda16270b2800bb"> 4616</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04617" name="l04617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0958c1ea3f46254b8526be95d3a4ba6"> 4617</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04618" name="l04618"></a><span class="lineno"> 4618</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04619" name="l04619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af28934933cb5054c1f2536ac222fa1fd"> 4619</a></span><span class="preprocessor">#define PWM_2_GENA_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04620" name="l04620"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89b4252280fc319942f9635535a6cc29"> 4620</a></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04621" name="l04621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a328d486f861fd5dc8833b47287424ecf"> 4621</a></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04622" name="l04622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7278085cd145539dd7057fa7d5c9a244"> 4622</a></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04623" name="l04623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46995a9fd28c40b6a93f218eb99a7a78"> 4623</a></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04624" name="l04624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c782a09937731ddf7dee116b0acee23"> 4624</a></span><span class="preprocessor">#define PWM_2_GENA_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04625" name="l04625"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f877917076a8de57e4a988a92e8a3d4"> 4625</a></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04626" name="l04626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08614b41af1f218c69c775ea08db3221"> 4626</a></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04627" name="l04627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ac04d24fd72f0c132d659be6e09760f"> 4627</a></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04628" name="l04628"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f36867bd3b8113c2bb621891b93583a"> 4628</a></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04629" name="l04629"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34b7f6b74143408bdd7c27373ffed3e1"> 4629</a></span><span class="preprocessor">#define PWM_2_GENA_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04630" name="l04630"></a><span class="lineno"> 4630</span> </div>
<div class="line"><a id="l04631" name="l04631"></a><span class="lineno"> 4631</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04632" name="l04632"></a><span class="lineno"> 4632</span><span class="comment">//</span></div>
<div class="line"><a id="l04633" name="l04633"></a><span class="lineno"> 4633</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_GENB register.</span></div>
<div class="line"><a id="l04634" name="l04634"></a><span class="lineno"> 4634</span><span class="comment">//</span></div>
<div class="line"><a id="l04635" name="l04635"></a><span class="lineno"> 4635</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04636" name="l04636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ba3ddb78e9f52a2dbb6a25cadd67fc8"> 4636</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04637" name="l04637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af92da543baccb8de980504460b5a459a"> 4637</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04638" name="l04638"></a><span class="lineno"> 4638</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04639" name="l04639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfb4a31c03440932f844da17af88a3b2"> 4639</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04640" name="l04640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9afb7fced3b66ed61eee0e81c07e8e6a"> 4640</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04641" name="l04641"></a><span class="lineno"> 4641</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04642" name="l04642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b9d976222baceced480e201552c9169"> 4642</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04643" name="l04643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab993fc00d5f0ab9055b3a685234f3f0c"> 4643</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04644" name="l04644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac218b3e5da3ea52653f9489bce72399"> 4644</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04645" name="l04645"></a><span class="lineno"> 4645</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04646" name="l04646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f5f4ced0a3ac9abab46247f21193c17"> 4646</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04647" name="l04647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62a446507e827be56b8be71cfd2a540d"> 4647</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04648" name="l04648"></a><span class="lineno"> 4648</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04649" name="l04649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7d06962d5ba5152685a38bfbeb4c8ea"> 4649</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04650" name="l04650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf40c705780695a0cd0b3ef3108ef923"> 4650</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04651" name="l04651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a108dceee7124bf418f96c0ca56b737e3"> 4651</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04652" name="l04652"></a><span class="lineno"> 4652</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04653" name="l04653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cebd047ef65732fe74ca9c575b1ee1f"> 4653</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04654" name="l04654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fd0ccc439e656ec123c96c14e474b45"> 4654</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04655" name="l04655"></a><span class="lineno"> 4655</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04656" name="l04656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17402325a3168d1d984cd111f9b6ac52"> 4656</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04657" name="l04657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cba2e6adec0b03febc89ba1c4da29bf"> 4657</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04658" name="l04658"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57ebd367b9d60c5019a5def948825c94"> 4658</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04659" name="l04659"></a><span class="lineno"> 4659</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04660" name="l04660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a163dfd56b76493e49b9a07aa2c6c8054"> 4660</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04661" name="l04661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb930b74b0fa5a2001780bc79528f632"> 4661</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04662" name="l04662"></a><span class="lineno"> 4662</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04663" name="l04663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#added4445f7a9d1f7765703a66b7ce782"> 4663</a></span><span class="preprocessor">#define PWM_2_GENB_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04664" name="l04664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f4354a6d430159f76f6922750b9227c"> 4664</a></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04665" name="l04665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae61597ebd556e3ebaad4dbaaa686793d"> 4665</a></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04666" name="l04666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0a901485c1e80985371d368cb4cbfca"> 4666</a></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04667" name="l04667"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ad58a433a4c27dcdfb343ac7ae0301d"> 4667</a></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04668" name="l04668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d82a7a4fb8596506e0df84518a87942"> 4668</a></span><span class="preprocessor">#define PWM_2_GENB_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04669" name="l04669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60e512175754042af5989184091fad7a"> 4669</a></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04670" name="l04670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2d063fd4c7635bafee1a485e013cada"> 4670</a></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04671" name="l04671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68c570571f6ab9f7c19a943ce6977549"> 4671</a></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04672" name="l04672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa460fbea14f924ef22733315176e0b3b"> 4672</a></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04673" name="l04673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad74c2c3a39af1f6e6ba33dba611f5050"> 4673</a></span><span class="preprocessor">#define PWM_2_GENB_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04674" name="l04674"></a><span class="lineno"> 4674</span> </div>
<div class="line"><a id="l04675" name="l04675"></a><span class="lineno"> 4675</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04676" name="l04676"></a><span class="lineno"> 4676</span><span class="comment">//</span></div>
<div class="line"><a id="l04677" name="l04677"></a><span class="lineno"> 4677</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBCTL register.</span></div>
<div class="line"><a id="l04678" name="l04678"></a><span class="lineno"> 4678</span><span class="comment">//</span></div>
<div class="line"><a id="l04679" name="l04679"></a><span class="lineno"> 4679</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04680" name="l04680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd04cf502363c0702acf01711f93b66e"> 4680</a></span><span class="preprocessor">#define PWM_2_DBCTL_ENABLE      0x00000001  </span><span class="comment">// Dead-Band Generator Enable</span></div>
<div class="line"><a id="l04681" name="l04681"></a><span class="lineno"> 4681</span> </div>
<div class="line"><a id="l04682" name="l04682"></a><span class="lineno"> 4682</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04683" name="l04683"></a><span class="lineno"> 4683</span><span class="comment">//</span></div>
<div class="line"><a id="l04684" name="l04684"></a><span class="lineno"> 4684</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBRISE register.</span></div>
<div class="line"><a id="l04685" name="l04685"></a><span class="lineno"> 4685</span><span class="comment">//</span></div>
<div class="line"><a id="l04686" name="l04686"></a><span class="lineno"> 4686</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04687" name="l04687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ee97df57ea6ef23280e058d766c48b2"> 4687</a></span><span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_M                                              \</span></div>
<div class="line"><a id="l04688" name="l04688"></a><span class="lineno"> 4688</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Rise Delay</span></div>
<div class="line"><a id="l04689" name="l04689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ab2d4860a6db6aa4373045b7c61ed10"> 4689</a></span><span class="preprocessor">#define PWM_2_DBRISE_RISEDELAY_S                                              \</span></div>
<div class="line"><a id="l04690" name="l04690"></a><span class="lineno"> 4690</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04691" name="l04691"></a><span class="lineno"> 4691</span> </div>
<div class="line"><a id="l04692" name="l04692"></a><span class="lineno"> 4692</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04693" name="l04693"></a><span class="lineno"> 4693</span><span class="comment">//</span></div>
<div class="line"><a id="l04694" name="l04694"></a><span class="lineno"> 4694</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_DBFALL register.</span></div>
<div class="line"><a id="l04695" name="l04695"></a><span class="lineno"> 4695</span><span class="comment">//</span></div>
<div class="line"><a id="l04696" name="l04696"></a><span class="lineno"> 4696</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04697" name="l04697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a7389ac497e76e85aa15ebbbf4d9e9b"> 4697</a></span><span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_M                                              \</span></div>
<div class="line"><a id="l04698" name="l04698"></a><span class="lineno"> 4698</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Fall Delay</span></div>
<div class="line"><a id="l04699" name="l04699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb5c83ae17cf7bcd67711f161ee929eb"> 4699</a></span><span class="preprocessor">#define PWM_2_DBFALL_FALLDELAY_S                                              \</span></div>
<div class="line"><a id="l04700" name="l04700"></a><span class="lineno"> 4700</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04701" name="l04701"></a><span class="lineno"> 4701</span> </div>
<div class="line"><a id="l04702" name="l04702"></a><span class="lineno"> 4702</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04703" name="l04703"></a><span class="lineno"> 4703</span><span class="comment">//</span></div>
<div class="line"><a id="l04704" name="l04704"></a><span class="lineno"> 4704</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC0</span></div>
<div class="line"><a id="l04705" name="l04705"></a><span class="lineno"> 4705</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04706" name="l04706"></a><span class="lineno"> 4706</span><span class="comment">//</span></div>
<div class="line"><a id="l04707" name="l04707"></a><span class="lineno"> 4707</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04708" name="l04708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7069a413fdbdf29b6c3e20961ce1230d"> 4708</a></span><span class="preprocessor">#define PWM_2_FLTSRC0_FAULT3    0x00000008  </span><span class="comment">// Fault3 Input</span></div>
<div class="line"><a id="l04709" name="l04709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6267e5d715296795c99e5d53148f8ba"> 4709</a></span><span class="preprocessor">#define PWM_2_FLTSRC0_FAULT2    0x00000004  </span><span class="comment">// Fault2 Input</span></div>
<div class="line"><a id="l04710" name="l04710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfd1f22a3224b79aa051cd8cb609e2eb"> 4710</a></span><span class="preprocessor">#define PWM_2_FLTSRC0_FAULT1    0x00000002  </span><span class="comment">// Fault1 Input</span></div>
<div class="line"><a id="l04711" name="l04711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ad91a49d9f154a443277b550fe0a5e9"> 4711</a></span><span class="preprocessor">#define PWM_2_FLTSRC0_FAULT0    0x00000001  </span><span class="comment">// Fault0 Input</span></div>
<div class="line"><a id="l04712" name="l04712"></a><span class="lineno"> 4712</span> </div>
<div class="line"><a id="l04713" name="l04713"></a><span class="lineno"> 4713</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04714" name="l04714"></a><span class="lineno"> 4714</span><span class="comment">//</span></div>
<div class="line"><a id="l04715" name="l04715"></a><span class="lineno"> 4715</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSRC1</span></div>
<div class="line"><a id="l04716" name="l04716"></a><span class="lineno"> 4716</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04717" name="l04717"></a><span class="lineno"> 4717</span><span class="comment">//</span></div>
<div class="line"><a id="l04718" name="l04718"></a><span class="lineno"> 4718</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04719" name="l04719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60c99acc018319cd2e4dfa5f45113401"> 4719</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP7     0x00000080  </span><span class="comment">// Digital Comparator 7</span></div>
<div class="line"><a id="l04720" name="l04720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26418e29b5362a8095c08c8195195bb9"> 4720</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP6     0x00000040  </span><span class="comment">// Digital Comparator 6</span></div>
<div class="line"><a id="l04721" name="l04721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a598593aa77f88c8254fc610e8ce9f980"> 4721</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP5     0x00000020  </span><span class="comment">// Digital Comparator 5</span></div>
<div class="line"><a id="l04722" name="l04722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11af2849fbba1b21faa3d9b2877c1f13"> 4722</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP4     0x00000010  </span><span class="comment">// Digital Comparator 4</span></div>
<div class="line"><a id="l04723" name="l04723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c74932982f702f3192ee492ad995ab2"> 4723</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP3     0x00000008  </span><span class="comment">// Digital Comparator 3</span></div>
<div class="line"><a id="l04724" name="l04724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee0c8877bf7569b70ecc88a80dccc0c1"> 4724</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP2     0x00000004  </span><span class="comment">// Digital Comparator 2</span></div>
<div class="line"><a id="l04725" name="l04725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a373d535d69f3387ef6cdaaa37327a604"> 4725</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP1     0x00000002  </span><span class="comment">// Digital Comparator 1</span></div>
<div class="line"><a id="l04726" name="l04726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6329405f72d68c9251b87dac94883f4"> 4726</a></span><span class="preprocessor">#define PWM_2_FLTSRC1_DCMP0     0x00000001  </span><span class="comment">// Digital Comparator 0</span></div>
<div class="line"><a id="l04727" name="l04727"></a><span class="lineno"> 4727</span> </div>
<div class="line"><a id="l04728" name="l04728"></a><span class="lineno"> 4728</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04729" name="l04729"></a><span class="lineno"> 4729</span><span class="comment">//</span></div>
<div class="line"><a id="l04730" name="l04730"></a><span class="lineno"> 4730</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_MINFLTPER</span></div>
<div class="line"><a id="l04731" name="l04731"></a><span class="lineno"> 4731</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04732" name="l04732"></a><span class="lineno"> 4732</span><span class="comment">//</span></div>
<div class="line"><a id="l04733" name="l04733"></a><span class="lineno"> 4733</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04734" name="l04734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a817673506663382f53b6beac0e1f676c"> 4734</a></span><span class="preprocessor">#define PWM_2_MINFLTPER_MFP_M   0x0000FFFF  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04735" name="l04735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa242d16cc125ae6bd1648f6c8533b649"> 4735</a></span><span class="preprocessor">#define PWM_2_MINFLTPER_MFP_S   0</span></div>
<div class="line"><a id="l04736" name="l04736"></a><span class="lineno"> 4736</span> </div>
<div class="line"><a id="l04737" name="l04737"></a><span class="lineno"> 4737</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04738" name="l04738"></a><span class="lineno"> 4738</span><span class="comment">//</span></div>
<div class="line"><a id="l04739" name="l04739"></a><span class="lineno"> 4739</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_CTL register.</span></div>
<div class="line"><a id="l04740" name="l04740"></a><span class="lineno"> 4740</span><span class="comment">//</span></div>
<div class="line"><a id="l04741" name="l04741"></a><span class="lineno"> 4741</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04742" name="l04742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad30397c89b24e9632e3b886841300d95"> 4742</a></span><span class="preprocessor">#define PWM_3_CTL_LATCH         0x00040000  </span><span class="comment">// Latch Fault Input</span></div>
<div class="line"><a id="l04743" name="l04743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab12f2def91a1a92ad3bb930887dab9b4"> 4743</a></span><span class="preprocessor">#define PWM_3_CTL_MINFLTPER     0x00020000  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l04744" name="l04744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9aaec139b98e2bead06296f09f44e7ce"> 4744</a></span><span class="preprocessor">#define PWM_3_CTL_FLTSRC        0x00010000  </span><span class="comment">// Fault Condition Source</span></div>
<div class="line"><a id="l04745" name="l04745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff95e4aafa5be099c613c4c6b8f38d59"> 4745</a></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_M   0x0000C000  </span><span class="comment">// PWMnDBFALL Update Mode</span></div>
<div class="line"><a id="l04746" name="l04746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86ca2b9b700ce706ef333ba79db9fca1"> 4746</a></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04747" name="l04747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fa846804eed60d88f08d046e351bc2b"> 4747</a></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_LS  0x00008000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04748" name="l04748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a003011e8f31009e83fa26f13845e212c"> 4748</a></span><span class="preprocessor">#define PWM_3_CTL_DBFALLUPD_GS  0x0000C000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04749" name="l04749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4083d40b18001bc25d0f781572ad0448"> 4749</a></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_M   0x00003000  </span><span class="comment">// PWMnDBRISE Update Mode</span></div>
<div class="line"><a id="l04750" name="l04750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfdb9296628d1a88ce86ac4f9b733941"> 4750</a></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_I   0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04751" name="l04751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35a5435ab81a2a1ddbaee38333393b72"> 4751</a></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_LS  0x00002000  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04752" name="l04752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fa85f7e296fcb1fa308b8c83a361aab"> 4752</a></span><span class="preprocessor">#define PWM_3_CTL_DBRISEUPD_GS  0x00003000  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04753" name="l04753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5884f2dd2414c577747009fc38842244"> 4753</a></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_M    0x00000C00  </span><span class="comment">// PWMnDBCTL Update Mode</span></div>
<div class="line"><a id="l04754" name="l04754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4505bf8aa399c365b4601a3a66bc8a35"> 4754</a></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_I    0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04755" name="l04755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8f4357a30705dc4409b59fa53c311a8"> 4755</a></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_LS   0x00000800  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04756" name="l04756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4baaa1ad8f932dc0a5b4570663f93212"> 4756</a></span><span class="preprocessor">#define PWM_3_CTL_DBCTLUPD_GS   0x00000C00  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04757" name="l04757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83a252ae130ca632d2156121d3a74ca0"> 4757</a></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_M     0x00000300  </span><span class="comment">// PWMnGENB Update Mode</span></div>
<div class="line"><a id="l04758" name="l04758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd038369f86eb8367bba242be7d2e612"> 4758</a></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04759" name="l04759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c6c445e4d51c49329a12c606324c5c1"> 4759</a></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_LS    0x00000200  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04760" name="l04760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad284ba13ab8e1069bccb8d3fb491798"> 4760</a></span><span class="preprocessor">#define PWM_3_CTL_GENBUPD_GS    0x00000300  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04761" name="l04761"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cf225d63338aed40415c9b1fe789d22"> 4761</a></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_M     0x000000C0  </span><span class="comment">// PWMnGENA Update Mode</span></div>
<div class="line"><a id="l04762" name="l04762"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9c4bda641fc0e0ec9001177541bfe97"> 4762</a></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_I     0x00000000  </span><span class="comment">// Immediate</span></div>
<div class="line"><a id="l04763" name="l04763"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8990d467793160995b592c556a6cb219"> 4763</a></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_LS    0x00000080  </span><span class="comment">// Locally Synchronized</span></div>
<div class="line"><a id="l04764" name="l04764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a215fa68b5af276a0c2d5a609d69b0207"> 4764</a></span><span class="preprocessor">#define PWM_3_CTL_GENAUPD_GS    0x000000C0  </span><span class="comment">// Globally Synchronized</span></div>
<div class="line"><a id="l04765" name="l04765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c76fb8c68ee4c317b501f681bd1327d"> 4765</a></span><span class="preprocessor">#define PWM_3_CTL_CMPBUPD       0x00000020  </span><span class="comment">// Comparator B Update Mode</span></div>
<div class="line"><a id="l04766" name="l04766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9d9b88d44c6b11a1ae130df7072e2db"> 4766</a></span><span class="preprocessor">#define PWM_3_CTL_CMPAUPD       0x00000010  </span><span class="comment">// Comparator A Update Mode</span></div>
<div class="line"><a id="l04767" name="l04767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeec4945ac3e34de50b8efc5a25a76967"> 4767</a></span><span class="preprocessor">#define PWM_3_CTL_LOADUPD       0x00000008  </span><span class="comment">// Load Register Update Mode</span></div>
<div class="line"><a id="l04768" name="l04768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a859edcc074df32afefa9cbae0cd5ed86"> 4768</a></span><span class="preprocessor">#define PWM_3_CTL_DEBUG         0x00000004  </span><span class="comment">// Debug Mode</span></div>
<div class="line"><a id="l04769" name="l04769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab78375a5febc5f60d276b8727f99ff96"> 4769</a></span><span class="preprocessor">#define PWM_3_CTL_MODE          0x00000002  </span><span class="comment">// Counter Mode</span></div>
<div class="line"><a id="l04770" name="l04770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42162aeeabbb4655445ab8a20545d04d"> 4770</a></span><span class="preprocessor">#define PWM_3_CTL_ENABLE        0x00000001  </span><span class="comment">// PWM Block Enable</span></div>
<div class="line"><a id="l04771" name="l04771"></a><span class="lineno"> 4771</span> </div>
<div class="line"><a id="l04772" name="l04772"></a><span class="lineno"> 4772</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04773" name="l04773"></a><span class="lineno"> 4773</span><span class="comment">//</span></div>
<div class="line"><a id="l04774" name="l04774"></a><span class="lineno"> 4774</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_INTEN register.</span></div>
<div class="line"><a id="l04775" name="l04775"></a><span class="lineno"> 4775</span><span class="comment">//</span></div>
<div class="line"><a id="l04776" name="l04776"></a><span class="lineno"> 4776</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04777" name="l04777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4bea4183eac9a75b00cbb3b43a36585"> 4777</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCMPBD     0x00002000  </span><span class="comment">// Trigger for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04778" name="l04778"></a><span class="lineno"> 4778</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04779" name="l04779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7ee3a3388e3cc620b3602e777a80faa"> 4779</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCMPBU     0x00001000  </span><span class="comment">// Trigger for Counter=PWMnCMPB Up</span></div>
<div class="line"><a id="l04780" name="l04780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cd7e3d7d1fa65d58085b3a27c3f188d"> 4780</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCMPAD     0x00000800  </span><span class="comment">// Trigger for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04781" name="l04781"></a><span class="lineno"> 4781</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04782" name="l04782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7035b196073312ff26c8b247859639d"> 4782</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCMPAU     0x00000400  </span><span class="comment">// Trigger for Counter=PWMnCMPA Up</span></div>
<div class="line"><a id="l04783" name="l04783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3507c502fab437bfece1e7d36141288"> 4783</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCNTLOAD   0x00000200  </span><span class="comment">// Trigger for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04784" name="l04784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4b812319cce515b3f5fc26b65d9bb5b"> 4784</a></span><span class="preprocessor">#define PWM_3_INTEN_TRCNTZERO   0x00000100  </span><span class="comment">// Trigger for Counter=0</span></div>
<div class="line"><a id="l04785" name="l04785"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a760b64294c64490cced091d3eaaaad6c"> 4785</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCMPBD    0x00000020  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04786" name="l04786"></a><span class="lineno"> 4786</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04787" name="l04787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75985d8eb9cbe781bced4a697fd72af1"> 4787</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCMPBU    0x00000010  </span><span class="comment">// Interrupt for Counter=PWMnCMPB</span></div>
<div class="line"><a id="l04788" name="l04788"></a><span class="lineno"> 4788</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04789" name="l04789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22ef2aae17577580716725b7c223e69f"> 4789</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCMPAD    0x00000008  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04790" name="l04790"></a><span class="lineno"> 4790</span>                                            <span class="comment">// Down</span></div>
<div class="line"><a id="l04791" name="l04791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38299e77f2a7ab8e88e0145d5748040d"> 4791</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCMPAU    0x00000004  </span><span class="comment">// Interrupt for Counter=PWMnCMPA</span></div>
<div class="line"><a id="l04792" name="l04792"></a><span class="lineno"> 4792</span>                                            <span class="comment">// Up</span></div>
<div class="line"><a id="l04793" name="l04793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c2d298ab37852acdf4555f77efa2772"> 4793</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCNTLOAD  0x00000002  </span><span class="comment">// Interrupt for Counter=PWMnLOAD</span></div>
<div class="line"><a id="l04794" name="l04794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af06041773ef37aa4791119c163aa4ae6"> 4794</a></span><span class="preprocessor">#define PWM_3_INTEN_INTCNTZERO  0x00000001  </span><span class="comment">// Interrupt for Counter=0</span></div>
<div class="line"><a id="l04795" name="l04795"></a><span class="lineno"> 4795</span> </div>
<div class="line"><a id="l04796" name="l04796"></a><span class="lineno"> 4796</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04797" name="l04797"></a><span class="lineno"> 4797</span><span class="comment">//</span></div>
<div class="line"><a id="l04798" name="l04798"></a><span class="lineno"> 4798</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_RIS register.</span></div>
<div class="line"><a id="l04799" name="l04799"></a><span class="lineno"> 4799</span><span class="comment">//</span></div>
<div class="line"><a id="l04800" name="l04800"></a><span class="lineno"> 4800</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04801" name="l04801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef95ef95ad43f23ca87a5cb4bf75c495"> 4801</a></span><span class="preprocessor">#define PWM_3_RIS_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04802" name="l04802"></a><span class="lineno"> 4802</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04803" name="l04803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa76dc3addd660a13c20b857bc7ec743d"> 4803</a></span><span class="preprocessor">#define PWM_3_RIS_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt Status</span></div>
<div class="line"><a id="l04804" name="l04804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4aaa3ea574bd004d54eba21c379e7297"> 4804</a></span><span class="preprocessor">#define PWM_3_RIS_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04805" name="l04805"></a><span class="lineno"> 4805</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l04806" name="l04806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8aa960a7d0ebac0df93498f68828d8c4"> 4806</a></span><span class="preprocessor">#define PWM_3_RIS_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt Status</span></div>
<div class="line"><a id="l04807" name="l04807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d569ae75ac748235eabed476224610d"> 4807</a></span><span class="preprocessor">#define PWM_3_RIS_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt Status</span></div>
<div class="line"><a id="l04808" name="l04808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae64e7274481aa4034c4fc46f3dada898"> 4808</a></span><span class="preprocessor">#define PWM_3_RIS_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt Status</span></div>
<div class="line"><a id="l04809" name="l04809"></a><span class="lineno"> 4809</span> </div>
<div class="line"><a id="l04810" name="l04810"></a><span class="lineno"> 4810</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04811" name="l04811"></a><span class="lineno"> 4811</span><span class="comment">//</span></div>
<div class="line"><a id="l04812" name="l04812"></a><span class="lineno"> 4812</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_ISC register.</span></div>
<div class="line"><a id="l04813" name="l04813"></a><span class="lineno"> 4813</span><span class="comment">//</span></div>
<div class="line"><a id="l04814" name="l04814"></a><span class="lineno"> 4814</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04815" name="l04815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5389c39a151e36f827530f26ccec323"> 4815</a></span><span class="preprocessor">#define PWM_3_ISC_INTCMPBD      0x00000020  </span><span class="comment">// Comparator B Down Interrupt</span></div>
<div class="line"><a id="l04816" name="l04816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0462aa23c0fa4121c227157aab8fc6a9"> 4816</a></span><span class="preprocessor">#define PWM_3_ISC_INTCMPBU      0x00000010  </span><span class="comment">// Comparator B Up Interrupt</span></div>
<div class="line"><a id="l04817" name="l04817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e8150d7bfe53ed1868dbc5cc6388dc8"> 4817</a></span><span class="preprocessor">#define PWM_3_ISC_INTCMPAD      0x00000008  </span><span class="comment">// Comparator A Down Interrupt</span></div>
<div class="line"><a id="l04818" name="l04818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b17f491d99ee59c0c893f18ffb6bf5b"> 4818</a></span><span class="preprocessor">#define PWM_3_ISC_INTCMPAU      0x00000004  </span><span class="comment">// Comparator A Up Interrupt</span></div>
<div class="line"><a id="l04819" name="l04819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0f0973c084639e146c61c4ff33380d4"> 4819</a></span><span class="preprocessor">#define PWM_3_ISC_INTCNTLOAD    0x00000002  </span><span class="comment">// Counter=Load Interrupt</span></div>
<div class="line"><a id="l04820" name="l04820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f3b99a14eeb403d102d311e9b45e4ad"> 4820</a></span><span class="preprocessor">#define PWM_3_ISC_INTCNTZERO    0x00000001  </span><span class="comment">// Counter=0 Interrupt</span></div>
<div class="line"><a id="l04821" name="l04821"></a><span class="lineno"> 4821</span> </div>
<div class="line"><a id="l04822" name="l04822"></a><span class="lineno"> 4822</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04823" name="l04823"></a><span class="lineno"> 4823</span><span class="comment">//</span></div>
<div class="line"><a id="l04824" name="l04824"></a><span class="lineno"> 4824</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_LOAD register.</span></div>
<div class="line"><a id="l04825" name="l04825"></a><span class="lineno"> 4825</span><span class="comment">//</span></div>
<div class="line"><a id="l04826" name="l04826"></a><span class="lineno"> 4826</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04827" name="l04827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0935118187f6def7d397767511aaef8"> 4827</a></span><span class="preprocessor">#define PWM_3_LOAD_LOAD_M       0x0000FFFF  </span><span class="comment">// Counter Load Value</span></div>
<div class="line"><a id="l04828" name="l04828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c287d51e8e3ffbe2a103d69fc398572"> 4828</a></span><span class="preprocessor">#define PWM_3_LOAD_LOAD_S       0</span></div>
<div class="line"><a id="l04829" name="l04829"></a><span class="lineno"> 4829</span> </div>
<div class="line"><a id="l04830" name="l04830"></a><span class="lineno"> 4830</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04831" name="l04831"></a><span class="lineno"> 4831</span><span class="comment">//</span></div>
<div class="line"><a id="l04832" name="l04832"></a><span class="lineno"> 4832</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_COUNT register.</span></div>
<div class="line"><a id="l04833" name="l04833"></a><span class="lineno"> 4833</span><span class="comment">//</span></div>
<div class="line"><a id="l04834" name="l04834"></a><span class="lineno"> 4834</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04835" name="l04835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26dcc5c647c7a7cb61a909ed2b8bc011"> 4835</a></span><span class="preprocessor">#define PWM_3_COUNT_COUNT_M     0x0000FFFF  </span><span class="comment">// Counter Value</span></div>
<div class="line"><a id="l04836" name="l04836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0789b8e9470eb9eb181b76be9f482a38"> 4836</a></span><span class="preprocessor">#define PWM_3_COUNT_COUNT_S     0</span></div>
<div class="line"><a id="l04837" name="l04837"></a><span class="lineno"> 4837</span> </div>
<div class="line"><a id="l04838" name="l04838"></a><span class="lineno"> 4838</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04839" name="l04839"></a><span class="lineno"> 4839</span><span class="comment">//</span></div>
<div class="line"><a id="l04840" name="l04840"></a><span class="lineno"> 4840</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPA register.</span></div>
<div class="line"><a id="l04841" name="l04841"></a><span class="lineno"> 4841</span><span class="comment">//</span></div>
<div class="line"><a id="l04842" name="l04842"></a><span class="lineno"> 4842</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04843" name="l04843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a394bee8a0cb2c1425002018a5b1e59fb"> 4843</a></span><span class="preprocessor">#define PWM_3_CMPA_COMPA_M      0x0000FFFF  </span><span class="comment">// Comparator A Value</span></div>
<div class="line"><a id="l04844" name="l04844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8113dfd426d4ffa2ba0a6eeb825e128c"> 4844</a></span><span class="preprocessor">#define PWM_3_CMPA_COMPA_S      0</span></div>
<div class="line"><a id="l04845" name="l04845"></a><span class="lineno"> 4845</span> </div>
<div class="line"><a id="l04846" name="l04846"></a><span class="lineno"> 4846</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04847" name="l04847"></a><span class="lineno"> 4847</span><span class="comment">//</span></div>
<div class="line"><a id="l04848" name="l04848"></a><span class="lineno"> 4848</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_CMPB register.</span></div>
<div class="line"><a id="l04849" name="l04849"></a><span class="lineno"> 4849</span><span class="comment">//</span></div>
<div class="line"><a id="l04850" name="l04850"></a><span class="lineno"> 4850</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04851" name="l04851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99ca475e6b7cb64ad6781520f48d685e"> 4851</a></span><span class="preprocessor">#define PWM_3_CMPB_COMPB_M      0x0000FFFF  </span><span class="comment">// Comparator B Value</span></div>
<div class="line"><a id="l04852" name="l04852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58885ee819e9d87465c11bbd620bf50a"> 4852</a></span><span class="preprocessor">#define PWM_3_CMPB_COMPB_S      0</span></div>
<div class="line"><a id="l04853" name="l04853"></a><span class="lineno"> 4853</span> </div>
<div class="line"><a id="l04854" name="l04854"></a><span class="lineno"> 4854</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04855" name="l04855"></a><span class="lineno"> 4855</span><span class="comment">//</span></div>
<div class="line"><a id="l04856" name="l04856"></a><span class="lineno"> 4856</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENA register.</span></div>
<div class="line"><a id="l04857" name="l04857"></a><span class="lineno"> 4857</span><span class="comment">//</span></div>
<div class="line"><a id="l04858" name="l04858"></a><span class="lineno"> 4858</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04859" name="l04859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08b73aa9c4ba32e21620f84ff951c2ac"> 4859</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04860" name="l04860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab83b12ba6cf10466f83300ce25eac3eb"> 4860</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04861" name="l04861"></a><span class="lineno"> 4861</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04862" name="l04862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8abd079fc38836314c755283e0e8fc6"> 4862</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04863" name="l04863"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67e36f6a18922e6ecad72d8775e0d71c"> 4863</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04864" name="l04864"></a><span class="lineno"> 4864</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04865" name="l04865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe672a5faabb682017a7348cdd3cd159"> 4865</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04866" name="l04866"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54d96814a4acda0c09ed156b8d0229da"> 4866</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04867" name="l04867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abab6888e07c8f0751b3c37abd80666d5"> 4867</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04868" name="l04868"></a><span class="lineno"> 4868</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04869" name="l04869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6813c76b2b0aedf861c2d7d1bab7dcbe"> 4869</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04870" name="l04870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f59f5df173c13811ef165c2cc6cb99e"> 4870</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04871" name="l04871"></a><span class="lineno"> 4871</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04872" name="l04872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a334cd38a6a8f43037ae57bfb2b6f8f06"> 4872</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04873" name="l04873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c8c109d010994ec62c75e662724c7ee"> 4873</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04874" name="l04874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af62f59152e49337ae64339b7be9b546f"> 4874</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04875" name="l04875"></a><span class="lineno"> 4875</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04876" name="l04876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b3eeb6f4b2403b0abc72cad0634cf32"> 4876</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04877" name="l04877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62cd45d3ad5548da561c142c7a6a31c0"> 4877</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04878" name="l04878"></a><span class="lineno"> 4878</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04879" name="l04879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4db8fff83caa6b4fb5aede313d0b9b6"> 4879</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04880" name="l04880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bf1bc08f7c7727ea8c4407fa9a5f6b3"> 4880</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04881" name="l04881"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1066dda717eaa8beb67f630f31a2429d"> 4881</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04882" name="l04882"></a><span class="lineno"> 4882</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04883" name="l04883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5f306e3dedc215590ae0eb2c2c9fe2f"> 4883</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04884" name="l04884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8ac804e1b7a25faaace84152b093193"> 4884</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04885" name="l04885"></a><span class="lineno"> 4885</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04886" name="l04886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09d39943b2c1a457c2532022327d8d3b"> 4886</a></span><span class="preprocessor">#define PWM_3_GENA_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04887" name="l04887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf68dd3ba34a3976fa647210c3be9f2d"> 4887</a></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04888" name="l04888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3815a4ae9c571f68b23b16f4d28eb110"> 4888</a></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04889" name="l04889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af01492d4429bbd97ff434e38a35809b7"> 4889</a></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04890" name="l04890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c407eb56bed27efcf178967e3b2c65f"> 4890</a></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04891" name="l04891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af056a3c661ce0242a5ecbbda6cb62038"> 4891</a></span><span class="preprocessor">#define PWM_3_GENA_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04892" name="l04892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76abad3176ba7b28c851df1d7e77351a"> 4892</a></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04893" name="l04893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec1eb8bea3ca68d3aea298008841f24f"> 4893</a></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04894" name="l04894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab34295ecd44d9e0dfb189f233a00e121"> 4894</a></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmA</span></div>
<div class="line"><a id="l04895" name="l04895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac41114c5a0c06119495ec3cb6d97b38"> 4895</a></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmA Low</span></div>
<div class="line"><a id="l04896" name="l04896"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20aa1ee8856937d42da8371347bc06c9"> 4896</a></span><span class="preprocessor">#define PWM_3_GENA_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmA High</span></div>
<div class="line"><a id="l04897" name="l04897"></a><span class="lineno"> 4897</span> </div>
<div class="line"><a id="l04898" name="l04898"></a><span class="lineno"> 4898</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04899" name="l04899"></a><span class="lineno"> 4899</span><span class="comment">//</span></div>
<div class="line"><a id="l04900" name="l04900"></a><span class="lineno"> 4900</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_GENB register.</span></div>
<div class="line"><a id="l04901" name="l04901"></a><span class="lineno"> 4901</span><span class="comment">//</span></div>
<div class="line"><a id="l04902" name="l04902"></a><span class="lineno"> 4902</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04903" name="l04903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affedb55fa0cbc5eaae2eb58c39d0bb52"> 4903</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_M   0x00000C00  </span><span class="comment">// Action for Comparator B Down</span></div>
<div class="line"><a id="l04904" name="l04904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad70c4ddfeb51ca7460dae473eb883206"> 4904</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_NONE                                              \</span></div>
<div class="line"><a id="l04905" name="l04905"></a><span class="lineno"> 4905</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04906" name="l04906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0801cb0986a01c5db58c3ac727103379"> 4906</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_INV 0x00000400  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04907" name="l04907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0ca580737e400569ca83c846fd8da5a"> 4907</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ZERO                                              \</span></div>
<div class="line"><a id="l04908" name="l04908"></a><span class="lineno"> 4908</span><span class="preprocessor">                                0x00000800  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04909" name="l04909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11677b5f0734db7dae908162380455c5"> 4909</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBD_ONE 0x00000C00  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04910" name="l04910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a250363a105b6c59f3d589898c1dd5d1c"> 4910</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_M   0x00000300  </span><span class="comment">// Action for Comparator B Up</span></div>
<div class="line"><a id="l04911" name="l04911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdd2678e13605017e5df3d56e07c1d5e"> 4911</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_NONE                                              \</span></div>
<div class="line"><a id="l04912" name="l04912"></a><span class="lineno"> 4912</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04913" name="l04913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2536512ef9d853b54f7f2dd8fc62d59d"> 4913</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_INV 0x00000100  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04914" name="l04914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f49897057e72bd16ab129774d5eccf3"> 4914</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ZERO                                              \</span></div>
<div class="line"><a id="l04915" name="l04915"></a><span class="lineno"> 4915</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04916" name="l04916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3979e7f1ebff72036e3dd123b906beba"> 4916</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPBU_ONE 0x00000300  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04917" name="l04917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27eaec9e19a4c4f6b474ffa07dff6595"> 4917</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_M   0x000000C0  </span><span class="comment">// Action for Comparator A Down</span></div>
<div class="line"><a id="l04918" name="l04918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea3ed522dbefe4657fb3aede30a88168"> 4918</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_NONE                                              \</span></div>
<div class="line"><a id="l04919" name="l04919"></a><span class="lineno"> 4919</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04920" name="l04920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d08c2523b81d0954588cc1ef4769ddd"> 4920</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_INV 0x00000040  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04921" name="l04921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb7f8e94e15656d7332e5ee0d819f908"> 4921</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ZERO                                              \</span></div>
<div class="line"><a id="l04922" name="l04922"></a><span class="lineno"> 4922</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04923" name="l04923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add693b510d489d1f9a66cf14bfb59984"> 4923</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAD_ONE 0x000000C0  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04924" name="l04924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85083fac8c822b26e247c3421a746211"> 4924</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_M   0x00000030  </span><span class="comment">// Action for Comparator A Up</span></div>
<div class="line"><a id="l04925" name="l04925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8afd6258df4be6a1741281f57c0a823"> 4925</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_NONE                                              \</span></div>
<div class="line"><a id="l04926" name="l04926"></a><span class="lineno"> 4926</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04927" name="l04927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa755ca432f6000e3ab4d392da9c87687"> 4927</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_INV 0x00000010  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04928" name="l04928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af621e622801863dc289649a0676b7497"> 4928</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ZERO                                              \</span></div>
<div class="line"><a id="l04929" name="l04929"></a><span class="lineno"> 4929</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04930" name="l04930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e8a06dc6470cae74032e810af24a306"> 4930</a></span><span class="preprocessor">#define PWM_3_GENB_ACTCMPAU_ONE 0x00000030  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04931" name="l04931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a350de5b0bf16f50b46535225ff2fe108"> 4931</a></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_M    0x0000000C  </span><span class="comment">// Action for Counter=LOAD</span></div>
<div class="line"><a id="l04932" name="l04932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a9d93cbe4eb589ed2b2044527e1b6c6"> 4932</a></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04933" name="l04933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11b06ad2eeb6a7649c5b97e2d2e94d8e"> 4933</a></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_INV  0x00000004  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04934" name="l04934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4deeb7867b6c99ccbd6d2e14ebf49c05"> 4934</a></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ZERO 0x00000008  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04935" name="l04935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0acf640cbf50278c9ddfbd44c743d04"> 4935</a></span><span class="preprocessor">#define PWM_3_GENB_ACTLOAD_ONE  0x0000000C  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04936" name="l04936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f84f638d490bc6c3d0825f18f8ab7b7"> 4936</a></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_M    0x00000003  </span><span class="comment">// Action for Counter=0</span></div>
<div class="line"><a id="l04937" name="l04937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f1c0ad7e1682f11ccc62ad632ae465d"> 4937</a></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_NONE 0x00000000  </span><span class="comment">// Do nothing</span></div>
<div class="line"><a id="l04938" name="l04938"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3605b0bc79695a3c93c2c0439066aaa2"> 4938</a></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_INV  0x00000001  </span><span class="comment">// Invert pwmB</span></div>
<div class="line"><a id="l04939" name="l04939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed59f855fa172746a5154e6d82c52fce"> 4939</a></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_ZERO 0x00000002  </span><span class="comment">// Drive pwmB Low</span></div>
<div class="line"><a id="l04940" name="l04940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b8e94e6d3fc712fce5637c4f1382c3e"> 4940</a></span><span class="preprocessor">#define PWM_3_GENB_ACTZERO_ONE  0x00000003  </span><span class="comment">// Drive pwmB High</span></div>
<div class="line"><a id="l04941" name="l04941"></a><span class="lineno"> 4941</span> </div>
<div class="line"><a id="l04942" name="l04942"></a><span class="lineno"> 4942</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04943" name="l04943"></a><span class="lineno"> 4943</span><span class="comment">//</span></div>
<div class="line"><a id="l04944" name="l04944"></a><span class="lineno"> 4944</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBCTL register.</span></div>
<div class="line"><a id="l04945" name="l04945"></a><span class="lineno"> 4945</span><span class="comment">//</span></div>
<div class="line"><a id="l04946" name="l04946"></a><span class="lineno"> 4946</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04947" name="l04947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c83fd5defda9d179e5f3cb782672b6c"> 4947</a></span><span class="preprocessor">#define PWM_3_DBCTL_ENABLE      0x00000001  </span><span class="comment">// Dead-Band Generator Enable</span></div>
<div class="line"><a id="l04948" name="l04948"></a><span class="lineno"> 4948</span> </div>
<div class="line"><a id="l04949" name="l04949"></a><span class="lineno"> 4949</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04950" name="l04950"></a><span class="lineno"> 4950</span><span class="comment">//</span></div>
<div class="line"><a id="l04951" name="l04951"></a><span class="lineno"> 4951</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBRISE register.</span></div>
<div class="line"><a id="l04952" name="l04952"></a><span class="lineno"> 4952</span><span class="comment">//</span></div>
<div class="line"><a id="l04953" name="l04953"></a><span class="lineno"> 4953</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04954" name="l04954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d804e1d1286efa721fee2c9780e0e09"> 4954</a></span><span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_M                                              \</span></div>
<div class="line"><a id="l04955" name="l04955"></a><span class="lineno"> 4955</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Rise Delay</span></div>
<div class="line"><a id="l04956" name="l04956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae77fe9a175d50a54695b43585feef7d5"> 4956</a></span><span class="preprocessor">#define PWM_3_DBRISE_RISEDELAY_S                                              \</span></div>
<div class="line"><a id="l04957" name="l04957"></a><span class="lineno"> 4957</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04958" name="l04958"></a><span class="lineno"> 4958</span> </div>
<div class="line"><a id="l04959" name="l04959"></a><span class="lineno"> 4959</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04960" name="l04960"></a><span class="lineno"> 4960</span><span class="comment">//</span></div>
<div class="line"><a id="l04961" name="l04961"></a><span class="lineno"> 4961</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_DBFALL register.</span></div>
<div class="line"><a id="l04962" name="l04962"></a><span class="lineno"> 4962</span><span class="comment">//</span></div>
<div class="line"><a id="l04963" name="l04963"></a><span class="lineno"> 4963</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04964" name="l04964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaeec45b693ab6cd37e0f87fbc05a9370"> 4964</a></span><span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_M                                              \</span></div>
<div class="line"><a id="l04965" name="l04965"></a><span class="lineno"> 4965</span><span class="preprocessor">                                0x00000FFF  </span><span class="comment">// Dead-Band Fall Delay</span></div>
<div class="line"><a id="l04966" name="l04966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2357717b91c2d889860611b02fc103cb"> 4966</a></span><span class="preprocessor">#define PWM_3_DBFALL_FALLDELAY_S                                              \</span></div>
<div class="line"><a id="l04967" name="l04967"></a><span class="lineno"> 4967</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l04968" name="l04968"></a><span class="lineno"> 4968</span> </div>
<div class="line"><a id="l04969" name="l04969"></a><span class="lineno"> 4969</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04970" name="l04970"></a><span class="lineno"> 4970</span><span class="comment">//</span></div>
<div class="line"><a id="l04971" name="l04971"></a><span class="lineno"> 4971</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC0</span></div>
<div class="line"><a id="l04972" name="l04972"></a><span class="lineno"> 4972</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04973" name="l04973"></a><span class="lineno"> 4973</span><span class="comment">//</span></div>
<div class="line"><a id="l04974" name="l04974"></a><span class="lineno"> 4974</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04975" name="l04975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50cdd1e459ac67ac7337dc378be318ac"> 4975</a></span><span class="preprocessor">#define PWM_3_FLTSRC0_FAULT3    0x00000008  </span><span class="comment">// Fault3 Input</span></div>
<div class="line"><a id="l04976" name="l04976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e0f59138465e82470f25e7e0060af64"> 4976</a></span><span class="preprocessor">#define PWM_3_FLTSRC0_FAULT2    0x00000004  </span><span class="comment">// Fault2 Input</span></div>
<div class="line"><a id="l04977" name="l04977"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8528ae226fd3eac0f88c3c8e2ec2c05b"> 4977</a></span><span class="preprocessor">#define PWM_3_FLTSRC0_FAULT1    0x00000002  </span><span class="comment">// Fault1 Input</span></div>
<div class="line"><a id="l04978" name="l04978"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f638db4b668f9e9a93eaf3454692ec6"> 4978</a></span><span class="preprocessor">#define PWM_3_FLTSRC0_FAULT0    0x00000001  </span><span class="comment">// Fault0 Input</span></div>
<div class="line"><a id="l04979" name="l04979"></a><span class="lineno"> 4979</span> </div>
<div class="line"><a id="l04980" name="l04980"></a><span class="lineno"> 4980</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04981" name="l04981"></a><span class="lineno"> 4981</span><span class="comment">//</span></div>
<div class="line"><a id="l04982" name="l04982"></a><span class="lineno"> 4982</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSRC1</span></div>
<div class="line"><a id="l04983" name="l04983"></a><span class="lineno"> 4983</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04984" name="l04984"></a><span class="lineno"> 4984</span><span class="comment">//</span></div>
<div class="line"><a id="l04985" name="l04985"></a><span class="lineno"> 4985</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04986" name="l04986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8525e528eb9a042664bc58df9b670b28"> 4986</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP7     0x00000080  </span><span class="comment">// Digital Comparator 7</span></div>
<div class="line"><a id="l04987" name="l04987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab09a273f55eb32650b3866c46068a63"> 4987</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP6     0x00000040  </span><span class="comment">// Digital Comparator 6</span></div>
<div class="line"><a id="l04988" name="l04988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adba914a31e2be38cb7067a0d6692051a"> 4988</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP5     0x00000020  </span><span class="comment">// Digital Comparator 5</span></div>
<div class="line"><a id="l04989" name="l04989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee8a0dbf8f9e615e09651bacc8a7ae50"> 4989</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP4     0x00000010  </span><span class="comment">// Digital Comparator 4</span></div>
<div class="line"><a id="l04990" name="l04990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71613174169b9dce98567426020e5dd2"> 4990</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP3     0x00000008  </span><span class="comment">// Digital Comparator 3</span></div>
<div class="line"><a id="l04991" name="l04991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad538df51241d1e6f51a81d3bb1a97641"> 4991</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP2     0x00000004  </span><span class="comment">// Digital Comparator 2</span></div>
<div class="line"><a id="l04992" name="l04992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f1365b30e1e8ceb51954a8c0e1771e4"> 4992</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP1     0x00000002  </span><span class="comment">// Digital Comparator 1</span></div>
<div class="line"><a id="l04993" name="l04993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a136dafc3909d24fc2345718efbc39fb8"> 4993</a></span><span class="preprocessor">#define PWM_3_FLTSRC1_DCMP0     0x00000001  </span><span class="comment">// Digital Comparator 0</span></div>
<div class="line"><a id="l04994" name="l04994"></a><span class="lineno"> 4994</span> </div>
<div class="line"><a id="l04995" name="l04995"></a><span class="lineno"> 4995</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l04996" name="l04996"></a><span class="lineno"> 4996</span><span class="comment">//</span></div>
<div class="line"><a id="l04997" name="l04997"></a><span class="lineno"> 4997</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_MINFLTPER</span></div>
<div class="line"><a id="l04998" name="l04998"></a><span class="lineno"> 4998</span><span class="comment">// register.</span></div>
<div class="line"><a id="l04999" name="l04999"></a><span class="lineno"> 4999</span><span class="comment">//</span></div>
<div class="line"><a id="l05000" name="l05000"></a><span class="lineno"> 5000</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05001" name="l05001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1a1fd6a4c242879fcb63b1f88490f97"> 5001</a></span><span class="preprocessor">#define PWM_3_MINFLTPER_MFP_M   0x0000FFFF  </span><span class="comment">// Minimum Fault Period</span></div>
<div class="line"><a id="l05002" name="l05002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8717aacd42543585d3b5a7beb77dd1d2"> 5002</a></span><span class="preprocessor">#define PWM_3_MINFLTPER_MFP_S   0</span></div>
<div class="line"><a id="l05003" name="l05003"></a><span class="lineno"> 5003</span> </div>
<div class="line"><a id="l05004" name="l05004"></a><span class="lineno"> 5004</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05005" name="l05005"></a><span class="lineno"> 5005</span><span class="comment">//</span></div>
<div class="line"><a id="l05006" name="l05006"></a><span class="lineno"> 5006</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSEN register.</span></div>
<div class="line"><a id="l05007" name="l05007"></a><span class="lineno"> 5007</span><span class="comment">//</span></div>
<div class="line"><a id="l05008" name="l05008"></a><span class="lineno"> 5008</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05009" name="l05009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab70a55971027e83b56196b601dbb6999"> 5009</a></span><span class="preprocessor">#define PWM_0_FLTSEN_FAULT3     0x00000008  </span><span class="comment">// Fault3 Sense</span></div>
<div class="line"><a id="l05010" name="l05010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ea08057c41388fb7140936204787904"> 5010</a></span><span class="preprocessor">#define PWM_0_FLTSEN_FAULT2     0x00000004  </span><span class="comment">// Fault2 Sense</span></div>
<div class="line"><a id="l05011" name="l05011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ef3dec342856115b49bdd5bda1a7498"> 5011</a></span><span class="preprocessor">#define PWM_0_FLTSEN_FAULT1     0x00000002  </span><span class="comment">// Fault1 Sense</span></div>
<div class="line"><a id="l05012" name="l05012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22dbc9fb7be45cfecdb5662758848bfe"> 5012</a></span><span class="preprocessor">#define PWM_0_FLTSEN_FAULT0     0x00000001  </span><span class="comment">// Fault0 Sense</span></div>
<div class="line"><a id="l05013" name="l05013"></a><span class="lineno"> 5013</span> </div>
<div class="line"><a id="l05014" name="l05014"></a><span class="lineno"> 5014</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05015" name="l05015"></a><span class="lineno"> 5015</span><span class="comment">//</span></div>
<div class="line"><a id="l05016" name="l05016"></a><span class="lineno"> 5016</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT0</span></div>
<div class="line"><a id="l05017" name="l05017"></a><span class="lineno"> 5017</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05018" name="l05018"></a><span class="lineno"> 5018</span><span class="comment">//</span></div>
<div class="line"><a id="l05019" name="l05019"></a><span class="lineno"> 5019</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05020" name="l05020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae4ea18c850733d4717b663d288377fc"> 5020</a></span><span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT3   0x00000008  </span><span class="comment">// Fault Input 3</span></div>
<div class="line"><a id="l05021" name="l05021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4ab0e66fb1db18da54a46c62ab9ab62"> 5021</a></span><span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT2   0x00000004  </span><span class="comment">// Fault Input 2</span></div>
<div class="line"><a id="l05022" name="l05022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac11e32538a3e10511eacf4894e0b9d33"> 5022</a></span><span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT1   0x00000002  </span><span class="comment">// Fault Input 1</span></div>
<div class="line"><a id="l05023" name="l05023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b06fff4dbf9eeb5adabb790b9b15b06"> 5023</a></span><span class="preprocessor">#define PWM_0_FLTSTAT0_FAULT0   0x00000001  </span><span class="comment">// Fault Input 0</span></div>
<div class="line"><a id="l05024" name="l05024"></a><span class="lineno"> 5024</span> </div>
<div class="line"><a id="l05025" name="l05025"></a><span class="lineno"> 5025</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05026" name="l05026"></a><span class="lineno"> 5026</span><span class="comment">//</span></div>
<div class="line"><a id="l05027" name="l05027"></a><span class="lineno"> 5027</span><span class="comment">// The following are defines for the bit fields in the PWM_O_0_FLTSTAT1</span></div>
<div class="line"><a id="l05028" name="l05028"></a><span class="lineno"> 5028</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05029" name="l05029"></a><span class="lineno"> 5029</span><span class="comment">//</span></div>
<div class="line"><a id="l05030" name="l05030"></a><span class="lineno"> 5030</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05031" name="l05031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84df56e49d581097a47d1c51769aa9bc"> 5031</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP7    0x00000080  </span><span class="comment">// Digital Comparator 7 Trigger</span></div>
<div class="line"><a id="l05032" name="l05032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ad99c4d06b6a384f61ffda4395de809"> 5032</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP6    0x00000040  </span><span class="comment">// Digital Comparator 6 Trigger</span></div>
<div class="line"><a id="l05033" name="l05033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae17cad2a38462554c597ae4a50695e55"> 5033</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP5    0x00000020  </span><span class="comment">// Digital Comparator 5 Trigger</span></div>
<div class="line"><a id="l05034" name="l05034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a656bff830b6b3324a8ffddb5d946cee6"> 5034</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP4    0x00000010  </span><span class="comment">// Digital Comparator 4 Trigger</span></div>
<div class="line"><a id="l05035" name="l05035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42f645081698116f91105ffcb2a2efe7"> 5035</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP3    0x00000008  </span><span class="comment">// Digital Comparator 3 Trigger</span></div>
<div class="line"><a id="l05036" name="l05036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad38bfb8e8ab079eec894f3d3055b4889"> 5036</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP2    0x00000004  </span><span class="comment">// Digital Comparator 2 Trigger</span></div>
<div class="line"><a id="l05037" name="l05037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad933d91828a556d5058061ef71ebdc2d"> 5037</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP1    0x00000002  </span><span class="comment">// Digital Comparator 1 Trigger</span></div>
<div class="line"><a id="l05038" name="l05038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c305f70c89a8f59bb81a4761c10c58f"> 5038</a></span><span class="preprocessor">#define PWM_0_FLTSTAT1_DCMP0    0x00000001  </span><span class="comment">// Digital Comparator 0 Trigger</span></div>
<div class="line"><a id="l05039" name="l05039"></a><span class="lineno"> 5039</span> </div>
<div class="line"><a id="l05040" name="l05040"></a><span class="lineno"> 5040</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05041" name="l05041"></a><span class="lineno"> 5041</span><span class="comment">//</span></div>
<div class="line"><a id="l05042" name="l05042"></a><span class="lineno"> 5042</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSEN register.</span></div>
<div class="line"><a id="l05043" name="l05043"></a><span class="lineno"> 5043</span><span class="comment">//</span></div>
<div class="line"><a id="l05044" name="l05044"></a><span class="lineno"> 5044</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05045" name="l05045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5fb8df89ae4feccec4edde157906bd7"> 5045</a></span><span class="preprocessor">#define PWM_1_FLTSEN_FAULT3     0x00000008  </span><span class="comment">// Fault3 Sense</span></div>
<div class="line"><a id="l05046" name="l05046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a334838ee8ba1069d8082b65a3c75193b"> 5046</a></span><span class="preprocessor">#define PWM_1_FLTSEN_FAULT2     0x00000004  </span><span class="comment">// Fault2 Sense</span></div>
<div class="line"><a id="l05047" name="l05047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac15b4ebaa8916553bc40061c620f7293"> 5047</a></span><span class="preprocessor">#define PWM_1_FLTSEN_FAULT1     0x00000002  </span><span class="comment">// Fault1 Sense</span></div>
<div class="line"><a id="l05048" name="l05048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5dfacee5eaab169d74d7e3c0fb85e47c"> 5048</a></span><span class="preprocessor">#define PWM_1_FLTSEN_FAULT0     0x00000001  </span><span class="comment">// Fault0 Sense</span></div>
<div class="line"><a id="l05049" name="l05049"></a><span class="lineno"> 5049</span> </div>
<div class="line"><a id="l05050" name="l05050"></a><span class="lineno"> 5050</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05051" name="l05051"></a><span class="lineno"> 5051</span><span class="comment">//</span></div>
<div class="line"><a id="l05052" name="l05052"></a><span class="lineno"> 5052</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT0</span></div>
<div class="line"><a id="l05053" name="l05053"></a><span class="lineno"> 5053</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05054" name="l05054"></a><span class="lineno"> 5054</span><span class="comment">//</span></div>
<div class="line"><a id="l05055" name="l05055"></a><span class="lineno"> 5055</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05056" name="l05056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2484028c769827ee77af9124127ef19"> 5056</a></span><span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT3   0x00000008  </span><span class="comment">// Fault Input 3</span></div>
<div class="line"><a id="l05057" name="l05057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7943b4299eead49168bfa4cd8194f810"> 5057</a></span><span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT2   0x00000004  </span><span class="comment">// Fault Input 2</span></div>
<div class="line"><a id="l05058" name="l05058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36d26eedf23e6b5c5675beac92a064c7"> 5058</a></span><span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT1   0x00000002  </span><span class="comment">// Fault Input 1</span></div>
<div class="line"><a id="l05059" name="l05059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00e950409fbe16425ef1bc3d37349f65"> 5059</a></span><span class="preprocessor">#define PWM_1_FLTSTAT0_FAULT0   0x00000001  </span><span class="comment">// Fault Input 0</span></div>
<div class="line"><a id="l05060" name="l05060"></a><span class="lineno"> 5060</span> </div>
<div class="line"><a id="l05061" name="l05061"></a><span class="lineno"> 5061</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05062" name="l05062"></a><span class="lineno"> 5062</span><span class="comment">//</span></div>
<div class="line"><a id="l05063" name="l05063"></a><span class="lineno"> 5063</span><span class="comment">// The following are defines for the bit fields in the PWM_O_1_FLTSTAT1</span></div>
<div class="line"><a id="l05064" name="l05064"></a><span class="lineno"> 5064</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05065" name="l05065"></a><span class="lineno"> 5065</span><span class="comment">//</span></div>
<div class="line"><a id="l05066" name="l05066"></a><span class="lineno"> 5066</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05067" name="l05067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bccf3840266d4a9eed4e68914734fe6"> 5067</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP7    0x00000080  </span><span class="comment">// Digital Comparator 7 Trigger</span></div>
<div class="line"><a id="l05068" name="l05068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13741a6a5c8876fed3a7416964f1bd42"> 5068</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP6    0x00000040  </span><span class="comment">// Digital Comparator 6 Trigger</span></div>
<div class="line"><a id="l05069" name="l05069"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac82ea9126a50c35eb209886f3b2014e5"> 5069</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP5    0x00000020  </span><span class="comment">// Digital Comparator 5 Trigger</span></div>
<div class="line"><a id="l05070" name="l05070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe701eea618c520a7589f339de1ac1c4"> 5070</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP4    0x00000010  </span><span class="comment">// Digital Comparator 4 Trigger</span></div>
<div class="line"><a id="l05071" name="l05071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6489a10ccb48848ce4cd7efa3eaab343"> 5071</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP3    0x00000008  </span><span class="comment">// Digital Comparator 3 Trigger</span></div>
<div class="line"><a id="l05072" name="l05072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6beb2de708dfe1467e0d3c093c39e3f"> 5072</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP2    0x00000004  </span><span class="comment">// Digital Comparator 2 Trigger</span></div>
<div class="line"><a id="l05073" name="l05073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33708941dc6171f0ef5c7d4a192bb823"> 5073</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP1    0x00000002  </span><span class="comment">// Digital Comparator 1 Trigger</span></div>
<div class="line"><a id="l05074" name="l05074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab27189d1794079890224d32c7accb98"> 5074</a></span><span class="preprocessor">#define PWM_1_FLTSTAT1_DCMP0    0x00000001  </span><span class="comment">// Digital Comparator 0 Trigger</span></div>
<div class="line"><a id="l05075" name="l05075"></a><span class="lineno"> 5075</span> </div>
<div class="line"><a id="l05076" name="l05076"></a><span class="lineno"> 5076</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05077" name="l05077"></a><span class="lineno"> 5077</span><span class="comment">//</span></div>
<div class="line"><a id="l05078" name="l05078"></a><span class="lineno"> 5078</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSEN register.</span></div>
<div class="line"><a id="l05079" name="l05079"></a><span class="lineno"> 5079</span><span class="comment">//</span></div>
<div class="line"><a id="l05080" name="l05080"></a><span class="lineno"> 5080</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05081" name="l05081"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8535c6da4f5d74ec29ab3bfa7cfaed0a"> 5081</a></span><span class="preprocessor">#define PWM_2_FLTSEN_FAULT3     0x00000008  </span><span class="comment">// Fault3 Sense</span></div>
<div class="line"><a id="l05082" name="l05082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad13ebe0452c3bc59732354500ac31d6a"> 5082</a></span><span class="preprocessor">#define PWM_2_FLTSEN_FAULT2     0x00000004  </span><span class="comment">// Fault2 Sense</span></div>
<div class="line"><a id="l05083" name="l05083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94190c9613a919f7db108eda9ce5d5f4"> 5083</a></span><span class="preprocessor">#define PWM_2_FLTSEN_FAULT1     0x00000002  </span><span class="comment">// Fault1 Sense</span></div>
<div class="line"><a id="l05084" name="l05084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af542856a2a03fc92452f63bf26a44140"> 5084</a></span><span class="preprocessor">#define PWM_2_FLTSEN_FAULT0     0x00000001  </span><span class="comment">// Fault0 Sense</span></div>
<div class="line"><a id="l05085" name="l05085"></a><span class="lineno"> 5085</span> </div>
<div class="line"><a id="l05086" name="l05086"></a><span class="lineno"> 5086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05087" name="l05087"></a><span class="lineno"> 5087</span><span class="comment">//</span></div>
<div class="line"><a id="l05088" name="l05088"></a><span class="lineno"> 5088</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT0</span></div>
<div class="line"><a id="l05089" name="l05089"></a><span class="lineno"> 5089</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05090" name="l05090"></a><span class="lineno"> 5090</span><span class="comment">//</span></div>
<div class="line"><a id="l05091" name="l05091"></a><span class="lineno"> 5091</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05092" name="l05092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86566eaa6fddd52a2a6a6a0003cbf320"> 5092</a></span><span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT3   0x00000008  </span><span class="comment">// Fault Input 3</span></div>
<div class="line"><a id="l05093" name="l05093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a968b04bd8100324ce548059850997760"> 5093</a></span><span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT2   0x00000004  </span><span class="comment">// Fault Input 2</span></div>
<div class="line"><a id="l05094" name="l05094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af76ae953bfb89f1eddd6f777086dc6fe"> 5094</a></span><span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT1   0x00000002  </span><span class="comment">// Fault Input 1</span></div>
<div class="line"><a id="l05095" name="l05095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a827831397f90284a040c2dbc69a826d1"> 5095</a></span><span class="preprocessor">#define PWM_2_FLTSTAT0_FAULT0   0x00000001  </span><span class="comment">// Fault Input 0</span></div>
<div class="line"><a id="l05096" name="l05096"></a><span class="lineno"> 5096</span> </div>
<div class="line"><a id="l05097" name="l05097"></a><span class="lineno"> 5097</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05098" name="l05098"></a><span class="lineno"> 5098</span><span class="comment">//</span></div>
<div class="line"><a id="l05099" name="l05099"></a><span class="lineno"> 5099</span><span class="comment">// The following are defines for the bit fields in the PWM_O_2_FLTSTAT1</span></div>
<div class="line"><a id="l05100" name="l05100"></a><span class="lineno"> 5100</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05101" name="l05101"></a><span class="lineno"> 5101</span><span class="comment">//</span></div>
<div class="line"><a id="l05102" name="l05102"></a><span class="lineno"> 5102</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05103" name="l05103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cc7fdf785bc9e09c6a044b0c066d29f"> 5103</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP7    0x00000080  </span><span class="comment">// Digital Comparator 7 Trigger</span></div>
<div class="line"><a id="l05104" name="l05104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7f62af0a30243fd38a25e4e90e1d827"> 5104</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP6    0x00000040  </span><span class="comment">// Digital Comparator 6 Trigger</span></div>
<div class="line"><a id="l05105" name="l05105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d7df5d41f76af9e6baf04db95b264b9"> 5105</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP5    0x00000020  </span><span class="comment">// Digital Comparator 5 Trigger</span></div>
<div class="line"><a id="l05106" name="l05106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafe7168707c98de38f6acffd4d29f2cf"> 5106</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP4    0x00000010  </span><span class="comment">// Digital Comparator 4 Trigger</span></div>
<div class="line"><a id="l05107" name="l05107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ee46ed7c005573420fe5b815f9cc3aa"> 5107</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP3    0x00000008  </span><span class="comment">// Digital Comparator 3 Trigger</span></div>
<div class="line"><a id="l05108" name="l05108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cf6de697965b4f1c314e2a9bc3e4a7b"> 5108</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP2    0x00000004  </span><span class="comment">// Digital Comparator 2 Trigger</span></div>
<div class="line"><a id="l05109" name="l05109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2edd7d2c95af210f586e00486d364a3"> 5109</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP1    0x00000002  </span><span class="comment">// Digital Comparator 1 Trigger</span></div>
<div class="line"><a id="l05110" name="l05110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c0960e4a8073a8ae9de04fb8e5db64f"> 5110</a></span><span class="preprocessor">#define PWM_2_FLTSTAT1_DCMP0    0x00000001  </span><span class="comment">// Digital Comparator 0 Trigger</span></div>
<div class="line"><a id="l05111" name="l05111"></a><span class="lineno"> 5111</span> </div>
<div class="line"><a id="l05112" name="l05112"></a><span class="lineno"> 5112</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05113" name="l05113"></a><span class="lineno"> 5113</span><span class="comment">//</span></div>
<div class="line"><a id="l05114" name="l05114"></a><span class="lineno"> 5114</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSEN register.</span></div>
<div class="line"><a id="l05115" name="l05115"></a><span class="lineno"> 5115</span><span class="comment">//</span></div>
<div class="line"><a id="l05116" name="l05116"></a><span class="lineno"> 5116</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05117" name="l05117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17d4ed1079036d26894be1143c7c1ad5"> 5117</a></span><span class="preprocessor">#define PWM_3_FLTSEN_FAULT3     0x00000008  </span><span class="comment">// Fault3 Sense</span></div>
<div class="line"><a id="l05118" name="l05118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d284e6ef30128f179900a9acbd923bb"> 5118</a></span><span class="preprocessor">#define PWM_3_FLTSEN_FAULT2     0x00000004  </span><span class="comment">// Fault2 Sense</span></div>
<div class="line"><a id="l05119" name="l05119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c28a17fbb443a6e655a03d1308b284b"> 5119</a></span><span class="preprocessor">#define PWM_3_FLTSEN_FAULT1     0x00000002  </span><span class="comment">// Fault1 Sense</span></div>
<div class="line"><a id="l05120" name="l05120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9d5a94e56492cbf94823feff141d191"> 5120</a></span><span class="preprocessor">#define PWM_3_FLTSEN_FAULT0     0x00000001  </span><span class="comment">// Fault0 Sense</span></div>
<div class="line"><a id="l05121" name="l05121"></a><span class="lineno"> 5121</span> </div>
<div class="line"><a id="l05122" name="l05122"></a><span class="lineno"> 5122</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05123" name="l05123"></a><span class="lineno"> 5123</span><span class="comment">//</span></div>
<div class="line"><a id="l05124" name="l05124"></a><span class="lineno"> 5124</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT0</span></div>
<div class="line"><a id="l05125" name="l05125"></a><span class="lineno"> 5125</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05126" name="l05126"></a><span class="lineno"> 5126</span><span class="comment">//</span></div>
<div class="line"><a id="l05127" name="l05127"></a><span class="lineno"> 5127</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05128" name="l05128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39b36e3c8c47f4c8d55386fed9186b3e"> 5128</a></span><span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT3   0x00000008  </span><span class="comment">// Fault Input 3</span></div>
<div class="line"><a id="l05129" name="l05129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f0a62c249923e35c52c60c2adf78924"> 5129</a></span><span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT2   0x00000004  </span><span class="comment">// Fault Input 2</span></div>
<div class="line"><a id="l05130" name="l05130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60fcd04f7190783f34519d39226c191b"> 5130</a></span><span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT1   0x00000002  </span><span class="comment">// Fault Input 1</span></div>
<div class="line"><a id="l05131" name="l05131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a857122f15f91b7f2b8d481fb7b7da108"> 5131</a></span><span class="preprocessor">#define PWM_3_FLTSTAT0_FAULT0   0x00000001  </span><span class="comment">// Fault Input 0</span></div>
<div class="line"><a id="l05132" name="l05132"></a><span class="lineno"> 5132</span> </div>
<div class="line"><a id="l05133" name="l05133"></a><span class="lineno"> 5133</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05134" name="l05134"></a><span class="lineno"> 5134</span><span class="comment">//</span></div>
<div class="line"><a id="l05135" name="l05135"></a><span class="lineno"> 5135</span><span class="comment">// The following are defines for the bit fields in the PWM_O_3_FLTSTAT1</span></div>
<div class="line"><a id="l05136" name="l05136"></a><span class="lineno"> 5136</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05137" name="l05137"></a><span class="lineno"> 5137</span><span class="comment">//</span></div>
<div class="line"><a id="l05138" name="l05138"></a><span class="lineno"> 5138</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05139" name="l05139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacc9828d701582f9f6c825c12d6c11e9"> 5139</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP7    0x00000080  </span><span class="comment">// Digital Comparator 7 Trigger</span></div>
<div class="line"><a id="l05140" name="l05140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa729ec47f556d04131e9f28d050f43e7"> 5140</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP6    0x00000040  </span><span class="comment">// Digital Comparator 6 Trigger</span></div>
<div class="line"><a id="l05141" name="l05141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1497181c1aeb9b9781602d7fd0ac6a1b"> 5141</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP5    0x00000020  </span><span class="comment">// Digital Comparator 5 Trigger</span></div>
<div class="line"><a id="l05142" name="l05142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e3d5e4650367bd4a32a9e2ebe4698f9"> 5142</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP4    0x00000010  </span><span class="comment">// Digital Comparator 4 Trigger</span></div>
<div class="line"><a id="l05143" name="l05143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48a52ead3923aa0a8045b1e8a8420962"> 5143</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP3    0x00000008  </span><span class="comment">// Digital Comparator 3 Trigger</span></div>
<div class="line"><a id="l05144" name="l05144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f4f271b44aaf873d6f89a7af82d8529"> 5144</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP2    0x00000004  </span><span class="comment">// Digital Comparator 2 Trigger</span></div>
<div class="line"><a id="l05145" name="l05145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bc09276828e02bc898c9d0ac607d7ce"> 5145</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP1    0x00000002  </span><span class="comment">// Digital Comparator 1 Trigger</span></div>
<div class="line"><a id="l05146" name="l05146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfc72de8f72026693c49f5a41997f7f5"> 5146</a></span><span class="preprocessor">#define PWM_3_FLTSTAT1_DCMP0    0x00000001  </span><span class="comment">// Digital Comparator 0 Trigger</span></div>
<div class="line"><a id="l05147" name="l05147"></a><span class="lineno"> 5147</span> </div>
<div class="line"><a id="l05148" name="l05148"></a><span class="lineno"> 5148</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05149" name="l05149"></a><span class="lineno"> 5149</span><span class="comment">//</span></div>
<div class="line"><a id="l05150" name="l05150"></a><span class="lineno"> 5150</span><span class="comment">// The following are defines for the bit fields in the PWM_O_PP register.</span></div>
<div class="line"><a id="l05151" name="l05151"></a><span class="lineno"> 5151</span><span class="comment">//</span></div>
<div class="line"><a id="l05152" name="l05152"></a><span class="lineno"> 5152</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05153" name="l05153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa536cfe43dc6ebbe2dffb47147570f78"> 5153</a></span><span class="preprocessor">#define PWM_PP_ONE              0x00000400  </span><span class="comment">// One-Shot Mode</span></div>
<div class="line"><a id="l05154" name="l05154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1bc8ddb347e81f29de52bcbf5b466bf"> 5154</a></span><span class="preprocessor">#define PWM_PP_EFAULT           0x00000200  </span><span class="comment">// Extended Fault</span></div>
<div class="line"><a id="l05155" name="l05155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1deecb97ea11f6f3efd6a03a74bba384"> 5155</a></span><span class="preprocessor">#define PWM_PP_ESYNC            0x00000100  </span><span class="comment">// Extended Synchronization</span></div>
<div class="line"><a id="l05156" name="l05156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09d25eda1820461f859ab6e219fd8cbc"> 5156</a></span><span class="preprocessor">#define PWM_PP_FCNT_M           0x000000F0  </span><span class="comment">// Fault Inputs (per PWM unit)</span></div>
<div class="line"><a id="l05157" name="l05157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83f9e08feba45a2003be74bbb2044060"> 5157</a></span><span class="preprocessor">#define PWM_PP_GCNT_M           0x0000000F  </span><span class="comment">// Generators</span></div>
<div class="line"><a id="l05158" name="l05158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa15712fe6fecfa2c4f65dd026297999c"> 5158</a></span><span class="preprocessor">#define PWM_PP_FCNT_S           4</span></div>
<div class="line"><a id="l05159" name="l05159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a798b9f6d1dbfd52fc9c8a958edd1e238"> 5159</a></span><span class="preprocessor">#define PWM_PP_GCNT_S           0</span></div>
<div class="line"><a id="l05160" name="l05160"></a><span class="lineno"> 5160</span> </div>
<div class="line"><a id="l05161" name="l05161"></a><span class="lineno"> 5161</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05162" name="l05162"></a><span class="lineno"> 5162</span><span class="comment">//</span></div>
<div class="line"><a id="l05163" name="l05163"></a><span class="lineno"> 5163</span><span class="comment">// The following are defines for the bit fields in the PWM_O_CC register.</span></div>
<div class="line"><a id="l05164" name="l05164"></a><span class="lineno"> 5164</span><span class="comment">//</span></div>
<div class="line"><a id="l05165" name="l05165"></a><span class="lineno"> 5165</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05166" name="l05166"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a605057ac657acf6e7f7c429c7ea294d3"> 5166</a></span><span class="preprocessor">#define PWM_CC_USEPWM           0x00000100  </span><span class="comment">// Use PWM Clock Divisor</span></div>
<div class="line"><a id="l05167" name="l05167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a780c4d4e71c5a713c21e4ec29e36a6"> 5167</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_M         0x00000007  </span><span class="comment">// PWM Clock Divider</span></div>
<div class="line"><a id="l05168" name="l05168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f8599eb860b8a8b539a94afcf5fcff1"> 5168</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_2         0x00000000  </span><span class="comment">// /2</span></div>
<div class="line"><a id="l05169" name="l05169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae58177cf8498ce1f9e8b6458955f3905"> 5169</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_4         0x00000001  </span><span class="comment">// /4</span></div>
<div class="line"><a id="l05170" name="l05170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ab82f45040fd94936420b929fa868c8"> 5170</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_8         0x00000002  </span><span class="comment">// /8</span></div>
<div class="line"><a id="l05171" name="l05171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b7ef0a25cd08573a76f3ecee6bb7e7f"> 5171</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_16        0x00000003  </span><span class="comment">// /16</span></div>
<div class="line"><a id="l05172" name="l05172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f7d4aadff9d3ce426514d0187b49a84"> 5172</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_32        0x00000004  </span><span class="comment">// /32</span></div>
<div class="line"><a id="l05173" name="l05173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56fa330413fd280efc4a21a8a7445169"> 5173</a></span><span class="preprocessor">#define PWM_CC_PWMDIV_64        0x00000005  </span><span class="comment">// /64</span></div>
<div class="line"><a id="l05174" name="l05174"></a><span class="lineno"> 5174</span> </div>
<div class="line"><a id="l05175" name="l05175"></a><span class="lineno"> 5175</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05176" name="l05176"></a><span class="lineno"> 5176</span><span class="comment">//</span></div>
<div class="line"><a id="l05177" name="l05177"></a><span class="lineno"> 5177</span><span class="comment">// The following are defines for the bit fields in the QEI_O_CTL register.</span></div>
<div class="line"><a id="l05178" name="l05178"></a><span class="lineno"> 5178</span><span class="comment">//</span></div>
<div class="line"><a id="l05179" name="l05179"></a><span class="lineno"> 5179</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05180" name="l05180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62797908b6c13cb202412b22411615bd"> 5180</a></span><span class="preprocessor">#define QEI_CTL_FILTCNT_M       0x000F0000  </span><span class="comment">// Input Filter Prescale Count</span></div>
<div class="line"><a id="l05181" name="l05181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc36ed0b821bd55315ad013599ba2994"> 5181</a></span><span class="preprocessor">#define QEI_CTL_FILTEN          0x00002000  </span><span class="comment">// Enable Input Filter</span></div>
<div class="line"><a id="l05182" name="l05182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b5eaf02e946a059b60a1ce4f68b3394"> 5182</a></span><span class="preprocessor">#define QEI_CTL_STALLEN         0x00001000  </span><span class="comment">// Stall QEI</span></div>
<div class="line"><a id="l05183" name="l05183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a765d1d50fa910efd0378dd611af18c61"> 5183</a></span><span class="preprocessor">#define QEI_CTL_INVI            0x00000800  </span><span class="comment">// Invert Index Pulse</span></div>
<div class="line"><a id="l05184" name="l05184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addc02161e942d6e8cd76464ecba86641"> 5184</a></span><span class="preprocessor">#define QEI_CTL_INVB            0x00000400  </span><span class="comment">// Invert PhB</span></div>
<div class="line"><a id="l05185" name="l05185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b30738b08bab31e8ba3f003c5d980f6"> 5185</a></span><span class="preprocessor">#define QEI_CTL_INVA            0x00000200  </span><span class="comment">// Invert PhA</span></div>
<div class="line"><a id="l05186" name="l05186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d378b4a4b8e207e90e93c28bc21278c"> 5186</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_M        0x000001C0  </span><span class="comment">// Predivide Velocity</span></div>
<div class="line"><a id="l05187" name="l05187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41e305f3add4370b205da7ff69119143"> 5187</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_1        0x00000000  </span><span class="comment">// QEI clock /1</span></div>
<div class="line"><a id="l05188" name="l05188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a338278469c10cdcdd8b657763dcf2874"> 5188</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_2        0x00000040  </span><span class="comment">// QEI clock /2</span></div>
<div class="line"><a id="l05189" name="l05189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab296f14a57467edf2da499aa048d1537"> 5189</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_4        0x00000080  </span><span class="comment">// QEI clock /4</span></div>
<div class="line"><a id="l05190" name="l05190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70624159c0bc157a10fe996230ca3b9a"> 5190</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_8        0x000000C0  </span><span class="comment">// QEI clock /8</span></div>
<div class="line"><a id="l05191" name="l05191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ad7a22855d541f98070da699bc4e1b4"> 5191</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_16       0x00000100  </span><span class="comment">// QEI clock /16</span></div>
<div class="line"><a id="l05192" name="l05192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cdcb7a7f283fb9680cda3d516fa0a64"> 5192</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_32       0x00000140  </span><span class="comment">// QEI clock /32</span></div>
<div class="line"><a id="l05193" name="l05193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14f48ac7e5dc7a81c28a1747a31c0232"> 5193</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_64       0x00000180  </span><span class="comment">// QEI clock /64</span></div>
<div class="line"><a id="l05194" name="l05194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfceaf0120865af3f5a66cb1a77b8235"> 5194</a></span><span class="preprocessor">#define QEI_CTL_VELDIV_128      0x000001C0  </span><span class="comment">// QEI clock /128</span></div>
<div class="line"><a id="l05195" name="l05195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad603db177cba78f75e2f4600d2f8da3f"> 5195</a></span><span class="preprocessor">#define QEI_CTL_VELEN           0x00000020  </span><span class="comment">// Capture Velocity</span></div>
<div class="line"><a id="l05196" name="l05196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04af8de980e455f48b32f2c5bad2918b"> 5196</a></span><span class="preprocessor">#define QEI_CTL_RESMODE         0x00000010  </span><span class="comment">// Reset Mode</span></div>
<div class="line"><a id="l05197" name="l05197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a365ea27b9e6089311685442c848fa637"> 5197</a></span><span class="preprocessor">#define QEI_CTL_CAPMODE         0x00000008  </span><span class="comment">// Capture Mode</span></div>
<div class="line"><a id="l05198" name="l05198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8053073f0125e8dcc9594f91d722dfc"> 5198</a></span><span class="preprocessor">#define QEI_CTL_SIGMODE         0x00000004  </span><span class="comment">// Signal Mode</span></div>
<div class="line"><a id="l05199" name="l05199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace5bd6c9593b8f9ab94297b3ae987d01"> 5199</a></span><span class="preprocessor">#define QEI_CTL_SWAP            0x00000002  </span><span class="comment">// Swap Signals</span></div>
<div class="line"><a id="l05200" name="l05200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab77e7585939a63019d6f59acff2d5ce9"> 5200</a></span><span class="preprocessor">#define QEI_CTL_ENABLE          0x00000001  </span><span class="comment">// Enable QEI</span></div>
<div class="line"><a id="l05201" name="l05201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2371a10aa0477856ba81450e3fa7f699"> 5201</a></span><span class="preprocessor">#define QEI_CTL_FILTCNT_S       16</span></div>
<div class="line"><a id="l05202" name="l05202"></a><span class="lineno"> 5202</span> </div>
<div class="line"><a id="l05203" name="l05203"></a><span class="lineno"> 5203</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05204" name="l05204"></a><span class="lineno"> 5204</span><span class="comment">//</span></div>
<div class="line"><a id="l05205" name="l05205"></a><span class="lineno"> 5205</span><span class="comment">// The following are defines for the bit fields in the QEI_O_STAT register.</span></div>
<div class="line"><a id="l05206" name="l05206"></a><span class="lineno"> 5206</span><span class="comment">//</span></div>
<div class="line"><a id="l05207" name="l05207"></a><span class="lineno"> 5207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05208" name="l05208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affecd88a69232ec1e3b335185fb0d618"> 5208</a></span><span class="preprocessor">#define QEI_STAT_DIRECTION      0x00000002  </span><span class="comment">// Direction of Rotation</span></div>
<div class="line"><a id="l05209" name="l05209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb6f2d12e18d39658ae9e18ef11e7093"> 5209</a></span><span class="preprocessor">#define QEI_STAT_ERROR          0x00000001  </span><span class="comment">// Error Detected</span></div>
<div class="line"><a id="l05210" name="l05210"></a><span class="lineno"> 5210</span> </div>
<div class="line"><a id="l05211" name="l05211"></a><span class="lineno"> 5211</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05212" name="l05212"></a><span class="lineno"> 5212</span><span class="comment">//</span></div>
<div class="line"><a id="l05213" name="l05213"></a><span class="lineno"> 5213</span><span class="comment">// The following are defines for the bit fields in the QEI_O_POS register.</span></div>
<div class="line"><a id="l05214" name="l05214"></a><span class="lineno"> 5214</span><span class="comment">//</span></div>
<div class="line"><a id="l05215" name="l05215"></a><span class="lineno"> 5215</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05216" name="l05216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85696e80dc66ed508ba18293584272be"> 5216</a></span><span class="preprocessor">#define QEI_POS_M               0xFFFFFFFF  </span><span class="comment">// Current Position Integrator</span></div>
<div class="line"><a id="l05217" name="l05217"></a><span class="lineno"> 5217</span>                                            <span class="comment">// Value</span></div>
<div class="line"><a id="l05218" name="l05218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadbc72c5793c63b65652fccdd0a79128"> 5218</a></span><span class="preprocessor">#define QEI_POS_S               0</span></div>
<div class="line"><a id="l05219" name="l05219"></a><span class="lineno"> 5219</span> </div>
<div class="line"><a id="l05220" name="l05220"></a><span class="lineno"> 5220</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05221" name="l05221"></a><span class="lineno"> 5221</span><span class="comment">//</span></div>
<div class="line"><a id="l05222" name="l05222"></a><span class="lineno"> 5222</span><span class="comment">// The following are defines for the bit fields in the QEI_O_MAXPOS register.</span></div>
<div class="line"><a id="l05223" name="l05223"></a><span class="lineno"> 5223</span><span class="comment">//</span></div>
<div class="line"><a id="l05224" name="l05224"></a><span class="lineno"> 5224</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05225" name="l05225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a439a11c16bfda734854bec6362ef3a46"> 5225</a></span><span class="preprocessor">#define QEI_MAXPOS_M            0xFFFFFFFF  </span><span class="comment">// Maximum Position Integrator</span></div>
<div class="line"><a id="l05226" name="l05226"></a><span class="lineno"> 5226</span>                                            <span class="comment">// Value</span></div>
<div class="line"><a id="l05227" name="l05227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b4be6c5d3f2159de8ca338b05359e75"> 5227</a></span><span class="preprocessor">#define QEI_MAXPOS_S            0</span></div>
<div class="line"><a id="l05228" name="l05228"></a><span class="lineno"> 5228</span> </div>
<div class="line"><a id="l05229" name="l05229"></a><span class="lineno"> 5229</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05230" name="l05230"></a><span class="lineno"> 5230</span><span class="comment">//</span></div>
<div class="line"><a id="l05231" name="l05231"></a><span class="lineno"> 5231</span><span class="comment">// The following are defines for the bit fields in the QEI_O_LOAD register.</span></div>
<div class="line"><a id="l05232" name="l05232"></a><span class="lineno"> 5232</span><span class="comment">//</span></div>
<div class="line"><a id="l05233" name="l05233"></a><span class="lineno"> 5233</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05234" name="l05234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae53db59284fcc4c3d4ac34859c8c563f"> 5234</a></span><span class="preprocessor">#define QEI_LOAD_M              0xFFFFFFFF  </span><span class="comment">// Velocity Timer Load Value</span></div>
<div class="line"><a id="l05235" name="l05235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd72dcdae7d320d12a4e84b3dc3ffd39"> 5235</a></span><span class="preprocessor">#define QEI_LOAD_S              0</span></div>
<div class="line"><a id="l05236" name="l05236"></a><span class="lineno"> 5236</span> </div>
<div class="line"><a id="l05237" name="l05237"></a><span class="lineno"> 5237</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05238" name="l05238"></a><span class="lineno"> 5238</span><span class="comment">//</span></div>
<div class="line"><a id="l05239" name="l05239"></a><span class="lineno"> 5239</span><span class="comment">// The following are defines for the bit fields in the QEI_O_TIME register.</span></div>
<div class="line"><a id="l05240" name="l05240"></a><span class="lineno"> 5240</span><span class="comment">//</span></div>
<div class="line"><a id="l05241" name="l05241"></a><span class="lineno"> 5241</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05242" name="l05242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8668df234532fbcf5dd89952495e0d84"> 5242</a></span><span class="preprocessor">#define QEI_TIME_M              0xFFFFFFFF  </span><span class="comment">// Velocity Timer Current Value</span></div>
<div class="line"><a id="l05243" name="l05243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa94d4848acca2a1d545549829af988cc"> 5243</a></span><span class="preprocessor">#define QEI_TIME_S              0</span></div>
<div class="line"><a id="l05244" name="l05244"></a><span class="lineno"> 5244</span> </div>
<div class="line"><a id="l05245" name="l05245"></a><span class="lineno"> 5245</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05246" name="l05246"></a><span class="lineno"> 5246</span><span class="comment">//</span></div>
<div class="line"><a id="l05247" name="l05247"></a><span class="lineno"> 5247</span><span class="comment">// The following are defines for the bit fields in the QEI_O_COUNT register.</span></div>
<div class="line"><a id="l05248" name="l05248"></a><span class="lineno"> 5248</span><span class="comment">//</span></div>
<div class="line"><a id="l05249" name="l05249"></a><span class="lineno"> 5249</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05250" name="l05250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bdb95b83764415118ddeaf39a35ec63"> 5250</a></span><span class="preprocessor">#define QEI_COUNT_M             0xFFFFFFFF  </span><span class="comment">// Velocity Pulse Count</span></div>
<div class="line"><a id="l05251" name="l05251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59db8a4fca4b30056eb21276e8b4f2e3"> 5251</a></span><span class="preprocessor">#define QEI_COUNT_S             0</span></div>
<div class="line"><a id="l05252" name="l05252"></a><span class="lineno"> 5252</span> </div>
<div class="line"><a id="l05253" name="l05253"></a><span class="lineno"> 5253</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05254" name="l05254"></a><span class="lineno"> 5254</span><span class="comment">//</span></div>
<div class="line"><a id="l05255" name="l05255"></a><span class="lineno"> 5255</span><span class="comment">// The following are defines for the bit fields in the QEI_O_SPEED register.</span></div>
<div class="line"><a id="l05256" name="l05256"></a><span class="lineno"> 5256</span><span class="comment">//</span></div>
<div class="line"><a id="l05257" name="l05257"></a><span class="lineno"> 5257</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05258" name="l05258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7c8d0434e985a40773c60ed1da84e78"> 5258</a></span><span class="preprocessor">#define QEI_SPEED_M             0xFFFFFFFF  </span><span class="comment">// Velocity</span></div>
<div class="line"><a id="l05259" name="l05259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35fd106b9bc87d025513ef6d62e76b2d"> 5259</a></span><span class="preprocessor">#define QEI_SPEED_S             0</span></div>
<div class="line"><a id="l05260" name="l05260"></a><span class="lineno"> 5260</span> </div>
<div class="line"><a id="l05261" name="l05261"></a><span class="lineno"> 5261</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05262" name="l05262"></a><span class="lineno"> 5262</span><span class="comment">//</span></div>
<div class="line"><a id="l05263" name="l05263"></a><span class="lineno"> 5263</span><span class="comment">// The following are defines for the bit fields in the QEI_O_INTEN register.</span></div>
<div class="line"><a id="l05264" name="l05264"></a><span class="lineno"> 5264</span><span class="comment">//</span></div>
<div class="line"><a id="l05265" name="l05265"></a><span class="lineno"> 5265</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05266" name="l05266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accc3b9aed008c6092bb05683099757cf"> 5266</a></span><span class="preprocessor">#define QEI_INTEN_ERROR         0x00000008  </span><span class="comment">// Phase Error Interrupt Enable</span></div>
<div class="line"><a id="l05267" name="l05267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4e1bf371a740a4ff45d7f1af828d753"> 5267</a></span><span class="preprocessor">#define QEI_INTEN_DIR           0x00000004  </span><span class="comment">// Direction Change Interrupt</span></div>
<div class="line"><a id="l05268" name="l05268"></a><span class="lineno"> 5268</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05269" name="l05269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a652af30a8b315c29eea405c1133a3e48"> 5269</a></span><span class="preprocessor">#define QEI_INTEN_TIMER         0x00000002  </span><span class="comment">// Timer Expires Interrupt Enable</span></div>
<div class="line"><a id="l05270" name="l05270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d096c196a01908b0610d839d80964d8"> 5270</a></span><span class="preprocessor">#define QEI_INTEN_INDEX         0x00000001  </span><span class="comment">// Index Pulse Detected Interrupt</span></div>
<div class="line"><a id="l05271" name="l05271"></a><span class="lineno"> 5271</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05272" name="l05272"></a><span class="lineno"> 5272</span> </div>
<div class="line"><a id="l05273" name="l05273"></a><span class="lineno"> 5273</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05274" name="l05274"></a><span class="lineno"> 5274</span><span class="comment">//</span></div>
<div class="line"><a id="l05275" name="l05275"></a><span class="lineno"> 5275</span><span class="comment">// The following are defines for the bit fields in the QEI_O_RIS register.</span></div>
<div class="line"><a id="l05276" name="l05276"></a><span class="lineno"> 5276</span><span class="comment">//</span></div>
<div class="line"><a id="l05277" name="l05277"></a><span class="lineno"> 5277</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05278" name="l05278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51d51b18f2fc0de7ed1be5e5a9158cbb"> 5278</a></span><span class="preprocessor">#define QEI_RIS_ERROR           0x00000008  </span><span class="comment">// Phase Error Detected</span></div>
<div class="line"><a id="l05279" name="l05279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abeb60f869c4d452e12c282cbfc9d037f"> 5279</a></span><span class="preprocessor">#define QEI_RIS_DIR             0x00000004  </span><span class="comment">// Direction Change Detected</span></div>
<div class="line"><a id="l05280" name="l05280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64230a563769c705d8ccea5c723699e0"> 5280</a></span><span class="preprocessor">#define QEI_RIS_TIMER           0x00000002  </span><span class="comment">// Velocity Timer Expired</span></div>
<div class="line"><a id="l05281" name="l05281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a861663b6eb0bc2d50d52f606a50e2280"> 5281</a></span><span class="preprocessor">#define QEI_RIS_INDEX           0x00000001  </span><span class="comment">// Index Pulse Asserted</span></div>
<div class="line"><a id="l05282" name="l05282"></a><span class="lineno"> 5282</span> </div>
<div class="line"><a id="l05283" name="l05283"></a><span class="lineno"> 5283</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05284" name="l05284"></a><span class="lineno"> 5284</span><span class="comment">//</span></div>
<div class="line"><a id="l05285" name="l05285"></a><span class="lineno"> 5285</span><span class="comment">// The following are defines for the bit fields in the QEI_O_ISC register.</span></div>
<div class="line"><a id="l05286" name="l05286"></a><span class="lineno"> 5286</span><span class="comment">//</span></div>
<div class="line"><a id="l05287" name="l05287"></a><span class="lineno"> 5287</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05288" name="l05288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50561b18740d9a534c2a1e8469067b1a"> 5288</a></span><span class="preprocessor">#define QEI_ISC_ERROR           0x00000008  </span><span class="comment">// Phase Error Interrupt</span></div>
<div class="line"><a id="l05289" name="l05289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a654c50dfa9ecb69f8183d268bf16884c"> 5289</a></span><span class="preprocessor">#define QEI_ISC_DIR             0x00000004  </span><span class="comment">// Direction Change Interrupt</span></div>
<div class="line"><a id="l05290" name="l05290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9f383db62d79da49c5dcb534bd5aef3"> 5290</a></span><span class="preprocessor">#define QEI_ISC_TIMER           0x00000002  </span><span class="comment">// Velocity Timer Expired Interrupt</span></div>
<div class="line"><a id="l05291" name="l05291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac395c22bc7390c1c435b3d85c9c828c6"> 5291</a></span><span class="preprocessor">#define QEI_ISC_INDEX           0x00000001  </span><span class="comment">// Index Pulse Interrupt</span></div>
<div class="line"><a id="l05292" name="l05292"></a><span class="lineno"> 5292</span> </div>
<div class="line"><a id="l05293" name="l05293"></a><span class="lineno"> 5293</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05294" name="l05294"></a><span class="lineno"> 5294</span><span class="comment">//</span></div>
<div class="line"><a id="l05295" name="l05295"></a><span class="lineno"> 5295</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_CFG register.</span></div>
<div class="line"><a id="l05296" name="l05296"></a><span class="lineno"> 5296</span><span class="comment">//</span></div>
<div class="line"><a id="l05297" name="l05297"></a><span class="lineno"> 5297</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05298" name="l05298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acafb3467df8c4cec90c50c9bbfb75227"> 5298</a></span><span class="preprocessor">#define TIMER_CFG_M             0x00000007  </span><span class="comment">// GPTM Configuration</span></div>
<div class="line"><a id="l05299" name="l05299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af649e72c09c4eb535001523dc2de58cc"> 5299</a></span><span class="preprocessor">#define TIMER_CFG_32_BIT_TIMER  0x00000000  </span><span class="comment">// For a 16/32-bit timer, this</span></div>
<div class="line"><a id="l05300" name="l05300"></a><span class="lineno"> 5300</span>                                            <span class="comment">// value selects the 32-bit timer</span></div>
<div class="line"><a id="l05301" name="l05301"></a><span class="lineno"> 5301</span>                                            <span class="comment">// configuration</span></div>
<div class="line"><a id="l05302" name="l05302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afeed84359904530de4520a2ffe82ba54"> 5302</a></span><span class="preprocessor">#define TIMER_CFG_32_BIT_RTC    0x00000001  </span><span class="comment">// For a 16/32-bit timer, this</span></div>
<div class="line"><a id="l05303" name="l05303"></a><span class="lineno"> 5303</span>                                            <span class="comment">// value selects the 32-bit</span></div>
<div class="line"><a id="l05304" name="l05304"></a><span class="lineno"> 5304</span>                                            <span class="comment">// real-time clock (RTC) counter</span></div>
<div class="line"><a id="l05305" name="l05305"></a><span class="lineno"> 5305</span>                                            <span class="comment">// configuration</span></div>
<div class="line"><a id="l05306" name="l05306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99af5fd9904cb9b60cc0721e1c83e2e4"> 5306</a></span><span class="preprocessor">#define TIMER_CFG_16_BIT        0x00000004  </span><span class="comment">// For a 16/32-bit timer, this</span></div>
<div class="line"><a id="l05307" name="l05307"></a><span class="lineno"> 5307</span>                                            <span class="comment">// value selects the 16-bit timer</span></div>
<div class="line"><a id="l05308" name="l05308"></a><span class="lineno"> 5308</span>                                            <span class="comment">// configuration</span></div>
<div class="line"><a id="l05309" name="l05309"></a><span class="lineno"> 5309</span> </div>
<div class="line"><a id="l05310" name="l05310"></a><span class="lineno"> 5310</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05311" name="l05311"></a><span class="lineno"> 5311</span><span class="comment">//</span></div>
<div class="line"><a id="l05312" name="l05312"></a><span class="lineno"> 5312</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMR register.</span></div>
<div class="line"><a id="l05313" name="l05313"></a><span class="lineno"> 5313</span><span class="comment">//</span></div>
<div class="line"><a id="l05314" name="l05314"></a><span class="lineno"> 5314</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05315" name="l05315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a1dda2de8e34cb376c800ea1a60028b"> 5315</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_M      0x0000E000  </span><span class="comment">// Timer Compare Action Select</span></div>
<div class="line"><a id="l05316" name="l05316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5cd8a0a572ab31150428124198864834"> 5316</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_NONE   0x00000000  </span><span class="comment">// Disable compare operations</span></div>
<div class="line"><a id="l05317" name="l05317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3a0b059bbece849848d9821df7474e3"> 5317</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_TOGGLE 0x00002000  </span><span class="comment">// Toggle State on Time-Out</span></div>
<div class="line"><a id="l05318" name="l05318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e1f1c821ac09e2f00c2a3f10229c606"> 5318</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_CLRTO  0x00004000  </span><span class="comment">// Clear CCP on Time-Out</span></div>
<div class="line"><a id="l05319" name="l05319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e07540fdea90053d20f1bf681410193"> 5319</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_SETTO  0x00006000  </span><span class="comment">// Set CCP on Time-Out</span></div>
<div class="line"><a id="l05320" name="l05320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09e97718c259cb232ca81f428bf90cba"> 5320</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_SETTOGTO                                             \</span></div>
<div class="line"><a id="l05321" name="l05321"></a><span class="lineno"> 5321</span><span class="preprocessor">                                0x00008000  </span><span class="comment">// Set CCP immediately and toggle</span></div>
<div class="line"><a id="l05322" name="l05322"></a><span class="lineno"> 5322</span>                                            <span class="comment">// on Time-Out</span></div>
<div class="line"><a id="l05323" name="l05323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7047a2829f8d6f2e38d3cb2dba3bdde9"> 5323</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_CLRTOGTO                                             \</span></div>
<div class="line"><a id="l05324" name="l05324"></a><span class="lineno"> 5324</span><span class="preprocessor">                                0x0000A000  </span><span class="comment">// Clear CCP immediately and toggle</span></div>
<div class="line"><a id="l05325" name="l05325"></a><span class="lineno"> 5325</span>                                            <span class="comment">// on Time-Out</span></div>
<div class="line"><a id="l05326" name="l05326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdcf25dac5adb2ba00af66b49fb0c7bf"> 5326</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_SETCLRTO                                             \</span></div>
<div class="line"><a id="l05327" name="l05327"></a><span class="lineno"> 5327</span><span class="preprocessor">                                0x0000C000  </span><span class="comment">// Set CCP immediately and clear on</span></div>
<div class="line"><a id="l05328" name="l05328"></a><span class="lineno"> 5328</span>                                            <span class="comment">// Time-Out</span></div>
<div class="line"><a id="l05329" name="l05329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2c5804bee424179b6b2ff53e8ff0c5f"> 5329</a></span><span class="preprocessor">#define TIMER_TAMR_TCACT_CLRSETTO                                             \</span></div>
<div class="line"><a id="l05330" name="l05330"></a><span class="lineno"> 5330</span><span class="preprocessor">                                0x0000E000  </span><span class="comment">// Clear CCP immediately and set on</span></div>
<div class="line"><a id="l05331" name="l05331"></a><span class="lineno"> 5331</span>                                            <span class="comment">// Time-Out</span></div>
<div class="line"><a id="l05332" name="l05332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7e6253144f0dedfbbdaa00a7d620740"> 5332</a></span><span class="preprocessor">#define TIMER_TAMR_TACINTD      0x00001000  </span><span class="comment">// One-shot/Periodic Interrupt</span></div>
<div class="line"><a id="l05333" name="l05333"></a><span class="lineno"> 5333</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l05334" name="l05334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a8e2a1c687e6317abbbd6bd3b09b1cc"> 5334</a></span><span class="preprocessor">#define TIMER_TAMR_TAPLO        0x00000800  </span><span class="comment">// GPTM Timer A PWM Legacy</span></div>
<div class="line"><a id="l05335" name="l05335"></a><span class="lineno"> 5335</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l05336" name="l05336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab68153480b5064caca74eb971260a991"> 5336</a></span><span class="preprocessor">#define TIMER_TAMR_TAMRSU       0x00000400  </span><span class="comment">// GPTM Timer A Match Register</span></div>
<div class="line"><a id="l05337" name="l05337"></a><span class="lineno"> 5337</span>                                            <span class="comment">// Update</span></div>
<div class="line"><a id="l05338" name="l05338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a529f95e10523a604d53a3abe675af05e"> 5338</a></span><span class="preprocessor">#define TIMER_TAMR_TAPWMIE      0x00000200  </span><span class="comment">// GPTM Timer A PWM Interrupt</span></div>
<div class="line"><a id="l05339" name="l05339"></a><span class="lineno"> 5339</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05340" name="l05340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc9486f8eb13ab633df15d99ec62028b"> 5340</a></span><span class="preprocessor">#define TIMER_TAMR_TAILD        0x00000100  </span><span class="comment">// GPTM Timer A Interval Load Write</span></div>
<div class="line"><a id="l05341" name="l05341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e880ac14d0da4e3d759b0338bb57f1b"> 5341</a></span><span class="preprocessor">#define TIMER_TAMR_TASNAPS      0x00000080  </span><span class="comment">// GPTM Timer A Snap-Shot Mode</span></div>
<div class="line"><a id="l05342" name="l05342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa021edb6c9a796c0813bcb9943dc15e8"> 5342</a></span><span class="preprocessor">#define TIMER_TAMR_TAWOT        0x00000040  </span><span class="comment">// GPTM Timer A Wait-on-Trigger</span></div>
<div class="line"><a id="l05343" name="l05343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadde31830e13f472b715eefc5580e06b"> 5343</a></span><span class="preprocessor">#define TIMER_TAMR_TAMIE        0x00000020  </span><span class="comment">// GPTM Timer A Match Interrupt</span></div>
<div class="line"><a id="l05344" name="l05344"></a><span class="lineno"> 5344</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05345" name="l05345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b00f7e49ae04a9346036ff112dcf98b"> 5345</a></span><span class="preprocessor">#define TIMER_TAMR_TACDIR       0x00000010  </span><span class="comment">// GPTM Timer A Count Direction</span></div>
<div class="line"><a id="l05346" name="l05346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c4ed4666edd56e4625fd843532158d1"> 5346</a></span><span class="preprocessor">#define TIMER_TAMR_TAAMS        0x00000008  </span><span class="comment">// GPTM Timer A Alternate Mode</span></div>
<div class="line"><a id="l05347" name="l05347"></a><span class="lineno"> 5347</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05348" name="l05348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32ab2f0c063e6d5e0b178028e7660a30"> 5348</a></span><span class="preprocessor">#define TIMER_TAMR_TACMR        0x00000004  </span><span class="comment">// GPTM Timer A Capture Mode</span></div>
<div class="line"><a id="l05349" name="l05349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbc1bf2067e5577e5835d1b14eb1c070"> 5349</a></span><span class="preprocessor">#define TIMER_TAMR_TAMR_M       0x00000003  </span><span class="comment">// GPTM Timer A Mode</span></div>
<div class="line"><a id="l05350" name="l05350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0edfeab9c4ffa9847b566ca26abe841"> 5350</a></span><span class="preprocessor">#define TIMER_TAMR_TAMR_1_SHOT  0x00000001  </span><span class="comment">// One-Shot Timer mode</span></div>
<div class="line"><a id="l05351" name="l05351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74e9e6cfb00de1fabf5a0f2964209ff9"> 5351</a></span><span class="preprocessor">#define TIMER_TAMR_TAMR_PERIOD  0x00000002  </span><span class="comment">// Periodic Timer mode</span></div>
<div class="line"><a id="l05352" name="l05352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f71076f19591075828608f87a825dca"> 5352</a></span><span class="preprocessor">#define TIMER_TAMR_TAMR_CAP     0x00000003  </span><span class="comment">// Capture mode</span></div>
<div class="line"><a id="l05353" name="l05353"></a><span class="lineno"> 5353</span> </div>
<div class="line"><a id="l05354" name="l05354"></a><span class="lineno"> 5354</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05355" name="l05355"></a><span class="lineno"> 5355</span><span class="comment">//</span></div>
<div class="line"><a id="l05356" name="l05356"></a><span class="lineno"> 5356</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMR register.</span></div>
<div class="line"><a id="l05357" name="l05357"></a><span class="lineno"> 5357</span><span class="comment">//</span></div>
<div class="line"><a id="l05358" name="l05358"></a><span class="lineno"> 5358</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05359" name="l05359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28934025926016612c5221bac238dcca"> 5359</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_M      0x0000E000  </span><span class="comment">// Timer Compare Action Select</span></div>
<div class="line"><a id="l05360" name="l05360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a065143ffaf98a5b47e89b887559bc7d2"> 5360</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_NONE   0x00000000  </span><span class="comment">// Disable compare operations</span></div>
<div class="line"><a id="l05361" name="l05361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b372c5361c11ab4f60b0b10a3ed9281"> 5361</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_TOGGLE 0x00002000  </span><span class="comment">// Toggle State on Time-Out</span></div>
<div class="line"><a id="l05362" name="l05362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae40a509ca804188dcba4bee05e443020"> 5362</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_CLRTO  0x00004000  </span><span class="comment">// Clear CCP on Time-Out</span></div>
<div class="line"><a id="l05363" name="l05363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe3705667e19328a32251263ba71e07b"> 5363</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_SETTO  0x00006000  </span><span class="comment">// Set CCP on Time-Out</span></div>
<div class="line"><a id="l05364" name="l05364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5df4310ab92cb455644419ca768c4eaa"> 5364</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_SETTOGTO                                             \</span></div>
<div class="line"><a id="l05365" name="l05365"></a><span class="lineno"> 5365</span><span class="preprocessor">                                0x00008000  </span><span class="comment">// Set CCP immediately and toggle</span></div>
<div class="line"><a id="l05366" name="l05366"></a><span class="lineno"> 5366</span>                                            <span class="comment">// on Time-Out</span></div>
<div class="line"><a id="l05367" name="l05367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15ca5627289673fb33cffa8c14a81c02"> 5367</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_CLRTOGTO                                             \</span></div>
<div class="line"><a id="l05368" name="l05368"></a><span class="lineno"> 5368</span><span class="preprocessor">                                0x0000A000  </span><span class="comment">// Clear CCP immediately and toggle</span></div>
<div class="line"><a id="l05369" name="l05369"></a><span class="lineno"> 5369</span>                                            <span class="comment">// on Time-Out</span></div>
<div class="line"><a id="l05370" name="l05370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41a7a37545fbe70763c52ec86f42528c"> 5370</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_SETCLRTO                                             \</span></div>
<div class="line"><a id="l05371" name="l05371"></a><span class="lineno"> 5371</span><span class="preprocessor">                                0x0000C000  </span><span class="comment">// Set CCP immediately and clear on</span></div>
<div class="line"><a id="l05372" name="l05372"></a><span class="lineno"> 5372</span>                                            <span class="comment">// Time-Out</span></div>
<div class="line"><a id="l05373" name="l05373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1232e88e2e5b03762bd57db7889d4aa0"> 5373</a></span><span class="preprocessor">#define TIMER_TBMR_TCACT_CLRSETTO                                             \</span></div>
<div class="line"><a id="l05374" name="l05374"></a><span class="lineno"> 5374</span><span class="preprocessor">                                0x0000E000  </span><span class="comment">// Clear CCP immediately and set on</span></div>
<div class="line"><a id="l05375" name="l05375"></a><span class="lineno"> 5375</span>                                            <span class="comment">// Time-Out</span></div>
<div class="line"><a id="l05376" name="l05376"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a608f6f82412e4d46e8b63d3d4e25d0f7"> 5376</a></span><span class="preprocessor">#define TIMER_TBMR_TBCINTD      0x00001000  </span><span class="comment">// One-Shot/Periodic Interrupt</span></div>
<div class="line"><a id="l05377" name="l05377"></a><span class="lineno"> 5377</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l05378" name="l05378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04c445928f68ab161cdcd0aeb0f13c2a"> 5378</a></span><span class="preprocessor">#define TIMER_TBMR_TBPLO        0x00000800  </span><span class="comment">// GPTM Timer B PWM Legacy</span></div>
<div class="line"><a id="l05379" name="l05379"></a><span class="lineno"> 5379</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l05380" name="l05380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92b948213d29252bb2af30623df06330"> 5380</a></span><span class="preprocessor">#define TIMER_TBMR_TBMRSU       0x00000400  </span><span class="comment">// GPTM Timer B Match Register</span></div>
<div class="line"><a id="l05381" name="l05381"></a><span class="lineno"> 5381</span>                                            <span class="comment">// Update</span></div>
<div class="line"><a id="l05382" name="l05382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf5d1319ed455401e85a7a2cdd984af7"> 5382</a></span><span class="preprocessor">#define TIMER_TBMR_TBPWMIE      0x00000200  </span><span class="comment">// GPTM Timer B PWM Interrupt</span></div>
<div class="line"><a id="l05383" name="l05383"></a><span class="lineno"> 5383</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05384" name="l05384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f57e6c90c673aa32d137b868ed60d0c"> 5384</a></span><span class="preprocessor">#define TIMER_TBMR_TBILD        0x00000100  </span><span class="comment">// GPTM Timer B Interval Load Write</span></div>
<div class="line"><a id="l05385" name="l05385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa585d9c7c43937e14a2c93a2cb80a0a7"> 5385</a></span><span class="preprocessor">#define TIMER_TBMR_TBSNAPS      0x00000080  </span><span class="comment">// GPTM Timer B Snap-Shot Mode</span></div>
<div class="line"><a id="l05386" name="l05386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2ba177c9f0dcf59c000cb306cf51896"> 5386</a></span><span class="preprocessor">#define TIMER_TBMR_TBWOT        0x00000040  </span><span class="comment">// GPTM Timer B Wait-on-Trigger</span></div>
<div class="line"><a id="l05387" name="l05387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3df751d8ee2155f527079a290bc16074"> 5387</a></span><span class="preprocessor">#define TIMER_TBMR_TBMIE        0x00000020  </span><span class="comment">// GPTM Timer B Match Interrupt</span></div>
<div class="line"><a id="l05388" name="l05388"></a><span class="lineno"> 5388</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05389" name="l05389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f9e38ddd710a45acd92032f46b059da"> 5389</a></span><span class="preprocessor">#define TIMER_TBMR_TBCDIR       0x00000010  </span><span class="comment">// GPTM Timer B Count Direction</span></div>
<div class="line"><a id="l05390" name="l05390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab68d0a253c71e3d419c6902be5e30dfe"> 5390</a></span><span class="preprocessor">#define TIMER_TBMR_TBAMS        0x00000008  </span><span class="comment">// GPTM Timer B Alternate Mode</span></div>
<div class="line"><a id="l05391" name="l05391"></a><span class="lineno"> 5391</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05392" name="l05392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af48686e12d62c11c2982ca182b14a377"> 5392</a></span><span class="preprocessor">#define TIMER_TBMR_TBCMR        0x00000004  </span><span class="comment">// GPTM Timer B Capture Mode</span></div>
<div class="line"><a id="l05393" name="l05393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a530f2c1d756a6fc5c354bfc176b6a575"> 5393</a></span><span class="preprocessor">#define TIMER_TBMR_TBMR_M       0x00000003  </span><span class="comment">// GPTM Timer B Mode</span></div>
<div class="line"><a id="l05394" name="l05394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5584f29851dd40b918d77a7f373548a2"> 5394</a></span><span class="preprocessor">#define TIMER_TBMR_TBMR_1_SHOT  0x00000001  </span><span class="comment">// One-Shot Timer mode</span></div>
<div class="line"><a id="l05395" name="l05395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae605308f4fb87aa70b1b78877b4fd5a8"> 5395</a></span><span class="preprocessor">#define TIMER_TBMR_TBMR_PERIOD  0x00000002  </span><span class="comment">// Periodic Timer mode</span></div>
<div class="line"><a id="l05396" name="l05396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae615c05ce94454ea90f6a3cd0fa554b6"> 5396</a></span><span class="preprocessor">#define TIMER_TBMR_TBMR_CAP     0x00000003  </span><span class="comment">// Capture mode</span></div>
<div class="line"><a id="l05397" name="l05397"></a><span class="lineno"> 5397</span> </div>
<div class="line"><a id="l05398" name="l05398"></a><span class="lineno"> 5398</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05399" name="l05399"></a><span class="lineno"> 5399</span><span class="comment">//</span></div>
<div class="line"><a id="l05400" name="l05400"></a><span class="lineno"> 5400</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_CTL register.</span></div>
<div class="line"><a id="l05401" name="l05401"></a><span class="lineno"> 5401</span><span class="comment">//</span></div>
<div class="line"><a id="l05402" name="l05402"></a><span class="lineno"> 5402</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05403" name="l05403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a593ce4a2d3e79a8a844464520cb3bfca"> 5403</a></span><span class="preprocessor">#define TIMER_CTL_TBPWML        0x00004000  </span><span class="comment">// GPTM Timer B PWM Output Level</span></div>
<div class="line"><a id="l05404" name="l05404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70bb6bcd2bf25553625dd4d08347b694"> 5404</a></span><span class="preprocessor">#define TIMER_CTL_TBOTE         0x00002000  </span><span class="comment">// GPTM Timer B Output Trigger</span></div>
<div class="line"><a id="l05405" name="l05405"></a><span class="lineno"> 5405</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05406" name="l05406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad24be866e48a0eccee295d8c64c7ae69"> 5406</a></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_M     0x00000C00  </span><span class="comment">// GPTM Timer B Event Mode</span></div>
<div class="line"><a id="l05407" name="l05407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8513b540fe4e03951761b1595bab8515"> 5407</a></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_POS   0x00000000  </span><span class="comment">// Positive edge</span></div>
<div class="line"><a id="l05408" name="l05408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29090d8f5f01b0c135467b1c0dc796a3"> 5408</a></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_NEG   0x00000400  </span><span class="comment">// Negative edge</span></div>
<div class="line"><a id="l05409" name="l05409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a257a7605a7dd4b60b78d14b2531beb49"> 5409</a></span><span class="preprocessor">#define TIMER_CTL_TBEVENT_BOTH  0x00000C00  </span><span class="comment">// Both edges</span></div>
<div class="line"><a id="l05410" name="l05410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab270a927fef56a4ec3518374f1bb10d6"> 5410</a></span><span class="preprocessor">#define TIMER_CTL_TBSTALL       0x00000200  </span><span class="comment">// GPTM Timer B Stall Enable</span></div>
<div class="line"><a id="l05411" name="l05411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3938bb024bffed7eb92e56cab45be8e"> 5411</a></span><span class="preprocessor">#define TIMER_CTL_TBEN          0x00000100  </span><span class="comment">// GPTM Timer B Enable</span></div>
<div class="line"><a id="l05412" name="l05412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2dfdef3907f1e8e289fc2a5185ac89c"> 5412</a></span><span class="preprocessor">#define TIMER_CTL_TAPWML        0x00000040  </span><span class="comment">// GPTM Timer A PWM Output Level</span></div>
<div class="line"><a id="l05413" name="l05413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09685243304028f4b591578f8738eab7"> 5413</a></span><span class="preprocessor">#define TIMER_CTL_TAOTE         0x00000020  </span><span class="comment">// GPTM Timer A Output Trigger</span></div>
<div class="line"><a id="l05414" name="l05414"></a><span class="lineno"> 5414</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05415" name="l05415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc959d1dfb40c5efffa78b2d69c93e27"> 5415</a></span><span class="preprocessor">#define TIMER_CTL_RTCEN         0x00000010  </span><span class="comment">// GPTM RTC Stall Enable</span></div>
<div class="line"><a id="l05416" name="l05416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab56d6763924e5302a9c9573cb8924e41"> 5416</a></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_M     0x0000000C  </span><span class="comment">// GPTM Timer A Event Mode</span></div>
<div class="line"><a id="l05417" name="l05417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad75422194898f4e2fb6326d938325b25"> 5417</a></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_POS   0x00000000  </span><span class="comment">// Positive edge</span></div>
<div class="line"><a id="l05418" name="l05418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bf8e4c4c549a626eb282c574313cb2b"> 5418</a></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_NEG   0x00000004  </span><span class="comment">// Negative edge</span></div>
<div class="line"><a id="l05419" name="l05419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fcaeb5e6fb2274a39fcc7e81ca01fd1"> 5419</a></span><span class="preprocessor">#define TIMER_CTL_TAEVENT_BOTH  0x0000000C  </span><span class="comment">// Both edges</span></div>
<div class="line"><a id="l05420" name="l05420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf37a2fe5c021ad653e13fb707c364ab"> 5420</a></span><span class="preprocessor">#define TIMER_CTL_TASTALL       0x00000002  </span><span class="comment">// GPTM Timer A Stall Enable</span></div>
<div class="line"><a id="l05421" name="l05421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8acb9e2e142b4019c903ac512df0607"> 5421</a></span><span class="preprocessor">#define TIMER_CTL_TAEN          0x00000001  </span><span class="comment">// GPTM Timer A Enable</span></div>
<div class="line"><a id="l05422" name="l05422"></a><span class="lineno"> 5422</span> </div>
<div class="line"><a id="l05423" name="l05423"></a><span class="lineno"> 5423</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05424" name="l05424"></a><span class="lineno"> 5424</span><span class="comment">//</span></div>
<div class="line"><a id="l05425" name="l05425"></a><span class="lineno"> 5425</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_SYNC register.</span></div>
<div class="line"><a id="l05426" name="l05426"></a><span class="lineno"> 5426</span><span class="comment">//</span></div>
<div class="line"><a id="l05427" name="l05427"></a><span class="lineno"> 5427</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05428" name="l05428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a010544ca9daaa60782f5eb02ee27636c"> 5428</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT7_M     0x0000C000  </span><span class="comment">// Synchronize GPTM Timer 7</span></div>
<div class="line"><a id="l05429" name="l05429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18af1857f7e955d355f1b441e88ed7d6"> 5429</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT7_NONE  0x00000000  </span><span class="comment">// GPT7 is not affected</span></div>
<div class="line"><a id="l05430" name="l05430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5553d3e7fc10c905496c5261f82e0604"> 5430</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT7_TA    0x00004000  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05431" name="l05431"></a><span class="lineno"> 5431</span>                                            <span class="comment">// GPTM7 is triggered</span></div>
<div class="line"><a id="l05432" name="l05432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6788fda65fb91c01ccaf6ddc5b1e605b"> 5432</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT7_TB    0x00008000  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05433" name="l05433"></a><span class="lineno"> 5433</span>                                            <span class="comment">// GPTM7 is triggered</span></div>
<div class="line"><a id="l05434" name="l05434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b726ff5e51394ea97a515e592867c8a"> 5434</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT7_TATB  0x0000C000  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05435" name="l05435"></a><span class="lineno"> 5435</span>                                            <span class="comment">// and Timer B of GPTM7 is</span></div>
<div class="line"><a id="l05436" name="l05436"></a><span class="lineno"> 5436</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05437" name="l05437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60460355c8e9679c77acc58f45fdfcae"> 5437</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT6_M     0x00003000  </span><span class="comment">// Synchronize GPTM Timer 6</span></div>
<div class="line"><a id="l05438" name="l05438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60b3a90517851e94dc06922aa5c1d755"> 5438</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT6_NONE  0x00000000  </span><span class="comment">// GPTM6 is not affected</span></div>
<div class="line"><a id="l05439" name="l05439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf8cfe67769035b3a8f4f51feccd0d1a"> 5439</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT6_TA    0x00001000  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05440" name="l05440"></a><span class="lineno"> 5440</span>                                            <span class="comment">// GPTM6 is triggered</span></div>
<div class="line"><a id="l05441" name="l05441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a307648efc96a731384212e13c6484b3a"> 5441</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT6_TB    0x00002000  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05442" name="l05442"></a><span class="lineno"> 5442</span>                                            <span class="comment">// GPTM6 is triggered</span></div>
<div class="line"><a id="l05443" name="l05443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade152ae64fc114be9f35eb452bb7d1f3"> 5443</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT6_TATB  0x00003000  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05444" name="l05444"></a><span class="lineno"> 5444</span>                                            <span class="comment">// and Timer B of GPTM6 is</span></div>
<div class="line"><a id="l05445" name="l05445"></a><span class="lineno"> 5445</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05446" name="l05446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb9273ca8b4295a09b1482bd045f6c21"> 5446</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_M     0x00000C00  </span><span class="comment">// Synchronize GPTM Timer 5</span></div>
<div class="line"><a id="l05447" name="l05447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26c8cd7bf0d41462c5033b2f12cb2d9f"> 5447</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_NONE  0x00000000  </span><span class="comment">// GPTM5 is not affected</span></div>
<div class="line"><a id="l05448" name="l05448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9052ae2366df01e98ec7b630b0d3f81a"> 5448</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_TA    0x00000400  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05449" name="l05449"></a><span class="lineno"> 5449</span>                                            <span class="comment">// GPTM5 is triggered</span></div>
<div class="line"><a id="l05450" name="l05450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a018268efdeef9cdf121da2abebbb7a"> 5450</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_TB    0x00000800  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05451" name="l05451"></a><span class="lineno"> 5451</span>                                            <span class="comment">// GPTM5 is triggered</span></div>
<div class="line"><a id="l05452" name="l05452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a6f6af6a3e297a906f9fd8a7a24b2af"> 5452</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT5_TATB  0x00000C00  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05453" name="l05453"></a><span class="lineno"> 5453</span>                                            <span class="comment">// and Timer B of GPTM5 is</span></div>
<div class="line"><a id="l05454" name="l05454"></a><span class="lineno"> 5454</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05455" name="l05455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a17d7fb2104cf072ddda40d3ad98e6a"> 5455</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_M     0x00000300  </span><span class="comment">// Synchronize GPTM Timer 4</span></div>
<div class="line"><a id="l05456" name="l05456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9028de0c0378916bd6e6aa4efcd9e388"> 5456</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_NONE  0x00000000  </span><span class="comment">// GPTM4 is not affected</span></div>
<div class="line"><a id="l05457" name="l05457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad22e3d0b0465bf546d452a2f30834197"> 5457</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_TA    0x00000100  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05458" name="l05458"></a><span class="lineno"> 5458</span>                                            <span class="comment">// GPTM4 is triggered</span></div>
<div class="line"><a id="l05459" name="l05459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e9a74dc53366529cc6b0e28f3dbb721"> 5459</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_TB    0x00000200  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05460" name="l05460"></a><span class="lineno"> 5460</span>                                            <span class="comment">// GPTM4 is triggered</span></div>
<div class="line"><a id="l05461" name="l05461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a79b5be41620eb7ea71e347b19dbad3"> 5461</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT4_TATB  0x00000300  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05462" name="l05462"></a><span class="lineno"> 5462</span>                                            <span class="comment">// and Timer B of GPTM4 is</span></div>
<div class="line"><a id="l05463" name="l05463"></a><span class="lineno"> 5463</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05464" name="l05464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5953711eb9521a8942371604bbf68a31"> 5464</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_M     0x000000C0  </span><span class="comment">// Synchronize GPTM Timer 3</span></div>
<div class="line"><a id="l05465" name="l05465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a555d18253ede6289cfc380d9a81c3a65"> 5465</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_NONE  0x00000000  </span><span class="comment">// GPTM3 is not affected</span></div>
<div class="line"><a id="l05466" name="l05466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdd0a546f6fc4a7dfc68a834724bfcd0"> 5466</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_TA    0x00000040  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05467" name="l05467"></a><span class="lineno"> 5467</span>                                            <span class="comment">// GPTM3 is triggered</span></div>
<div class="line"><a id="l05468" name="l05468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb15e829aa97910bbdc6a56d6a52d809"> 5468</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_TB    0x00000080  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05469" name="l05469"></a><span class="lineno"> 5469</span>                                            <span class="comment">// GPTM3 is triggered</span></div>
<div class="line"><a id="l05470" name="l05470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57d118ef0d63fa5bd60aad217028b630"> 5470</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT3_TATB  0x000000C0  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05471" name="l05471"></a><span class="lineno"> 5471</span>                                            <span class="comment">// and Timer B of GPTM3 is</span></div>
<div class="line"><a id="l05472" name="l05472"></a><span class="lineno"> 5472</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05473" name="l05473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa439946a702605f6a6003163d1aab202"> 5473</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_M     0x00000030  </span><span class="comment">// Synchronize GPTM Timer 2</span></div>
<div class="line"><a id="l05474" name="l05474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1e1ba93cc428643d3f3ef2826333e91"> 5474</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_NONE  0x00000000  </span><span class="comment">// GPTM2 is not affected</span></div>
<div class="line"><a id="l05475" name="l05475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85e8e3729482029efa4eed9f13405da5"> 5475</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_TA    0x00000010  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05476" name="l05476"></a><span class="lineno"> 5476</span>                                            <span class="comment">// GPTM2 is triggered</span></div>
<div class="line"><a id="l05477" name="l05477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62556278de816013bc190365a961ddb5"> 5477</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_TB    0x00000020  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05478" name="l05478"></a><span class="lineno"> 5478</span>                                            <span class="comment">// GPTM2 is triggered</span></div>
<div class="line"><a id="l05479" name="l05479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adefba15b82285ba1b33c74929b08ebea"> 5479</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT2_TATB  0x00000030  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05480" name="l05480"></a><span class="lineno"> 5480</span>                                            <span class="comment">// and Timer B of GPTM2 is</span></div>
<div class="line"><a id="l05481" name="l05481"></a><span class="lineno"> 5481</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05482" name="l05482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3265152d549e49d34fb78226e47be280"> 5482</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_M     0x0000000C  </span><span class="comment">// Synchronize GPTM Timer 1</span></div>
<div class="line"><a id="l05483" name="l05483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a429369668e2bf011e1b59b60ab3113"> 5483</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_NONE  0x00000000  </span><span class="comment">// GPTM1 is not affected</span></div>
<div class="line"><a id="l05484" name="l05484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8536d46a3f60421a2134ccef8c87cd56"> 5484</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_TA    0x00000004  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05485" name="l05485"></a><span class="lineno"> 5485</span>                                            <span class="comment">// GPTM1 is triggered</span></div>
<div class="line"><a id="l05486" name="l05486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61c028bdfae5c22245bed35661fd07d5"> 5486</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_TB    0x00000008  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05487" name="l05487"></a><span class="lineno"> 5487</span>                                            <span class="comment">// GPTM1 is triggered</span></div>
<div class="line"><a id="l05488" name="l05488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cdc8ecc6c59241320373f88a86dc1af"> 5488</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT1_TATB  0x0000000C  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05489" name="l05489"></a><span class="lineno"> 5489</span>                                            <span class="comment">// and Timer B of GPTM1 is</span></div>
<div class="line"><a id="l05490" name="l05490"></a><span class="lineno"> 5490</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05491" name="l05491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93737e88504e94fe188ba43f95835175"> 5491</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_M     0x00000003  </span><span class="comment">// Synchronize GPTM Timer 0</span></div>
<div class="line"><a id="l05492" name="l05492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2c6eeaa13f38b5f86200ec0bd86d73e"> 5492</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_NONE  0x00000000  </span><span class="comment">// GPTM0 is not affected</span></div>
<div class="line"><a id="l05493" name="l05493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4661853c4226a3d12e07d09a8ffc0b2"> 5493</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_TA    0x00000001  </span><span class="comment">// A timeout event for Timer A of</span></div>
<div class="line"><a id="l05494" name="l05494"></a><span class="lineno"> 5494</span>                                            <span class="comment">// GPTM0 is triggered</span></div>
<div class="line"><a id="l05495" name="l05495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98425131ca28fb64e90fff7dd8feb507"> 5495</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_TB    0x00000002  </span><span class="comment">// A timeout event for Timer B of</span></div>
<div class="line"><a id="l05496" name="l05496"></a><span class="lineno"> 5496</span>                                            <span class="comment">// GPTM0 is triggered</span></div>
<div class="line"><a id="l05497" name="l05497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1a251427fd8dc0fcf4555a10d6394d0"> 5497</a></span><span class="preprocessor">#define TIMER_SYNC_SYNCT0_TATB  0x00000003  </span><span class="comment">// A timeout event for both Timer A</span></div>
<div class="line"><a id="l05498" name="l05498"></a><span class="lineno"> 5498</span>                                            <span class="comment">// and Timer B of GPTM0 is</span></div>
<div class="line"><a id="l05499" name="l05499"></a><span class="lineno"> 5499</span>                                            <span class="comment">// triggered</span></div>
<div class="line"><a id="l05500" name="l05500"></a><span class="lineno"> 5500</span> </div>
<div class="line"><a id="l05501" name="l05501"></a><span class="lineno"> 5501</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05502" name="l05502"></a><span class="lineno"> 5502</span><span class="comment">//</span></div>
<div class="line"><a id="l05503" name="l05503"></a><span class="lineno"> 5503</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_IMR register.</span></div>
<div class="line"><a id="l05504" name="l05504"></a><span class="lineno"> 5504</span><span class="comment">//</span></div>
<div class="line"><a id="l05505" name="l05505"></a><span class="lineno"> 5505</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05506" name="l05506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fdec8c131d3c3c4df34ff9c686e3626"> 5506</a></span><span class="preprocessor">#define TIMER_IMR_DMABIM        0x00002000  </span><span class="comment">// GPTM Timer B DMA Done Interrupt</span></div>
<div class="line"><a id="l05507" name="l05507"></a><span class="lineno"> 5507</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05508" name="l05508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad514f3f7f4bf1f513faf73688c12c7e3"> 5508</a></span><span class="preprocessor">#define TIMER_IMR_TBMIM         0x00000800  </span><span class="comment">// GPTM Timer B Match Interrupt</span></div>
<div class="line"><a id="l05509" name="l05509"></a><span class="lineno"> 5509</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05510" name="l05510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0991c1c682b63768020c92b08ebfdfa"> 5510</a></span><span class="preprocessor">#define TIMER_IMR_CBEIM         0x00000400  </span><span class="comment">// GPTM Timer B Capture Mode Event</span></div>
<div class="line"><a id="l05511" name="l05511"></a><span class="lineno"> 5511</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l05512" name="l05512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8299ca39d9a2915d826743a5444d103"> 5512</a></span><span class="preprocessor">#define TIMER_IMR_CBMIM         0x00000200  </span><span class="comment">// GPTM Timer B Capture Mode Match</span></div>
<div class="line"><a id="l05513" name="l05513"></a><span class="lineno"> 5513</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l05514" name="l05514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa919648cd8f39255a831ab77cac502a7"> 5514</a></span><span class="preprocessor">#define TIMER_IMR_TBTOIM        0x00000100  </span><span class="comment">// GPTM Timer B Time-Out Interrupt</span></div>
<div class="line"><a id="l05515" name="l05515"></a><span class="lineno"> 5515</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05516" name="l05516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5019a8f50dd12229298f9de80dd82d8"> 5516</a></span><span class="preprocessor">#define TIMER_IMR_DMAAIM        0x00000020  </span><span class="comment">// GPTM Timer A DMA Done Interrupt</span></div>
<div class="line"><a id="l05517" name="l05517"></a><span class="lineno"> 5517</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05518" name="l05518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae85a39d247570b908403b4f027ee07a1"> 5518</a></span><span class="preprocessor">#define TIMER_IMR_TAMIM         0x00000010  </span><span class="comment">// GPTM Timer A Match Interrupt</span></div>
<div class="line"><a id="l05519" name="l05519"></a><span class="lineno"> 5519</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05520" name="l05520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeeba112bbc156f7d13b25cdaf520ad7"> 5520</a></span><span class="preprocessor">#define TIMER_IMR_RTCIM         0x00000008  </span><span class="comment">// GPTM RTC Interrupt Mask</span></div>
<div class="line"><a id="l05521" name="l05521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae79e4700fe8142df815d32dbf1ee6fd7"> 5521</a></span><span class="preprocessor">#define TIMER_IMR_CAEIM         0x00000004  </span><span class="comment">// GPTM Timer A Capture Mode Event</span></div>
<div class="line"><a id="l05522" name="l05522"></a><span class="lineno"> 5522</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l05523" name="l05523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79a6c9a620f8237927f0c1ee7d59154e"> 5523</a></span><span class="preprocessor">#define TIMER_IMR_CAMIM         0x00000002  </span><span class="comment">// GPTM Timer A Capture Mode Match</span></div>
<div class="line"><a id="l05524" name="l05524"></a><span class="lineno"> 5524</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l05525" name="l05525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1875d9b69077db893db75f87ed620cf"> 5525</a></span><span class="preprocessor">#define TIMER_IMR_TATOIM        0x00000001  </span><span class="comment">// GPTM Timer A Time-Out Interrupt</span></div>
<div class="line"><a id="l05526" name="l05526"></a><span class="lineno"> 5526</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l05527" name="l05527"></a><span class="lineno"> 5527</span> </div>
<div class="line"><a id="l05528" name="l05528"></a><span class="lineno"> 5528</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05529" name="l05529"></a><span class="lineno"> 5529</span><span class="comment">//</span></div>
<div class="line"><a id="l05530" name="l05530"></a><span class="lineno"> 5530</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_RIS register.</span></div>
<div class="line"><a id="l05531" name="l05531"></a><span class="lineno"> 5531</span><span class="comment">//</span></div>
<div class="line"><a id="l05532" name="l05532"></a><span class="lineno"> 5532</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05533" name="l05533"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0efc69c13041cfb0b3aaadda5894199e"> 5533</a></span><span class="preprocessor">#define TIMER_RIS_DMABRIS       0x00002000  </span><span class="comment">// GPTM Timer B DMA Done Raw</span></div>
<div class="line"><a id="l05534" name="l05534"></a><span class="lineno"> 5534</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l05535" name="l05535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99f3b3e0f474395e41c99164a9876c23"> 5535</a></span><span class="preprocessor">#define TIMER_RIS_TBMRIS        0x00000800  </span><span class="comment">// GPTM Timer B Match Raw Interrupt</span></div>
<div class="line"><a id="l05536" name="l05536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4165af49a3cecaaa1d4fb9c623ed2fe9"> 5536</a></span><span class="preprocessor">#define TIMER_RIS_CBERIS        0x00000400  </span><span class="comment">// GPTM Timer B Capture Mode Event</span></div>
<div class="line"><a id="l05537" name="l05537"></a><span class="lineno"> 5537</span>                                            <span class="comment">// Raw Interrupt</span></div>
<div class="line"><a id="l05538" name="l05538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d61df0a4f10c633214106ab45c31563"> 5538</a></span><span class="preprocessor">#define TIMER_RIS_CBMRIS        0x00000200  </span><span class="comment">// GPTM Timer B Capture Mode Match</span></div>
<div class="line"><a id="l05539" name="l05539"></a><span class="lineno"> 5539</span>                                            <span class="comment">// Raw Interrupt</span></div>
<div class="line"><a id="l05540" name="l05540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3e1472834b4ab9766f34ec108b6a97f"> 5540</a></span><span class="preprocessor">#define TIMER_RIS_TBTORIS       0x00000100  </span><span class="comment">// GPTM Timer B Time-Out Raw</span></div>
<div class="line"><a id="l05541" name="l05541"></a><span class="lineno"> 5541</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05542" name="l05542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbdb12129b4113b5ef9365ace7564b3c"> 5542</a></span><span class="preprocessor">#define TIMER_RIS_DMAARIS       0x00000020  </span><span class="comment">// GPTM Timer A DMA Done Raw</span></div>
<div class="line"><a id="l05543" name="l05543"></a><span class="lineno"> 5543</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l05544" name="l05544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3607164bb982e341f7b0e41456aacb04"> 5544</a></span><span class="preprocessor">#define TIMER_RIS_TAMRIS        0x00000010  </span><span class="comment">// GPTM Timer A Match Raw Interrupt</span></div>
<div class="line"><a id="l05545" name="l05545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c472cf72006dc4df1d2a564b6aa8d34"> 5545</a></span><span class="preprocessor">#define TIMER_RIS_RTCRIS        0x00000008  </span><span class="comment">// GPTM RTC Raw Interrupt</span></div>
<div class="line"><a id="l05546" name="l05546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9bf3dcbb3821f86319c48d843a3517d"> 5546</a></span><span class="preprocessor">#define TIMER_RIS_CAERIS        0x00000004  </span><span class="comment">// GPTM Timer A Capture Mode Event</span></div>
<div class="line"><a id="l05547" name="l05547"></a><span class="lineno"> 5547</span>                                            <span class="comment">// Raw Interrupt</span></div>
<div class="line"><a id="l05548" name="l05548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20331393de7e546a9a6c9351385eee05"> 5548</a></span><span class="preprocessor">#define TIMER_RIS_CAMRIS        0x00000002  </span><span class="comment">// GPTM Timer A Capture Mode Match</span></div>
<div class="line"><a id="l05549" name="l05549"></a><span class="lineno"> 5549</span>                                            <span class="comment">// Raw Interrupt</span></div>
<div class="line"><a id="l05550" name="l05550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d459d1908d93fb784568bae2eca6acd"> 5550</a></span><span class="preprocessor">#define TIMER_RIS_TATORIS       0x00000001  </span><span class="comment">// GPTM Timer A Time-Out Raw</span></div>
<div class="line"><a id="l05551" name="l05551"></a><span class="lineno"> 5551</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05552" name="l05552"></a><span class="lineno"> 5552</span> </div>
<div class="line"><a id="l05553" name="l05553"></a><span class="lineno"> 5553</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05554" name="l05554"></a><span class="lineno"> 5554</span><span class="comment">//</span></div>
<div class="line"><a id="l05555" name="l05555"></a><span class="lineno"> 5555</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_MIS register.</span></div>
<div class="line"><a id="l05556" name="l05556"></a><span class="lineno"> 5556</span><span class="comment">//</span></div>
<div class="line"><a id="l05557" name="l05557"></a><span class="lineno"> 5557</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05558" name="l05558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03a783d57240f545bac0ec60be72de8b"> 5558</a></span><span class="preprocessor">#define TIMER_MIS_DMABMIS       0x00002000  </span><span class="comment">// GPTM Timer B DMA Done Masked</span></div>
<div class="line"><a id="l05559" name="l05559"></a><span class="lineno"> 5559</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05560" name="l05560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9afd06b87fe86c2a5b19c5fbcb5860a2"> 5560</a></span><span class="preprocessor">#define TIMER_MIS_TBMMIS        0x00000800  </span><span class="comment">// GPTM Timer B Match Masked</span></div>
<div class="line"><a id="l05561" name="l05561"></a><span class="lineno"> 5561</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05562" name="l05562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a778cb5235c3dfa4f5e2d7abe5770244a"> 5562</a></span><span class="preprocessor">#define TIMER_MIS_CBEMIS        0x00000400  </span><span class="comment">// GPTM Timer B Capture Mode Event</span></div>
<div class="line"><a id="l05563" name="l05563"></a><span class="lineno"> 5563</span>                                            <span class="comment">// Masked Interrupt</span></div>
<div class="line"><a id="l05564" name="l05564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66374388169a6cec5bea26d83da852f9"> 5564</a></span><span class="preprocessor">#define TIMER_MIS_CBMMIS        0x00000200  </span><span class="comment">// GPTM Timer B Capture Mode Match</span></div>
<div class="line"><a id="l05565" name="l05565"></a><span class="lineno"> 5565</span>                                            <span class="comment">// Masked Interrupt</span></div>
<div class="line"><a id="l05566" name="l05566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add38253f3a073f011e96d189fd4f2776"> 5566</a></span><span class="preprocessor">#define TIMER_MIS_TBTOMIS       0x00000100  </span><span class="comment">// GPTM Timer B Time-Out Masked</span></div>
<div class="line"><a id="l05567" name="l05567"></a><span class="lineno"> 5567</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05568" name="l05568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0261a5a066e7d3b83be54f1478fbe45"> 5568</a></span><span class="preprocessor">#define TIMER_MIS_DMAAMIS       0x00000020  </span><span class="comment">// GPTM Timer A DMA Done Masked</span></div>
<div class="line"><a id="l05569" name="l05569"></a><span class="lineno"> 5569</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05570" name="l05570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfff92b06748394b2430255bdcc8e64b"> 5570</a></span><span class="preprocessor">#define TIMER_MIS_TAMMIS        0x00000010  </span><span class="comment">// GPTM Timer A Match Masked</span></div>
<div class="line"><a id="l05571" name="l05571"></a><span class="lineno"> 5571</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05572" name="l05572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b99f7653d96eaf4c407c7b7995e2f34"> 5572</a></span><span class="preprocessor">#define TIMER_MIS_RTCMIS        0x00000008  </span><span class="comment">// GPTM RTC Masked Interrupt</span></div>
<div class="line"><a id="l05573" name="l05573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f007909bebf96a082877ccf3a870bdb"> 5573</a></span><span class="preprocessor">#define TIMER_MIS_CAEMIS        0x00000004  </span><span class="comment">// GPTM Timer A Capture Mode Event</span></div>
<div class="line"><a id="l05574" name="l05574"></a><span class="lineno"> 5574</span>                                            <span class="comment">// Masked Interrupt</span></div>
<div class="line"><a id="l05575" name="l05575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecfa9e5e8d208d6483c6dbb827baa83e"> 5575</a></span><span class="preprocessor">#define TIMER_MIS_CAMMIS        0x00000002  </span><span class="comment">// GPTM Timer A Capture Mode Match</span></div>
<div class="line"><a id="l05576" name="l05576"></a><span class="lineno"> 5576</span>                                            <span class="comment">// Masked Interrupt</span></div>
<div class="line"><a id="l05577" name="l05577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15d2280b5a2e3abd88411055faf8389b"> 5577</a></span><span class="preprocessor">#define TIMER_MIS_TATOMIS       0x00000001  </span><span class="comment">// GPTM Timer A Time-Out Masked</span></div>
<div class="line"><a id="l05578" name="l05578"></a><span class="lineno"> 5578</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05579" name="l05579"></a><span class="lineno"> 5579</span> </div>
<div class="line"><a id="l05580" name="l05580"></a><span class="lineno"> 5580</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05581" name="l05581"></a><span class="lineno"> 5581</span><span class="comment">//</span></div>
<div class="line"><a id="l05582" name="l05582"></a><span class="lineno"> 5582</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_ICR register.</span></div>
<div class="line"><a id="l05583" name="l05583"></a><span class="lineno"> 5583</span><span class="comment">//</span></div>
<div class="line"><a id="l05584" name="l05584"></a><span class="lineno"> 5584</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05585" name="l05585"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af37d1a4b7f1dc3d51495de56a2f16013"> 5585</a></span><span class="preprocessor">#define TIMER_ICR_DMABINT       0x00002000  </span><span class="comment">// GPTM Timer B DMA Done Interrupt</span></div>
<div class="line"><a id="l05586" name="l05586"></a><span class="lineno"> 5586</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05587" name="l05587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0fe208e7b8c5cf487c12d215506ac47"> 5587</a></span><span class="preprocessor">#define TIMER_ICR_TBMCINT       0x00000800  </span><span class="comment">// GPTM Timer B Match Interrupt</span></div>
<div class="line"><a id="l05588" name="l05588"></a><span class="lineno"> 5588</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05589" name="l05589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6136e970ff9fc68e22d65a08e6012860"> 5589</a></span><span class="preprocessor">#define TIMER_ICR_CBECINT       0x00000400  </span><span class="comment">// GPTM Timer B Capture Mode Event</span></div>
<div class="line"><a id="l05590" name="l05590"></a><span class="lineno"> 5590</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l05591" name="l05591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae2145135fa8145383d936a20e07b84b"> 5591</a></span><span class="preprocessor">#define TIMER_ICR_CBMCINT       0x00000200  </span><span class="comment">// GPTM Timer B Capture Mode Match</span></div>
<div class="line"><a id="l05592" name="l05592"></a><span class="lineno"> 5592</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l05593" name="l05593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2f3516cb992069b4bb7476e8eac6237"> 5593</a></span><span class="preprocessor">#define TIMER_ICR_TBTOCINT      0x00000100  </span><span class="comment">// GPTM Timer B Time-Out Interrupt</span></div>
<div class="line"><a id="l05594" name="l05594"></a><span class="lineno"> 5594</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05595" name="l05595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad859a9d2314f2f9df621ccce6547cfb4"> 5595</a></span><span class="preprocessor">#define TIMER_ICR_DMAAINT       0x00000020  </span><span class="comment">// GPTM Timer A DMA Done Interrupt</span></div>
<div class="line"><a id="l05596" name="l05596"></a><span class="lineno"> 5596</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05597" name="l05597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81258756cc22562a25e6f6869493f1fe"> 5597</a></span><span class="preprocessor">#define TIMER_ICR_TAMCINT       0x00000010  </span><span class="comment">// GPTM Timer A Match Interrupt</span></div>
<div class="line"><a id="l05598" name="l05598"></a><span class="lineno"> 5598</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05599" name="l05599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6cf8064ee7c75ebc036edb6982b3f95"> 5599</a></span><span class="preprocessor">#define TIMER_ICR_RTCCINT       0x00000008  </span><span class="comment">// GPTM RTC Interrupt Clear</span></div>
<div class="line"><a id="l05600" name="l05600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa88f421af5d1ee92eecf94cd04f48003"> 5600</a></span><span class="preprocessor">#define TIMER_ICR_CAECINT       0x00000004  </span><span class="comment">// GPTM Timer A Capture Mode Event</span></div>
<div class="line"><a id="l05601" name="l05601"></a><span class="lineno"> 5601</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l05602" name="l05602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f439d7a08d52a0d42a51d9ef19169ef"> 5602</a></span><span class="preprocessor">#define TIMER_ICR_CAMCINT       0x00000002  </span><span class="comment">// GPTM Timer A Capture Mode Match</span></div>
<div class="line"><a id="l05603" name="l05603"></a><span class="lineno"> 5603</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l05604" name="l05604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac068c69e284d41f056651800a83ccf01"> 5604</a></span><span class="preprocessor">#define TIMER_ICR_TATOCINT      0x00000001  </span><span class="comment">// GPTM Timer A Time-Out Raw</span></div>
<div class="line"><a id="l05605" name="l05605"></a><span class="lineno"> 5605</span>                                            <span class="comment">// Interrupt</span></div>
<div class="line"><a id="l05606" name="l05606"></a><span class="lineno"> 5606</span> </div>
<div class="line"><a id="l05607" name="l05607"></a><span class="lineno"> 5607</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05608" name="l05608"></a><span class="lineno"> 5608</span><span class="comment">//</span></div>
<div class="line"><a id="l05609" name="l05609"></a><span class="lineno"> 5609</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAILR register.</span></div>
<div class="line"><a id="l05610" name="l05610"></a><span class="lineno"> 5610</span><span class="comment">//</span></div>
<div class="line"><a id="l05611" name="l05611"></a><span class="lineno"> 5611</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05612" name="l05612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af29b1540e485f7cd18291f6e45fe94a7"> 5612</a></span><span class="preprocessor">#define TIMER_TAILR_M           0xFFFFFFFF  </span><span class="comment">// GPTM Timer A Interval Load</span></div>
<div class="line"><a id="l05613" name="l05613"></a><span class="lineno"> 5613</span>                                            <span class="comment">// Register</span></div>
<div class="line"><a id="l05614" name="l05614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88186f48f6fbd26a54c8caa67c5aedee"> 5614</a></span><span class="preprocessor">#define TIMER_TAILR_S           0</span></div>
<div class="line"><a id="l05615" name="l05615"></a><span class="lineno"> 5615</span> </div>
<div class="line"><a id="l05616" name="l05616"></a><span class="lineno"> 5616</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05617" name="l05617"></a><span class="lineno"> 5617</span><span class="comment">//</span></div>
<div class="line"><a id="l05618" name="l05618"></a><span class="lineno"> 5618</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBILR register.</span></div>
<div class="line"><a id="l05619" name="l05619"></a><span class="lineno"> 5619</span><span class="comment">//</span></div>
<div class="line"><a id="l05620" name="l05620"></a><span class="lineno"> 5620</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05621" name="l05621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3aa6716fbc89e50aec107e1d12ca3be"> 5621</a></span><span class="preprocessor">#define TIMER_TBILR_M           0xFFFFFFFF  </span><span class="comment">// GPTM Timer B Interval Load</span></div>
<div class="line"><a id="l05622" name="l05622"></a><span class="lineno"> 5622</span>                                            <span class="comment">// Register</span></div>
<div class="line"><a id="l05623" name="l05623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b1b6db64788d40026125daacfa04c96"> 5623</a></span><span class="preprocessor">#define TIMER_TBILR_S           0</span></div>
<div class="line"><a id="l05624" name="l05624"></a><span class="lineno"> 5624</span> </div>
<div class="line"><a id="l05625" name="l05625"></a><span class="lineno"> 5625</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05626" name="l05626"></a><span class="lineno"> 5626</span><span class="comment">//</span></div>
<div class="line"><a id="l05627" name="l05627"></a><span class="lineno"> 5627</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAMATCHR</span></div>
<div class="line"><a id="l05628" name="l05628"></a><span class="lineno"> 5628</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05629" name="l05629"></a><span class="lineno"> 5629</span><span class="comment">//</span></div>
<div class="line"><a id="l05630" name="l05630"></a><span class="lineno"> 5630</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05631" name="l05631"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a737b737dc719942fa8bb426186836de4"> 5631</a></span><span class="preprocessor">#define TIMER_TAMATCHR_TAMR_M   0xFFFFFFFF  </span><span class="comment">// GPTM Timer A Match Register</span></div>
<div class="line"><a id="l05632" name="l05632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f9eabadc9fec9b4c843265f14905c00"> 5632</a></span><span class="preprocessor">#define TIMER_TAMATCHR_TAMR_S   0</span></div>
<div class="line"><a id="l05633" name="l05633"></a><span class="lineno"> 5633</span> </div>
<div class="line"><a id="l05634" name="l05634"></a><span class="lineno"> 5634</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05635" name="l05635"></a><span class="lineno"> 5635</span><span class="comment">//</span></div>
<div class="line"><a id="l05636" name="l05636"></a><span class="lineno"> 5636</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBMATCHR</span></div>
<div class="line"><a id="l05637" name="l05637"></a><span class="lineno"> 5637</span><span class="comment">// register.</span></div>
<div class="line"><a id="l05638" name="l05638"></a><span class="lineno"> 5638</span><span class="comment">//</span></div>
<div class="line"><a id="l05639" name="l05639"></a><span class="lineno"> 5639</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05640" name="l05640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a486b18fc49bbe592a1caf9f01a5544ef"> 5640</a></span><span class="preprocessor">#define TIMER_TBMATCHR_TBMR_M   0xFFFFFFFF  </span><span class="comment">// GPTM Timer B Match Register</span></div>
<div class="line"><a id="l05641" name="l05641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50522e96f3c37bf793346ff23bf4abfb"> 5641</a></span><span class="preprocessor">#define TIMER_TBMATCHR_TBMR_S   0</span></div>
<div class="line"><a id="l05642" name="l05642"></a><span class="lineno"> 5642</span> </div>
<div class="line"><a id="l05643" name="l05643"></a><span class="lineno"> 5643</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05644" name="l05644"></a><span class="lineno"> 5644</span><span class="comment">//</span></div>
<div class="line"><a id="l05645" name="l05645"></a><span class="lineno"> 5645</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPR register.</span></div>
<div class="line"><a id="l05646" name="l05646"></a><span class="lineno"> 5646</span><span class="comment">//</span></div>
<div class="line"><a id="l05647" name="l05647"></a><span class="lineno"> 5647</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05648" name="l05648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fbc1d948f00a01286f3ba29e8ce35c6"> 5648</a></span><span class="preprocessor">#define TIMER_TAPR_TAPSR_M      0x000000FF  </span><span class="comment">// GPTM Timer A Prescale</span></div>
<div class="line"><a id="l05649" name="l05649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a221c0bc1c1f80abaebbe2fd9f0e0f169"> 5649</a></span><span class="preprocessor">#define TIMER_TAPR_TAPSR_S      0</span></div>
<div class="line"><a id="l05650" name="l05650"></a><span class="lineno"> 5650</span> </div>
<div class="line"><a id="l05651" name="l05651"></a><span class="lineno"> 5651</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05652" name="l05652"></a><span class="lineno"> 5652</span><span class="comment">//</span></div>
<div class="line"><a id="l05653" name="l05653"></a><span class="lineno"> 5653</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPR register.</span></div>
<div class="line"><a id="l05654" name="l05654"></a><span class="lineno"> 5654</span><span class="comment">//</span></div>
<div class="line"><a id="l05655" name="l05655"></a><span class="lineno"> 5655</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05656" name="l05656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7159a0e52bb18297254d72e49e665eac"> 5656</a></span><span class="preprocessor">#define TIMER_TBPR_TBPSR_M      0x000000FF  </span><span class="comment">// GPTM Timer B Prescale</span></div>
<div class="line"><a id="l05657" name="l05657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa92ce5a871f30e05613fcda22e21eec0"> 5657</a></span><span class="preprocessor">#define TIMER_TBPR_TBPSR_S      0</span></div>
<div class="line"><a id="l05658" name="l05658"></a><span class="lineno"> 5658</span> </div>
<div class="line"><a id="l05659" name="l05659"></a><span class="lineno"> 5659</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05660" name="l05660"></a><span class="lineno"> 5660</span><span class="comment">//</span></div>
<div class="line"><a id="l05661" name="l05661"></a><span class="lineno"> 5661</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPMR register.</span></div>
<div class="line"><a id="l05662" name="l05662"></a><span class="lineno"> 5662</span><span class="comment">//</span></div>
<div class="line"><a id="l05663" name="l05663"></a><span class="lineno"> 5663</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05664" name="l05664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a4127d38872793d9a45c35edfbe467c"> 5664</a></span><span class="preprocessor">#define TIMER_TAPMR_TAPSMR_M    0x000000FF  </span><span class="comment">// GPTM TimerA Prescale Match</span></div>
<div class="line"><a id="l05665" name="l05665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2279acc9059c5451d18e364f77e6812a"> 5665</a></span><span class="preprocessor">#define TIMER_TAPMR_TAPSMR_S    0</span></div>
<div class="line"><a id="l05666" name="l05666"></a><span class="lineno"> 5666</span> </div>
<div class="line"><a id="l05667" name="l05667"></a><span class="lineno"> 5667</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05668" name="l05668"></a><span class="lineno"> 5668</span><span class="comment">//</span></div>
<div class="line"><a id="l05669" name="l05669"></a><span class="lineno"> 5669</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPMR register.</span></div>
<div class="line"><a id="l05670" name="l05670"></a><span class="lineno"> 5670</span><span class="comment">//</span></div>
<div class="line"><a id="l05671" name="l05671"></a><span class="lineno"> 5671</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05672" name="l05672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f4dd33d3fa991baebbccb4d843d91a1"> 5672</a></span><span class="preprocessor">#define TIMER_TBPMR_TBPSMR_M    0x000000FF  </span><span class="comment">// GPTM TimerB Prescale Match</span></div>
<div class="line"><a id="l05673" name="l05673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1ae13ae71b05e358e7c3aab2c80950c"> 5673</a></span><span class="preprocessor">#define TIMER_TBPMR_TBPSMR_S    0</span></div>
<div class="line"><a id="l05674" name="l05674"></a><span class="lineno"> 5674</span> </div>
<div class="line"><a id="l05675" name="l05675"></a><span class="lineno"> 5675</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05676" name="l05676"></a><span class="lineno"> 5676</span><span class="comment">//</span></div>
<div class="line"><a id="l05677" name="l05677"></a><span class="lineno"> 5677</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAR register.</span></div>
<div class="line"><a id="l05678" name="l05678"></a><span class="lineno"> 5678</span><span class="comment">//</span></div>
<div class="line"><a id="l05679" name="l05679"></a><span class="lineno"> 5679</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05680" name="l05680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55e5dffdd4dd3de36622e8bc9682bf40"> 5680</a></span><span class="preprocessor">#define TIMER_TAR_M             0xFFFFFFFF  </span><span class="comment">// GPTM Timer A Register</span></div>
<div class="line"><a id="l05681" name="l05681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ac644fdbc05a732e8020a4f73785e1e"> 5681</a></span><span class="preprocessor">#define TIMER_TAR_S             0</span></div>
<div class="line"><a id="l05682" name="l05682"></a><span class="lineno"> 5682</span> </div>
<div class="line"><a id="l05683" name="l05683"></a><span class="lineno"> 5683</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05684" name="l05684"></a><span class="lineno"> 5684</span><span class="comment">//</span></div>
<div class="line"><a id="l05685" name="l05685"></a><span class="lineno"> 5685</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBR register.</span></div>
<div class="line"><a id="l05686" name="l05686"></a><span class="lineno"> 5686</span><span class="comment">//</span></div>
<div class="line"><a id="l05687" name="l05687"></a><span class="lineno"> 5687</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05688" name="l05688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea9c74f7d5bc8d1b7c5c82c011d1f395"> 5688</a></span><span class="preprocessor">#define TIMER_TBR_M             0xFFFFFFFF  </span><span class="comment">// GPTM Timer B Register</span></div>
<div class="line"><a id="l05689" name="l05689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4e9c802fc984cbe8d183b789943ad47"> 5689</a></span><span class="preprocessor">#define TIMER_TBR_S             0</span></div>
<div class="line"><a id="l05690" name="l05690"></a><span class="lineno"> 5690</span> </div>
<div class="line"><a id="l05691" name="l05691"></a><span class="lineno"> 5691</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05692" name="l05692"></a><span class="lineno"> 5692</span><span class="comment">//</span></div>
<div class="line"><a id="l05693" name="l05693"></a><span class="lineno"> 5693</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAV register.</span></div>
<div class="line"><a id="l05694" name="l05694"></a><span class="lineno"> 5694</span><span class="comment">//</span></div>
<div class="line"><a id="l05695" name="l05695"></a><span class="lineno"> 5695</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05696" name="l05696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cee2fd04a8d933be9c6e984ba353eaf"> 5696</a></span><span class="preprocessor">#define TIMER_TAV_M             0xFFFFFFFF  </span><span class="comment">// GPTM Timer A Value</span></div>
<div class="line"><a id="l05697" name="l05697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4b752696688fbd4e6d66e858cace92b"> 5697</a></span><span class="preprocessor">#define TIMER_TAV_S             0</span></div>
<div class="line"><a id="l05698" name="l05698"></a><span class="lineno"> 5698</span> </div>
<div class="line"><a id="l05699" name="l05699"></a><span class="lineno"> 5699</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05700" name="l05700"></a><span class="lineno"> 5700</span><span class="comment">//</span></div>
<div class="line"><a id="l05701" name="l05701"></a><span class="lineno"> 5701</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBV register.</span></div>
<div class="line"><a id="l05702" name="l05702"></a><span class="lineno"> 5702</span><span class="comment">//</span></div>
<div class="line"><a id="l05703" name="l05703"></a><span class="lineno"> 5703</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05704" name="l05704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aced23cd6a993f36df2b2d3587b5176fd"> 5704</a></span><span class="preprocessor">#define TIMER_TBV_M             0xFFFFFFFF  </span><span class="comment">// GPTM Timer B Value</span></div>
<div class="line"><a id="l05705" name="l05705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab99c13a84274243ebfd172f81e7b5263"> 5705</a></span><span class="preprocessor">#define TIMER_TBV_S             0</span></div>
<div class="line"><a id="l05706" name="l05706"></a><span class="lineno"> 5706</span> </div>
<div class="line"><a id="l05707" name="l05707"></a><span class="lineno"> 5707</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05708" name="l05708"></a><span class="lineno"> 5708</span><span class="comment">//</span></div>
<div class="line"><a id="l05709" name="l05709"></a><span class="lineno"> 5709</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_RTCPD register.</span></div>
<div class="line"><a id="l05710" name="l05710"></a><span class="lineno"> 5710</span><span class="comment">//</span></div>
<div class="line"><a id="l05711" name="l05711"></a><span class="lineno"> 5711</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05712" name="l05712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57349228563c45304a25cfe8968fa6e0"> 5712</a></span><span class="preprocessor">#define TIMER_RTCPD_RTCPD_M     0x0000FFFF  </span><span class="comment">// RTC Predivide Counter Value</span></div>
<div class="line"><a id="l05713" name="l05713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb707b4e194f4f54ad0778807c3feb3d"> 5713</a></span><span class="preprocessor">#define TIMER_RTCPD_RTCPD_S     0</span></div>
<div class="line"><a id="l05714" name="l05714"></a><span class="lineno"> 5714</span> </div>
<div class="line"><a id="l05715" name="l05715"></a><span class="lineno"> 5715</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05716" name="l05716"></a><span class="lineno"> 5716</span><span class="comment">//</span></div>
<div class="line"><a id="l05717" name="l05717"></a><span class="lineno"> 5717</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TAPS register.</span></div>
<div class="line"><a id="l05718" name="l05718"></a><span class="lineno"> 5718</span><span class="comment">//</span></div>
<div class="line"><a id="l05719" name="l05719"></a><span class="lineno"> 5719</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05720" name="l05720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7d10222662f606e499520bf064e7faf"> 5720</a></span><span class="preprocessor">#define TIMER_TAPS_PSS_M        0x0000FFFF  </span><span class="comment">// GPTM Timer A Prescaler Snapshot</span></div>
<div class="line"><a id="l05721" name="l05721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2116c8aed34e15d3c2d1ced6f06413dd"> 5721</a></span><span class="preprocessor">#define TIMER_TAPS_PSS_S        0</span></div>
<div class="line"><a id="l05722" name="l05722"></a><span class="lineno"> 5722</span> </div>
<div class="line"><a id="l05723" name="l05723"></a><span class="lineno"> 5723</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05724" name="l05724"></a><span class="lineno"> 5724</span><span class="comment">//</span></div>
<div class="line"><a id="l05725" name="l05725"></a><span class="lineno"> 5725</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_TBPS register.</span></div>
<div class="line"><a id="l05726" name="l05726"></a><span class="lineno"> 5726</span><span class="comment">//</span></div>
<div class="line"><a id="l05727" name="l05727"></a><span class="lineno"> 5727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05728" name="l05728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aface60c10b799bdb60fae020844a4cfc"> 5728</a></span><span class="preprocessor">#define TIMER_TBPS_PSS_M        0x0000FFFF  </span><span class="comment">// GPTM Timer A Prescaler Value</span></div>
<div class="line"><a id="l05729" name="l05729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48fe44e823d1b12a446195c7e7dc009e"> 5729</a></span><span class="preprocessor">#define TIMER_TBPS_PSS_S        0</span></div>
<div class="line"><a id="l05730" name="l05730"></a><span class="lineno"> 5730</span> </div>
<div class="line"><a id="l05731" name="l05731"></a><span class="lineno"> 5731</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05732" name="l05732"></a><span class="lineno"> 5732</span><span class="comment">//</span></div>
<div class="line"><a id="l05733" name="l05733"></a><span class="lineno"> 5733</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_DMAEV register.</span></div>
<div class="line"><a id="l05734" name="l05734"></a><span class="lineno"> 5734</span><span class="comment">//</span></div>
<div class="line"><a id="l05735" name="l05735"></a><span class="lineno"> 5735</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05736" name="l05736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca3930367989ca2f12f3dffb79126b53"> 5736</a></span><span class="preprocessor">#define TIMER_DMAEV_TBMDMAEN    0x00000800  </span><span class="comment">// GPTM B Mode Match Event DMA</span></div>
<div class="line"><a id="l05737" name="l05737"></a><span class="lineno"> 5737</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05738" name="l05738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab473d6bd22d1eebbf6d4a9f9fdeade54"> 5738</a></span><span class="preprocessor">#define TIMER_DMAEV_CBEDMAEN    0x00000400  </span><span class="comment">// GPTM B Capture Event DMA Trigger</span></div>
<div class="line"><a id="l05739" name="l05739"></a><span class="lineno"> 5739</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05740" name="l05740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac424cc473da0263ac9195ed3974088e9"> 5740</a></span><span class="preprocessor">#define TIMER_DMAEV_CBMDMAEN    0x00000200  </span><span class="comment">// GPTM B Capture Match Event DMA</span></div>
<div class="line"><a id="l05741" name="l05741"></a><span class="lineno"> 5741</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05742" name="l05742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12a41fd18207e2e71bfdf49e61c16e3e"> 5742</a></span><span class="preprocessor">#define TIMER_DMAEV_TBTODMAEN   0x00000100  </span><span class="comment">// GPTM B Time-Out Event DMA</span></div>
<div class="line"><a id="l05743" name="l05743"></a><span class="lineno"> 5743</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05744" name="l05744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0e1c603da02fef727411900f9596e3c"> 5744</a></span><span class="preprocessor">#define TIMER_DMAEV_TAMDMAEN    0x00000010  </span><span class="comment">// GPTM A Mode Match Event DMA</span></div>
<div class="line"><a id="l05745" name="l05745"></a><span class="lineno"> 5745</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05746" name="l05746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2af4ae1061c36be850e8ba788f3f9ac"> 5746</a></span><span class="preprocessor">#define TIMER_DMAEV_RTCDMAEN    0x00000008  </span><span class="comment">// GPTM A RTC Match Event DMA</span></div>
<div class="line"><a id="l05747" name="l05747"></a><span class="lineno"> 5747</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05748" name="l05748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af592c95eaf48492ecc24ae298acb3dcf"> 5748</a></span><span class="preprocessor">#define TIMER_DMAEV_CAEDMAEN    0x00000004  </span><span class="comment">// GPTM A Capture Event DMA Trigger</span></div>
<div class="line"><a id="l05749" name="l05749"></a><span class="lineno"> 5749</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05750" name="l05750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4279c64319c58d859bf83b48506e1261"> 5750</a></span><span class="preprocessor">#define TIMER_DMAEV_CAMDMAEN    0x00000002  </span><span class="comment">// GPTM A Capture Match Event DMA</span></div>
<div class="line"><a id="l05751" name="l05751"></a><span class="lineno"> 5751</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05752" name="l05752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1808c59bde18ec61eae3e45f035a94e4"> 5752</a></span><span class="preprocessor">#define TIMER_DMAEV_TATODMAEN   0x00000001  </span><span class="comment">// GPTM A Time-Out Event DMA</span></div>
<div class="line"><a id="l05753" name="l05753"></a><span class="lineno"> 5753</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05754" name="l05754"></a><span class="lineno"> 5754</span> </div>
<div class="line"><a id="l05755" name="l05755"></a><span class="lineno"> 5755</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05756" name="l05756"></a><span class="lineno"> 5756</span><span class="comment">//</span></div>
<div class="line"><a id="l05757" name="l05757"></a><span class="lineno"> 5757</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_ADCEV register.</span></div>
<div class="line"><a id="l05758" name="l05758"></a><span class="lineno"> 5758</span><span class="comment">//</span></div>
<div class="line"><a id="l05759" name="l05759"></a><span class="lineno"> 5759</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05760" name="l05760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1da977b3e1e3b54a312e1d5b4ff38f03"> 5760</a></span><span class="preprocessor">#define TIMER_ADCEV_TBMADCEN    0x00000800  </span><span class="comment">// GPTM B Mode Match Event ADC</span></div>
<div class="line"><a id="l05761" name="l05761"></a><span class="lineno"> 5761</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05762" name="l05762"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66f5e2c333137706ddf43b13eec9010f"> 5762</a></span><span class="preprocessor">#define TIMER_ADCEV_CBEADCEN    0x00000400  </span><span class="comment">// GPTM B Capture Event ADC Trigger</span></div>
<div class="line"><a id="l05763" name="l05763"></a><span class="lineno"> 5763</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05764" name="l05764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6427ce7060e149b92f379672062a02c"> 5764</a></span><span class="preprocessor">#define TIMER_ADCEV_CBMADCEN    0x00000200  </span><span class="comment">// GPTM B Capture Match Event ADC</span></div>
<div class="line"><a id="l05765" name="l05765"></a><span class="lineno"> 5765</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05766" name="l05766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4081e7d86858cab75d7a24b2590039e1"> 5766</a></span><span class="preprocessor">#define TIMER_ADCEV_TBTOADCEN   0x00000100  </span><span class="comment">// GPTM B Time-Out Event ADC</span></div>
<div class="line"><a id="l05767" name="l05767"></a><span class="lineno"> 5767</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05768" name="l05768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf357009dc51b34d715eb2404e048b15"> 5768</a></span><span class="preprocessor">#define TIMER_ADCEV_TAMADCEN    0x00000010  </span><span class="comment">// GPTM A Mode Match Event ADC</span></div>
<div class="line"><a id="l05769" name="l05769"></a><span class="lineno"> 5769</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05770" name="l05770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8410c7df0163139d316bf8306042385e"> 5770</a></span><span class="preprocessor">#define TIMER_ADCEV_RTCADCEN    0x00000008  </span><span class="comment">// GPTM RTC Match Event ADC Trigger</span></div>
<div class="line"><a id="l05771" name="l05771"></a><span class="lineno"> 5771</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05772" name="l05772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a77f75eec5f7dc1cb02f8a2914d6bf5"> 5772</a></span><span class="preprocessor">#define TIMER_ADCEV_CAEADCEN    0x00000004  </span><span class="comment">// GPTM A Capture Event ADC Trigger</span></div>
<div class="line"><a id="l05773" name="l05773"></a><span class="lineno"> 5773</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l05774" name="l05774"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af77cbf5e4cb1b1176546e8303a7af659"> 5774</a></span><span class="preprocessor">#define TIMER_ADCEV_CAMADCEN    0x00000002  </span><span class="comment">// GPTM A Capture Match Event ADC</span></div>
<div class="line"><a id="l05775" name="l05775"></a><span class="lineno"> 5775</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05776" name="l05776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb05c905ade27eaa2165a0f42314f76"> 5776</a></span><span class="preprocessor">#define TIMER_ADCEV_TATOADCEN   0x00000001  </span><span class="comment">// GPTM A Time-Out Event ADC</span></div>
<div class="line"><a id="l05777" name="l05777"></a><span class="lineno"> 5777</span>                                            <span class="comment">// Trigger Enable</span></div>
<div class="line"><a id="l05778" name="l05778"></a><span class="lineno"> 5778</span> </div>
<div class="line"><a id="l05779" name="l05779"></a><span class="lineno"> 5779</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05780" name="l05780"></a><span class="lineno"> 5780</span><span class="comment">//</span></div>
<div class="line"><a id="l05781" name="l05781"></a><span class="lineno"> 5781</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_PP register.</span></div>
<div class="line"><a id="l05782" name="l05782"></a><span class="lineno"> 5782</span><span class="comment">//</span></div>
<div class="line"><a id="l05783" name="l05783"></a><span class="lineno"> 5783</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05784" name="l05784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97fce43107201c8255bcd9dd4f560b69"> 5784</a></span><span class="preprocessor">#define TIMER_PP_ALTCLK         0x00000040  </span><span class="comment">// Alternate Clock Source</span></div>
<div class="line"><a id="l05785" name="l05785"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58737c14a62d0d8ef7668dfe42a96c5c"> 5785</a></span><span class="preprocessor">#define TIMER_PP_SYNCCNT        0x00000020  </span><span class="comment">// Synchronize Start</span></div>
<div class="line"><a id="l05786" name="l05786"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0c849b0a67ad491817d96b672e379f9"> 5786</a></span><span class="preprocessor">#define TIMER_PP_CHAIN          0x00000010  </span><span class="comment">// Chain with Other Timers</span></div>
<div class="line"><a id="l05787" name="l05787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a923fc2799ed62178ef53a62500523dc2"> 5787</a></span><span class="preprocessor">#define TIMER_PP_SIZE_M         0x0000000F  </span><span class="comment">// Count Size</span></div>
<div class="line"><a id="l05788" name="l05788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76e49484a1857dcc29ff752e94c38c88"> 5788</a></span><span class="preprocessor">#define TIMER_PP_SIZE_16        0x00000000  </span><span class="comment">// Timer A and Timer B counters are</span></div>
<div class="line"><a id="l05789" name="l05789"></a><span class="lineno"> 5789</span>                                            <span class="comment">// 16 bits each with an 8-bit</span></div>
<div class="line"><a id="l05790" name="l05790"></a><span class="lineno"> 5790</span>                                            <span class="comment">// prescale counter</span></div>
<div class="line"><a id="l05791" name="l05791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf733d45012de427bf9d2b135dbc2955"> 5791</a></span><span class="preprocessor">#define TIMER_PP_SIZE_32        0x00000001  </span><span class="comment">// Timer A and Timer B counters are</span></div>
<div class="line"><a id="l05792" name="l05792"></a><span class="lineno"> 5792</span>                                            <span class="comment">// 32 bits each with a 16-bit</span></div>
<div class="line"><a id="l05793" name="l05793"></a><span class="lineno"> 5793</span>                                            <span class="comment">// prescale counter</span></div>
<div class="line"><a id="l05794" name="l05794"></a><span class="lineno"> 5794</span> </div>
<div class="line"><a id="l05795" name="l05795"></a><span class="lineno"> 5795</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05796" name="l05796"></a><span class="lineno"> 5796</span><span class="comment">//</span></div>
<div class="line"><a id="l05797" name="l05797"></a><span class="lineno"> 5797</span><span class="comment">// The following are defines for the bit fields in the TIMER_O_CC register.</span></div>
<div class="line"><a id="l05798" name="l05798"></a><span class="lineno"> 5798</span><span class="comment">//</span></div>
<div class="line"><a id="l05799" name="l05799"></a><span class="lineno"> 5799</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05800" name="l05800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00a906f8b648898da7895a63683e746f"> 5800</a></span><span class="preprocessor">#define TIMER_CC_ALTCLK         0x00000001  </span><span class="comment">// Alternate Clock Source</span></div>
<div class="line"><a id="l05801" name="l05801"></a><span class="lineno"> 5801</span> </div>
<div class="line"><a id="l05802" name="l05802"></a><span class="lineno"> 5802</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05803" name="l05803"></a><span class="lineno"> 5803</span><span class="comment">//</span></div>
<div class="line"><a id="l05804" name="l05804"></a><span class="lineno"> 5804</span><span class="comment">// The following are defines for the bit fields in the ADC_O_ACTSS register.</span></div>
<div class="line"><a id="l05805" name="l05805"></a><span class="lineno"> 5805</span><span class="comment">//</span></div>
<div class="line"><a id="l05806" name="l05806"></a><span class="lineno"> 5806</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05807" name="l05807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a104dd7eeed4daacccc94e6f59cb572cd"> 5807</a></span><span class="preprocessor">#define ADC_ACTSS_BUSY          0x00010000  </span><span class="comment">// ADC Busy</span></div>
<div class="line"><a id="l05808" name="l05808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affbf2d33a8c2f96946e6e429a6c726ba"> 5808</a></span><span class="preprocessor">#define ADC_ACTSS_ADEN3         0x00000800  </span><span class="comment">// ADC SS3 DMA Enable</span></div>
<div class="line"><a id="l05809" name="l05809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9803231c54b3eb41569dc05d641f95c6"> 5809</a></span><span class="preprocessor">#define ADC_ACTSS_ADEN2         0x00000400  </span><span class="comment">// ADC SS2 DMA Enable</span></div>
<div class="line"><a id="l05810" name="l05810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a496ae7f36dff006e18e6bd734fdc24e6"> 5810</a></span><span class="preprocessor">#define ADC_ACTSS_ADEN1         0x00000200  </span><span class="comment">// ADC SS1 DMA Enable</span></div>
<div class="line"><a id="l05811" name="l05811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95c8989041705aec58d31120631d6caf"> 5811</a></span><span class="preprocessor">#define ADC_ACTSS_ADEN0         0x00000100  </span><span class="comment">// ADC SS1 DMA Enable</span></div>
<div class="line"><a id="l05812" name="l05812"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57501dc5f75a4b7ac67eb93659e8b653"> 5812</a></span><span class="preprocessor">#define ADC_ACTSS_ASEN3         0x00000008  </span><span class="comment">// ADC SS3 Enable</span></div>
<div class="line"><a id="l05813" name="l05813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41315999b15779b7c967f2f97f82f4b6"> 5813</a></span><span class="preprocessor">#define ADC_ACTSS_ASEN2         0x00000004  </span><span class="comment">// ADC SS2 Enable</span></div>
<div class="line"><a id="l05814" name="l05814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf945f2d05c75f74f2b4356cf6a91d6d"> 5814</a></span><span class="preprocessor">#define ADC_ACTSS_ASEN1         0x00000002  </span><span class="comment">// ADC SS1 Enable</span></div>
<div class="line"><a id="l05815" name="l05815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4dbd3f07cab5c54fdd75ba766c6d5572"> 5815</a></span><span class="preprocessor">#define ADC_ACTSS_ASEN0         0x00000001  </span><span class="comment">// ADC SS0 Enable</span></div>
<div class="line"><a id="l05816" name="l05816"></a><span class="lineno"> 5816</span> </div>
<div class="line"><a id="l05817" name="l05817"></a><span class="lineno"> 5817</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05818" name="l05818"></a><span class="lineno"> 5818</span><span class="comment">//</span></div>
<div class="line"><a id="l05819" name="l05819"></a><span class="lineno"> 5819</span><span class="comment">// The following are defines for the bit fields in the ADC_O_RIS register.</span></div>
<div class="line"><a id="l05820" name="l05820"></a><span class="lineno"> 5820</span><span class="comment">//</span></div>
<div class="line"><a id="l05821" name="l05821"></a><span class="lineno"> 5821</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05822" name="l05822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d295a23016df3e7dcc44d6d78e8e872"> 5822</a></span><span class="preprocessor">#define ADC_RIS_INRDC           0x00010000  </span><span class="comment">// Digital Comparator Raw Interrupt</span></div>
<div class="line"><a id="l05823" name="l05823"></a><span class="lineno"> 5823</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l05824" name="l05824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6eac88968253c88df7bd19e641010141"> 5824</a></span><span class="preprocessor">#define ADC_RIS_DMAINR3         0x00000800  </span><span class="comment">// SS3 DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l05825" name="l05825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91e40a876ca9269ef37923fdbdb2778c"> 5825</a></span><span class="preprocessor">#define ADC_RIS_DMAINR2         0x00000400  </span><span class="comment">// SS2 DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l05826" name="l05826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a708db7f52a1585183bf6bd9a3502f7f3"> 5826</a></span><span class="preprocessor">#define ADC_RIS_DMAINR1         0x00000200  </span><span class="comment">// SS1 DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l05827" name="l05827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2abced280af37f682bd8182228c35003"> 5827</a></span><span class="preprocessor">#define ADC_RIS_DMAINR0         0x00000100  </span><span class="comment">// SS0 DMA Raw Interrupt Status</span></div>
<div class="line"><a id="l05828" name="l05828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0d4980ad03a0477f9ab5a19a82f95a4"> 5828</a></span><span class="preprocessor">#define ADC_RIS_INR3            0x00000008  </span><span class="comment">// SS3 Raw Interrupt Status</span></div>
<div class="line"><a id="l05829" name="l05829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa9e94d937dbc117c143c2aafb127359"> 5829</a></span><span class="preprocessor">#define ADC_RIS_INR2            0x00000004  </span><span class="comment">// SS2 Raw Interrupt Status</span></div>
<div class="line"><a id="l05830" name="l05830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afac2fdfe0ea1185dd5f29eb1f2eaf78b"> 5830</a></span><span class="preprocessor">#define ADC_RIS_INR1            0x00000002  </span><span class="comment">// SS1 Raw Interrupt Status</span></div>
<div class="line"><a id="l05831" name="l05831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec2481b9859bb10ecd7004122f378fd0"> 5831</a></span><span class="preprocessor">#define ADC_RIS_INR0            0x00000001  </span><span class="comment">// SS0 Raw Interrupt Status</span></div>
<div class="line"><a id="l05832" name="l05832"></a><span class="lineno"> 5832</span> </div>
<div class="line"><a id="l05833" name="l05833"></a><span class="lineno"> 5833</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05834" name="l05834"></a><span class="lineno"> 5834</span><span class="comment">//</span></div>
<div class="line"><a id="l05835" name="l05835"></a><span class="lineno"> 5835</span><span class="comment">// The following are defines for the bit fields in the ADC_O_IM register.</span></div>
<div class="line"><a id="l05836" name="l05836"></a><span class="lineno"> 5836</span><span class="comment">//</span></div>
<div class="line"><a id="l05837" name="l05837"></a><span class="lineno"> 5837</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05838" name="l05838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a013d9acc90af7479df3016ceb5598423"> 5838</a></span><span class="preprocessor">#define ADC_IM_DCONSS3          0x00080000  </span><span class="comment">// Digital Comparator Interrupt on</span></div>
<div class="line"><a id="l05839" name="l05839"></a><span class="lineno"> 5839</span>                                            <span class="comment">// SS3</span></div>
<div class="line"><a id="l05840" name="l05840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb6ef86d326308c70c14dff5d3395b50"> 5840</a></span><span class="preprocessor">#define ADC_IM_DCONSS2          0x00040000  </span><span class="comment">// Digital Comparator Interrupt on</span></div>
<div class="line"><a id="l05841" name="l05841"></a><span class="lineno"> 5841</span>                                            <span class="comment">// SS2</span></div>
<div class="line"><a id="l05842" name="l05842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9c515d102629e9a96a580df3e19ae27"> 5842</a></span><span class="preprocessor">#define ADC_IM_DCONSS1          0x00020000  </span><span class="comment">// Digital Comparator Interrupt on</span></div>
<div class="line"><a id="l05843" name="l05843"></a><span class="lineno"> 5843</span>                                            <span class="comment">// SS1</span></div>
<div class="line"><a id="l05844" name="l05844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ed6a2b2cf0126ae5f420aaf8e94b940"> 5844</a></span><span class="preprocessor">#define ADC_IM_DCONSS0          0x00010000  </span><span class="comment">// Digital Comparator Interrupt on</span></div>
<div class="line"><a id="l05845" name="l05845"></a><span class="lineno"> 5845</span>                                            <span class="comment">// SS0</span></div>
<div class="line"><a id="l05846" name="l05846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6524b0a1fa4ada2c9e45b5c09786968a"> 5846</a></span><span class="preprocessor">#define ADC_IM_DMAMASK3         0x00000800  </span><span class="comment">// SS3 DMA Interrupt Mask</span></div>
<div class="line"><a id="l05847" name="l05847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23f22e103b5ecc9c06409bc6d186f05b"> 5847</a></span><span class="preprocessor">#define ADC_IM_DMAMASK2         0x00000400  </span><span class="comment">// SS2 DMA Interrupt Mask</span></div>
<div class="line"><a id="l05848" name="l05848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4797ed3faa14c0671e33d6f1f871ae9c"> 5848</a></span><span class="preprocessor">#define ADC_IM_DMAMASK1         0x00000200  </span><span class="comment">// SS1 DMA Interrupt Mask</span></div>
<div class="line"><a id="l05849" name="l05849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbd8e6bee3cc1144f9394c02aa2e1f10"> 5849</a></span><span class="preprocessor">#define ADC_IM_DMAMASK0         0x00000100  </span><span class="comment">// SS0 DMA Interrupt Mask</span></div>
<div class="line"><a id="l05850" name="l05850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05240dedc282984b4ab3628c772529ee"> 5850</a></span><span class="preprocessor">#define ADC_IM_MASK3            0x00000008  </span><span class="comment">// SS3 Interrupt Mask</span></div>
<div class="line"><a id="l05851" name="l05851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f75bc2e0856ee1cc8fd5683e5d42805"> 5851</a></span><span class="preprocessor">#define ADC_IM_MASK2            0x00000004  </span><span class="comment">// SS2 Interrupt Mask</span></div>
<div class="line"><a id="l05852" name="l05852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe2823471d829ca75d381ec2ac9ac19b"> 5852</a></span><span class="preprocessor">#define ADC_IM_MASK1            0x00000002  </span><span class="comment">// SS1 Interrupt Mask</span></div>
<div class="line"><a id="l05853" name="l05853"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa03919c3402de9f11cb8c421e0a259c3"> 5853</a></span><span class="preprocessor">#define ADC_IM_MASK0            0x00000001  </span><span class="comment">// SS0 Interrupt Mask</span></div>
<div class="line"><a id="l05854" name="l05854"></a><span class="lineno"> 5854</span> </div>
<div class="line"><a id="l05855" name="l05855"></a><span class="lineno"> 5855</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05856" name="l05856"></a><span class="lineno"> 5856</span><span class="comment">//</span></div>
<div class="line"><a id="l05857" name="l05857"></a><span class="lineno"> 5857</span><span class="comment">// The following are defines for the bit fields in the ADC_O_ISC register.</span></div>
<div class="line"><a id="l05858" name="l05858"></a><span class="lineno"> 5858</span><span class="comment">//</span></div>
<div class="line"><a id="l05859" name="l05859"></a><span class="lineno"> 5859</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05860" name="l05860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7802e3066406dbfb3b759de974bf8308"> 5860</a></span><span class="preprocessor">#define ADC_ISC_DCINSS3         0x00080000  </span><span class="comment">// Digital Comparator Interrupt</span></div>
<div class="line"><a id="l05861" name="l05861"></a><span class="lineno"> 5861</span>                                            <span class="comment">// Status on SS3</span></div>
<div class="line"><a id="l05862" name="l05862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09ded188c8cf5278149be66019c3f9cc"> 5862</a></span><span class="preprocessor">#define ADC_ISC_DCINSS2         0x00040000  </span><span class="comment">// Digital Comparator Interrupt</span></div>
<div class="line"><a id="l05863" name="l05863"></a><span class="lineno"> 5863</span>                                            <span class="comment">// Status on SS2</span></div>
<div class="line"><a id="l05864" name="l05864"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af270dff6e90c5c021a7a8d083f04b12e"> 5864</a></span><span class="preprocessor">#define ADC_ISC_DCINSS1         0x00020000  </span><span class="comment">// Digital Comparator Interrupt</span></div>
<div class="line"><a id="l05865" name="l05865"></a><span class="lineno"> 5865</span>                                            <span class="comment">// Status on SS1</span></div>
<div class="line"><a id="l05866" name="l05866"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c4d152f4061e163c045bd9224e64544"> 5866</a></span><span class="preprocessor">#define ADC_ISC_DCINSS0         0x00010000  </span><span class="comment">// Digital Comparator Interrupt</span></div>
<div class="line"><a id="l05867" name="l05867"></a><span class="lineno"> 5867</span>                                            <span class="comment">// Status on SS0</span></div>
<div class="line"><a id="l05868" name="l05868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d28f359378848116e4492182b850deb"> 5868</a></span><span class="preprocessor">#define ADC_ISC_DMAIN3          0x00000800  </span><span class="comment">// SS3 DMA Interrupt Status and</span></div>
<div class="line"><a id="l05869" name="l05869"></a><span class="lineno"> 5869</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05870" name="l05870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a348b3742a35fbd977d626e4ba6a4dfaa"> 5870</a></span><span class="preprocessor">#define ADC_ISC_DMAIN2          0x00000400  </span><span class="comment">// SS2 DMA Interrupt Status and</span></div>
<div class="line"><a id="l05871" name="l05871"></a><span class="lineno"> 5871</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05872" name="l05872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9d0be0bb3cb17867f880143c250f9da"> 5872</a></span><span class="preprocessor">#define ADC_ISC_DMAIN1          0x00000200  </span><span class="comment">// SS1 DMA Interrupt Status and</span></div>
<div class="line"><a id="l05873" name="l05873"></a><span class="lineno"> 5873</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05874" name="l05874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41f634a46211218e10a5f3e878c04ad1"> 5874</a></span><span class="preprocessor">#define ADC_ISC_DMAIN0          0x00000100  </span><span class="comment">// SS0 DMA Interrupt Status and</span></div>
<div class="line"><a id="l05875" name="l05875"></a><span class="lineno"> 5875</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l05876" name="l05876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adede8f3f323916bd34c086011f49ade6"> 5876</a></span><span class="preprocessor">#define ADC_ISC_IN3             0x00000008  </span><span class="comment">// SS3 Interrupt Status and Clear</span></div>
<div class="line"><a id="l05877" name="l05877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3abb7a05b30c00706e9f69fb41afb821"> 5877</a></span><span class="preprocessor">#define ADC_ISC_IN2             0x00000004  </span><span class="comment">// SS2 Interrupt Status and Clear</span></div>
<div class="line"><a id="l05878" name="l05878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5f5fd9382f7dc2b1372d47d5e9a6a09"> 5878</a></span><span class="preprocessor">#define ADC_ISC_IN1             0x00000002  </span><span class="comment">// SS1 Interrupt Status and Clear</span></div>
<div class="line"><a id="l05879" name="l05879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f335dfca5fb4799ed8dbd94d7b36bd5"> 5879</a></span><span class="preprocessor">#define ADC_ISC_IN0             0x00000001  </span><span class="comment">// SS0 Interrupt Status and Clear</span></div>
<div class="line"><a id="l05880" name="l05880"></a><span class="lineno"> 5880</span> </div>
<div class="line"><a id="l05881" name="l05881"></a><span class="lineno"> 5881</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05882" name="l05882"></a><span class="lineno"> 5882</span><span class="comment">//</span></div>
<div class="line"><a id="l05883" name="l05883"></a><span class="lineno"> 5883</span><span class="comment">// The following are defines for the bit fields in the ADC_O_OSTAT register.</span></div>
<div class="line"><a id="l05884" name="l05884"></a><span class="lineno"> 5884</span><span class="comment">//</span></div>
<div class="line"><a id="l05885" name="l05885"></a><span class="lineno"> 5885</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05886" name="l05886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac594d5bc6e30ea7b8f3cd376c47d1571"> 5886</a></span><span class="preprocessor">#define ADC_OSTAT_OV3           0x00000008  </span><span class="comment">// SS3 FIFO Overflow</span></div>
<div class="line"><a id="l05887" name="l05887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc625e027f4b17e9a30394ff76bb29f3"> 5887</a></span><span class="preprocessor">#define ADC_OSTAT_OV2           0x00000004  </span><span class="comment">// SS2 FIFO Overflow</span></div>
<div class="line"><a id="l05888" name="l05888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8023bc342a2276d2d5110f3a70cb130"> 5888</a></span><span class="preprocessor">#define ADC_OSTAT_OV1           0x00000002  </span><span class="comment">// SS1 FIFO Overflow</span></div>
<div class="line"><a id="l05889" name="l05889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeeafd983e156a5a81b50ce3ff45718a"> 5889</a></span><span class="preprocessor">#define ADC_OSTAT_OV0           0x00000001  </span><span class="comment">// SS0 FIFO Overflow</span></div>
<div class="line"><a id="l05890" name="l05890"></a><span class="lineno"> 5890</span> </div>
<div class="line"><a id="l05891" name="l05891"></a><span class="lineno"> 5891</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05892" name="l05892"></a><span class="lineno"> 5892</span><span class="comment">//</span></div>
<div class="line"><a id="l05893" name="l05893"></a><span class="lineno"> 5893</span><span class="comment">// The following are defines for the bit fields in the ADC_O_EMUX register.</span></div>
<div class="line"><a id="l05894" name="l05894"></a><span class="lineno"> 5894</span><span class="comment">//</span></div>
<div class="line"><a id="l05895" name="l05895"></a><span class="lineno"> 5895</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05896" name="l05896"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a738add33473db577eb24b39ee8a414d7"> 5896</a></span><span class="preprocessor">#define ADC_EMUX_EM3_M          0x0000F000  </span><span class="comment">// SS3 Trigger Select</span></div>
<div class="line"><a id="l05897" name="l05897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a241199f49021faa07af1c50fda3e6c64"> 5897</a></span><span class="preprocessor">#define ADC_EMUX_EM3_PROCESSOR  0x00000000  </span><span class="comment">// Processor (default)</span></div>
<div class="line"><a id="l05898" name="l05898"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a6c34ceeb7ec4ee6f7be255641ec9f8"> 5898</a></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP0      0x00001000  </span><span class="comment">// Analog Comparator 0</span></div>
<div class="line"><a id="l05899" name="l05899"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec6c8ead25955af79ddc8531a5001d2b"> 5899</a></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP1      0x00002000  </span><span class="comment">// Analog Comparator 1</span></div>
<div class="line"><a id="l05900" name="l05900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33ba910ac86ceefb21397099e02b83f4"> 5900</a></span><span class="preprocessor">#define ADC_EMUX_EM3_COMP2      0x00003000  </span><span class="comment">// Analog Comparator 2</span></div>
<div class="line"><a id="l05901" name="l05901"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a781e678889cc6e179273adfe6742b3b2"> 5901</a></span><span class="preprocessor">#define ADC_EMUX_EM3_EXTERNAL   0x00004000  </span><span class="comment">// External (GPIO Pins)</span></div>
<div class="line"><a id="l05902" name="l05902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae64c458968d65517dbf764bd015af17a"> 5902</a></span><span class="preprocessor">#define ADC_EMUX_EM3_TIMER      0x00005000  </span><span class="comment">// Timer</span></div>
<div class="line"><a id="l05903" name="l05903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d38a071c1cec265dcf425b8e3c65e3f"> 5903</a></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM0       0x00006000  </span><span class="comment">// PWM generator 0</span></div>
<div class="line"><a id="l05904" name="l05904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50af3c226e4f69a184de354b8e54be25"> 5904</a></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM1       0x00007000  </span><span class="comment">// PWM generator 1</span></div>
<div class="line"><a id="l05905" name="l05905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0aa7fe50a04b101d43caef8c7e7d8e0"> 5905</a></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM2       0x00008000  </span><span class="comment">// PWM generator 2</span></div>
<div class="line"><a id="l05906" name="l05906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00507f7e5e021546d6ebb7830917e9a7"> 5906</a></span><span class="preprocessor">#define ADC_EMUX_EM3_PWM3       0x00009000  </span><span class="comment">// PWM generator 3</span></div>
<div class="line"><a id="l05907" name="l05907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55d4f25c8ac897635e9a89da2246ba67"> 5907</a></span><span class="preprocessor">#define ADC_EMUX_EM3_NEVER      0x0000E000  </span><span class="comment">// Never Trigger</span></div>
<div class="line"><a id="l05908" name="l05908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ecaed0dfc774c13fbac0110b098de7b"> 5908</a></span><span class="preprocessor">#define ADC_EMUX_EM3_ALWAYS     0x0000F000  </span><span class="comment">// Always (continuously sample)</span></div>
<div class="line"><a id="l05909" name="l05909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0773c6ee9cc48c8cd65c12f84d0bdf4"> 5909</a></span><span class="preprocessor">#define ADC_EMUX_EM2_M          0x00000F00  </span><span class="comment">// SS2 Trigger Select</span></div>
<div class="line"><a id="l05910" name="l05910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf687317ea79ff1a15acdad7cb4290ce"> 5910</a></span><span class="preprocessor">#define ADC_EMUX_EM2_PROCESSOR  0x00000000  </span><span class="comment">// Processor (default)</span></div>
<div class="line"><a id="l05911" name="l05911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeccc31752393a217046e012b4721b0b3"> 5911</a></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP0      0x00000100  </span><span class="comment">// Analog Comparator 0</span></div>
<div class="line"><a id="l05912" name="l05912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd850f76614051b8c419cc4d22caca43"> 5912</a></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP1      0x00000200  </span><span class="comment">// Analog Comparator 1</span></div>
<div class="line"><a id="l05913" name="l05913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f8230433f020cb714c110ef7bb2e080"> 5913</a></span><span class="preprocessor">#define ADC_EMUX_EM2_COMP2      0x00000300  </span><span class="comment">// Analog Comparator 2</span></div>
<div class="line"><a id="l05914" name="l05914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61d049c1b7b997340a9cf814ea084e2a"> 5914</a></span><span class="preprocessor">#define ADC_EMUX_EM2_EXTERNAL   0x00000400  </span><span class="comment">// External (GPIO Pins)</span></div>
<div class="line"><a id="l05915" name="l05915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34ec0189aa90f7088408d73c901ae8f9"> 5915</a></span><span class="preprocessor">#define ADC_EMUX_EM2_TIMER      0x00000500  </span><span class="comment">// Timer</span></div>
<div class="line"><a id="l05916" name="l05916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0842cbb265ac7e3f1c7b4025996c2531"> 5916</a></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM0       0x00000600  </span><span class="comment">// PWM generator 0</span></div>
<div class="line"><a id="l05917" name="l05917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e7bc3b371522c216be9c0f31d03e0eb"> 5917</a></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM1       0x00000700  </span><span class="comment">// PWM generator 1</span></div>
<div class="line"><a id="l05918" name="l05918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1bbd65f5a11fbe89fc7d9b1eb8fb015"> 5918</a></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM2       0x00000800  </span><span class="comment">// PWM generator 2</span></div>
<div class="line"><a id="l05919" name="l05919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27411cfd7cc0406401a8bda509c1dd0f"> 5919</a></span><span class="preprocessor">#define ADC_EMUX_EM2_PWM3       0x00000900  </span><span class="comment">// PWM generator 3</span></div>
<div class="line"><a id="l05920" name="l05920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a443f045a2284352391a28d35f101fd66"> 5920</a></span><span class="preprocessor">#define ADC_EMUX_EM2_NEVER      0x00000E00  </span><span class="comment">// Never Trigger</span></div>
<div class="line"><a id="l05921" name="l05921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75e996c3ff19f60cfb96fea863bb041c"> 5921</a></span><span class="preprocessor">#define ADC_EMUX_EM2_ALWAYS     0x00000F00  </span><span class="comment">// Always (continuously sample)</span></div>
<div class="line"><a id="l05922" name="l05922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac029cdbc8c83c6d2ca778f2865e53d26"> 5922</a></span><span class="preprocessor">#define ADC_EMUX_EM1_M          0x000000F0  </span><span class="comment">// SS1 Trigger Select</span></div>
<div class="line"><a id="l05923" name="l05923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2798c7cfd4af7693cdf0e618910ebde1"> 5923</a></span><span class="preprocessor">#define ADC_EMUX_EM1_PROCESSOR  0x00000000  </span><span class="comment">// Processor (default)</span></div>
<div class="line"><a id="l05924" name="l05924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0abfc6781825a5138755352961ef999"> 5924</a></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP0      0x00000010  </span><span class="comment">// Analog Comparator 0</span></div>
<div class="line"><a id="l05925" name="l05925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a45c335986cfc3eab1e7430d0e732c9"> 5925</a></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP1      0x00000020  </span><span class="comment">// Analog Comparator 1</span></div>
<div class="line"><a id="l05926" name="l05926"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7ec3d19219e4fafe92a6d8c80c3f84f"> 5926</a></span><span class="preprocessor">#define ADC_EMUX_EM1_COMP2      0x00000030  </span><span class="comment">// Analog Comparator 2</span></div>
<div class="line"><a id="l05927" name="l05927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c957e54360aa3838384286b504d4111"> 5927</a></span><span class="preprocessor">#define ADC_EMUX_EM1_EXTERNAL   0x00000040  </span><span class="comment">// External (GPIO Pins)</span></div>
<div class="line"><a id="l05928" name="l05928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e49e1d71ea6a251498f413c339b374a"> 5928</a></span><span class="preprocessor">#define ADC_EMUX_EM1_TIMER      0x00000050  </span><span class="comment">// Timer</span></div>
<div class="line"><a id="l05929" name="l05929"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52f42e66d1f56e48e5e59f59a6df3957"> 5929</a></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM0       0x00000060  </span><span class="comment">// PWM generator 0</span></div>
<div class="line"><a id="l05930" name="l05930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa34ec9453449e96b1f3587e92b18e222"> 5930</a></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM1       0x00000070  </span><span class="comment">// PWM generator 1</span></div>
<div class="line"><a id="l05931" name="l05931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeee9338502ebe5a5ec9590d91f96b31b"> 5931</a></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM2       0x00000080  </span><span class="comment">// PWM generator 2</span></div>
<div class="line"><a id="l05932" name="l05932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab558091048e3c9c0c46e71520e8a891a"> 5932</a></span><span class="preprocessor">#define ADC_EMUX_EM1_PWM3       0x00000090  </span><span class="comment">// PWM generator 3</span></div>
<div class="line"><a id="l05933" name="l05933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47527e2b6f58f525ee4a5b83176e7c96"> 5933</a></span><span class="preprocessor">#define ADC_EMUX_EM1_NEVER      0x000000E0  </span><span class="comment">// Never Trigger</span></div>
<div class="line"><a id="l05934" name="l05934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a164d243db0ac18c627a7d4c5273f2a17"> 5934</a></span><span class="preprocessor">#define ADC_EMUX_EM1_ALWAYS     0x000000F0  </span><span class="comment">// Always (continuously sample)</span></div>
<div class="line"><a id="l05935" name="l05935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3fe0c0b1335739abb4916dc1cfe4e477"> 5935</a></span><span class="preprocessor">#define ADC_EMUX_EM0_M          0x0000000F  </span><span class="comment">// SS0 Trigger Select</span></div>
<div class="line"><a id="l05936" name="l05936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48fd42cf2b98a4158b72d9a4e00225f2"> 5936</a></span><span class="preprocessor">#define ADC_EMUX_EM0_PROCESSOR  0x00000000  </span><span class="comment">// Processor (default)</span></div>
<div class="line"><a id="l05937" name="l05937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae507f022091a7611dae93ee503b63f72"> 5937</a></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP0      0x00000001  </span><span class="comment">// Analog Comparator 0</span></div>
<div class="line"><a id="l05938" name="l05938"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c7465c66f2498958153f3c9267ae5f2"> 5938</a></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP1      0x00000002  </span><span class="comment">// Analog Comparator 1</span></div>
<div class="line"><a id="l05939" name="l05939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e9ea9bca58c7fff5b0fa4252590eb52"> 5939</a></span><span class="preprocessor">#define ADC_EMUX_EM0_COMP2      0x00000003  </span><span class="comment">// Analog Comparator 2</span></div>
<div class="line"><a id="l05940" name="l05940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71aaf62712bf14ec8217a90caf4b631c"> 5940</a></span><span class="preprocessor">#define ADC_EMUX_EM0_EXTERNAL   0x00000004  </span><span class="comment">// External (GPIO Pins)</span></div>
<div class="line"><a id="l05941" name="l05941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f1fcdb55cddf734eda33fa6f00801c6"> 5941</a></span><span class="preprocessor">#define ADC_EMUX_EM0_TIMER      0x00000005  </span><span class="comment">// Timer</span></div>
<div class="line"><a id="l05942" name="l05942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2217f15ac0edcc5f60a894e22663946e"> 5942</a></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM0       0x00000006  </span><span class="comment">// PWM generator 0</span></div>
<div class="line"><a id="l05943" name="l05943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9662aa8be7792bef0939eabb1e585628"> 5943</a></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM1       0x00000007  </span><span class="comment">// PWM generator 1</span></div>
<div class="line"><a id="l05944" name="l05944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a155fb9b7e4ba8fcd7f0a3158d00b4345"> 5944</a></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM2       0x00000008  </span><span class="comment">// PWM generator 2</span></div>
<div class="line"><a id="l05945" name="l05945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7aa587c00e874d1011fe0167e63e73bc"> 5945</a></span><span class="preprocessor">#define ADC_EMUX_EM0_PWM3       0x00000009  </span><span class="comment">// PWM generator 3</span></div>
<div class="line"><a id="l05946" name="l05946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8548cde5d2a5a5fb7d8a5e58d230efc2"> 5946</a></span><span class="preprocessor">#define ADC_EMUX_EM0_NEVER      0x0000000E  </span><span class="comment">// Never Trigger</span></div>
<div class="line"><a id="l05947" name="l05947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaa70bbbc766ee0e21135f2f12b794da"> 5947</a></span><span class="preprocessor">#define ADC_EMUX_EM0_ALWAYS     0x0000000F  </span><span class="comment">// Always (continuously sample)</span></div>
<div class="line"><a id="l05948" name="l05948"></a><span class="lineno"> 5948</span> </div>
<div class="line"><a id="l05949" name="l05949"></a><span class="lineno"> 5949</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05950" name="l05950"></a><span class="lineno"> 5950</span><span class="comment">//</span></div>
<div class="line"><a id="l05951" name="l05951"></a><span class="lineno"> 5951</span><span class="comment">// The following are defines for the bit fields in the ADC_O_USTAT register.</span></div>
<div class="line"><a id="l05952" name="l05952"></a><span class="lineno"> 5952</span><span class="comment">//</span></div>
<div class="line"><a id="l05953" name="l05953"></a><span class="lineno"> 5953</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05954" name="l05954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d28a1d0291e2f3eebed5868d262f411"> 5954</a></span><span class="preprocessor">#define ADC_USTAT_UV3           0x00000008  </span><span class="comment">// SS3 FIFO Underflow</span></div>
<div class="line"><a id="l05955" name="l05955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1858a29a0623f8406c51be645a3b660b"> 5955</a></span><span class="preprocessor">#define ADC_USTAT_UV2           0x00000004  </span><span class="comment">// SS2 FIFO Underflow</span></div>
<div class="line"><a id="l05956" name="l05956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfc603e22fd4c198c54a2215f22007f9"> 5956</a></span><span class="preprocessor">#define ADC_USTAT_UV1           0x00000002  </span><span class="comment">// SS1 FIFO Underflow</span></div>
<div class="line"><a id="l05957" name="l05957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a316cce6e41e4f884adf6b94c4e4bae84"> 5957</a></span><span class="preprocessor">#define ADC_USTAT_UV0           0x00000001  </span><span class="comment">// SS0 FIFO Underflow</span></div>
<div class="line"><a id="l05958" name="l05958"></a><span class="lineno"> 5958</span> </div>
<div class="line"><a id="l05959" name="l05959"></a><span class="lineno"> 5959</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05960" name="l05960"></a><span class="lineno"> 5960</span><span class="comment">//</span></div>
<div class="line"><a id="l05961" name="l05961"></a><span class="lineno"> 5961</span><span class="comment">// The following are defines for the bit fields in the ADC_O_TSSEL register.</span></div>
<div class="line"><a id="l05962" name="l05962"></a><span class="lineno"> 5962</span><span class="comment">//</span></div>
<div class="line"><a id="l05963" name="l05963"></a><span class="lineno"> 5963</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05964" name="l05964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e047f370a8c59dbb9bb2c5d8f5ff939"> 5964</a></span><span class="preprocessor">#define ADC_TSSEL_PS3_M         0x30000000  </span><span class="comment">// Generator 3 PWM Module Trigger</span></div>
<div class="line"><a id="l05965" name="l05965"></a><span class="lineno"> 5965</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05966" name="l05966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c74654ec572a19a879d7c7dfa2efa31"> 5966</a></span><span class="preprocessor">#define ADC_TSSEL_PS3_0         0x00000000  </span><span class="comment">// Use Generator 3 (and its</span></div>
<div class="line"><a id="l05967" name="l05967"></a><span class="lineno"> 5967</span>                                            <span class="comment">// trigger) in PWM module 0</span></div>
<div class="line"><a id="l05968" name="l05968"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef224c5f4eda2c02b2e5982f04ed23c3"> 5968</a></span><span class="preprocessor">#define ADC_TSSEL_PS2_M         0x00300000  </span><span class="comment">// Generator 2 PWM Module Trigger</span></div>
<div class="line"><a id="l05969" name="l05969"></a><span class="lineno"> 5969</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05970" name="l05970"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbe6de5a48e484969aa9bde9d9536d13"> 5970</a></span><span class="preprocessor">#define ADC_TSSEL_PS2_0         0x00000000  </span><span class="comment">// Use Generator 2 (and its</span></div>
<div class="line"><a id="l05971" name="l05971"></a><span class="lineno"> 5971</span>                                            <span class="comment">// trigger) in PWM module 0</span></div>
<div class="line"><a id="l05972" name="l05972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f851975c0d797e94c1787fcba3b5b26"> 5972</a></span><span class="preprocessor">#define ADC_TSSEL_PS1_M         0x00003000  </span><span class="comment">// Generator 1 PWM Module Trigger</span></div>
<div class="line"><a id="l05973" name="l05973"></a><span class="lineno"> 5973</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05974" name="l05974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada51b67edbfd35957537dbb4009a3b9f"> 5974</a></span><span class="preprocessor">#define ADC_TSSEL_PS1_0         0x00000000  </span><span class="comment">// Use Generator 1 (and its</span></div>
<div class="line"><a id="l05975" name="l05975"></a><span class="lineno"> 5975</span>                                            <span class="comment">// trigger) in PWM module 0</span></div>
<div class="line"><a id="l05976" name="l05976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62e759e45bcb771f07d59de4fa2efe24"> 5976</a></span><span class="preprocessor">#define ADC_TSSEL_PS0_M         0x00000030  </span><span class="comment">// Generator 0 PWM Module Trigger</span></div>
<div class="line"><a id="l05977" name="l05977"></a><span class="lineno"> 5977</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l05978" name="l05978"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a624f695ba9eff2790237030e95d347cd"> 5978</a></span><span class="preprocessor">#define ADC_TSSEL_PS0_0         0x00000000  </span><span class="comment">// Use Generator 0 (and its</span></div>
<div class="line"><a id="l05979" name="l05979"></a><span class="lineno"> 5979</span>                                            <span class="comment">// trigger) in PWM module 0</span></div>
<div class="line"><a id="l05980" name="l05980"></a><span class="lineno"> 5980</span> </div>
<div class="line"><a id="l05981" name="l05981"></a><span class="lineno"> 5981</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05982" name="l05982"></a><span class="lineno"> 5982</span><span class="comment">//</span></div>
<div class="line"><a id="l05983" name="l05983"></a><span class="lineno"> 5983</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSPRI register.</span></div>
<div class="line"><a id="l05984" name="l05984"></a><span class="lineno"> 5984</span><span class="comment">//</span></div>
<div class="line"><a id="l05985" name="l05985"></a><span class="lineno"> 5985</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05986" name="l05986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2d35e5ebf6e34914c30cb3c125883c9"> 5986</a></span><span class="preprocessor">#define ADC_SSPRI_SS3_M         0x00003000  </span><span class="comment">// SS3 Priority</span></div>
<div class="line"><a id="l05987" name="l05987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e02786cb663e8d074a224f9ceda9494"> 5987</a></span><span class="preprocessor">#define ADC_SSPRI_SS2_M         0x00000300  </span><span class="comment">// SS2 Priority</span></div>
<div class="line"><a id="l05988" name="l05988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa80dea17e0d8e9bf413eed04df9873b"> 5988</a></span><span class="preprocessor">#define ADC_SSPRI_SS1_M         0x00000030  </span><span class="comment">// SS1 Priority</span></div>
<div class="line"><a id="l05989" name="l05989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5de3019293400c939b10feee12a68833"> 5989</a></span><span class="preprocessor">#define ADC_SSPRI_SS0_M         0x00000003  </span><span class="comment">// SS0 Priority</span></div>
<div class="line"><a id="l05990" name="l05990"></a><span class="lineno"> 5990</span> </div>
<div class="line"><a id="l05991" name="l05991"></a><span class="lineno"> 5991</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05992" name="l05992"></a><span class="lineno"> 5992</span><span class="comment">//</span></div>
<div class="line"><a id="l05993" name="l05993"></a><span class="lineno"> 5993</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SPC register.</span></div>
<div class="line"><a id="l05994" name="l05994"></a><span class="lineno"> 5994</span><span class="comment">//</span></div>
<div class="line"><a id="l05995" name="l05995"></a><span class="lineno"> 5995</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l05996" name="l05996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a744f3f7e4486b4bd3784d882e36debc5"> 5996</a></span><span class="preprocessor">#define ADC_SPC_PHASE_M         0x0000000F  </span><span class="comment">// Phase Difference</span></div>
<div class="line"><a id="l05997" name="l05997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fde4834f2f0cfacb4456dec12444acf"> 5997</a></span><span class="preprocessor">#define ADC_SPC_PHASE_0         0x00000000  </span><span class="comment">// ADC sample lags by 0.0</span></div>
<div class="line"><a id="l05998" name="l05998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9044639624ec83d0bce4d3961e317537"> 5998</a></span><span class="preprocessor">#define ADC_SPC_PHASE_22_5      0x00000001  </span><span class="comment">// ADC sample lags by 22.5</span></div>
<div class="line"><a id="l05999" name="l05999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a700a69c681274c431bde8a9535020076"> 5999</a></span><span class="preprocessor">#define ADC_SPC_PHASE_45        0x00000002  </span><span class="comment">// ADC sample lags by 45.0</span></div>
<div class="line"><a id="l06000" name="l06000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0f6b82fad45c6873ba1e0de3a71faa0"> 6000</a></span><span class="preprocessor">#define ADC_SPC_PHASE_67_5      0x00000003  </span><span class="comment">// ADC sample lags by 67.5</span></div>
<div class="line"><a id="l06001" name="l06001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1f80fbff098567ae2aa8600e2ff9859"> 6001</a></span><span class="preprocessor">#define ADC_SPC_PHASE_90        0x00000004  </span><span class="comment">// ADC sample lags by 90.0</span></div>
<div class="line"><a id="l06002" name="l06002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ede985ce220a20e142f1a042a9ff9af"> 6002</a></span><span class="preprocessor">#define ADC_SPC_PHASE_112_5     0x00000005  </span><span class="comment">// ADC sample lags by 112.5</span></div>
<div class="line"><a id="l06003" name="l06003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf5d1ef9b8b60e8e54e7b8e8ad299a01"> 6003</a></span><span class="preprocessor">#define ADC_SPC_PHASE_135       0x00000006  </span><span class="comment">// ADC sample lags by 135.0</span></div>
<div class="line"><a id="l06004" name="l06004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e45c4c7916c44aa365c96c9b2e18fb3"> 6004</a></span><span class="preprocessor">#define ADC_SPC_PHASE_157_5     0x00000007  </span><span class="comment">// ADC sample lags by 157.5</span></div>
<div class="line"><a id="l06005" name="l06005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39a33e36a41bc07a7f91d630fac8bc76"> 6005</a></span><span class="preprocessor">#define ADC_SPC_PHASE_180       0x00000008  </span><span class="comment">// ADC sample lags by 180.0</span></div>
<div class="line"><a id="l06006" name="l06006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adea744f8af7884a69b31109f7113ba9f"> 6006</a></span><span class="preprocessor">#define ADC_SPC_PHASE_202_5     0x00000009  </span><span class="comment">// ADC sample lags by 202.5</span></div>
<div class="line"><a id="l06007" name="l06007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e93961090c5f8d9b1f6408be2561834"> 6007</a></span><span class="preprocessor">#define ADC_SPC_PHASE_225       0x0000000A  </span><span class="comment">// ADC sample lags by 225.0</span></div>
<div class="line"><a id="l06008" name="l06008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a0f2b9108268a76aca788d491ac55c1"> 6008</a></span><span class="preprocessor">#define ADC_SPC_PHASE_247_5     0x0000000B  </span><span class="comment">// ADC sample lags by 247.5</span></div>
<div class="line"><a id="l06009" name="l06009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1474ffbf91f729220329e0847614416"> 6009</a></span><span class="preprocessor">#define ADC_SPC_PHASE_270       0x0000000C  </span><span class="comment">// ADC sample lags by 270.0</span></div>
<div class="line"><a id="l06010" name="l06010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a705c38c47108b9755d77ac57df834164"> 6010</a></span><span class="preprocessor">#define ADC_SPC_PHASE_292_5     0x0000000D  </span><span class="comment">// ADC sample lags by 292.5</span></div>
<div class="line"><a id="l06011" name="l06011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9107d14e9b68b89d1ddf1b296c5edbb1"> 6011</a></span><span class="preprocessor">#define ADC_SPC_PHASE_315       0x0000000E  </span><span class="comment">// ADC sample lags by 315.0</span></div>
<div class="line"><a id="l06012" name="l06012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd14eff3f1d4ef0fe7fe9acc621a3f37"> 6012</a></span><span class="preprocessor">#define ADC_SPC_PHASE_337_5     0x0000000F  </span><span class="comment">// ADC sample lags by 337.5</span></div>
<div class="line"><a id="l06013" name="l06013"></a><span class="lineno"> 6013</span> </div>
<div class="line"><a id="l06014" name="l06014"></a><span class="lineno"> 6014</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06015" name="l06015"></a><span class="lineno"> 6015</span><span class="comment">//</span></div>
<div class="line"><a id="l06016" name="l06016"></a><span class="lineno"> 6016</span><span class="comment">// The following are defines for the bit fields in the ADC_O_PSSI register.</span></div>
<div class="line"><a id="l06017" name="l06017"></a><span class="lineno"> 6017</span><span class="comment">//</span></div>
<div class="line"><a id="l06018" name="l06018"></a><span class="lineno"> 6018</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06019" name="l06019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af894955fc48ee3e0df449cf70fcca4ed"> 6019</a></span><span class="preprocessor">#define ADC_PSSI_GSYNC          0x80000000  </span><span class="comment">// Global Synchronize</span></div>
<div class="line"><a id="l06020" name="l06020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b84557c4eedb4eb433562e75078421c"> 6020</a></span><span class="preprocessor">#define ADC_PSSI_SYNCWAIT       0x08000000  </span><span class="comment">// Synchronize Wait</span></div>
<div class="line"><a id="l06021" name="l06021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07e457a22b37161161065d1ea9b9c725"> 6021</a></span><span class="preprocessor">#define ADC_PSSI_SS3            0x00000008  </span><span class="comment">// SS3 Initiate</span></div>
<div class="line"><a id="l06022" name="l06022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12c282299d33c90da12f00dcb8268be8"> 6022</a></span><span class="preprocessor">#define ADC_PSSI_SS2            0x00000004  </span><span class="comment">// SS2 Initiate</span></div>
<div class="line"><a id="l06023" name="l06023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cca90eae2ac60914536b948c2559f38"> 6023</a></span><span class="preprocessor">#define ADC_PSSI_SS1            0x00000002  </span><span class="comment">// SS1 Initiate</span></div>
<div class="line"><a id="l06024" name="l06024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac65a59f9a3d810bb36c8a815b4defabf"> 6024</a></span><span class="preprocessor">#define ADC_PSSI_SS0            0x00000001  </span><span class="comment">// SS0 Initiate</span></div>
<div class="line"><a id="l06025" name="l06025"></a><span class="lineno"> 6025</span> </div>
<div class="line"><a id="l06026" name="l06026"></a><span class="lineno"> 6026</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06027" name="l06027"></a><span class="lineno"> 6027</span><span class="comment">//</span></div>
<div class="line"><a id="l06028" name="l06028"></a><span class="lineno"> 6028</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SAC register.</span></div>
<div class="line"><a id="l06029" name="l06029"></a><span class="lineno"> 6029</span><span class="comment">//</span></div>
<div class="line"><a id="l06030" name="l06030"></a><span class="lineno"> 6030</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06031" name="l06031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a054801088c25c5c28023f181b8262867"> 6031</a></span><span class="preprocessor">#define ADC_SAC_AVG_M           0x00000007  </span><span class="comment">// Hardware Averaging Control</span></div>
<div class="line"><a id="l06032" name="l06032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c8e11b4c1ae884c91da0e987a824cae"> 6032</a></span><span class="preprocessor">#define ADC_SAC_AVG_OFF         0x00000000  </span><span class="comment">// No hardware oversampling</span></div>
<div class="line"><a id="l06033" name="l06033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a320815aaf70b1bd8f278bed849631dcf"> 6033</a></span><span class="preprocessor">#define ADC_SAC_AVG_2X          0x00000001  </span><span class="comment">// 2x hardware oversampling</span></div>
<div class="line"><a id="l06034" name="l06034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e962e3f749ebeab4ead0091a40a2746"> 6034</a></span><span class="preprocessor">#define ADC_SAC_AVG_4X          0x00000002  </span><span class="comment">// 4x hardware oversampling</span></div>
<div class="line"><a id="l06035" name="l06035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b662c258167ccbde04ecb8f61c5da5e"> 6035</a></span><span class="preprocessor">#define ADC_SAC_AVG_8X          0x00000003  </span><span class="comment">// 8x hardware oversampling</span></div>
<div class="line"><a id="l06036" name="l06036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a75f2fde1f8f69077b28b5ddcc737b0"> 6036</a></span><span class="preprocessor">#define ADC_SAC_AVG_16X         0x00000004  </span><span class="comment">// 16x hardware oversampling</span></div>
<div class="line"><a id="l06037" name="l06037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4642d42d45cbab2182bbd0da2c9716f"> 6037</a></span><span class="preprocessor">#define ADC_SAC_AVG_32X         0x00000005  </span><span class="comment">// 32x hardware oversampling</span></div>
<div class="line"><a id="l06038" name="l06038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcb4531152e39eb6a2a0f748fb39056f"> 6038</a></span><span class="preprocessor">#define ADC_SAC_AVG_64X         0x00000006  </span><span class="comment">// 64x hardware oversampling</span></div>
<div class="line"><a id="l06039" name="l06039"></a><span class="lineno"> 6039</span> </div>
<div class="line"><a id="l06040" name="l06040"></a><span class="lineno"> 6040</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06041" name="l06041"></a><span class="lineno"> 6041</span><span class="comment">//</span></div>
<div class="line"><a id="l06042" name="l06042"></a><span class="lineno"> 6042</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCISC register.</span></div>
<div class="line"><a id="l06043" name="l06043"></a><span class="lineno"> 6043</span><span class="comment">//</span></div>
<div class="line"><a id="l06044" name="l06044"></a><span class="lineno"> 6044</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06045" name="l06045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbd9e1266ba559b8b306a011f3ab7a67"> 6045</a></span><span class="preprocessor">#define ADC_DCISC_DCINT7        0x00000080  </span><span class="comment">// Digital Comparator 7 Interrupt</span></div>
<div class="line"><a id="l06046" name="l06046"></a><span class="lineno"> 6046</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06047" name="l06047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67769a22a804236a07ecdf387509646e"> 6047</a></span><span class="preprocessor">#define ADC_DCISC_DCINT6        0x00000040  </span><span class="comment">// Digital Comparator 6 Interrupt</span></div>
<div class="line"><a id="l06048" name="l06048"></a><span class="lineno"> 6048</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06049" name="l06049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade326d0576a9e124c84a09d2d1765842"> 6049</a></span><span class="preprocessor">#define ADC_DCISC_DCINT5        0x00000020  </span><span class="comment">// Digital Comparator 5 Interrupt</span></div>
<div class="line"><a id="l06050" name="l06050"></a><span class="lineno"> 6050</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06051" name="l06051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a5186b2ba56e9a9a20a4132f263d521"> 6051</a></span><span class="preprocessor">#define ADC_DCISC_DCINT4        0x00000010  </span><span class="comment">// Digital Comparator 4 Interrupt</span></div>
<div class="line"><a id="l06052" name="l06052"></a><span class="lineno"> 6052</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06053" name="l06053"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff3289df524ec5d340b903f98c82615b"> 6053</a></span><span class="preprocessor">#define ADC_DCISC_DCINT3        0x00000008  </span><span class="comment">// Digital Comparator 3 Interrupt</span></div>
<div class="line"><a id="l06054" name="l06054"></a><span class="lineno"> 6054</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06055" name="l06055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d7ba35397db8dfb61c224b97c76a0c1"> 6055</a></span><span class="preprocessor">#define ADC_DCISC_DCINT2        0x00000004  </span><span class="comment">// Digital Comparator 2 Interrupt</span></div>
<div class="line"><a id="l06056" name="l06056"></a><span class="lineno"> 6056</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06057" name="l06057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1d765eaf3fc70df3ff83ebb688b2d2f"> 6057</a></span><span class="preprocessor">#define ADC_DCISC_DCINT1        0x00000002  </span><span class="comment">// Digital Comparator 1 Interrupt</span></div>
<div class="line"><a id="l06058" name="l06058"></a><span class="lineno"> 6058</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06059" name="l06059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a964b433cf5bbe8a9cffe51e3f64d95ca"> 6059</a></span><span class="preprocessor">#define ADC_DCISC_DCINT0        0x00000001  </span><span class="comment">// Digital Comparator 0 Interrupt</span></div>
<div class="line"><a id="l06060" name="l06060"></a><span class="lineno"> 6060</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l06061" name="l06061"></a><span class="lineno"> 6061</span> </div>
<div class="line"><a id="l06062" name="l06062"></a><span class="lineno"> 6062</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06063" name="l06063"></a><span class="lineno"> 6063</span><span class="comment">//</span></div>
<div class="line"><a id="l06064" name="l06064"></a><span class="lineno"> 6064</span><span class="comment">// The following are defines for the bit fields in the ADC_O_CTL register.</span></div>
<div class="line"><a id="l06065" name="l06065"></a><span class="lineno"> 6065</span><span class="comment">//</span></div>
<div class="line"><a id="l06066" name="l06066"></a><span class="lineno"> 6066</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06067" name="l06067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac739cbc9dfa0629a7974d02f6565e193"> 6067</a></span><span class="preprocessor">#define ADC_CTL_VREF_M          0x00000001  </span><span class="comment">// Voltage Reference Select</span></div>
<div class="line"><a id="l06068" name="l06068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af94ab82fbd35f5faf4b33271ba4053a9"> 6068</a></span><span class="preprocessor">#define ADC_CTL_VREF_INTERNAL   0x00000000  </span><span class="comment">// VDDA and GNDA are the voltage</span></div>
<div class="line"><a id="l06069" name="l06069"></a><span class="lineno"> 6069</span>                                            <span class="comment">// references</span></div>
<div class="line"><a id="l06070" name="l06070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad45edce7c4ba7d13776c9f848505f5e"> 6070</a></span><span class="preprocessor">#define ADC_CTL_VREF_EXT_3V     0x00000001  </span><span class="comment">// The external VREFA+ and VREFA-</span></div>
<div class="line"><a id="l06071" name="l06071"></a><span class="lineno"> 6071</span>                                            <span class="comment">// inputs are the voltage</span></div>
<div class="line"><a id="l06072" name="l06072"></a><span class="lineno"> 6072</span>                                            <span class="comment">// references</span></div>
<div class="line"><a id="l06073" name="l06073"></a><span class="lineno"> 6073</span> </div>
<div class="line"><a id="l06074" name="l06074"></a><span class="lineno"> 6074</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06075" name="l06075"></a><span class="lineno"> 6075</span><span class="comment">//</span></div>
<div class="line"><a id="l06076" name="l06076"></a><span class="lineno"> 6076</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX0 register.</span></div>
<div class="line"><a id="l06077" name="l06077"></a><span class="lineno"> 6077</span><span class="comment">//</span></div>
<div class="line"><a id="l06078" name="l06078"></a><span class="lineno"> 6078</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06079" name="l06079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11dc6da824b08fabc597a68e4d9934bb"> 6079</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX7_M       0xF0000000  </span><span class="comment">// 8th Sample Input Select</span></div>
<div class="line"><a id="l06080" name="l06080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17ed0a15a6fd70e0a5167980c2ae6d78"> 6080</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_M       0x0F000000  </span><span class="comment">// 7th Sample Input Select</span></div>
<div class="line"><a id="l06081" name="l06081"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a970295329ad0ea0f5d4f539f0c48bfac"> 6081</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_M       0x00F00000  </span><span class="comment">// 6th Sample Input Select</span></div>
<div class="line"><a id="l06082" name="l06082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac2b3b2aaa118dcdb74142dadffd84d1"> 6082</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_M       0x000F0000  </span><span class="comment">// 5th Sample Input Select</span></div>
<div class="line"><a id="l06083" name="l06083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add83b7267ad01fd8a95f47010e148236"> 6083</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_M       0x0000F000  </span><span class="comment">// 4th Sample Input Select</span></div>
<div class="line"><a id="l06084" name="l06084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a544f05ef02909ee743beab05c5d0289b"> 6084</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_M       0x00000F00  </span><span class="comment">// 3rd Sample Input Select</span></div>
<div class="line"><a id="l06085" name="l06085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabe5b5cba633a830457a0deaf5699248"> 6085</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_M       0x000000F0  </span><span class="comment">// 2nd Sample Input Select</span></div>
<div class="line"><a id="l06086" name="l06086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a91df9e8b2f66346ba05b6a0d615b5b"> 6086</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_M       0x0000000F  </span><span class="comment">// 1st Sample Input Select</span></div>
<div class="line"><a id="l06087" name="l06087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f5bc723a93c1b3e20258f31bdb117f4"> 6087</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX7_S       28</span></div>
<div class="line"><a id="l06088" name="l06088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a206bd9755b5dc2a8d988afb8f75fe2b5"> 6088</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX6_S       24</span></div>
<div class="line"><a id="l06089" name="l06089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2e3f1bbb31f10df034580ae43939d05"> 6089</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX5_S       20</span></div>
<div class="line"><a id="l06090" name="l06090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcd46e2e0c2de7071abe38082504a7ad"> 6090</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX4_S       16</span></div>
<div class="line"><a id="l06091" name="l06091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a303a731d0b329c57776805a39800de9a"> 6091</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX3_S       12</span></div>
<div class="line"><a id="l06092" name="l06092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4ac8d645068cad7e8bd4993be0da1f5"> 6092</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX2_S       8</span></div>
<div class="line"><a id="l06093" name="l06093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac733de19d114c0b87ff75ec4bad5ab5"> 6093</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX1_S       4</span></div>
<div class="line"><a id="l06094" name="l06094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5327ca2e0a574e94b8c8231ffea71fc"> 6094</a></span><span class="preprocessor">#define ADC_SSMUX0_MUX0_S       0</span></div>
<div class="line"><a id="l06095" name="l06095"></a><span class="lineno"> 6095</span> </div>
<div class="line"><a id="l06096" name="l06096"></a><span class="lineno"> 6096</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06097" name="l06097"></a><span class="lineno"> 6097</span><span class="comment">//</span></div>
<div class="line"><a id="l06098" name="l06098"></a><span class="lineno"> 6098</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL0 register.</span></div>
<div class="line"><a id="l06099" name="l06099"></a><span class="lineno"> 6099</span><span class="comment">//</span></div>
<div class="line"><a id="l06100" name="l06100"></a><span class="lineno"> 6100</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06101" name="l06101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d7a44ed2a0e24aade4d02bdf379fbd3"> 6101</a></span><span class="preprocessor">#define ADC_SSCTL0_TS7          0x80000000  </span><span class="comment">// 8th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06102" name="l06102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56c7fffc5a5f159ffbe4dcb6c35714b3"> 6102</a></span><span class="preprocessor">#define ADC_SSCTL0_IE7          0x40000000  </span><span class="comment">// 8th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06103" name="l06103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12bc8a888ac6df1db9afc8c362c4edd0"> 6103</a></span><span class="preprocessor">#define ADC_SSCTL0_END7         0x20000000  </span><span class="comment">// 8th Sample is End of Sequence</span></div>
<div class="line"><a id="l06104" name="l06104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2d09ef05570cf1ea89ca036a663c026"> 6104</a></span><span class="preprocessor">#define ADC_SSCTL0_D7           0x10000000  </span><span class="comment">// 8th Sample Differential Input</span></div>
<div class="line"><a id="l06105" name="l06105"></a><span class="lineno"> 6105</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06106" name="l06106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66b0afdc851946b3bae3eb71e4e928e0"> 6106</a></span><span class="preprocessor">#define ADC_SSCTL0_TS6          0x08000000  </span><span class="comment">// 7th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06107" name="l06107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afce1cf093a5b0aab39e0e27a912b89f0"> 6107</a></span><span class="preprocessor">#define ADC_SSCTL0_IE6          0x04000000  </span><span class="comment">// 7th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06108" name="l06108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00d6e1c95b7a891622b0256013748e45"> 6108</a></span><span class="preprocessor">#define ADC_SSCTL0_END6         0x02000000  </span><span class="comment">// 7th Sample is End of Sequence</span></div>
<div class="line"><a id="l06109" name="l06109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad60df449dd4ae54eae1de79f2c9a7420"> 6109</a></span><span class="preprocessor">#define ADC_SSCTL0_D6           0x01000000  </span><span class="comment">// 7th Sample Differential Input</span></div>
<div class="line"><a id="l06110" name="l06110"></a><span class="lineno"> 6110</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06111" name="l06111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78bfd86b2fc88c9af201c79b07418f66"> 6111</a></span><span class="preprocessor">#define ADC_SSCTL0_TS5          0x00800000  </span><span class="comment">// 6th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06112" name="l06112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6044ac87721cfc7e42e5c4c0df250685"> 6112</a></span><span class="preprocessor">#define ADC_SSCTL0_IE5          0x00400000  </span><span class="comment">// 6th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06113" name="l06113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8051a2c0d825e318c96a11858a3ae42"> 6113</a></span><span class="preprocessor">#define ADC_SSCTL0_END5         0x00200000  </span><span class="comment">// 6th Sample is End of Sequence</span></div>
<div class="line"><a id="l06114" name="l06114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7b497721b83d013facbc6e1b335a0ff"> 6114</a></span><span class="preprocessor">#define ADC_SSCTL0_D5           0x00100000  </span><span class="comment">// 6th Sample Differential Input</span></div>
<div class="line"><a id="l06115" name="l06115"></a><span class="lineno"> 6115</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06116" name="l06116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea6d63aa936d853e568d65e6710b59f7"> 6116</a></span><span class="preprocessor">#define ADC_SSCTL0_TS4          0x00080000  </span><span class="comment">// 5th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06117" name="l06117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e9e7619d052107e0cf2d2ac73d8aa3b"> 6117</a></span><span class="preprocessor">#define ADC_SSCTL0_IE4          0x00040000  </span><span class="comment">// 5th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06118" name="l06118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c2793fdfd3eb06b3006cebab2af23f6"> 6118</a></span><span class="preprocessor">#define ADC_SSCTL0_END4         0x00020000  </span><span class="comment">// 5th Sample is End of Sequence</span></div>
<div class="line"><a id="l06119" name="l06119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b195ec02bc19de8c4a66f827f013d8b"> 6119</a></span><span class="preprocessor">#define ADC_SSCTL0_D4           0x00010000  </span><span class="comment">// 5th Sample Differential Input</span></div>
<div class="line"><a id="l06120" name="l06120"></a><span class="lineno"> 6120</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06121" name="l06121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8ad4fcdffcf1ed1fcc5136d186b9996"> 6121</a></span><span class="preprocessor">#define ADC_SSCTL0_TS3          0x00008000  </span><span class="comment">// 4th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06122" name="l06122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a047c7b4c13ce73646195a77918bfa569"> 6122</a></span><span class="preprocessor">#define ADC_SSCTL0_IE3          0x00004000  </span><span class="comment">// 4th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06123" name="l06123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3fde483d5087ce5a36de436b1bec6f92"> 6123</a></span><span class="preprocessor">#define ADC_SSCTL0_END3         0x00002000  </span><span class="comment">// 4th Sample is End of Sequence</span></div>
<div class="line"><a id="l06124" name="l06124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6ba28620e3edfa4cdbe5d0a8df084a6"> 6124</a></span><span class="preprocessor">#define ADC_SSCTL0_D3           0x00001000  </span><span class="comment">// 4th Sample Differential Input</span></div>
<div class="line"><a id="l06125" name="l06125"></a><span class="lineno"> 6125</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06126" name="l06126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3aeaf3712576d6a8f155f37184aa279a"> 6126</a></span><span class="preprocessor">#define ADC_SSCTL0_TS2          0x00000800  </span><span class="comment">// 3rd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06127" name="l06127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefe886822e091d99c579ef1aad5c4109"> 6127</a></span><span class="preprocessor">#define ADC_SSCTL0_IE2          0x00000400  </span><span class="comment">// 3rd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06128" name="l06128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ea3ebc699ff6e161404e86f33650310"> 6128</a></span><span class="preprocessor">#define ADC_SSCTL0_END2         0x00000200  </span><span class="comment">// 3rd Sample is End of Sequence</span></div>
<div class="line"><a id="l06129" name="l06129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fe84469d1d749196d7159f6d8a3a6f8"> 6129</a></span><span class="preprocessor">#define ADC_SSCTL0_D2           0x00000100  </span><span class="comment">// 3rd Sample Differential Input</span></div>
<div class="line"><a id="l06130" name="l06130"></a><span class="lineno"> 6130</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06131" name="l06131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99000d1eacbf6af4894bd5da5001e1a2"> 6131</a></span><span class="preprocessor">#define ADC_SSCTL0_TS1          0x00000080  </span><span class="comment">// 2nd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06132" name="l06132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae045fe133c3bc4b97f0f9516eb5cf45d"> 6132</a></span><span class="preprocessor">#define ADC_SSCTL0_IE1          0x00000040  </span><span class="comment">// 2nd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06133" name="l06133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91d63d8adaf350b333e74b88a57ef5df"> 6133</a></span><span class="preprocessor">#define ADC_SSCTL0_END1         0x00000020  </span><span class="comment">// 2nd Sample is End of Sequence</span></div>
<div class="line"><a id="l06134" name="l06134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabbd75fa28b51463fb078507dc18e0d2"> 6134</a></span><span class="preprocessor">#define ADC_SSCTL0_D1           0x00000010  </span><span class="comment">// 2nd Sample Differential Input</span></div>
<div class="line"><a id="l06135" name="l06135"></a><span class="lineno"> 6135</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06136" name="l06136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab12ef696a3c19b9ab3a9423301dafb9a"> 6136</a></span><span class="preprocessor">#define ADC_SSCTL0_TS0          0x00000008  </span><span class="comment">// 1st Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06137" name="l06137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad731d642439c71512017618c628d8109"> 6137</a></span><span class="preprocessor">#define ADC_SSCTL0_IE0          0x00000004  </span><span class="comment">// 1st Sample Interrupt Enable</span></div>
<div class="line"><a id="l06138" name="l06138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3338e9775ca333a5edbd3c937068923f"> 6138</a></span><span class="preprocessor">#define ADC_SSCTL0_END0         0x00000002  </span><span class="comment">// 1st Sample is End of Sequence</span></div>
<div class="line"><a id="l06139" name="l06139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d8cbddf7ca114feff450e2e608274d0"> 6139</a></span><span class="preprocessor">#define ADC_SSCTL0_D0           0x00000001  </span><span class="comment">// 1st Sample Differential Input</span></div>
<div class="line"><a id="l06140" name="l06140"></a><span class="lineno"> 6140</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06141" name="l06141"></a><span class="lineno"> 6141</span> </div>
<div class="line"><a id="l06142" name="l06142"></a><span class="lineno"> 6142</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06143" name="l06143"></a><span class="lineno"> 6143</span><span class="comment">//</span></div>
<div class="line"><a id="l06144" name="l06144"></a><span class="lineno"> 6144</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO0 register.</span></div>
<div class="line"><a id="l06145" name="l06145"></a><span class="lineno"> 6145</span><span class="comment">//</span></div>
<div class="line"><a id="l06146" name="l06146"></a><span class="lineno"> 6146</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06147" name="l06147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1deee13435e2ce4cb4b46c8475cccacb"> 6147</a></span><span class="preprocessor">#define ADC_SSFIFO0_DATA_M      0x00000FFF  </span><span class="comment">// Conversion Result Data</span></div>
<div class="line"><a id="l06148" name="l06148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f5088b0e35a21674fad854b03ed7375"> 6148</a></span><span class="preprocessor">#define ADC_SSFIFO0_DATA_S      0</span></div>
<div class="line"><a id="l06149" name="l06149"></a><span class="lineno"> 6149</span> </div>
<div class="line"><a id="l06150" name="l06150"></a><span class="lineno"> 6150</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06151" name="l06151"></a><span class="lineno"> 6151</span><span class="comment">//</span></div>
<div class="line"><a id="l06152" name="l06152"></a><span class="lineno"> 6152</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT0 register.</span></div>
<div class="line"><a id="l06153" name="l06153"></a><span class="lineno"> 6153</span><span class="comment">//</span></div>
<div class="line"><a id="l06154" name="l06154"></a><span class="lineno"> 6154</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06155" name="l06155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afecffae70830598db958ccb3b579f885"> 6155</a></span><span class="preprocessor">#define ADC_SSFSTAT0_FULL       0x00001000  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l06156" name="l06156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d07bcdcf16578e87bcd25d6beb8b8c2"> 6156</a></span><span class="preprocessor">#define ADC_SSFSTAT0_EMPTY      0x00000100  </span><span class="comment">// FIFO Empty</span></div>
<div class="line"><a id="l06157" name="l06157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26e6af061835fa082ceb94545577280e"> 6157</a></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_M     0x000000F0  </span><span class="comment">// FIFO Head Pointer</span></div>
<div class="line"><a id="l06158" name="l06158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a950e30289f1bf5e6d939b1b2f1df0b8c"> 6158</a></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_M     0x0000000F  </span><span class="comment">// FIFO Tail Pointer</span></div>
<div class="line"><a id="l06159" name="l06159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5a8b02f521b0efa8892e3ad52eb619e"> 6159</a></span><span class="preprocessor">#define ADC_SSFSTAT0_HPTR_S     4</span></div>
<div class="line"><a id="l06160" name="l06160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e7f1783fadd2cc81d12073c7dfb41bb"> 6160</a></span><span class="preprocessor">#define ADC_SSFSTAT0_TPTR_S     0</span></div>
<div class="line"><a id="l06161" name="l06161"></a><span class="lineno"> 6161</span> </div>
<div class="line"><a id="l06162" name="l06162"></a><span class="lineno"> 6162</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06163" name="l06163"></a><span class="lineno"> 6163</span><span class="comment">//</span></div>
<div class="line"><a id="l06164" name="l06164"></a><span class="lineno"> 6164</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP0 register.</span></div>
<div class="line"><a id="l06165" name="l06165"></a><span class="lineno"> 6165</span><span class="comment">//</span></div>
<div class="line"><a id="l06166" name="l06166"></a><span class="lineno"> 6166</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06167" name="l06167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11a760f0368374291d55cbdf75a9d54b"> 6167</a></span><span class="preprocessor">#define ADC_SSOP0_S7DCOP        0x10000000  </span><span class="comment">// Sample 7 Digital Comparator</span></div>
<div class="line"><a id="l06168" name="l06168"></a><span class="lineno"> 6168</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06169" name="l06169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a193372ac552dac83c493040f82584f6c"> 6169</a></span><span class="preprocessor">#define ADC_SSOP0_S6DCOP        0x01000000  </span><span class="comment">// Sample 6 Digital Comparator</span></div>
<div class="line"><a id="l06170" name="l06170"></a><span class="lineno"> 6170</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06171" name="l06171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f089de38811c8a7dd5186b409ca9662"> 6171</a></span><span class="preprocessor">#define ADC_SSOP0_S5DCOP        0x00100000  </span><span class="comment">// Sample 5 Digital Comparator</span></div>
<div class="line"><a id="l06172" name="l06172"></a><span class="lineno"> 6172</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06173" name="l06173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae414da1a6370f463501f2dbdf751c6c0"> 6173</a></span><span class="preprocessor">#define ADC_SSOP0_S4DCOP        0x00010000  </span><span class="comment">// Sample 4 Digital Comparator</span></div>
<div class="line"><a id="l06174" name="l06174"></a><span class="lineno"> 6174</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06175" name="l06175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bad84457c43a9eadeb94ed30ba64013"> 6175</a></span><span class="preprocessor">#define ADC_SSOP0_S3DCOP        0x00001000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06176" name="l06176"></a><span class="lineno"> 6176</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06177" name="l06177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6433c36dbe5005888fcb1bf4fc89b9cf"> 6177</a></span><span class="preprocessor">#define ADC_SSOP0_S2DCOP        0x00000100  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06178" name="l06178"></a><span class="lineno"> 6178</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06179" name="l06179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e1b3788e1bf00f1bedbdd2022c5d74e"> 6179</a></span><span class="preprocessor">#define ADC_SSOP0_S1DCOP        0x00000010  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06180" name="l06180"></a><span class="lineno"> 6180</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06181" name="l06181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96b9db40fa9bbc22ff1079d05d4abc30"> 6181</a></span><span class="preprocessor">#define ADC_SSOP0_S0DCOP        0x00000001  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06182" name="l06182"></a><span class="lineno"> 6182</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06183" name="l06183"></a><span class="lineno"> 6183</span> </div>
<div class="line"><a id="l06184" name="l06184"></a><span class="lineno"> 6184</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06185" name="l06185"></a><span class="lineno"> 6185</span><span class="comment">//</span></div>
<div class="line"><a id="l06186" name="l06186"></a><span class="lineno"> 6186</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC0 register.</span></div>
<div class="line"><a id="l06187" name="l06187"></a><span class="lineno"> 6187</span><span class="comment">//</span></div>
<div class="line"><a id="l06188" name="l06188"></a><span class="lineno"> 6188</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06189" name="l06189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9331b1a7d5a51d962d076b58296c3054"> 6189</a></span><span class="preprocessor">#define ADC_SSDC0_S7DCSEL_M     0xF0000000  </span><span class="comment">// Sample 7 Digital Comparator</span></div>
<div class="line"><a id="l06190" name="l06190"></a><span class="lineno"> 6190</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06191" name="l06191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad133a3b198bf0fe90221bcd95b5905d2"> 6191</a></span><span class="preprocessor">#define ADC_SSDC0_S6DCSEL_M     0x0F000000  </span><span class="comment">// Sample 6 Digital Comparator</span></div>
<div class="line"><a id="l06192" name="l06192"></a><span class="lineno"> 6192</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06193" name="l06193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13c145bc042c643f9aa341b85a1e17f3"> 6193</a></span><span class="preprocessor">#define ADC_SSDC0_S5DCSEL_M     0x00F00000  </span><span class="comment">// Sample 5 Digital Comparator</span></div>
<div class="line"><a id="l06194" name="l06194"></a><span class="lineno"> 6194</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06195" name="l06195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87d2d12cc89aa009e6d641b2f90229c2"> 6195</a></span><span class="preprocessor">#define ADC_SSDC0_S4DCSEL_M     0x000F0000  </span><span class="comment">// Sample 4 Digital Comparator</span></div>
<div class="line"><a id="l06196" name="l06196"></a><span class="lineno"> 6196</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06197" name="l06197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9517138c20741ffb79f0995e5e532bd5"> 6197</a></span><span class="preprocessor">#define ADC_SSDC0_S3DCSEL_M     0x0000F000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06198" name="l06198"></a><span class="lineno"> 6198</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06199" name="l06199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71f8fdb401a0efea88a01ddcd19987a6"> 6199</a></span><span class="preprocessor">#define ADC_SSDC0_S2DCSEL_M     0x00000F00  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06200" name="l06200"></a><span class="lineno"> 6200</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06201" name="l06201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96abff20d0015d5323edd39d332d6c30"> 6201</a></span><span class="preprocessor">#define ADC_SSDC0_S1DCSEL_M     0x000000F0  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06202" name="l06202"></a><span class="lineno"> 6202</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06203" name="l06203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a563c9f3a94d0eb4bf64f9d2e3283517a"> 6203</a></span><span class="preprocessor">#define ADC_SSDC0_S0DCSEL_M     0x0000000F  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06204" name="l06204"></a><span class="lineno"> 6204</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06205" name="l06205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf539680330755cf2d02295437ee83a4"> 6205</a></span><span class="preprocessor">#define ADC_SSDC0_S6DCSEL_S     24</span></div>
<div class="line"><a id="l06206" name="l06206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f0e8429affdf529fa6e15e3df2b9006"> 6206</a></span><span class="preprocessor">#define ADC_SSDC0_S5DCSEL_S     20</span></div>
<div class="line"><a id="l06207" name="l06207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6cae3a6f9da85ee041b774f98ed8f9b"> 6207</a></span><span class="preprocessor">#define ADC_SSDC0_S4DCSEL_S     16</span></div>
<div class="line"><a id="l06208" name="l06208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a770f30c583c446aa71c69e174cb44608"> 6208</a></span><span class="preprocessor">#define ADC_SSDC0_S3DCSEL_S     12</span></div>
<div class="line"><a id="l06209" name="l06209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04d0efb463a43a78a82b7c4105339ec5"> 6209</a></span><span class="preprocessor">#define ADC_SSDC0_S2DCSEL_S     8</span></div>
<div class="line"><a id="l06210" name="l06210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa56b3e357b2db5fd6b52fcc2b7ebf9d"> 6210</a></span><span class="preprocessor">#define ADC_SSDC0_S1DCSEL_S     4</span></div>
<div class="line"><a id="l06211" name="l06211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0cc718a6dc720d53d699da1885a7b1d"> 6211</a></span><span class="preprocessor">#define ADC_SSDC0_S0DCSEL_S     0</span></div>
<div class="line"><a id="l06212" name="l06212"></a><span class="lineno"> 6212</span> </div>
<div class="line"><a id="l06213" name="l06213"></a><span class="lineno"> 6213</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06214" name="l06214"></a><span class="lineno"> 6214</span><span class="comment">//</span></div>
<div class="line"><a id="l06215" name="l06215"></a><span class="lineno"> 6215</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX0 register.</span></div>
<div class="line"><a id="l06216" name="l06216"></a><span class="lineno"> 6216</span><span class="comment">//</span></div>
<div class="line"><a id="l06217" name="l06217"></a><span class="lineno"> 6217</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06218" name="l06218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8ac24962f01e5a1eb0f801bcd6574b8"> 6218</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX7       0x10000000  </span><span class="comment">// 8th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06219" name="l06219"></a><span class="lineno"> 6219</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06220" name="l06220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70d75eaa9575689d6b32d5cbd5d90fe1"> 6220</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX6       0x01000000  </span><span class="comment">// 7th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06221" name="l06221"></a><span class="lineno"> 6221</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06222" name="l06222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3b17f35588a843ef9b66a02e4a45347"> 6222</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX5       0x00100000  </span><span class="comment">// 6th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06223" name="l06223"></a><span class="lineno"> 6223</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06224" name="l06224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01083318999866c6a07522b6f341bcdb"> 6224</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX4       0x00010000  </span><span class="comment">// 5th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06225" name="l06225"></a><span class="lineno"> 6225</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06226" name="l06226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30ca850048de13ddae02a6c9180cdd23"> 6226</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX3       0x00001000  </span><span class="comment">// 4th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06227" name="l06227"></a><span class="lineno"> 6227</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06228" name="l06228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f342f7e877054ec59165dab06fbf039"> 6228</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX2       0x00000100  </span><span class="comment">// 3rd Sample Input Select (Upper</span></div>
<div class="line"><a id="l06229" name="l06229"></a><span class="lineno"> 6229</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06230" name="l06230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b60c1b16d683ec8f0aab7ecbb47bfeb"> 6230</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX1       0x00000010  </span><span class="comment">// 2th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06231" name="l06231"></a><span class="lineno"> 6231</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06232" name="l06232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66a41d328b3fa178ecc7b267bfed0adf"> 6232</a></span><span class="preprocessor">#define ADC_SSEMUX0_EMUX0       0x00000001  </span><span class="comment">// 1st Sample Input Select (Upper</span></div>
<div class="line"><a id="l06233" name="l06233"></a><span class="lineno"> 6233</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06234" name="l06234"></a><span class="lineno"> 6234</span> </div>
<div class="line"><a id="l06235" name="l06235"></a><span class="lineno"> 6235</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06236" name="l06236"></a><span class="lineno"> 6236</span><span class="comment">//</span></div>
<div class="line"><a id="l06237" name="l06237"></a><span class="lineno"> 6237</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH0 register.</span></div>
<div class="line"><a id="l06238" name="l06238"></a><span class="lineno"> 6238</span><span class="comment">//</span></div>
<div class="line"><a id="l06239" name="l06239"></a><span class="lineno"> 6239</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06240" name="l06240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebc45f2097283eb15dee290384d995f4"> 6240</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH7_M       0xF0000000  </span><span class="comment">// 8th Sample and Hold Period</span></div>
<div class="line"><a id="l06241" name="l06241"></a><span class="lineno"> 6241</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06242" name="l06242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74d68c5ab6db8a4468e4d8f9f15b9576"> 6242</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH6_M       0x0F000000  </span><span class="comment">// 7th Sample and Hold Period</span></div>
<div class="line"><a id="l06243" name="l06243"></a><span class="lineno"> 6243</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06244" name="l06244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17e4daebdf2597d1648ab058353ba688"> 6244</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH5_M       0x00F00000  </span><span class="comment">// 6th Sample and Hold Period</span></div>
<div class="line"><a id="l06245" name="l06245"></a><span class="lineno"> 6245</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06246" name="l06246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a7bf903d7b01794d97a5d07e962c943"> 6246</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH4_M       0x000F0000  </span><span class="comment">// 5th Sample and Hold Period</span></div>
<div class="line"><a id="l06247" name="l06247"></a><span class="lineno"> 6247</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06248" name="l06248"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5e282bf138a247b7a2c734f60ba7205"> 6248</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH3_M       0x0000F000  </span><span class="comment">// 4th Sample and Hold Period</span></div>
<div class="line"><a id="l06249" name="l06249"></a><span class="lineno"> 6249</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06250" name="l06250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad62d67658d8abc0d10d34044ab19052d"> 6250</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH2_M       0x00000F00  </span><span class="comment">// 3rd Sample and Hold Period</span></div>
<div class="line"><a id="l06251" name="l06251"></a><span class="lineno"> 6251</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06252" name="l06252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ef5d3ce762231bfe0b30ef777b143c0"> 6252</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH1_M       0x000000F0  </span><span class="comment">// 2nd Sample and Hold Period</span></div>
<div class="line"><a id="l06253" name="l06253"></a><span class="lineno"> 6253</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06254" name="l06254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae36b587cd11482baf59220d3d55630a8"> 6254</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH0_M       0x0000000F  </span><span class="comment">// 1st Sample and Hold Period</span></div>
<div class="line"><a id="l06255" name="l06255"></a><span class="lineno"> 6255</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06256" name="l06256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9eeab5a13d07aed0b11393c27372b65b"> 6256</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH7_S       28</span></div>
<div class="line"><a id="l06257" name="l06257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4338fda67bd3fbb5d2a280395057889"> 6257</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH6_S       24</span></div>
<div class="line"><a id="l06258" name="l06258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb12a1c17bcb72a29bdcd7371514dc88"> 6258</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH5_S       20</span></div>
<div class="line"><a id="l06259" name="l06259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8c21104aed4af2eee7c261432fc36ae"> 6259</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH4_S       16</span></div>
<div class="line"><a id="l06260" name="l06260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ff707a1c0a27eb672bce868aff23c4f"> 6260</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH3_S       12</span></div>
<div class="line"><a id="l06261" name="l06261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e8a68a731477e4985811e5eb618f53b"> 6261</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH2_S       8</span></div>
<div class="line"><a id="l06262" name="l06262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d43cba811af28ea3e88ba6d229aad45"> 6262</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH1_S       4</span></div>
<div class="line"><a id="l06263" name="l06263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aa5f9923a66a132b8edf873bbe6bdb7"> 6263</a></span><span class="preprocessor">#define ADC_SSTSH0_TSH0_S       0</span></div>
<div class="line"><a id="l06264" name="l06264"></a><span class="lineno"> 6264</span> </div>
<div class="line"><a id="l06265" name="l06265"></a><span class="lineno"> 6265</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06266" name="l06266"></a><span class="lineno"> 6266</span><span class="comment">//</span></div>
<div class="line"><a id="l06267" name="l06267"></a><span class="lineno"> 6267</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX1 register.</span></div>
<div class="line"><a id="l06268" name="l06268"></a><span class="lineno"> 6268</span><span class="comment">//</span></div>
<div class="line"><a id="l06269" name="l06269"></a><span class="lineno"> 6269</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06270" name="l06270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a1b9bac510d090144678bb20e940236"> 6270</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX3_M       0x0000F000  </span><span class="comment">// 4th Sample Input Select</span></div>
<div class="line"><a id="l06271" name="l06271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c4bd27ffaf3acf0f38e381d0b06e214"> 6271</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_M       0x00000F00  </span><span class="comment">// 3rd Sample Input Select</span></div>
<div class="line"><a id="l06272" name="l06272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b44de3d0caede93ed6f159f4e57353b"> 6272</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_M       0x000000F0  </span><span class="comment">// 2nd Sample Input Select</span></div>
<div class="line"><a id="l06273" name="l06273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e76cfd92c97ebb0660114372092579a"> 6273</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_M       0x0000000F  </span><span class="comment">// 1st Sample Input Select</span></div>
<div class="line"><a id="l06274" name="l06274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69364f40ea45f064a70d71043dbe06b1"> 6274</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX3_S       12</span></div>
<div class="line"><a id="l06275" name="l06275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20ed0cd48d240c542501f12515638df1"> 6275</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX2_S       8</span></div>
<div class="line"><a id="l06276" name="l06276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afba504cd18083139adf63ae1345a7b2f"> 6276</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX1_S       4</span></div>
<div class="line"><a id="l06277" name="l06277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a937e2e42767a3054cd80e4bb75c4cf"> 6277</a></span><span class="preprocessor">#define ADC_SSMUX1_MUX0_S       0</span></div>
<div class="line"><a id="l06278" name="l06278"></a><span class="lineno"> 6278</span> </div>
<div class="line"><a id="l06279" name="l06279"></a><span class="lineno"> 6279</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06280" name="l06280"></a><span class="lineno"> 6280</span><span class="comment">//</span></div>
<div class="line"><a id="l06281" name="l06281"></a><span class="lineno"> 6281</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL1 register.</span></div>
<div class="line"><a id="l06282" name="l06282"></a><span class="lineno"> 6282</span><span class="comment">//</span></div>
<div class="line"><a id="l06283" name="l06283"></a><span class="lineno"> 6283</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06284" name="l06284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c74e50f5f8a5a3d308d8916a756906e"> 6284</a></span><span class="preprocessor">#define ADC_SSCTL1_TS3          0x00008000  </span><span class="comment">// 4th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06285" name="l06285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3295cdf6eb4f4d4fada54314c755398a"> 6285</a></span><span class="preprocessor">#define ADC_SSCTL1_IE3          0x00004000  </span><span class="comment">// 4th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06286" name="l06286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5d19fa64622858fd1025c24d885cca5"> 6286</a></span><span class="preprocessor">#define ADC_SSCTL1_END3         0x00002000  </span><span class="comment">// 4th Sample is End of Sequence</span></div>
<div class="line"><a id="l06287" name="l06287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae35c917351bbfe1b6dd98977f9583483"> 6287</a></span><span class="preprocessor">#define ADC_SSCTL1_D3           0x00001000  </span><span class="comment">// 4th Sample Differential Input</span></div>
<div class="line"><a id="l06288" name="l06288"></a><span class="lineno"> 6288</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06289" name="l06289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ba835b11499e941014df4d43b77ffa2"> 6289</a></span><span class="preprocessor">#define ADC_SSCTL1_TS2          0x00000800  </span><span class="comment">// 3rd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06290" name="l06290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80ad9ed3aa8027f2fd13f858b462d3b5"> 6290</a></span><span class="preprocessor">#define ADC_SSCTL1_IE2          0x00000400  </span><span class="comment">// 3rd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06291" name="l06291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ef351e6327b9fd45bc45ebf93fa9808"> 6291</a></span><span class="preprocessor">#define ADC_SSCTL1_END2         0x00000200  </span><span class="comment">// 3rd Sample is End of Sequence</span></div>
<div class="line"><a id="l06292" name="l06292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd92d3a73f411d4db124acd72ae53abc"> 6292</a></span><span class="preprocessor">#define ADC_SSCTL1_D2           0x00000100  </span><span class="comment">// 3rd Sample Differential Input</span></div>
<div class="line"><a id="l06293" name="l06293"></a><span class="lineno"> 6293</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06294" name="l06294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac21cf2702d172b09833f52955537beb5"> 6294</a></span><span class="preprocessor">#define ADC_SSCTL1_TS1          0x00000080  </span><span class="comment">// 2nd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06295" name="l06295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a67f34542df0fd31b1014a363b814a7"> 6295</a></span><span class="preprocessor">#define ADC_SSCTL1_IE1          0x00000040  </span><span class="comment">// 2nd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06296" name="l06296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dc612fc8d3e1f5319009130655a8a66"> 6296</a></span><span class="preprocessor">#define ADC_SSCTL1_END1         0x00000020  </span><span class="comment">// 2nd Sample is End of Sequence</span></div>
<div class="line"><a id="l06297" name="l06297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a373641dadf43acfb0a1b27ac00421187"> 6297</a></span><span class="preprocessor">#define ADC_SSCTL1_D1           0x00000010  </span><span class="comment">// 2nd Sample Differential Input</span></div>
<div class="line"><a id="l06298" name="l06298"></a><span class="lineno"> 6298</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06299" name="l06299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f060ef8b7d6338855d951cc92a633c2"> 6299</a></span><span class="preprocessor">#define ADC_SSCTL1_TS0          0x00000008  </span><span class="comment">// 1st Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06300" name="l06300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a502c09e34bf657237db58546ecbc37f0"> 6300</a></span><span class="preprocessor">#define ADC_SSCTL1_IE0          0x00000004  </span><span class="comment">// 1st Sample Interrupt Enable</span></div>
<div class="line"><a id="l06301" name="l06301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acebac004d6465749723dbd4183d69d91"> 6301</a></span><span class="preprocessor">#define ADC_SSCTL1_END0         0x00000002  </span><span class="comment">// 1st Sample is End of Sequence</span></div>
<div class="line"><a id="l06302" name="l06302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5e5484e610246ebca8c22c42bc76a42"> 6302</a></span><span class="preprocessor">#define ADC_SSCTL1_D0           0x00000001  </span><span class="comment">// 1st Sample Differential Input</span></div>
<div class="line"><a id="l06303" name="l06303"></a><span class="lineno"> 6303</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06304" name="l06304"></a><span class="lineno"> 6304</span> </div>
<div class="line"><a id="l06305" name="l06305"></a><span class="lineno"> 6305</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06306" name="l06306"></a><span class="lineno"> 6306</span><span class="comment">//</span></div>
<div class="line"><a id="l06307" name="l06307"></a><span class="lineno"> 6307</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO1 register.</span></div>
<div class="line"><a id="l06308" name="l06308"></a><span class="lineno"> 6308</span><span class="comment">//</span></div>
<div class="line"><a id="l06309" name="l06309"></a><span class="lineno"> 6309</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06310" name="l06310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac08ff475aa1e991ff1526935eb281800"> 6310</a></span><span class="preprocessor">#define ADC_SSFIFO1_DATA_M      0x00000FFF  </span><span class="comment">// Conversion Result Data</span></div>
<div class="line"><a id="l06311" name="l06311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b72234bc106dbddc61b8db4fa939dc4"> 6311</a></span><span class="preprocessor">#define ADC_SSFIFO1_DATA_S      0</span></div>
<div class="line"><a id="l06312" name="l06312"></a><span class="lineno"> 6312</span> </div>
<div class="line"><a id="l06313" name="l06313"></a><span class="lineno"> 6313</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06314" name="l06314"></a><span class="lineno"> 6314</span><span class="comment">//</span></div>
<div class="line"><a id="l06315" name="l06315"></a><span class="lineno"> 6315</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT1 register.</span></div>
<div class="line"><a id="l06316" name="l06316"></a><span class="lineno"> 6316</span><span class="comment">//</span></div>
<div class="line"><a id="l06317" name="l06317"></a><span class="lineno"> 6317</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06318" name="l06318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bab60bc63a97068f37b375d3bbe66e7"> 6318</a></span><span class="preprocessor">#define ADC_SSFSTAT1_FULL       0x00001000  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l06319" name="l06319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac44d2bd50815ed890f6933dec82942f6"> 6319</a></span><span class="preprocessor">#define ADC_SSFSTAT1_EMPTY      0x00000100  </span><span class="comment">// FIFO Empty</span></div>
<div class="line"><a id="l06320" name="l06320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b9fd2a2be1d6cccbc4221322ce2255e"> 6320</a></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_M     0x000000F0  </span><span class="comment">// FIFO Head Pointer</span></div>
<div class="line"><a id="l06321" name="l06321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7f2233ad15f40e0746756e66c30f643"> 6321</a></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_M     0x0000000F  </span><span class="comment">// FIFO Tail Pointer</span></div>
<div class="line"><a id="l06322" name="l06322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bf1b70eb4540edeef211639e06f0898"> 6322</a></span><span class="preprocessor">#define ADC_SSFSTAT1_HPTR_S     4</span></div>
<div class="line"><a id="l06323" name="l06323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf08f3fb5e9face53dc6864ccc87a5b4"> 6323</a></span><span class="preprocessor">#define ADC_SSFSTAT1_TPTR_S     0</span></div>
<div class="line"><a id="l06324" name="l06324"></a><span class="lineno"> 6324</span> </div>
<div class="line"><a id="l06325" name="l06325"></a><span class="lineno"> 6325</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06326" name="l06326"></a><span class="lineno"> 6326</span><span class="comment">//</span></div>
<div class="line"><a id="l06327" name="l06327"></a><span class="lineno"> 6327</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP1 register.</span></div>
<div class="line"><a id="l06328" name="l06328"></a><span class="lineno"> 6328</span><span class="comment">//</span></div>
<div class="line"><a id="l06329" name="l06329"></a><span class="lineno"> 6329</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06330" name="l06330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83ccfe50bdcea162564de86e4c6ffd06"> 6330</a></span><span class="preprocessor">#define ADC_SSOP1_S3DCOP        0x00001000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06331" name="l06331"></a><span class="lineno"> 6331</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06332" name="l06332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb18fdf8aa21607353f6b986cf729bde"> 6332</a></span><span class="preprocessor">#define ADC_SSOP1_S2DCOP        0x00000100  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06333" name="l06333"></a><span class="lineno"> 6333</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06334" name="l06334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a235a6fbdcff814dbef97ca6b7fa62d05"> 6334</a></span><span class="preprocessor">#define ADC_SSOP1_S1DCOP        0x00000010  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06335" name="l06335"></a><span class="lineno"> 6335</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06336" name="l06336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac70daf48a23d870b43a3c5a34ecf136f"> 6336</a></span><span class="preprocessor">#define ADC_SSOP1_S0DCOP        0x00000001  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06337" name="l06337"></a><span class="lineno"> 6337</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06338" name="l06338"></a><span class="lineno"> 6338</span> </div>
<div class="line"><a id="l06339" name="l06339"></a><span class="lineno"> 6339</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06340" name="l06340"></a><span class="lineno"> 6340</span><span class="comment">//</span></div>
<div class="line"><a id="l06341" name="l06341"></a><span class="lineno"> 6341</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC1 register.</span></div>
<div class="line"><a id="l06342" name="l06342"></a><span class="lineno"> 6342</span><span class="comment">//</span></div>
<div class="line"><a id="l06343" name="l06343"></a><span class="lineno"> 6343</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06344" name="l06344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d332a3b643aac5cede728d21436f5df"> 6344</a></span><span class="preprocessor">#define ADC_SSDC1_S3DCSEL_M     0x0000F000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06345" name="l06345"></a><span class="lineno"> 6345</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06346" name="l06346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab468f7dc4a36c1db35d7095fcb00b46d"> 6346</a></span><span class="preprocessor">#define ADC_SSDC1_S2DCSEL_M     0x00000F00  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06347" name="l06347"></a><span class="lineno"> 6347</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06348" name="l06348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34fb2e6c79e6e50c321ab6200d86c159"> 6348</a></span><span class="preprocessor">#define ADC_SSDC1_S1DCSEL_M     0x000000F0  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06349" name="l06349"></a><span class="lineno"> 6349</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06350" name="l06350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1de22973b655720d8621750a5f40f464"> 6350</a></span><span class="preprocessor">#define ADC_SSDC1_S0DCSEL_M     0x0000000F  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06351" name="l06351"></a><span class="lineno"> 6351</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06352" name="l06352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4345a8586b138f86ed96c400f8b7ac31"> 6352</a></span><span class="preprocessor">#define ADC_SSDC1_S2DCSEL_S     8</span></div>
<div class="line"><a id="l06353" name="l06353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af46b5ba74eaf805d85527e0ab4bf35dd"> 6353</a></span><span class="preprocessor">#define ADC_SSDC1_S1DCSEL_S     4</span></div>
<div class="line"><a id="l06354" name="l06354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba2d875b3eb68137f6fba457d7be91e9"> 6354</a></span><span class="preprocessor">#define ADC_SSDC1_S0DCSEL_S     0</span></div>
<div class="line"><a id="l06355" name="l06355"></a><span class="lineno"> 6355</span> </div>
<div class="line"><a id="l06356" name="l06356"></a><span class="lineno"> 6356</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06357" name="l06357"></a><span class="lineno"> 6357</span><span class="comment">//</span></div>
<div class="line"><a id="l06358" name="l06358"></a><span class="lineno"> 6358</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX1 register.</span></div>
<div class="line"><a id="l06359" name="l06359"></a><span class="lineno"> 6359</span><span class="comment">//</span></div>
<div class="line"><a id="l06360" name="l06360"></a><span class="lineno"> 6360</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06361" name="l06361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23fefd4883f158f068e00f61c4f09c19"> 6361</a></span><span class="preprocessor">#define ADC_SSEMUX1_EMUX3       0x00001000  </span><span class="comment">// 4th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06362" name="l06362"></a><span class="lineno"> 6362</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06363" name="l06363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93229aede76fcfeb8378e50fa51d13d2"> 6363</a></span><span class="preprocessor">#define ADC_SSEMUX1_EMUX2       0x00000100  </span><span class="comment">// 3rd Sample Input Select (Upper</span></div>
<div class="line"><a id="l06364" name="l06364"></a><span class="lineno"> 6364</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06365" name="l06365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa141cebe72be30410b7c3772f6fdf469"> 6365</a></span><span class="preprocessor">#define ADC_SSEMUX1_EMUX1       0x00000010  </span><span class="comment">// 2th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06366" name="l06366"></a><span class="lineno"> 6366</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06367" name="l06367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98d9243c93c4366c361ce87751baa1e5"> 6367</a></span><span class="preprocessor">#define ADC_SSEMUX1_EMUX0       0x00000001  </span><span class="comment">// 1st Sample Input Select (Upper</span></div>
<div class="line"><a id="l06368" name="l06368"></a><span class="lineno"> 6368</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06369" name="l06369"></a><span class="lineno"> 6369</span> </div>
<div class="line"><a id="l06370" name="l06370"></a><span class="lineno"> 6370</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06371" name="l06371"></a><span class="lineno"> 6371</span><span class="comment">//</span></div>
<div class="line"><a id="l06372" name="l06372"></a><span class="lineno"> 6372</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH1 register.</span></div>
<div class="line"><a id="l06373" name="l06373"></a><span class="lineno"> 6373</span><span class="comment">//</span></div>
<div class="line"><a id="l06374" name="l06374"></a><span class="lineno"> 6374</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06375" name="l06375"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d706493a4f43038280cc717031b41c1"> 6375</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH3_M       0x0000F000  </span><span class="comment">// 4th Sample and Hold Period</span></div>
<div class="line"><a id="l06376" name="l06376"></a><span class="lineno"> 6376</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06377" name="l06377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a467b94de8f1e5bacf966171445338a26"> 6377</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH2_M       0x00000F00  </span><span class="comment">// 3rd Sample and Hold Period</span></div>
<div class="line"><a id="l06378" name="l06378"></a><span class="lineno"> 6378</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06379" name="l06379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad00fffb15aa32222fcb64593f1c41360"> 6379</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH1_M       0x000000F0  </span><span class="comment">// 2nd Sample and Hold Period</span></div>
<div class="line"><a id="l06380" name="l06380"></a><span class="lineno"> 6380</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06381" name="l06381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a474c0d4a5faf4a0fe684aa735a0f4da5"> 6381</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH0_M       0x0000000F  </span><span class="comment">// 1st Sample and Hold Period</span></div>
<div class="line"><a id="l06382" name="l06382"></a><span class="lineno"> 6382</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06383" name="l06383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afafef58b7d5bb7df2b8db29b0a3b19f8"> 6383</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH3_S       12</span></div>
<div class="line"><a id="l06384" name="l06384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb75602ae04f9449774a0e2764a96122"> 6384</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH2_S       8</span></div>
<div class="line"><a id="l06385" name="l06385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac83b8e99ea96ae9eeca2a49cb013bfb0"> 6385</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH1_S       4</span></div>
<div class="line"><a id="l06386" name="l06386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11190ae0e790a34b27376c8336011699"> 6386</a></span><span class="preprocessor">#define ADC_SSTSH1_TSH0_S       0</span></div>
<div class="line"><a id="l06387" name="l06387"></a><span class="lineno"> 6387</span> </div>
<div class="line"><a id="l06388" name="l06388"></a><span class="lineno"> 6388</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06389" name="l06389"></a><span class="lineno"> 6389</span><span class="comment">//</span></div>
<div class="line"><a id="l06390" name="l06390"></a><span class="lineno"> 6390</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX2 register.</span></div>
<div class="line"><a id="l06391" name="l06391"></a><span class="lineno"> 6391</span><span class="comment">//</span></div>
<div class="line"><a id="l06392" name="l06392"></a><span class="lineno"> 6392</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06393" name="l06393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad855ffffdbd749bb9ad78324bb4d7c92"> 6393</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX3_M       0x0000F000  </span><span class="comment">// 4th Sample Input Select</span></div>
<div class="line"><a id="l06394" name="l06394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e78bf36353ea93c6bfbe622568f784c"> 6394</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_M       0x00000F00  </span><span class="comment">// 3rd Sample Input Select</span></div>
<div class="line"><a id="l06395" name="l06395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5206029f5f7451642599a3493fd2712"> 6395</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_M       0x000000F0  </span><span class="comment">// 2nd Sample Input Select</span></div>
<div class="line"><a id="l06396" name="l06396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f32bc7fcad63751edf5d5c530a41ba6"> 6396</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_M       0x0000000F  </span><span class="comment">// 1st Sample Input Select</span></div>
<div class="line"><a id="l06397" name="l06397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac21ecae790c95eecb77be1a87772e6d8"> 6397</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX3_S       12</span></div>
<div class="line"><a id="l06398" name="l06398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88e18bd1f772bcbcf7a6a647a33368e6"> 6398</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX2_S       8</span></div>
<div class="line"><a id="l06399" name="l06399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8d357fba2206c73b29473c3e439feba"> 6399</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX1_S       4</span></div>
<div class="line"><a id="l06400" name="l06400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fd4116d3369b1615ff93f9987997dd9"> 6400</a></span><span class="preprocessor">#define ADC_SSMUX2_MUX0_S       0</span></div>
<div class="line"><a id="l06401" name="l06401"></a><span class="lineno"> 6401</span> </div>
<div class="line"><a id="l06402" name="l06402"></a><span class="lineno"> 6402</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06403" name="l06403"></a><span class="lineno"> 6403</span><span class="comment">//</span></div>
<div class="line"><a id="l06404" name="l06404"></a><span class="lineno"> 6404</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL2 register.</span></div>
<div class="line"><a id="l06405" name="l06405"></a><span class="lineno"> 6405</span><span class="comment">//</span></div>
<div class="line"><a id="l06406" name="l06406"></a><span class="lineno"> 6406</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06407" name="l06407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d5a8a8e9c6b213f24e21c31219fac8d"> 6407</a></span><span class="preprocessor">#define ADC_SSCTL2_TS3          0x00008000  </span><span class="comment">// 4th Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06408" name="l06408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa2f340f02e012837d1c83db0064537c"> 6408</a></span><span class="preprocessor">#define ADC_SSCTL2_IE3          0x00004000  </span><span class="comment">// 4th Sample Interrupt Enable</span></div>
<div class="line"><a id="l06409" name="l06409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b0c918a3456cfb494f1f76863461da1"> 6409</a></span><span class="preprocessor">#define ADC_SSCTL2_END3         0x00002000  </span><span class="comment">// 4th Sample is End of Sequence</span></div>
<div class="line"><a id="l06410" name="l06410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a531d8757e7068107bc329df02689c84b"> 6410</a></span><span class="preprocessor">#define ADC_SSCTL2_D3           0x00001000  </span><span class="comment">// 4th Sample Differential Input</span></div>
<div class="line"><a id="l06411" name="l06411"></a><span class="lineno"> 6411</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06412" name="l06412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a015a9568e096fe713a1b10f19ac509d9"> 6412</a></span><span class="preprocessor">#define ADC_SSCTL2_TS2          0x00000800  </span><span class="comment">// 3rd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06413" name="l06413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf8c25f9b4a4d934f82b6cbd33e1495c"> 6413</a></span><span class="preprocessor">#define ADC_SSCTL2_IE2          0x00000400  </span><span class="comment">// 3rd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06414" name="l06414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c1de7c32f45164e9e76ef393f3ebfbb"> 6414</a></span><span class="preprocessor">#define ADC_SSCTL2_END2         0x00000200  </span><span class="comment">// 3rd Sample is End of Sequence</span></div>
<div class="line"><a id="l06415" name="l06415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cc39bb76210daef3006c55eaa065aaa"> 6415</a></span><span class="preprocessor">#define ADC_SSCTL2_D2           0x00000100  </span><span class="comment">// 3rd Sample Differential Input</span></div>
<div class="line"><a id="l06416" name="l06416"></a><span class="lineno"> 6416</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06417" name="l06417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79512fca0fba978b42129069ad53769c"> 6417</a></span><span class="preprocessor">#define ADC_SSCTL2_TS1          0x00000080  </span><span class="comment">// 2nd Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06418" name="l06418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d5514043ff2e60b280eff590a55c3b4"> 6418</a></span><span class="preprocessor">#define ADC_SSCTL2_IE1          0x00000040  </span><span class="comment">// 2nd Sample Interrupt Enable</span></div>
<div class="line"><a id="l06419" name="l06419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3684ac1cb65b792dadf07df32498e3a7"> 6419</a></span><span class="preprocessor">#define ADC_SSCTL2_END1         0x00000020  </span><span class="comment">// 2nd Sample is End of Sequence</span></div>
<div class="line"><a id="l06420" name="l06420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0dbf134994a2f443fc4223159d068f7f"> 6420</a></span><span class="preprocessor">#define ADC_SSCTL2_D1           0x00000010  </span><span class="comment">// 2nd Sample Differential Input</span></div>
<div class="line"><a id="l06421" name="l06421"></a><span class="lineno"> 6421</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06422" name="l06422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74b58d903aab588a27f367c9c9f1e51d"> 6422</a></span><span class="preprocessor">#define ADC_SSCTL2_TS0          0x00000008  </span><span class="comment">// 1st Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06423" name="l06423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8553deb0d737f57885751a779671e816"> 6423</a></span><span class="preprocessor">#define ADC_SSCTL2_IE0          0x00000004  </span><span class="comment">// 1st Sample Interrupt Enable</span></div>
<div class="line"><a id="l06424" name="l06424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad25c5ab63687306721f7c569142e5751"> 6424</a></span><span class="preprocessor">#define ADC_SSCTL2_END0         0x00000002  </span><span class="comment">// 1st Sample is End of Sequence</span></div>
<div class="line"><a id="l06425" name="l06425"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accf2da5c5e49ceb23aad9d4d3e4840f2"> 6425</a></span><span class="preprocessor">#define ADC_SSCTL2_D0           0x00000001  </span><span class="comment">// 1st Sample Differential Input</span></div>
<div class="line"><a id="l06426" name="l06426"></a><span class="lineno"> 6426</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06427" name="l06427"></a><span class="lineno"> 6427</span> </div>
<div class="line"><a id="l06428" name="l06428"></a><span class="lineno"> 6428</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06429" name="l06429"></a><span class="lineno"> 6429</span><span class="comment">//</span></div>
<div class="line"><a id="l06430" name="l06430"></a><span class="lineno"> 6430</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO2 register.</span></div>
<div class="line"><a id="l06431" name="l06431"></a><span class="lineno"> 6431</span><span class="comment">//</span></div>
<div class="line"><a id="l06432" name="l06432"></a><span class="lineno"> 6432</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06433" name="l06433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc5b7b065df9ea7283fffccbdeccce3b"> 6433</a></span><span class="preprocessor">#define ADC_SSFIFO2_DATA_M      0x00000FFF  </span><span class="comment">// Conversion Result Data</span></div>
<div class="line"><a id="l06434" name="l06434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99dec3f4b1cb75cdd65c4148c571b953"> 6434</a></span><span class="preprocessor">#define ADC_SSFIFO2_DATA_S      0</span></div>
<div class="line"><a id="l06435" name="l06435"></a><span class="lineno"> 6435</span> </div>
<div class="line"><a id="l06436" name="l06436"></a><span class="lineno"> 6436</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06437" name="l06437"></a><span class="lineno"> 6437</span><span class="comment">//</span></div>
<div class="line"><a id="l06438" name="l06438"></a><span class="lineno"> 6438</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT2 register.</span></div>
<div class="line"><a id="l06439" name="l06439"></a><span class="lineno"> 6439</span><span class="comment">//</span></div>
<div class="line"><a id="l06440" name="l06440"></a><span class="lineno"> 6440</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06441" name="l06441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab76008fb4928b2a52cdb3d2f6e52b9ae"> 6441</a></span><span class="preprocessor">#define ADC_SSFSTAT2_FULL       0x00001000  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l06442" name="l06442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff21b4cde3cb2857342d3bc22bd3c5dc"> 6442</a></span><span class="preprocessor">#define ADC_SSFSTAT2_EMPTY      0x00000100  </span><span class="comment">// FIFO Empty</span></div>
<div class="line"><a id="l06443" name="l06443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a646b5223a681144ecdfcb66b117eb91c"> 6443</a></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_M     0x000000F0  </span><span class="comment">// FIFO Head Pointer</span></div>
<div class="line"><a id="l06444" name="l06444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cc3d3d2f13321d9cad5517a10714f48"> 6444</a></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_M     0x0000000F  </span><span class="comment">// FIFO Tail Pointer</span></div>
<div class="line"><a id="l06445" name="l06445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a39e41290a00ccb1690858a3e72a1b4"> 6445</a></span><span class="preprocessor">#define ADC_SSFSTAT2_HPTR_S     4</span></div>
<div class="line"><a id="l06446" name="l06446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0c0bc2bacf07fbff136aea8cae0fe11"> 6446</a></span><span class="preprocessor">#define ADC_SSFSTAT2_TPTR_S     0</span></div>
<div class="line"><a id="l06447" name="l06447"></a><span class="lineno"> 6447</span> </div>
<div class="line"><a id="l06448" name="l06448"></a><span class="lineno"> 6448</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06449" name="l06449"></a><span class="lineno"> 6449</span><span class="comment">//</span></div>
<div class="line"><a id="l06450" name="l06450"></a><span class="lineno"> 6450</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP2 register.</span></div>
<div class="line"><a id="l06451" name="l06451"></a><span class="lineno"> 6451</span><span class="comment">//</span></div>
<div class="line"><a id="l06452" name="l06452"></a><span class="lineno"> 6452</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06453" name="l06453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad48efa36e9d8de459a8b5d03fb36253"> 6453</a></span><span class="preprocessor">#define ADC_SSOP2_S3DCOP        0x00001000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06454" name="l06454"></a><span class="lineno"> 6454</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06455" name="l06455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d536f6725f03088f2c4aa882e0fdd01"> 6455</a></span><span class="preprocessor">#define ADC_SSOP2_S2DCOP        0x00000100  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06456" name="l06456"></a><span class="lineno"> 6456</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06457" name="l06457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4766dc1d109c08460c48c6f3fcdb3e9a"> 6457</a></span><span class="preprocessor">#define ADC_SSOP2_S1DCOP        0x00000010  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06458" name="l06458"></a><span class="lineno"> 6458</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06459" name="l06459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c052efd903774deac7753bd77a834fa"> 6459</a></span><span class="preprocessor">#define ADC_SSOP2_S0DCOP        0x00000001  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06460" name="l06460"></a><span class="lineno"> 6460</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06461" name="l06461"></a><span class="lineno"> 6461</span> </div>
<div class="line"><a id="l06462" name="l06462"></a><span class="lineno"> 6462</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06463" name="l06463"></a><span class="lineno"> 6463</span><span class="comment">//</span></div>
<div class="line"><a id="l06464" name="l06464"></a><span class="lineno"> 6464</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC2 register.</span></div>
<div class="line"><a id="l06465" name="l06465"></a><span class="lineno"> 6465</span><span class="comment">//</span></div>
<div class="line"><a id="l06466" name="l06466"></a><span class="lineno"> 6466</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06467" name="l06467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abee7d8ae13dc35e6ff91718175abd05c"> 6467</a></span><span class="preprocessor">#define ADC_SSDC2_S3DCSEL_M     0x0000F000  </span><span class="comment">// Sample 3 Digital Comparator</span></div>
<div class="line"><a id="l06468" name="l06468"></a><span class="lineno"> 6468</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06469" name="l06469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19041d5ad01ce892dbd4d10f537d8175"> 6469</a></span><span class="preprocessor">#define ADC_SSDC2_S2DCSEL_M     0x00000F00  </span><span class="comment">// Sample 2 Digital Comparator</span></div>
<div class="line"><a id="l06470" name="l06470"></a><span class="lineno"> 6470</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06471" name="l06471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c0cf4fa01215cee9d06e0a4e459bf71"> 6471</a></span><span class="preprocessor">#define ADC_SSDC2_S1DCSEL_M     0x000000F0  </span><span class="comment">// Sample 1 Digital Comparator</span></div>
<div class="line"><a id="l06472" name="l06472"></a><span class="lineno"> 6472</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06473" name="l06473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1415c2bed3a0e94e493e610586b0e9e9"> 6473</a></span><span class="preprocessor">#define ADC_SSDC2_S0DCSEL_M     0x0000000F  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06474" name="l06474"></a><span class="lineno"> 6474</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06475" name="l06475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cff07a86f3a2cceef074aa9aab73a1e"> 6475</a></span><span class="preprocessor">#define ADC_SSDC2_S2DCSEL_S     8</span></div>
<div class="line"><a id="l06476" name="l06476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf8e25f5dbf2e5545860c63d6774d131"> 6476</a></span><span class="preprocessor">#define ADC_SSDC2_S1DCSEL_S     4</span></div>
<div class="line"><a id="l06477" name="l06477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af745a3dcf353d28aade0b4e1e1c16f06"> 6477</a></span><span class="preprocessor">#define ADC_SSDC2_S0DCSEL_S     0</span></div>
<div class="line"><a id="l06478" name="l06478"></a><span class="lineno"> 6478</span> </div>
<div class="line"><a id="l06479" name="l06479"></a><span class="lineno"> 6479</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06480" name="l06480"></a><span class="lineno"> 6480</span><span class="comment">//</span></div>
<div class="line"><a id="l06481" name="l06481"></a><span class="lineno"> 6481</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX2 register.</span></div>
<div class="line"><a id="l06482" name="l06482"></a><span class="lineno"> 6482</span><span class="comment">//</span></div>
<div class="line"><a id="l06483" name="l06483"></a><span class="lineno"> 6483</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06484" name="l06484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad76edd595f1eaac59785d3ef6ff69a3f"> 6484</a></span><span class="preprocessor">#define ADC_SSEMUX2_EMUX3       0x00001000  </span><span class="comment">// 4th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06485" name="l06485"></a><span class="lineno"> 6485</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06486" name="l06486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3322a7202b692130853e396457675fe"> 6486</a></span><span class="preprocessor">#define ADC_SSEMUX2_EMUX2       0x00000100  </span><span class="comment">// 3rd Sample Input Select (Upper</span></div>
<div class="line"><a id="l06487" name="l06487"></a><span class="lineno"> 6487</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06488" name="l06488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7dc4645ba07e51eb4e6b2a848f8709d8"> 6488</a></span><span class="preprocessor">#define ADC_SSEMUX2_EMUX1       0x00000010  </span><span class="comment">// 2th Sample Input Select (Upper</span></div>
<div class="line"><a id="l06489" name="l06489"></a><span class="lineno"> 6489</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06490" name="l06490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac04318550e5e35380f833d5b91901829"> 6490</a></span><span class="preprocessor">#define ADC_SSEMUX2_EMUX0       0x00000001  </span><span class="comment">// 1st Sample Input Select (Upper</span></div>
<div class="line"><a id="l06491" name="l06491"></a><span class="lineno"> 6491</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06492" name="l06492"></a><span class="lineno"> 6492</span> </div>
<div class="line"><a id="l06493" name="l06493"></a><span class="lineno"> 6493</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06494" name="l06494"></a><span class="lineno"> 6494</span><span class="comment">//</span></div>
<div class="line"><a id="l06495" name="l06495"></a><span class="lineno"> 6495</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH2 register.</span></div>
<div class="line"><a id="l06496" name="l06496"></a><span class="lineno"> 6496</span><span class="comment">//</span></div>
<div class="line"><a id="l06497" name="l06497"></a><span class="lineno"> 6497</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06498" name="l06498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e274a27c84796de4faace526b4c8e48"> 6498</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH3_M       0x0000F000  </span><span class="comment">// 4th Sample and Hold Period</span></div>
<div class="line"><a id="l06499" name="l06499"></a><span class="lineno"> 6499</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06500" name="l06500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27f8ff9225a7dd131ed0cfafd045c9af"> 6500</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH2_M       0x00000F00  </span><span class="comment">// 3rd Sample and Hold Period</span></div>
<div class="line"><a id="l06501" name="l06501"></a><span class="lineno"> 6501</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06502" name="l06502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0a16640c4f92f009acb8cafe1f9f14f"> 6502</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH1_M       0x000000F0  </span><span class="comment">// 2nd Sample and Hold Period</span></div>
<div class="line"><a id="l06503" name="l06503"></a><span class="lineno"> 6503</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06504" name="l06504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadcd2d6643c8a58216a4ac369034c7b8"> 6504</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH0_M       0x0000000F  </span><span class="comment">// 1st Sample and Hold Period</span></div>
<div class="line"><a id="l06505" name="l06505"></a><span class="lineno"> 6505</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06506" name="l06506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc90f7f696bb7c1795661bd888f42488"> 6506</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH3_S       12</span></div>
<div class="line"><a id="l06507" name="l06507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec66ac99c918f2a9fef89ee6514a6b9b"> 6507</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH2_S       8</span></div>
<div class="line"><a id="l06508" name="l06508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1506ef8056f1055420b14206e5702044"> 6508</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH1_S       4</span></div>
<div class="line"><a id="l06509" name="l06509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d9a1865869290ab01ecd8baa0b2ce3c"> 6509</a></span><span class="preprocessor">#define ADC_SSTSH2_TSH0_S       0</span></div>
<div class="line"><a id="l06510" name="l06510"></a><span class="lineno"> 6510</span> </div>
<div class="line"><a id="l06511" name="l06511"></a><span class="lineno"> 6511</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06512" name="l06512"></a><span class="lineno"> 6512</span><span class="comment">//</span></div>
<div class="line"><a id="l06513" name="l06513"></a><span class="lineno"> 6513</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSMUX3 register.</span></div>
<div class="line"><a id="l06514" name="l06514"></a><span class="lineno"> 6514</span><span class="comment">//</span></div>
<div class="line"><a id="l06515" name="l06515"></a><span class="lineno"> 6515</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06516" name="l06516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55fc87208715ede8fd7a093c05b014e7"> 6516</a></span><span class="preprocessor">#define ADC_SSMUX3_MUX0_M       0x0000000F  </span><span class="comment">// 1st Sample Input Select</span></div>
<div class="line"><a id="l06517" name="l06517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4f0f8771a743588eb9a2a83fee60048"> 6517</a></span><span class="preprocessor">#define ADC_SSMUX3_MUX0_S       0</span></div>
<div class="line"><a id="l06518" name="l06518"></a><span class="lineno"> 6518</span> </div>
<div class="line"><a id="l06519" name="l06519"></a><span class="lineno"> 6519</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06520" name="l06520"></a><span class="lineno"> 6520</span><span class="comment">//</span></div>
<div class="line"><a id="l06521" name="l06521"></a><span class="lineno"> 6521</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSCTL3 register.</span></div>
<div class="line"><a id="l06522" name="l06522"></a><span class="lineno"> 6522</span><span class="comment">//</span></div>
<div class="line"><a id="l06523" name="l06523"></a><span class="lineno"> 6523</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06524" name="l06524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e1f7a6c786862698251d1d50b41b20f"> 6524</a></span><span class="preprocessor">#define ADC_SSCTL3_TS0          0x00000008  </span><span class="comment">// 1st Sample Temp Sensor Select</span></div>
<div class="line"><a id="l06525" name="l06525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35c3734d85b6770bed8440cedd12d483"> 6525</a></span><span class="preprocessor">#define ADC_SSCTL3_IE0          0x00000004  </span><span class="comment">// Sample Interrupt Enable</span></div>
<div class="line"><a id="l06526" name="l06526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94b87a4b6859a3530b70f2951b834cee"> 6526</a></span><span class="preprocessor">#define ADC_SSCTL3_END0         0x00000002  </span><span class="comment">// End of Sequence</span></div>
<div class="line"><a id="l06527" name="l06527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94ca71d8ee658377c39fa03257321af4"> 6527</a></span><span class="preprocessor">#define ADC_SSCTL3_D0           0x00000001  </span><span class="comment">// Sample Differential Input Select</span></div>
<div class="line"><a id="l06528" name="l06528"></a><span class="lineno"> 6528</span> </div>
<div class="line"><a id="l06529" name="l06529"></a><span class="lineno"> 6529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06530" name="l06530"></a><span class="lineno"> 6530</span><span class="comment">//</span></div>
<div class="line"><a id="l06531" name="l06531"></a><span class="lineno"> 6531</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFIFO3 register.</span></div>
<div class="line"><a id="l06532" name="l06532"></a><span class="lineno"> 6532</span><span class="comment">//</span></div>
<div class="line"><a id="l06533" name="l06533"></a><span class="lineno"> 6533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06534" name="l06534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7686c282880e426d46af381e2165b2ee"> 6534</a></span><span class="preprocessor">#define ADC_SSFIFO3_DATA_M      0x00000FFF  </span><span class="comment">// Conversion Result Data</span></div>
<div class="line"><a id="l06535" name="l06535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b1d688dca3590fc2c76e94b30c070f2"> 6535</a></span><span class="preprocessor">#define ADC_SSFIFO3_DATA_S      0</span></div>
<div class="line"><a id="l06536" name="l06536"></a><span class="lineno"> 6536</span> </div>
<div class="line"><a id="l06537" name="l06537"></a><span class="lineno"> 6537</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06538" name="l06538"></a><span class="lineno"> 6538</span><span class="comment">//</span></div>
<div class="line"><a id="l06539" name="l06539"></a><span class="lineno"> 6539</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSFSTAT3 register.</span></div>
<div class="line"><a id="l06540" name="l06540"></a><span class="lineno"> 6540</span><span class="comment">//</span></div>
<div class="line"><a id="l06541" name="l06541"></a><span class="lineno"> 6541</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06542" name="l06542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab184502d38d4ee3f9251826efadf9747"> 6542</a></span><span class="preprocessor">#define ADC_SSFSTAT3_FULL       0x00001000  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l06543" name="l06543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a0da49410451c97f7466ad190eab8a8"> 6543</a></span><span class="preprocessor">#define ADC_SSFSTAT3_EMPTY      0x00000100  </span><span class="comment">// FIFO Empty</span></div>
<div class="line"><a id="l06544" name="l06544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9372b411f82f1af1d4ffa459a8428c84"> 6544</a></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_M     0x000000F0  </span><span class="comment">// FIFO Head Pointer</span></div>
<div class="line"><a id="l06545" name="l06545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9aa7801abad5091ef4f76599818ebc5"> 6545</a></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_M     0x0000000F  </span><span class="comment">// FIFO Tail Pointer</span></div>
<div class="line"><a id="l06546" name="l06546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4aa6851b59d999306c6d7dcd0a5da73b"> 6546</a></span><span class="preprocessor">#define ADC_SSFSTAT3_HPTR_S     4</span></div>
<div class="line"><a id="l06547" name="l06547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb987bf5533fbd87d8b3e4ef60e3e49f"> 6547</a></span><span class="preprocessor">#define ADC_SSFSTAT3_TPTR_S     0</span></div>
<div class="line"><a id="l06548" name="l06548"></a><span class="lineno"> 6548</span> </div>
<div class="line"><a id="l06549" name="l06549"></a><span class="lineno"> 6549</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06550" name="l06550"></a><span class="lineno"> 6550</span><span class="comment">//</span></div>
<div class="line"><a id="l06551" name="l06551"></a><span class="lineno"> 6551</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSOP3 register.</span></div>
<div class="line"><a id="l06552" name="l06552"></a><span class="lineno"> 6552</span><span class="comment">//</span></div>
<div class="line"><a id="l06553" name="l06553"></a><span class="lineno"> 6553</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06554" name="l06554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ca2d586a81cca9c3de8402b0ec5493b"> 6554</a></span><span class="preprocessor">#define ADC_SSOP3_S0DCOP        0x00000001  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06555" name="l06555"></a><span class="lineno"> 6555</span>                                            <span class="comment">// Operation</span></div>
<div class="line"><a id="l06556" name="l06556"></a><span class="lineno"> 6556</span> </div>
<div class="line"><a id="l06557" name="l06557"></a><span class="lineno"> 6557</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06558" name="l06558"></a><span class="lineno"> 6558</span><span class="comment">//</span></div>
<div class="line"><a id="l06559" name="l06559"></a><span class="lineno"> 6559</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSDC3 register.</span></div>
<div class="line"><a id="l06560" name="l06560"></a><span class="lineno"> 6560</span><span class="comment">//</span></div>
<div class="line"><a id="l06561" name="l06561"></a><span class="lineno"> 6561</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06562" name="l06562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55faaf19bcc624f7d1abfa9a99e13f28"> 6562</a></span><span class="preprocessor">#define ADC_SSDC3_S0DCSEL_M     0x0000000F  </span><span class="comment">// Sample 0 Digital Comparator</span></div>
<div class="line"><a id="l06563" name="l06563"></a><span class="lineno"> 6563</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06564" name="l06564"></a><span class="lineno"> 6564</span> </div>
<div class="line"><a id="l06565" name="l06565"></a><span class="lineno"> 6565</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06566" name="l06566"></a><span class="lineno"> 6566</span><span class="comment">//</span></div>
<div class="line"><a id="l06567" name="l06567"></a><span class="lineno"> 6567</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSEMUX3 register.</span></div>
<div class="line"><a id="l06568" name="l06568"></a><span class="lineno"> 6568</span><span class="comment">//</span></div>
<div class="line"><a id="l06569" name="l06569"></a><span class="lineno"> 6569</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06570" name="l06570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade1fddd00c8fcf57e2c4fd61f7f9c897"> 6570</a></span><span class="preprocessor">#define ADC_SSEMUX3_EMUX0       0x00000001  </span><span class="comment">// 1st Sample Input Select (Upper</span></div>
<div class="line"><a id="l06571" name="l06571"></a><span class="lineno"> 6571</span>                                            <span class="comment">// Bit)</span></div>
<div class="line"><a id="l06572" name="l06572"></a><span class="lineno"> 6572</span> </div>
<div class="line"><a id="l06573" name="l06573"></a><span class="lineno"> 6573</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06574" name="l06574"></a><span class="lineno"> 6574</span><span class="comment">//</span></div>
<div class="line"><a id="l06575" name="l06575"></a><span class="lineno"> 6575</span><span class="comment">// The following are defines for the bit fields in the ADC_O_SSTSH3 register.</span></div>
<div class="line"><a id="l06576" name="l06576"></a><span class="lineno"> 6576</span><span class="comment">//</span></div>
<div class="line"><a id="l06577" name="l06577"></a><span class="lineno"> 6577</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06578" name="l06578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adeba984d713cdeb1e2b08824b2c060b9"> 6578</a></span><span class="preprocessor">#define ADC_SSTSH3_TSH0_M       0x0000000F  </span><span class="comment">// 1st Sample and Hold Period</span></div>
<div class="line"><a id="l06579" name="l06579"></a><span class="lineno"> 6579</span>                                            <span class="comment">// Select</span></div>
<div class="line"><a id="l06580" name="l06580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25d193896d566450b31e892811114f97"> 6580</a></span><span class="preprocessor">#define ADC_SSTSH3_TSH0_S       0</span></div>
<div class="line"><a id="l06581" name="l06581"></a><span class="lineno"> 6581</span> </div>
<div class="line"><a id="l06582" name="l06582"></a><span class="lineno"> 6582</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06583" name="l06583"></a><span class="lineno"> 6583</span><span class="comment">//</span></div>
<div class="line"><a id="l06584" name="l06584"></a><span class="lineno"> 6584</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCRIC register.</span></div>
<div class="line"><a id="l06585" name="l06585"></a><span class="lineno"> 6585</span><span class="comment">//</span></div>
<div class="line"><a id="l06586" name="l06586"></a><span class="lineno"> 6586</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06587" name="l06587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33ae8605f6932b7748817ba22828d191"> 6587</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG7       0x00800000  </span><span class="comment">// Digital Comparator Trigger 7</span></div>
<div class="line"><a id="l06588" name="l06588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc7f260db9c758d2d92d58bf038619a5"> 6588</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG6       0x00400000  </span><span class="comment">// Digital Comparator Trigger 6</span></div>
<div class="line"><a id="l06589" name="l06589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ddda108503488d6fb6fb20b9b4bd4c4"> 6589</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG5       0x00200000  </span><span class="comment">// Digital Comparator Trigger 5</span></div>
<div class="line"><a id="l06590" name="l06590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa2a78eb7a7b48f0a0f86426e061c7a7"> 6590</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG4       0x00100000  </span><span class="comment">// Digital Comparator Trigger 4</span></div>
<div class="line"><a id="l06591" name="l06591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67f47f5112f835f1a277cc90021cf3c3"> 6591</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG3       0x00080000  </span><span class="comment">// Digital Comparator Trigger 3</span></div>
<div class="line"><a id="l06592" name="l06592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a629a8782112a649802fdd7b23b55fa88"> 6592</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG2       0x00040000  </span><span class="comment">// Digital Comparator Trigger 2</span></div>
<div class="line"><a id="l06593" name="l06593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3915d888c1709e3d65762aa28cdce28"> 6593</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG1       0x00020000  </span><span class="comment">// Digital Comparator Trigger 1</span></div>
<div class="line"><a id="l06594" name="l06594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8eb9a8e3afefe99490e3d234f053ba9"> 6594</a></span><span class="preprocessor">#define ADC_DCRIC_DCTRIG0       0x00010000  </span><span class="comment">// Digital Comparator Trigger 0</span></div>
<div class="line"><a id="l06595" name="l06595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f9d9d4acaf2a6d6f60de18f6506dd0b"> 6595</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT7        0x00000080  </span><span class="comment">// Digital Comparator Interrupt 7</span></div>
<div class="line"><a id="l06596" name="l06596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf1884c1dff07b2753c354ad8bea9ac7"> 6596</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT6        0x00000040  </span><span class="comment">// Digital Comparator Interrupt 6</span></div>
<div class="line"><a id="l06597" name="l06597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01559753e34bac060246d28888e84e6e"> 6597</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT5        0x00000020  </span><span class="comment">// Digital Comparator Interrupt 5</span></div>
<div class="line"><a id="l06598" name="l06598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e9f800ce0cb68296f3c1a1cdd33ca14"> 6598</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT4        0x00000010  </span><span class="comment">// Digital Comparator Interrupt 4</span></div>
<div class="line"><a id="l06599" name="l06599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d1ae8fe7dde4feead30671ffe56e64d"> 6599</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT3        0x00000008  </span><span class="comment">// Digital Comparator Interrupt 3</span></div>
<div class="line"><a id="l06600" name="l06600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95a573d07c0968ab1273544d7ebc2f3b"> 6600</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT2        0x00000004  </span><span class="comment">// Digital Comparator Interrupt 2</span></div>
<div class="line"><a id="l06601" name="l06601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38d5bf2c3ab48451616612a179749793"> 6601</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT1        0x00000002  </span><span class="comment">// Digital Comparator Interrupt 1</span></div>
<div class="line"><a id="l06602" name="l06602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0d18be8d28b2a34a77dc77b51b1d8d7"> 6602</a></span><span class="preprocessor">#define ADC_DCRIC_DCINT0        0x00000001  </span><span class="comment">// Digital Comparator Interrupt 0</span></div>
<div class="line"><a id="l06603" name="l06603"></a><span class="lineno"> 6603</span> </div>
<div class="line"><a id="l06604" name="l06604"></a><span class="lineno"> 6604</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06605" name="l06605"></a><span class="lineno"> 6605</span><span class="comment">//</span></div>
<div class="line"><a id="l06606" name="l06606"></a><span class="lineno"> 6606</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL0 register.</span></div>
<div class="line"><a id="l06607" name="l06607"></a><span class="lineno"> 6607</span><span class="comment">//</span></div>
<div class="line"><a id="l06608" name="l06608"></a><span class="lineno"> 6608</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06609" name="l06609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e2b0fe55a40195d72d5aa431e850227"> 6609</a></span><span class="preprocessor">#define ADC_DCCTL0_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06610" name="l06610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90e3fb01e64e9b877baf0a55b84ff089"> 6610</a></span><span class="preprocessor">#define ADC_DCCTL0_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06611" name="l06611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a747981259114bd935ec7b3ff17398017"> 6611</a></span><span class="preprocessor">#define ADC_DCCTL0_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06612" name="l06612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89ec267b1b283c40694415555e1cf6c2"> 6612</a></span><span class="preprocessor">#define ADC_DCCTL0_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06613" name="l06613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b300f8e8f263287feb868c45f7f9f9a"> 6613</a></span><span class="preprocessor">#define ADC_DCCTL0_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06614" name="l06614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5ca0f6b14c06afe05f0040779c28a55"> 6614</a></span><span class="preprocessor">#define ADC_DCCTL0_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06615" name="l06615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20634767a0a99ec27035e9b8c1d7e461"> 6615</a></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06616" name="l06616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a016b5decafe6db131522db1225bd0da6"> 6616</a></span><span class="preprocessor">#define ADC_DCCTL0_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06617" name="l06617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa80a870c743a3e839aa66fa4ec68c027"> 6617</a></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06618" name="l06618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3da7fdbae943b5854d5fca836e645796"> 6618</a></span><span class="preprocessor">#define ADC_DCCTL0_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06619" name="l06619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa78fcfc5e1a37ca83406d4f90afb6ba1"> 6619</a></span><span class="preprocessor">#define ADC_DCCTL0_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06620" name="l06620"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea10bc5c49655b3147821d029843a892"> 6620</a></span><span class="preprocessor">#define ADC_DCCTL0_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06621" name="l06621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2855cbc0fc00343ef52735f78cdc1c8"> 6621</a></span><span class="preprocessor">#define ADC_DCCTL0_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06622" name="l06622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad7127d0966cf63458e3599de98a9368"> 6622</a></span><span class="preprocessor">#define ADC_DCCTL0_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06623" name="l06623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8f3dda7ae883a80d9b979756b22bba6"> 6623</a></span><span class="preprocessor">#define ADC_DCCTL0_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06624" name="l06624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1dc261cbcbf9eaac278b995bc9da914"> 6624</a></span><span class="preprocessor">#define ADC_DCCTL0_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06625" name="l06625"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca5c1d818690f4435c2902c66897f30f"> 6625</a></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06626" name="l06626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa82ab0cb351abc641039cdb4aa0405c5"> 6626</a></span><span class="preprocessor">#define ADC_DCCTL0_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06627" name="l06627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a357f43eda76c0fbcce1e2a092d133efa"> 6627</a></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06628" name="l06628"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac829f3702cda9f34ca1cdb553a9a1e4a"> 6628</a></span><span class="preprocessor">#define ADC_DCCTL0_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06629" name="l06629"></a><span class="lineno"> 6629</span> </div>
<div class="line"><a id="l06630" name="l06630"></a><span class="lineno"> 6630</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06631" name="l06631"></a><span class="lineno"> 6631</span><span class="comment">//</span></div>
<div class="line"><a id="l06632" name="l06632"></a><span class="lineno"> 6632</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL1 register.</span></div>
<div class="line"><a id="l06633" name="l06633"></a><span class="lineno"> 6633</span><span class="comment">//</span></div>
<div class="line"><a id="l06634" name="l06634"></a><span class="lineno"> 6634</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06635" name="l06635"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5d7baf95086979914a80964ff323126"> 6635</a></span><span class="preprocessor">#define ADC_DCCTL1_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06636" name="l06636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00f799495e39eb088a071b40ab9a7101"> 6636</a></span><span class="preprocessor">#define ADC_DCCTL1_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06637" name="l06637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a291dd2929b24a2562c4ac7679f6d4048"> 6637</a></span><span class="preprocessor">#define ADC_DCCTL1_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06638" name="l06638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66daceae85ec5227ef2b06381ad304e7"> 6638</a></span><span class="preprocessor">#define ADC_DCCTL1_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06639" name="l06639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10f1cc9d792da20f207e86b33749fc7b"> 6639</a></span><span class="preprocessor">#define ADC_DCCTL1_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06640" name="l06640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8d20f3b6d76336bafd51c19609f4ced"> 6640</a></span><span class="preprocessor">#define ADC_DCCTL1_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06641" name="l06641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa74f75b22f72ce349b5d1e593a9c343a"> 6641</a></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06642" name="l06642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2e9c0004ee35a4af41348cc3e5b2ac5"> 6642</a></span><span class="preprocessor">#define ADC_DCCTL1_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06643" name="l06643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d323cb2301c994dfdbbb40b238ac9a1"> 6643</a></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06644" name="l06644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8718cdc0888b35c0471bf509f19b2370"> 6644</a></span><span class="preprocessor">#define ADC_DCCTL1_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06645" name="l06645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e469796c557bd80ce9df0914599e9af"> 6645</a></span><span class="preprocessor">#define ADC_DCCTL1_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06646" name="l06646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa68b58a9743d19060f39a701c03a4c3a"> 6646</a></span><span class="preprocessor">#define ADC_DCCTL1_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06647" name="l06647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a496d6d46dbba58a0d2a4b86e96d41c89"> 6647</a></span><span class="preprocessor">#define ADC_DCCTL1_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06648" name="l06648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1e3b0142fb6b373dc92a18200b3ebb6"> 6648</a></span><span class="preprocessor">#define ADC_DCCTL1_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06649" name="l06649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa07f6662f2522caa2122ec6d6eda2f"> 6649</a></span><span class="preprocessor">#define ADC_DCCTL1_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06650" name="l06650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af20b4dfae85274f5864384bf556874c5"> 6650</a></span><span class="preprocessor">#define ADC_DCCTL1_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06651" name="l06651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a741601d87fc266c3a864dc2977d15ec7"> 6651</a></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06652" name="l06652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a635e366d999e3a4981b1eda33ed19f8a"> 6652</a></span><span class="preprocessor">#define ADC_DCCTL1_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06653" name="l06653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b04320a20d74e2244982515ae9ebbd4"> 6653</a></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06654" name="l06654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaee92ef70ad5b3f6d584ff494f7502c4"> 6654</a></span><span class="preprocessor">#define ADC_DCCTL1_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06655" name="l06655"></a><span class="lineno"> 6655</span> </div>
<div class="line"><a id="l06656" name="l06656"></a><span class="lineno"> 6656</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06657" name="l06657"></a><span class="lineno"> 6657</span><span class="comment">//</span></div>
<div class="line"><a id="l06658" name="l06658"></a><span class="lineno"> 6658</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL2 register.</span></div>
<div class="line"><a id="l06659" name="l06659"></a><span class="lineno"> 6659</span><span class="comment">//</span></div>
<div class="line"><a id="l06660" name="l06660"></a><span class="lineno"> 6660</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06661" name="l06661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18470b4a1b1a3b547daf62ec23a9df40"> 6661</a></span><span class="preprocessor">#define ADC_DCCTL2_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06662" name="l06662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03631a4a53955f1cc1bc05694f400490"> 6662</a></span><span class="preprocessor">#define ADC_DCCTL2_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06663" name="l06663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5685432f5713b17a9258a33f98c4aa17"> 6663</a></span><span class="preprocessor">#define ADC_DCCTL2_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06664" name="l06664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6156790dd0e63adf783f88a8d69f5d24"> 6664</a></span><span class="preprocessor">#define ADC_DCCTL2_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06665" name="l06665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0109bfc989c3b30594aa51ad29ea3e2"> 6665</a></span><span class="preprocessor">#define ADC_DCCTL2_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06666" name="l06666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a885c0b7887da27e944c2fba164e400c7"> 6666</a></span><span class="preprocessor">#define ADC_DCCTL2_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06667" name="l06667"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3a7a4bd480c38fb34f4ad92fe51d0cc"> 6667</a></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06668" name="l06668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d9ac1f3b383265ef9fce9add875e274"> 6668</a></span><span class="preprocessor">#define ADC_DCCTL2_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06669" name="l06669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ded2c7b4e46d3358be0337e70facfd3"> 6669</a></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06670" name="l06670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a975adb5122272415f53ec9bbfa5a7c7d"> 6670</a></span><span class="preprocessor">#define ADC_DCCTL2_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06671" name="l06671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadb463a24dc5d6e7f12598293bbcafd8"> 6671</a></span><span class="preprocessor">#define ADC_DCCTL2_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06672" name="l06672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac03c217357371673405ce22b080946e"> 6672</a></span><span class="preprocessor">#define ADC_DCCTL2_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06673" name="l06673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91f260acdc68c8146c721a1720889f2f"> 6673</a></span><span class="preprocessor">#define ADC_DCCTL2_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06674" name="l06674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7574b8261aff02c663928794f71feff3"> 6674</a></span><span class="preprocessor">#define ADC_DCCTL2_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06675" name="l06675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0a8a2205748f8dcf2fd5ba70145f6d3"> 6675</a></span><span class="preprocessor">#define ADC_DCCTL2_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06676" name="l06676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67a04435f674e4112c831d09ad4fce9b"> 6676</a></span><span class="preprocessor">#define ADC_DCCTL2_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06677" name="l06677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4533a35be2bf149132fbb84921df47f"> 6677</a></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06678" name="l06678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1efff71c92431308cfe113bb3f98fd9"> 6678</a></span><span class="preprocessor">#define ADC_DCCTL2_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06679" name="l06679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a628965749769ad8494503f2f46a9e35d"> 6679</a></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06680" name="l06680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5ef77b72399154bff47b4ba2affb5b6"> 6680</a></span><span class="preprocessor">#define ADC_DCCTL2_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06681" name="l06681"></a><span class="lineno"> 6681</span> </div>
<div class="line"><a id="l06682" name="l06682"></a><span class="lineno"> 6682</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06683" name="l06683"></a><span class="lineno"> 6683</span><span class="comment">//</span></div>
<div class="line"><a id="l06684" name="l06684"></a><span class="lineno"> 6684</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL3 register.</span></div>
<div class="line"><a id="l06685" name="l06685"></a><span class="lineno"> 6685</span><span class="comment">//</span></div>
<div class="line"><a id="l06686" name="l06686"></a><span class="lineno"> 6686</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06687" name="l06687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92f5f1193317fb730447e0e5225b4e11"> 6687</a></span><span class="preprocessor">#define ADC_DCCTL3_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06688" name="l06688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3066ef3a0d871ee3534041ac74d6c858"> 6688</a></span><span class="preprocessor">#define ADC_DCCTL3_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06689" name="l06689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2693d2c8cff20aa0553687e97508aa37"> 6689</a></span><span class="preprocessor">#define ADC_DCCTL3_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06690" name="l06690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3a02571435b4a21f8f0cf39b5c9445c"> 6690</a></span><span class="preprocessor">#define ADC_DCCTL3_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06691" name="l06691"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade6969194b7524f9c91526099fb4a228"> 6691</a></span><span class="preprocessor">#define ADC_DCCTL3_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06692" name="l06692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f50291a641a03fba5d7494e72162c76"> 6692</a></span><span class="preprocessor">#define ADC_DCCTL3_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06693" name="l06693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3521770aafd099d6507c947a98f3fa0c"> 6693</a></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06694" name="l06694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab87ab6327647037e6ee9f3e886b1466c"> 6694</a></span><span class="preprocessor">#define ADC_DCCTL3_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06695" name="l06695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac45b3a72e741875b0a43035cf7422a06"> 6695</a></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06696" name="l06696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99620a9e5fd2c40b19c5fa87d450431d"> 6696</a></span><span class="preprocessor">#define ADC_DCCTL3_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06697" name="l06697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96a1742179a220a5088de21775057398"> 6697</a></span><span class="preprocessor">#define ADC_DCCTL3_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06698" name="l06698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41ad5387d52b1ab59ca97180b6907e66"> 6698</a></span><span class="preprocessor">#define ADC_DCCTL3_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06699" name="l06699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0f3206b2585ef1f0f46d0ff4d993676"> 6699</a></span><span class="preprocessor">#define ADC_DCCTL3_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06700" name="l06700"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59d3bfcc2bad1136e818f0d1aa7e0912"> 6700</a></span><span class="preprocessor">#define ADC_DCCTL3_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06701" name="l06701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a412ea571b23048aafb9227b6a82d7cf8"> 6701</a></span><span class="preprocessor">#define ADC_DCCTL3_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06702" name="l06702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d16393e1bc4ab4fadf6708482b619a9"> 6702</a></span><span class="preprocessor">#define ADC_DCCTL3_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06703" name="l06703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8f8b4c12ba7796fc48e40156a233018"> 6703</a></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06704" name="l06704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5767bf5728f2f68596289fb411753782"> 6704</a></span><span class="preprocessor">#define ADC_DCCTL3_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06705" name="l06705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a019d1149cd916f2618d752a882551a12"> 6705</a></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06706" name="l06706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32bf377d052f16d435d94d3e81516428"> 6706</a></span><span class="preprocessor">#define ADC_DCCTL3_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06707" name="l06707"></a><span class="lineno"> 6707</span> </div>
<div class="line"><a id="l06708" name="l06708"></a><span class="lineno"> 6708</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06709" name="l06709"></a><span class="lineno"> 6709</span><span class="comment">//</span></div>
<div class="line"><a id="l06710" name="l06710"></a><span class="lineno"> 6710</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL4 register.</span></div>
<div class="line"><a id="l06711" name="l06711"></a><span class="lineno"> 6711</span><span class="comment">//</span></div>
<div class="line"><a id="l06712" name="l06712"></a><span class="lineno"> 6712</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06713" name="l06713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5b4ab01d089859682b265f17e897997"> 6713</a></span><span class="preprocessor">#define ADC_DCCTL4_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06714" name="l06714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1001d8429e5fb084fbe338c8730be3d"> 6714</a></span><span class="preprocessor">#define ADC_DCCTL4_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06715" name="l06715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad93ce199de5d243966d7ea46d453ba38"> 6715</a></span><span class="preprocessor">#define ADC_DCCTL4_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06716" name="l06716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57080da822bead97395efa4db0630e2b"> 6716</a></span><span class="preprocessor">#define ADC_DCCTL4_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06717" name="l06717"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae967d50a6d94d4cf4fae05e006adcd8b"> 6717</a></span><span class="preprocessor">#define ADC_DCCTL4_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06718" name="l06718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a752917c04f9871f8e9a19c538089d846"> 6718</a></span><span class="preprocessor">#define ADC_DCCTL4_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06719" name="l06719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae26465acfada0def5626bcfca75541d"> 6719</a></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06720" name="l06720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57acac3d18504540cf1d3fd3e56df1f7"> 6720</a></span><span class="preprocessor">#define ADC_DCCTL4_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06721" name="l06721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb9af04b2ae883fa375f3b36df61fd21"> 6721</a></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06722" name="l06722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fcab2aba27a5eabad8fa4010ee82044"> 6722</a></span><span class="preprocessor">#define ADC_DCCTL4_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06723" name="l06723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa29528a71972bfdda0b2a3b00fb6cf56"> 6723</a></span><span class="preprocessor">#define ADC_DCCTL4_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06724" name="l06724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96ad2d42caf62e4dcf361ad11bbaead4"> 6724</a></span><span class="preprocessor">#define ADC_DCCTL4_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06725" name="l06725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a18de5a5a62dc3a58fc56a7d266d97c"> 6725</a></span><span class="preprocessor">#define ADC_DCCTL4_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06726" name="l06726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72f2b3b65ed600dab3e593a654d8f6b0"> 6726</a></span><span class="preprocessor">#define ADC_DCCTL4_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06727" name="l06727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c06549706ad1dc8ef479e53ff0d9cc2"> 6727</a></span><span class="preprocessor">#define ADC_DCCTL4_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06728" name="l06728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60ab1454e54ea2e9ca699dcade9afb12"> 6728</a></span><span class="preprocessor">#define ADC_DCCTL4_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06729" name="l06729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09595a4e5beb857988857d3a6604689c"> 6729</a></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06730" name="l06730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69aa527364e76f3ff22f32e62f495ca9"> 6730</a></span><span class="preprocessor">#define ADC_DCCTL4_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06731" name="l06731"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4e507ffccb92d1899234cbfbeb8855b"> 6731</a></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06732" name="l06732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae75b654eae6cde795594f9adfb52c4b4"> 6732</a></span><span class="preprocessor">#define ADC_DCCTL4_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06733" name="l06733"></a><span class="lineno"> 6733</span> </div>
<div class="line"><a id="l06734" name="l06734"></a><span class="lineno"> 6734</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06735" name="l06735"></a><span class="lineno"> 6735</span><span class="comment">//</span></div>
<div class="line"><a id="l06736" name="l06736"></a><span class="lineno"> 6736</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL5 register.</span></div>
<div class="line"><a id="l06737" name="l06737"></a><span class="lineno"> 6737</span><span class="comment">//</span></div>
<div class="line"><a id="l06738" name="l06738"></a><span class="lineno"> 6738</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06739" name="l06739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52802f06eb41a51a16b97296d66591db"> 6739</a></span><span class="preprocessor">#define ADC_DCCTL5_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06740" name="l06740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cdddef09b3f2ecefd1a9a0c31c64125"> 6740</a></span><span class="preprocessor">#define ADC_DCCTL5_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06741" name="l06741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f1d59263d979d7d09be1b81a269c6b8"> 6741</a></span><span class="preprocessor">#define ADC_DCCTL5_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06742" name="l06742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f7c84f80df163cabf036f1f1791b471"> 6742</a></span><span class="preprocessor">#define ADC_DCCTL5_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06743" name="l06743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a390e01eb759427ddc9e45fe62296fb43"> 6743</a></span><span class="preprocessor">#define ADC_DCCTL5_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06744" name="l06744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2a2bc1a8de65180cc885aa354269f04"> 6744</a></span><span class="preprocessor">#define ADC_DCCTL5_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06745" name="l06745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16d6be0527848ac3dd7c67ca3a64f769"> 6745</a></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06746" name="l06746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa022e18ac84f38737fa2b0d4439ae75"> 6746</a></span><span class="preprocessor">#define ADC_DCCTL5_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06747" name="l06747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7625b8f62c01f1e13c94a91ec76f36a"> 6747</a></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06748" name="l06748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2f2150c877a0340c0cfbff98c09d6e7"> 6748</a></span><span class="preprocessor">#define ADC_DCCTL5_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06749" name="l06749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5e3d38288868ed0567128906dc718b0"> 6749</a></span><span class="preprocessor">#define ADC_DCCTL5_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06750" name="l06750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb231892103ea6115404a6c399132100"> 6750</a></span><span class="preprocessor">#define ADC_DCCTL5_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06751" name="l06751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe72c96ad26ed0bd1ca641defecbb91f"> 6751</a></span><span class="preprocessor">#define ADC_DCCTL5_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06752" name="l06752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adee86b2c3c94af4a042c93419c5ed630"> 6752</a></span><span class="preprocessor">#define ADC_DCCTL5_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06753" name="l06753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12f7d53b55dbd172cda049867a236eec"> 6753</a></span><span class="preprocessor">#define ADC_DCCTL5_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06754" name="l06754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6098817c060ad15483f9d0743a1356fc"> 6754</a></span><span class="preprocessor">#define ADC_DCCTL5_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06755" name="l06755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d0a2cf3de99fb8b31c9232d3cd06c76"> 6755</a></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06756" name="l06756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbc226f8f35ac0d12b47c3c01ba1bcc2"> 6756</a></span><span class="preprocessor">#define ADC_DCCTL5_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06757" name="l06757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9c175db0d155fcba46051c620f56b6d"> 6757</a></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06758" name="l06758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5958dcc61f11653be4833a81a01f854"> 6758</a></span><span class="preprocessor">#define ADC_DCCTL5_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06759" name="l06759"></a><span class="lineno"> 6759</span> </div>
<div class="line"><a id="l06760" name="l06760"></a><span class="lineno"> 6760</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06761" name="l06761"></a><span class="lineno"> 6761</span><span class="comment">//</span></div>
<div class="line"><a id="l06762" name="l06762"></a><span class="lineno"> 6762</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL6 register.</span></div>
<div class="line"><a id="l06763" name="l06763"></a><span class="lineno"> 6763</span><span class="comment">//</span></div>
<div class="line"><a id="l06764" name="l06764"></a><span class="lineno"> 6764</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06765" name="l06765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af658b6b39c0b17dde2ba64924696c833"> 6765</a></span><span class="preprocessor">#define ADC_DCCTL6_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06766" name="l06766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad790d895f4b26fee1d51b156fb344514"> 6766</a></span><span class="preprocessor">#define ADC_DCCTL6_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06767" name="l06767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e1207c697590fbcdf896ecf069c10d4"> 6767</a></span><span class="preprocessor">#define ADC_DCCTL6_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06768" name="l06768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acce5e5dc22af3a9186cfea9ebc9eb7d7"> 6768</a></span><span class="preprocessor">#define ADC_DCCTL6_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06769" name="l06769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4cc180998378ed15731bb5acc06f01c"> 6769</a></span><span class="preprocessor">#define ADC_DCCTL6_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06770" name="l06770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62acf5ea39e39b226f8109b4cbdd2ea1"> 6770</a></span><span class="preprocessor">#define ADC_DCCTL6_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06771" name="l06771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e8c2a8c66cbd7cea87d5c11acb0c2b8"> 6771</a></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06772" name="l06772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9011739f663d2735411f43f38ea4331d"> 6772</a></span><span class="preprocessor">#define ADC_DCCTL6_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06773" name="l06773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f1b4e5fe801904928292c0c90a14c6a"> 6773</a></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06774" name="l06774"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8864eab0e01d9674c9c099355ae5596d"> 6774</a></span><span class="preprocessor">#define ADC_DCCTL6_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06775" name="l06775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6c337449e6d862eafb2e4227a319728"> 6775</a></span><span class="preprocessor">#define ADC_DCCTL6_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06776" name="l06776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18507ef7ba0a178ad3e32bffcfae360b"> 6776</a></span><span class="preprocessor">#define ADC_DCCTL6_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06777" name="l06777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af78d0fcf9ade076d919d63c10fd8c002"> 6777</a></span><span class="preprocessor">#define ADC_DCCTL6_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06778" name="l06778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83831288f8cf8c01962e0b96d0a0fc24"> 6778</a></span><span class="preprocessor">#define ADC_DCCTL6_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06779" name="l06779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b1ba5314b261788187f4d79681eb197"> 6779</a></span><span class="preprocessor">#define ADC_DCCTL6_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06780" name="l06780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63634d343aa9303ae2c6cc3a53498b4a"> 6780</a></span><span class="preprocessor">#define ADC_DCCTL6_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06781" name="l06781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05bbf7fe7ad9de6535cd42331524ca84"> 6781</a></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06782" name="l06782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a85366e8b55854ee87715d455ada459"> 6782</a></span><span class="preprocessor">#define ADC_DCCTL6_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06783" name="l06783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad14327edf33b36502d8e9ac7972cc72d"> 6783</a></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06784" name="l06784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2899dfc3e58bbf71eb788735be068aa"> 6784</a></span><span class="preprocessor">#define ADC_DCCTL6_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06785" name="l06785"></a><span class="lineno"> 6785</span> </div>
<div class="line"><a id="l06786" name="l06786"></a><span class="lineno"> 6786</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06787" name="l06787"></a><span class="lineno"> 6787</span><span class="comment">//</span></div>
<div class="line"><a id="l06788" name="l06788"></a><span class="lineno"> 6788</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCTL7 register.</span></div>
<div class="line"><a id="l06789" name="l06789"></a><span class="lineno"> 6789</span><span class="comment">//</span></div>
<div class="line"><a id="l06790" name="l06790"></a><span class="lineno"> 6790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06791" name="l06791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa681f97ece5951859e2ec866dffc39"> 6791</a></span><span class="preprocessor">#define ADC_DCCTL7_CTE          0x00001000  </span><span class="comment">// Comparison Trigger Enable</span></div>
<div class="line"><a id="l06792" name="l06792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26472e55841b480ee721a923d342dda0"> 6792</a></span><span class="preprocessor">#define ADC_DCCTL7_CTC_M        0x00000C00  </span><span class="comment">// Comparison Trigger Condition</span></div>
<div class="line"><a id="l06793" name="l06793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a684b67fcf77d7241e35732669127b6c3"> 6793</a></span><span class="preprocessor">#define ADC_DCCTL7_CTC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06794" name="l06794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a146747801fb922b0956656276bb3733e"> 6794</a></span><span class="preprocessor">#define ADC_DCCTL7_CTC_MID      0x00000400  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06795" name="l06795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca1a472bb7e2ac20fcc885a47a9e008b"> 6795</a></span><span class="preprocessor">#define ADC_DCCTL7_CTC_HIGH     0x00000C00  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06796" name="l06796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab631e94d2d760333bb0b03fb7354080"> 6796</a></span><span class="preprocessor">#define ADC_DCCTL7_CTM_M        0x00000300  </span><span class="comment">// Comparison Trigger Mode</span></div>
<div class="line"><a id="l06797" name="l06797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7861620fa0aef10acd6f8e266c8ddaea"> 6797</a></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06798" name="l06798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54606e8c890ccba7bf85753b1a7ed4a1"> 6798</a></span><span class="preprocessor">#define ADC_DCCTL7_CTM_ONCE     0x00000100  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06799" name="l06799"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac52a46ff9e91271909ffa595810e009c"> 6799</a></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HALWAYS  0x00000200  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06800" name="l06800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9898df3f98157708a48e3828a774847"> 6800</a></span><span class="preprocessor">#define ADC_DCCTL7_CTM_HONCE    0x00000300  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06801" name="l06801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b1b3a8e0c8384c1223243eacfcd9e66"> 6801</a></span><span class="preprocessor">#define ADC_DCCTL7_CIE          0x00000010  </span><span class="comment">// Comparison Interrupt Enable</span></div>
<div class="line"><a id="l06802" name="l06802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab925f920a980f716262843bdd3097b6"> 6802</a></span><span class="preprocessor">#define ADC_DCCTL7_CIC_M        0x0000000C  </span><span class="comment">// Comparison Interrupt Condition</span></div>
<div class="line"><a id="l06803" name="l06803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cb3976f97f05a73e93100629c4d8153"> 6803</a></span><span class="preprocessor">#define ADC_DCCTL7_CIC_LOW      0x00000000  </span><span class="comment">// Low Band</span></div>
<div class="line"><a id="l06804" name="l06804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a381722b7250512021cb84a1ce548fc20"> 6804</a></span><span class="preprocessor">#define ADC_DCCTL7_CIC_MID      0x00000004  </span><span class="comment">// Mid Band</span></div>
<div class="line"><a id="l06805" name="l06805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e9dd6372f1bbde8d6ab0ca326d70f3b"> 6805</a></span><span class="preprocessor">#define ADC_DCCTL7_CIC_HIGH     0x0000000C  </span><span class="comment">// High Band</span></div>
<div class="line"><a id="l06806" name="l06806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96397e6e56bc5b76a3aac7b7432919f8"> 6806</a></span><span class="preprocessor">#define ADC_DCCTL7_CIM_M        0x00000003  </span><span class="comment">// Comparison Interrupt Mode</span></div>
<div class="line"><a id="l06807" name="l06807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a07dab50bdf82080b3030373ce7286f"> 6807</a></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ALWAYS   0x00000000  </span><span class="comment">// Always</span></div>
<div class="line"><a id="l06808" name="l06808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfd413cb79e79f14e7ecf3571db0876d"> 6808</a></span><span class="preprocessor">#define ADC_DCCTL7_CIM_ONCE     0x00000001  </span><span class="comment">// Once</span></div>
<div class="line"><a id="l06809" name="l06809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae64f717153142919a635fefdb371ed65"> 6809</a></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HALWAYS  0x00000002  </span><span class="comment">// Hysteresis Always</span></div>
<div class="line"><a id="l06810" name="l06810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92e35e430ebb9974c7681dc847ad6283"> 6810</a></span><span class="preprocessor">#define ADC_DCCTL7_CIM_HONCE    0x00000003  </span><span class="comment">// Hysteresis Once</span></div>
<div class="line"><a id="l06811" name="l06811"></a><span class="lineno"> 6811</span> </div>
<div class="line"><a id="l06812" name="l06812"></a><span class="lineno"> 6812</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06813" name="l06813"></a><span class="lineno"> 6813</span><span class="comment">//</span></div>
<div class="line"><a id="l06814" name="l06814"></a><span class="lineno"> 6814</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP0 register.</span></div>
<div class="line"><a id="l06815" name="l06815"></a><span class="lineno"> 6815</span><span class="comment">//</span></div>
<div class="line"><a id="l06816" name="l06816"></a><span class="lineno"> 6816</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06817" name="l06817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8a2069363359a27349bcd0733d71c17"> 6817</a></span><span class="preprocessor">#define ADC_DCCMP0_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06818" name="l06818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7669ad51cdc1ac58a7f900032f3dbb84"> 6818</a></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06819" name="l06819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a672ec1a5f7766ad954471049ec92f606"> 6819</a></span><span class="preprocessor">#define ADC_DCCMP0_COMP1_S      16</span></div>
<div class="line"><a id="l06820" name="l06820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a400d128f88aaddae2871d59cb44adbf9"> 6820</a></span><span class="preprocessor">#define ADC_DCCMP0_COMP0_S      0</span></div>
<div class="line"><a id="l06821" name="l06821"></a><span class="lineno"> 6821</span> </div>
<div class="line"><a id="l06822" name="l06822"></a><span class="lineno"> 6822</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06823" name="l06823"></a><span class="lineno"> 6823</span><span class="comment">//</span></div>
<div class="line"><a id="l06824" name="l06824"></a><span class="lineno"> 6824</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP1 register.</span></div>
<div class="line"><a id="l06825" name="l06825"></a><span class="lineno"> 6825</span><span class="comment">//</span></div>
<div class="line"><a id="l06826" name="l06826"></a><span class="lineno"> 6826</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06827" name="l06827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d9ecbc19cc7fad7a3f1fc7d28a92166"> 6827</a></span><span class="preprocessor">#define ADC_DCCMP1_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06828" name="l06828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cce07ae0685dfcacf8f03fcc3d6bf22"> 6828</a></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06829" name="l06829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7370659a26a855391e6c38824fddb9d4"> 6829</a></span><span class="preprocessor">#define ADC_DCCMP1_COMP1_S      16</span></div>
<div class="line"><a id="l06830" name="l06830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae862097093add5bb510ae59472476b1c"> 6830</a></span><span class="preprocessor">#define ADC_DCCMP1_COMP0_S      0</span></div>
<div class="line"><a id="l06831" name="l06831"></a><span class="lineno"> 6831</span> </div>
<div class="line"><a id="l06832" name="l06832"></a><span class="lineno"> 6832</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06833" name="l06833"></a><span class="lineno"> 6833</span><span class="comment">//</span></div>
<div class="line"><a id="l06834" name="l06834"></a><span class="lineno"> 6834</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP2 register.</span></div>
<div class="line"><a id="l06835" name="l06835"></a><span class="lineno"> 6835</span><span class="comment">//</span></div>
<div class="line"><a id="l06836" name="l06836"></a><span class="lineno"> 6836</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06837" name="l06837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36b1eaf9e6e34e1f796a58d59ea408b4"> 6837</a></span><span class="preprocessor">#define ADC_DCCMP2_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06838" name="l06838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9984b129b9f8300a3786aa1f0484c4a0"> 6838</a></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06839" name="l06839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38059f37a2d6d19c9ba7d1c52b14750c"> 6839</a></span><span class="preprocessor">#define ADC_DCCMP2_COMP1_S      16</span></div>
<div class="line"><a id="l06840" name="l06840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8665f0cfed3582977f9ae8454ae2b4c"> 6840</a></span><span class="preprocessor">#define ADC_DCCMP2_COMP0_S      0</span></div>
<div class="line"><a id="l06841" name="l06841"></a><span class="lineno"> 6841</span> </div>
<div class="line"><a id="l06842" name="l06842"></a><span class="lineno"> 6842</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06843" name="l06843"></a><span class="lineno"> 6843</span><span class="comment">//</span></div>
<div class="line"><a id="l06844" name="l06844"></a><span class="lineno"> 6844</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP3 register.</span></div>
<div class="line"><a id="l06845" name="l06845"></a><span class="lineno"> 6845</span><span class="comment">//</span></div>
<div class="line"><a id="l06846" name="l06846"></a><span class="lineno"> 6846</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06847" name="l06847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27fa2bb4df76fac219782a9ec1e40f34"> 6847</a></span><span class="preprocessor">#define ADC_DCCMP3_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06848" name="l06848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31fdfb48f14548f2d1d30dfd0dd06e2a"> 6848</a></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06849" name="l06849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9695144df2a893cea03280d97c4a2889"> 6849</a></span><span class="preprocessor">#define ADC_DCCMP3_COMP1_S      16</span></div>
<div class="line"><a id="l06850" name="l06850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b732c98187bfa8cdd2b5b5d96337c1c"> 6850</a></span><span class="preprocessor">#define ADC_DCCMP3_COMP0_S      0</span></div>
<div class="line"><a id="l06851" name="l06851"></a><span class="lineno"> 6851</span> </div>
<div class="line"><a id="l06852" name="l06852"></a><span class="lineno"> 6852</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06853" name="l06853"></a><span class="lineno"> 6853</span><span class="comment">//</span></div>
<div class="line"><a id="l06854" name="l06854"></a><span class="lineno"> 6854</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP4 register.</span></div>
<div class="line"><a id="l06855" name="l06855"></a><span class="lineno"> 6855</span><span class="comment">//</span></div>
<div class="line"><a id="l06856" name="l06856"></a><span class="lineno"> 6856</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06857" name="l06857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a0a8f398b9ff17f4054fc8aae6497fb"> 6857</a></span><span class="preprocessor">#define ADC_DCCMP4_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06858" name="l06858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86458ff0ca7e7b4c73ef836e176f4906"> 6858</a></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06859" name="l06859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68a546660b31871e48189896a09b2213"> 6859</a></span><span class="preprocessor">#define ADC_DCCMP4_COMP1_S      16</span></div>
<div class="line"><a id="l06860" name="l06860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8f8bd888c549d58cf2813b13d45ad48"> 6860</a></span><span class="preprocessor">#define ADC_DCCMP4_COMP0_S      0</span></div>
<div class="line"><a id="l06861" name="l06861"></a><span class="lineno"> 6861</span> </div>
<div class="line"><a id="l06862" name="l06862"></a><span class="lineno"> 6862</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06863" name="l06863"></a><span class="lineno"> 6863</span><span class="comment">//</span></div>
<div class="line"><a id="l06864" name="l06864"></a><span class="lineno"> 6864</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP5 register.</span></div>
<div class="line"><a id="l06865" name="l06865"></a><span class="lineno"> 6865</span><span class="comment">//</span></div>
<div class="line"><a id="l06866" name="l06866"></a><span class="lineno"> 6866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06867" name="l06867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a208f8ed73cb244fc0a657dc5bb47ebfd"> 6867</a></span><span class="preprocessor">#define ADC_DCCMP5_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06868" name="l06868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab23df4250a513d43c1e0320a5e3e28c2"> 6868</a></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06869" name="l06869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af01a6e0cfa861317f97efb24dc6a615b"> 6869</a></span><span class="preprocessor">#define ADC_DCCMP5_COMP1_S      16</span></div>
<div class="line"><a id="l06870" name="l06870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea134aacf824a86acbfb1a456a2008ee"> 6870</a></span><span class="preprocessor">#define ADC_DCCMP5_COMP0_S      0</span></div>
<div class="line"><a id="l06871" name="l06871"></a><span class="lineno"> 6871</span> </div>
<div class="line"><a id="l06872" name="l06872"></a><span class="lineno"> 6872</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06873" name="l06873"></a><span class="lineno"> 6873</span><span class="comment">//</span></div>
<div class="line"><a id="l06874" name="l06874"></a><span class="lineno"> 6874</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP6 register.</span></div>
<div class="line"><a id="l06875" name="l06875"></a><span class="lineno"> 6875</span><span class="comment">//</span></div>
<div class="line"><a id="l06876" name="l06876"></a><span class="lineno"> 6876</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06877" name="l06877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefb224508b4431464617eb8123d14ecf"> 6877</a></span><span class="preprocessor">#define ADC_DCCMP6_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06878" name="l06878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed6520379dd8abd167d1f7b324b0c71d"> 6878</a></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06879" name="l06879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5416facfcd600cab797c445b0a0026f2"> 6879</a></span><span class="preprocessor">#define ADC_DCCMP6_COMP1_S      16</span></div>
<div class="line"><a id="l06880" name="l06880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8dea7f60fe0af1fd84b49914c81aff1c"> 6880</a></span><span class="preprocessor">#define ADC_DCCMP6_COMP0_S      0</span></div>
<div class="line"><a id="l06881" name="l06881"></a><span class="lineno"> 6881</span> </div>
<div class="line"><a id="l06882" name="l06882"></a><span class="lineno"> 6882</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06883" name="l06883"></a><span class="lineno"> 6883</span><span class="comment">//</span></div>
<div class="line"><a id="l06884" name="l06884"></a><span class="lineno"> 6884</span><span class="comment">// The following are defines for the bit fields in the ADC_O_DCCMP7 register.</span></div>
<div class="line"><a id="l06885" name="l06885"></a><span class="lineno"> 6885</span><span class="comment">//</span></div>
<div class="line"><a id="l06886" name="l06886"></a><span class="lineno"> 6886</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06887" name="l06887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ccdbc835473d13fcf71f7b5e4cc1fdf"> 6887</a></span><span class="preprocessor">#define ADC_DCCMP7_COMP1_M      0x0FFF0000  </span><span class="comment">// Compare 1</span></div>
<div class="line"><a id="l06888" name="l06888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86fb0f15d445fcadfe56b611ee9d49fd"> 6888</a></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_M      0x00000FFF  </span><span class="comment">// Compare 0</span></div>
<div class="line"><a id="l06889" name="l06889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbe79dad1a2efebb6adde268c9859d12"> 6889</a></span><span class="preprocessor">#define ADC_DCCMP7_COMP1_S      16</span></div>
<div class="line"><a id="l06890" name="l06890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0915db2b5ba8dd652e406dab9493274a"> 6890</a></span><span class="preprocessor">#define ADC_DCCMP7_COMP0_S      0</span></div>
<div class="line"><a id="l06891" name="l06891"></a><span class="lineno"> 6891</span> </div>
<div class="line"><a id="l06892" name="l06892"></a><span class="lineno"> 6892</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06893" name="l06893"></a><span class="lineno"> 6893</span><span class="comment">//</span></div>
<div class="line"><a id="l06894" name="l06894"></a><span class="lineno"> 6894</span><span class="comment">// The following are defines for the bit fields in the ADC_O_PP register.</span></div>
<div class="line"><a id="l06895" name="l06895"></a><span class="lineno"> 6895</span><span class="comment">//</span></div>
<div class="line"><a id="l06896" name="l06896"></a><span class="lineno"> 6896</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06897" name="l06897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a859bf7a4a74ac9c8917daab47c9f139d"> 6897</a></span><span class="preprocessor">#define ADC_PP_APSHT            0x01000000  </span><span class="comment">// Application-Programmable</span></div>
<div class="line"><a id="l06898" name="l06898"></a><span class="lineno"> 6898</span>                                            <span class="comment">// Sample-and-Hold Time</span></div>
<div class="line"><a id="l06899" name="l06899"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83eccd39dbafd54aa1e4d2da34dde2e2"> 6899</a></span><span class="preprocessor">#define ADC_PP_TS               0x00800000  </span><span class="comment">// Temperature Sensor</span></div>
<div class="line"><a id="l06900" name="l06900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d47bbcc165dac786cb232dd96492ad2"> 6900</a></span><span class="preprocessor">#define ADC_PP_RSL_M            0x007C0000  </span><span class="comment">// Resolution</span></div>
<div class="line"><a id="l06901" name="l06901"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf20d8601adbfb02c69108f9aa279ae9"> 6901</a></span><span class="preprocessor">#define ADC_PP_TYPE_M           0x00030000  </span><span class="comment">// ADC Architecture</span></div>
<div class="line"><a id="l06902" name="l06902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab420d300e3e4204c4e6e03b3bb71cb82"> 6902</a></span><span class="preprocessor">#define ADC_PP_TYPE_SAR         0x00000000  </span><span class="comment">// SAR</span></div>
<div class="line"><a id="l06903" name="l06903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af251e897caae8d80961f0f5bc69c1d89"> 6903</a></span><span class="preprocessor">#define ADC_PP_DC_M             0x0000FC00  </span><span class="comment">// Digital Comparator Count</span></div>
<div class="line"><a id="l06904" name="l06904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43e6f03c570fe6dfa92e34a8742a1c37"> 6904</a></span><span class="preprocessor">#define ADC_PP_CH_M             0x000003F0  </span><span class="comment">// ADC Channel Count</span></div>
<div class="line"><a id="l06905" name="l06905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94a5d1d881579e6eab3b865c5e99ad4e"> 6905</a></span><span class="preprocessor">#define ADC_PP_MCR_M            0x0000000F  </span><span class="comment">// Maximum Conversion Rate</span></div>
<div class="line"><a id="l06906" name="l06906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc9da76ac8feddb012283015b4a31c6e"> 6906</a></span><span class="preprocessor">#define ADC_PP_MCR_FULL         0x00000007  </span><span class="comment">// Full conversion rate (FCONV) as</span></div>
<div class="line"><a id="l06907" name="l06907"></a><span class="lineno"> 6907</span>                                            <span class="comment">// defined by TADC and NSH</span></div>
<div class="line"><a id="l06908" name="l06908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71f0e2fafbfcd5104463babc051ace86"> 6908</a></span><span class="preprocessor">#define ADC_PP_RSL_S            18</span></div>
<div class="line"><a id="l06909" name="l06909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2da4a48cf63be38e1fb8f109f58c4385"> 6909</a></span><span class="preprocessor">#define ADC_PP_DC_S             10</span></div>
<div class="line"><a id="l06910" name="l06910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73e983dd3f3677edf4b958ee81cac5f9"> 6910</a></span><span class="preprocessor">#define ADC_PP_CH_S             4</span></div>
<div class="line"><a id="l06911" name="l06911"></a><span class="lineno"> 6911</span> </div>
<div class="line"><a id="l06912" name="l06912"></a><span class="lineno"> 6912</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06913" name="l06913"></a><span class="lineno"> 6913</span><span class="comment">//</span></div>
<div class="line"><a id="l06914" name="l06914"></a><span class="lineno"> 6914</span><span class="comment">// The following are defines for the bit fields in the ADC_O_PC register.</span></div>
<div class="line"><a id="l06915" name="l06915"></a><span class="lineno"> 6915</span><span class="comment">//</span></div>
<div class="line"><a id="l06916" name="l06916"></a><span class="lineno"> 6916</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06917" name="l06917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a605ceb3c0d0e7a57c9137e96e873e256"> 6917</a></span><span class="preprocessor">#define ADC_PC_MCR_M            0x0000000F  </span><span class="comment">// Conversion Rate</span></div>
<div class="line"><a id="l06918" name="l06918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd609d48a9bbbb699988cf15942a383e"> 6918</a></span><span class="preprocessor">#define ADC_PC_MCR_1_8          0x00000001  </span><span class="comment">// Eighth conversion rate. After a</span></div>
<div class="line"><a id="l06919" name="l06919"></a><span class="lineno"> 6919</span>                                            <span class="comment">// conversion completes, the logic</span></div>
<div class="line"><a id="l06920" name="l06920"></a><span class="lineno"> 6920</span>                                            <span class="comment">// pauses for 112 TADC periods</span></div>
<div class="line"><a id="l06921" name="l06921"></a><span class="lineno"> 6921</span>                                            <span class="comment">// before starting the next</span></div>
<div class="line"><a id="l06922" name="l06922"></a><span class="lineno"> 6922</span>                                            <span class="comment">// conversion</span></div>
<div class="line"><a id="l06923" name="l06923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af42ffaeeecc399ea8b2405068405238f"> 6923</a></span><span class="preprocessor">#define ADC_PC_MCR_1_4          0x00000003  </span><span class="comment">// Quarter conversion rate. After a</span></div>
<div class="line"><a id="l06924" name="l06924"></a><span class="lineno"> 6924</span>                                            <span class="comment">// conversion completes, the logic</span></div>
<div class="line"><a id="l06925" name="l06925"></a><span class="lineno"> 6925</span>                                            <span class="comment">// pauses for 48 TADC periods</span></div>
<div class="line"><a id="l06926" name="l06926"></a><span class="lineno"> 6926</span>                                            <span class="comment">// before starting the next</span></div>
<div class="line"><a id="l06927" name="l06927"></a><span class="lineno"> 6927</span>                                            <span class="comment">// conversion</span></div>
<div class="line"><a id="l06928" name="l06928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3d8c5f2edbb0e5864b34d7e2582ebb8"> 6928</a></span><span class="preprocessor">#define ADC_PC_MCR_1_2          0x00000005  </span><span class="comment">// Half conversion rate. After a</span></div>
<div class="line"><a id="l06929" name="l06929"></a><span class="lineno"> 6929</span>                                            <span class="comment">// conversion completes, the logic</span></div>
<div class="line"><a id="l06930" name="l06930"></a><span class="lineno"> 6930</span>                                            <span class="comment">// pauses for 16 TADC periods</span></div>
<div class="line"><a id="l06931" name="l06931"></a><span class="lineno"> 6931</span>                                            <span class="comment">// before starting the next</span></div>
<div class="line"><a id="l06932" name="l06932"></a><span class="lineno"> 6932</span>                                            <span class="comment">// conversion</span></div>
<div class="line"><a id="l06933" name="l06933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f6165c2df2367e3af10bee82a60b189"> 6933</a></span><span class="preprocessor">#define ADC_PC_MCR_FULL         0x00000007  </span><span class="comment">// Full conversion rate (FCONV) as</span></div>
<div class="line"><a id="l06934" name="l06934"></a><span class="lineno"> 6934</span>                                            <span class="comment">// defined by TADC and NSH</span></div>
<div class="line"><a id="l06935" name="l06935"></a><span class="lineno"> 6935</span> </div>
<div class="line"><a id="l06936" name="l06936"></a><span class="lineno"> 6936</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06937" name="l06937"></a><span class="lineno"> 6937</span><span class="comment">//</span></div>
<div class="line"><a id="l06938" name="l06938"></a><span class="lineno"> 6938</span><span class="comment">// The following are defines for the bit fields in the ADC_O_CC register.</span></div>
<div class="line"><a id="l06939" name="l06939"></a><span class="lineno"> 6939</span><span class="comment">//</span></div>
<div class="line"><a id="l06940" name="l06940"></a><span class="lineno"> 6940</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06941" name="l06941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fa2279b8192a44d301634bc32fc38c1"> 6941</a></span><span class="preprocessor">#define ADC_CC_CLKDIV_M         0x000003F0  </span><span class="comment">// PLL VCO Clock Divisor</span></div>
<div class="line"><a id="l06942" name="l06942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69bf8a23e6ece5c132c9557d838fe841"> 6942</a></span><span class="preprocessor">#define ADC_CC_CS_M             0x0000000F  </span><span class="comment">// ADC Clock Source</span></div>
<div class="line"><a id="l06943" name="l06943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18f8160d59b6870663830c36daeef818"> 6943</a></span><span class="preprocessor">#define ADC_CC_CS_SYSPLL        0x00000000  </span><span class="comment">// PLL VCO divided by CLKDIV</span></div>
<div class="line"><a id="l06944" name="l06944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a214409e8dc18ee6d8b6c9bd9716b555e"> 6944</a></span><span class="preprocessor">#define ADC_CC_CS_PIOSC         0x00000001  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l06945" name="l06945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f35da3f9833be06fd80042d6512e1b9"> 6945</a></span><span class="preprocessor">#define ADC_CC_CS_MOSC          0x00000002  </span><span class="comment">// MOSC</span></div>
<div class="line"><a id="l06946" name="l06946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a1f87b003c97d264cd2ccde489654dd"> 6946</a></span><span class="preprocessor">#define ADC_CC_CLKDIV_S         4</span></div>
<div class="line"><a id="l06947" name="l06947"></a><span class="lineno"> 6947</span> </div>
<div class="line"><a id="l06948" name="l06948"></a><span class="lineno"> 6948</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06949" name="l06949"></a><span class="lineno"> 6949</span><span class="comment">//</span></div>
<div class="line"><a id="l06950" name="l06950"></a><span class="lineno"> 6950</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACMIS register.</span></div>
<div class="line"><a id="l06951" name="l06951"></a><span class="lineno"> 6951</span><span class="comment">//</span></div>
<div class="line"><a id="l06952" name="l06952"></a><span class="lineno"> 6952</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06953" name="l06953"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb80127b665b41214f188445bf139553"> 6953</a></span><span class="preprocessor">#define COMP_ACMIS_IN2          0x00000004  </span><span class="comment">// Comparator 2 Masked Interrupt</span></div>
<div class="line"><a id="l06954" name="l06954"></a><span class="lineno"> 6954</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l06955" name="l06955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f60d4ad759098ba442a4a982329d75d"> 6955</a></span><span class="preprocessor">#define COMP_ACMIS_IN1          0x00000002  </span><span class="comment">// Comparator 1 Masked Interrupt</span></div>
<div class="line"><a id="l06956" name="l06956"></a><span class="lineno"> 6956</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l06957" name="l06957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87fa7599b2bb3169b98c156b17dbfdd6"> 6957</a></span><span class="preprocessor">#define COMP_ACMIS_IN0          0x00000001  </span><span class="comment">// Comparator 0 Masked Interrupt</span></div>
<div class="line"><a id="l06958" name="l06958"></a><span class="lineno"> 6958</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l06959" name="l06959"></a><span class="lineno"> 6959</span> </div>
<div class="line"><a id="l06960" name="l06960"></a><span class="lineno"> 6960</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06961" name="l06961"></a><span class="lineno"> 6961</span><span class="comment">//</span></div>
<div class="line"><a id="l06962" name="l06962"></a><span class="lineno"> 6962</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACRIS register.</span></div>
<div class="line"><a id="l06963" name="l06963"></a><span class="lineno"> 6963</span><span class="comment">//</span></div>
<div class="line"><a id="l06964" name="l06964"></a><span class="lineno"> 6964</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06965" name="l06965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5db9e209950fdfd698aab12cba582e55"> 6965</a></span><span class="preprocessor">#define COMP_ACRIS_IN2          0x00000004  </span><span class="comment">// Comparator 2 Interrupt Status</span></div>
<div class="line"><a id="l06966" name="l06966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2cc9ee7e495fedcb3c4ee2daecb553f"> 6966</a></span><span class="preprocessor">#define COMP_ACRIS_IN1          0x00000002  </span><span class="comment">// Comparator 1 Interrupt Status</span></div>
<div class="line"><a id="l06967" name="l06967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a357fe4111d1c757ced4873ad7ea73366"> 6967</a></span><span class="preprocessor">#define COMP_ACRIS_IN0          0x00000001  </span><span class="comment">// Comparator 0 Interrupt Status</span></div>
<div class="line"><a id="l06968" name="l06968"></a><span class="lineno"> 6968</span> </div>
<div class="line"><a id="l06969" name="l06969"></a><span class="lineno"> 6969</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06970" name="l06970"></a><span class="lineno"> 6970</span><span class="comment">//</span></div>
<div class="line"><a id="l06971" name="l06971"></a><span class="lineno"> 6971</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACINTEN register.</span></div>
<div class="line"><a id="l06972" name="l06972"></a><span class="lineno"> 6972</span><span class="comment">//</span></div>
<div class="line"><a id="l06973" name="l06973"></a><span class="lineno"> 6973</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06974" name="l06974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0bc91b5f2e9fe02328f846a7aefe62a"> 6974</a></span><span class="preprocessor">#define COMP_ACINTEN_IN2        0x00000004  </span><span class="comment">// Comparator 2 Interrupt Enable</span></div>
<div class="line"><a id="l06975" name="l06975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaf1e6664d308592734fe071a7bd95aa"> 6975</a></span><span class="preprocessor">#define COMP_ACINTEN_IN1        0x00000002  </span><span class="comment">// Comparator 1 Interrupt Enable</span></div>
<div class="line"><a id="l06976" name="l06976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad752e9d881495461b2a194ad1e916b2e"> 6976</a></span><span class="preprocessor">#define COMP_ACINTEN_IN0        0x00000001  </span><span class="comment">// Comparator 0 Interrupt Enable</span></div>
<div class="line"><a id="l06977" name="l06977"></a><span class="lineno"> 6977</span> </div>
<div class="line"><a id="l06978" name="l06978"></a><span class="lineno"> 6978</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06979" name="l06979"></a><span class="lineno"> 6979</span><span class="comment">//</span></div>
<div class="line"><a id="l06980" name="l06980"></a><span class="lineno"> 6980</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACREFCTL</span></div>
<div class="line"><a id="l06981" name="l06981"></a><span class="lineno"> 6981</span><span class="comment">// register.</span></div>
<div class="line"><a id="l06982" name="l06982"></a><span class="lineno"> 6982</span><span class="comment">//</span></div>
<div class="line"><a id="l06983" name="l06983"></a><span class="lineno"> 6983</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06984" name="l06984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bcc4d56f06c595be5746613b0666d9c"> 6984</a></span><span class="preprocessor">#define COMP_ACREFCTL_EN        0x00000200  </span><span class="comment">// Resistor Ladder Enable</span></div>
<div class="line"><a id="l06985" name="l06985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b600744c5e9c5b0081f658ec060173e"> 6985</a></span><span class="preprocessor">#define COMP_ACREFCTL_RNG       0x00000100  </span><span class="comment">// Resistor Ladder Range</span></div>
<div class="line"><a id="l06986" name="l06986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affb32111604b87dd26f1b3880b305e82"> 6986</a></span><span class="preprocessor">#define COMP_ACREFCTL_VREF_M    0x0000000F  </span><span class="comment">// Resistor Ladder Voltage Ref</span></div>
<div class="line"><a id="l06987" name="l06987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7647dd4c6b88871f2f0216df76e24c14"> 6987</a></span><span class="preprocessor">#define COMP_ACREFCTL_VREF_S    0</span></div>
<div class="line"><a id="l06988" name="l06988"></a><span class="lineno"> 6988</span> </div>
<div class="line"><a id="l06989" name="l06989"></a><span class="lineno"> 6989</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06990" name="l06990"></a><span class="lineno"> 6990</span><span class="comment">//</span></div>
<div class="line"><a id="l06991" name="l06991"></a><span class="lineno"> 6991</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT0 register.</span></div>
<div class="line"><a id="l06992" name="l06992"></a><span class="lineno"> 6992</span><span class="comment">//</span></div>
<div class="line"><a id="l06993" name="l06993"></a><span class="lineno"> 6993</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06994" name="l06994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0efa2a6cd92a1aedbcf3b78239f898e"> 6994</a></span><span class="preprocessor">#define COMP_ACSTAT0_OVAL       0x00000002  </span><span class="comment">// Comparator Output Value</span></div>
<div class="line"><a id="l06995" name="l06995"></a><span class="lineno"> 6995</span> </div>
<div class="line"><a id="l06996" name="l06996"></a><span class="lineno"> 6996</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l06997" name="l06997"></a><span class="lineno"> 6997</span><span class="comment">//</span></div>
<div class="line"><a id="l06998" name="l06998"></a><span class="lineno"> 6998</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL0 register.</span></div>
<div class="line"><a id="l06999" name="l06999"></a><span class="lineno"> 6999</span><span class="comment">//</span></div>
<div class="line"><a id="l07000" name="l07000"></a><span class="lineno"> 7000</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07001" name="l07001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae439164d3338969d86951a320e98639"> 7001</a></span><span class="preprocessor">#define COMP_ACCTL0_TOEN        0x00000800  </span><span class="comment">// Trigger Output Enable</span></div>
<div class="line"><a id="l07002" name="l07002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9654dfb0c1e618b57cecfc33e9180cf8"> 7002</a></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_M     0x00000600  </span><span class="comment">// Analog Source Positive</span></div>
<div class="line"><a id="l07003" name="l07003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adafd5881209410c67d4e7891423a3552"> 7003</a></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN   0x00000000  </span><span class="comment">// Pin value of Cn+</span></div>
<div class="line"><a id="l07004" name="l07004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dc46d2d5f3cecf3b2c97c5bbb2eed0e"> 7004</a></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_PIN0  0x00000200  </span><span class="comment">// Pin value of C0+</span></div>
<div class="line"><a id="l07005" name="l07005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac86454a18e1acf389c47b0024d1dc7fb"> 7005</a></span><span class="preprocessor">#define COMP_ACCTL0_ASRCP_REF   0x00000400  </span><span class="comment">// Internal voltage reference</span></div>
<div class="line"><a id="l07006" name="l07006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aade3bcf9ae4f99eb0ead21e740d43042"> 7006</a></span><span class="preprocessor">#define COMP_ACCTL0_TSLVAL      0x00000080  </span><span class="comment">// Trigger Sense Level Value</span></div>
<div class="line"><a id="l07007" name="l07007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4771a0ed52d1f9ff54d72e89fcec64f7"> 7007</a></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_M      0x00000060  </span><span class="comment">// Trigger Sense</span></div>
<div class="line"><a id="l07008" name="l07008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1de78e7a53902f47af441040e221b3f"> 7008</a></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see TSLVAL</span></div>
<div class="line"><a id="l07009" name="l07009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0f595014900d76a3b231e47af2792dd"> 7009</a></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_FALL   0x00000020  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07010" name="l07010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ee7c991792b181e9760a2f719b0e524"> 7010</a></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_RISE   0x00000040  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07011" name="l07011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2b02ef1ef57b184a447144733bb2463"> 7011</a></span><span class="preprocessor">#define COMP_ACCTL0_TSEN_BOTH   0x00000060  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07012" name="l07012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92ac387e30d8399774f0e20a391bf2b3"> 7012</a></span><span class="preprocessor">#define COMP_ACCTL0_ISLVAL      0x00000010  </span><span class="comment">// Interrupt Sense Level Value</span></div>
<div class="line"><a id="l07013" name="l07013"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6594ddead1fbe8f19d04ef6f3944f993"> 7013</a></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_M      0x0000000C  </span><span class="comment">// Interrupt Sense</span></div>
<div class="line"><a id="l07014" name="l07014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a6f4bf1b74ae7de7bd45758f4c1779c"> 7014</a></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see ISLVAL</span></div>
<div class="line"><a id="l07015" name="l07015"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d284f697db8063f05fb38aeceaa22e0"> 7015</a></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_FALL   0x00000004  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07016" name="l07016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4467ec01813fa91e6bd98815a37a41bb"> 7016</a></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_RISE   0x00000008  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07017" name="l07017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9a4c8eda756ca958eb6330b755b12e6"> 7017</a></span><span class="preprocessor">#define COMP_ACCTL0_ISEN_BOTH   0x0000000C  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07018" name="l07018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4babb17b0c89b3e261d020cbb93d1497"> 7018</a></span><span class="preprocessor">#define COMP_ACCTL0_CINV        0x00000002  </span><span class="comment">// Comparator Output Invert</span></div>
<div class="line"><a id="l07019" name="l07019"></a><span class="lineno"> 7019</span> </div>
<div class="line"><a id="l07020" name="l07020"></a><span class="lineno"> 7020</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07021" name="l07021"></a><span class="lineno"> 7021</span><span class="comment">//</span></div>
<div class="line"><a id="l07022" name="l07022"></a><span class="lineno"> 7022</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT1 register.</span></div>
<div class="line"><a id="l07023" name="l07023"></a><span class="lineno"> 7023</span><span class="comment">//</span></div>
<div class="line"><a id="l07024" name="l07024"></a><span class="lineno"> 7024</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07025" name="l07025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7604b7950717fbc4f930b42811cf59eb"> 7025</a></span><span class="preprocessor">#define COMP_ACSTAT1_OVAL       0x00000002  </span><span class="comment">// Comparator Output Value</span></div>
<div class="line"><a id="l07026" name="l07026"></a><span class="lineno"> 7026</span> </div>
<div class="line"><a id="l07027" name="l07027"></a><span class="lineno"> 7027</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07028" name="l07028"></a><span class="lineno"> 7028</span><span class="comment">//</span></div>
<div class="line"><a id="l07029" name="l07029"></a><span class="lineno"> 7029</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL1 register.</span></div>
<div class="line"><a id="l07030" name="l07030"></a><span class="lineno"> 7030</span><span class="comment">//</span></div>
<div class="line"><a id="l07031" name="l07031"></a><span class="lineno"> 7031</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07032" name="l07032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f3405eecafb6c257800ae7361576045"> 7032</a></span><span class="preprocessor">#define COMP_ACCTL1_TOEN        0x00000800  </span><span class="comment">// Trigger Output Enable</span></div>
<div class="line"><a id="l07033" name="l07033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f5e3eb0dfffcb1e136bfda68c99f96e"> 7033</a></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_M     0x00000600  </span><span class="comment">// Analog Source Positive</span></div>
<div class="line"><a id="l07034" name="l07034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7b63d9b935c4eb437cc4c6e72368339"> 7034</a></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN   0x00000000  </span><span class="comment">// Pin value of Cn+</span></div>
<div class="line"><a id="l07035" name="l07035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf7130f71acc9e004fd0672560c04cb6"> 7035</a></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_PIN0  0x00000200  </span><span class="comment">// Pin value of C0+</span></div>
<div class="line"><a id="l07036" name="l07036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afed1d029af20ef9f56aa7baf36a56731"> 7036</a></span><span class="preprocessor">#define COMP_ACCTL1_ASRCP_REF   0x00000400  </span><span class="comment">// Internal voltage reference</span></div>
<div class="line"><a id="l07037" name="l07037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ed71206505fb61166eaa70da76650a0"> 7037</a></span><span class="preprocessor">#define COMP_ACCTL1_TSLVAL      0x00000080  </span><span class="comment">// Trigger Sense Level Value</span></div>
<div class="line"><a id="l07038" name="l07038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14c85c7cc6baddabe8c8613aed499825"> 7038</a></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_M      0x00000060  </span><span class="comment">// Trigger Sense</span></div>
<div class="line"><a id="l07039" name="l07039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab279eb74979e5db2beb2c7d1bc1ccb54"> 7039</a></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see TSLVAL</span></div>
<div class="line"><a id="l07040" name="l07040"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b74b29ec47ecc6b88478ef6b1f3ff82"> 7040</a></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_FALL   0x00000020  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07041" name="l07041"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3eb6bc050c6b15540f246975e7ddaf7"> 7041</a></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_RISE   0x00000040  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07042" name="l07042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fb18b1fcd6801b670ea3c9b09fc04e1"> 7042</a></span><span class="preprocessor">#define COMP_ACCTL1_TSEN_BOTH   0x00000060  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07043" name="l07043"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a029006841b6f39a1a1409c7f3af91997"> 7043</a></span><span class="preprocessor">#define COMP_ACCTL1_ISLVAL      0x00000010  </span><span class="comment">// Interrupt Sense Level Value</span></div>
<div class="line"><a id="l07044" name="l07044"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6be2f47547fd53ded899e3af3492fb4"> 7044</a></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_M      0x0000000C  </span><span class="comment">// Interrupt Sense</span></div>
<div class="line"><a id="l07045" name="l07045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a042ab56e10d6d0da6cd0be35ad57b8f9"> 7045</a></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see ISLVAL</span></div>
<div class="line"><a id="l07046" name="l07046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac16e838e13be05c24e5c81ad8351bc95"> 7046</a></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_FALL   0x00000004  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07047" name="l07047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60547f3e18c167af3b97996b7412c34f"> 7047</a></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_RISE   0x00000008  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07048" name="l07048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ea9889e413f8510ffbfd7ddab2983ac"> 7048</a></span><span class="preprocessor">#define COMP_ACCTL1_ISEN_BOTH   0x0000000C  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07049" name="l07049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa884eab599412147dd259544c46b93d"> 7049</a></span><span class="preprocessor">#define COMP_ACCTL1_CINV        0x00000002  </span><span class="comment">// Comparator Output Invert</span></div>
<div class="line"><a id="l07050" name="l07050"></a><span class="lineno"> 7050</span> </div>
<div class="line"><a id="l07051" name="l07051"></a><span class="lineno"> 7051</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07052" name="l07052"></a><span class="lineno"> 7052</span><span class="comment">//</span></div>
<div class="line"><a id="l07053" name="l07053"></a><span class="lineno"> 7053</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACSTAT2 register.</span></div>
<div class="line"><a id="l07054" name="l07054"></a><span class="lineno"> 7054</span><span class="comment">//</span></div>
<div class="line"><a id="l07055" name="l07055"></a><span class="lineno"> 7055</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07056" name="l07056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f1bd0cce10c9b3aafe1538b12b9bc41"> 7056</a></span><span class="preprocessor">#define COMP_ACSTAT2_OVAL       0x00000002  </span><span class="comment">// Comparator Output Value</span></div>
<div class="line"><a id="l07057" name="l07057"></a><span class="lineno"> 7057</span> </div>
<div class="line"><a id="l07058" name="l07058"></a><span class="lineno"> 7058</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07059" name="l07059"></a><span class="lineno"> 7059</span><span class="comment">//</span></div>
<div class="line"><a id="l07060" name="l07060"></a><span class="lineno"> 7060</span><span class="comment">// The following are defines for the bit fields in the COMP_O_ACCTL2 register.</span></div>
<div class="line"><a id="l07061" name="l07061"></a><span class="lineno"> 7061</span><span class="comment">//</span></div>
<div class="line"><a id="l07062" name="l07062"></a><span class="lineno"> 7062</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07063" name="l07063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f16b00472c335bf9805c6212c0781fb"> 7063</a></span><span class="preprocessor">#define COMP_ACCTL2_TOEN        0x00000800  </span><span class="comment">// Trigger Output Enable</span></div>
<div class="line"><a id="l07064" name="l07064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad68950392fb950a8485a124314adf0a7"> 7064</a></span><span class="preprocessor">#define COMP_ACCTL2_ASRCP_M     0x00000600  </span><span class="comment">// Analog Source Positive</span></div>
<div class="line"><a id="l07065" name="l07065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8a2052e57baccaadbe6ee6941222c0f"> 7065</a></span><span class="preprocessor">#define COMP_ACCTL2_ASRCP_PIN   0x00000000  </span><span class="comment">// Pin value of Cn+</span></div>
<div class="line"><a id="l07066" name="l07066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3fdc95c222f50d45fbc6b0384ba6c37"> 7066</a></span><span class="preprocessor">#define COMP_ACCTL2_ASRCP_PIN0  0x00000200  </span><span class="comment">// Pin value of C0+</span></div>
<div class="line"><a id="l07067" name="l07067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a256c3e844032d4642f55c38edab9c768"> 7067</a></span><span class="preprocessor">#define COMP_ACCTL2_ASRCP_REF   0x00000400  </span><span class="comment">// Internal voltage reference</span></div>
<div class="line"><a id="l07068" name="l07068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea4d594133264ad5d8fcaa9c01a8a549"> 7068</a></span><span class="preprocessor">#define COMP_ACCTL2_TSLVAL      0x00000080  </span><span class="comment">// Trigger Sense Level Value</span></div>
<div class="line"><a id="l07069" name="l07069"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3c9b5f971d785513d7232cd8ad89298"> 7069</a></span><span class="preprocessor">#define COMP_ACCTL2_TSEN_M      0x00000060  </span><span class="comment">// Trigger Sense</span></div>
<div class="line"><a id="l07070" name="l07070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8aaa04069779399051fab9ead0709c86"> 7070</a></span><span class="preprocessor">#define COMP_ACCTL2_TSEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see TSLVAL</span></div>
<div class="line"><a id="l07071" name="l07071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2bd94b55469a4e221b698b9094e80fc"> 7071</a></span><span class="preprocessor">#define COMP_ACCTL2_TSEN_FALL   0x00000020  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07072" name="l07072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae497941ae9511862dd0867e55e22a609"> 7072</a></span><span class="preprocessor">#define COMP_ACCTL2_TSEN_RISE   0x00000040  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07073" name="l07073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45c62fa1c33ccda1dab42e15eb2417f6"> 7073</a></span><span class="preprocessor">#define COMP_ACCTL2_TSEN_BOTH   0x00000060  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07074" name="l07074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef2666b3472f8e1f9b2331568d7c6bc9"> 7074</a></span><span class="preprocessor">#define COMP_ACCTL2_ISLVAL      0x00000010  </span><span class="comment">// Interrupt Sense Level Value</span></div>
<div class="line"><a id="l07075" name="l07075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff1cc58034de994d598aed52ac367265"> 7075</a></span><span class="preprocessor">#define COMP_ACCTL2_ISEN_M      0x0000000C  </span><span class="comment">// Interrupt Sense</span></div>
<div class="line"><a id="l07076" name="l07076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a522447ebf3e601e9614608dece426782"> 7076</a></span><span class="preprocessor">#define COMP_ACCTL2_ISEN_LEVEL  0x00000000  </span><span class="comment">// Level sense, see ISLVAL</span></div>
<div class="line"><a id="l07077" name="l07077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b3792b5331b9270edc30e328667eb2c"> 7077</a></span><span class="preprocessor">#define COMP_ACCTL2_ISEN_FALL   0x00000004  </span><span class="comment">// Falling edge</span></div>
<div class="line"><a id="l07078" name="l07078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a111141068d039fcfb0682adb54adba33"> 7078</a></span><span class="preprocessor">#define COMP_ACCTL2_ISEN_RISE   0x00000008  </span><span class="comment">// Rising edge</span></div>
<div class="line"><a id="l07079" name="l07079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb134304d9653d78f46bf4ddc6134de8"> 7079</a></span><span class="preprocessor">#define COMP_ACCTL2_ISEN_BOTH   0x0000000C  </span><span class="comment">// Either edge</span></div>
<div class="line"><a id="l07080" name="l07080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab42f066a176a204e2e0a578d70782656"> 7080</a></span><span class="preprocessor">#define COMP_ACCTL2_CINV        0x00000002  </span><span class="comment">// Comparator Output Invert</span></div>
<div class="line"><a id="l07081" name="l07081"></a><span class="lineno"> 7081</span> </div>
<div class="line"><a id="l07082" name="l07082"></a><span class="lineno"> 7082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07083" name="l07083"></a><span class="lineno"> 7083</span><span class="comment">//</span></div>
<div class="line"><a id="l07084" name="l07084"></a><span class="lineno"> 7084</span><span class="comment">// The following are defines for the bit fields in the COMP_O_PP register.</span></div>
<div class="line"><a id="l07085" name="l07085"></a><span class="lineno"> 7085</span><span class="comment">//</span></div>
<div class="line"><a id="l07086" name="l07086"></a><span class="lineno"> 7086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07087" name="l07087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ecab757c663a51cd20f9731fad82159"> 7087</a></span><span class="preprocessor">#define COMP_PP_C2O             0x00040000  </span><span class="comment">// Comparator Output 2 Present</span></div>
<div class="line"><a id="l07088" name="l07088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0244fb2998a4d0849920b39806912082"> 7088</a></span><span class="preprocessor">#define COMP_PP_C1O             0x00020000  </span><span class="comment">// Comparator Output 1 Present</span></div>
<div class="line"><a id="l07089" name="l07089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7937a244a93f88645de4e750ab748abf"> 7089</a></span><span class="preprocessor">#define COMP_PP_C0O             0x00010000  </span><span class="comment">// Comparator Output 0 Present</span></div>
<div class="line"><a id="l07090" name="l07090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4041fc3c0428c757b54744edaeabb30c"> 7090</a></span><span class="preprocessor">#define COMP_PP_CMP2            0x00000004  </span><span class="comment">// Comparator 2 Present</span></div>
<div class="line"><a id="l07091" name="l07091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab09372cc58833093e3836bb8965a38e6"> 7091</a></span><span class="preprocessor">#define COMP_PP_CMP1            0x00000002  </span><span class="comment">// Comparator 1 Present</span></div>
<div class="line"><a id="l07092" name="l07092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52f0be4268a139fefd12c5c767eccdd7"> 7092</a></span><span class="preprocessor">#define COMP_PP_CMP0            0x00000001  </span><span class="comment">// Comparator 0 Present</span></div>
<div class="line"><a id="l07093" name="l07093"></a><span class="lineno"> 7093</span> </div>
<div class="line"><a id="l07094" name="l07094"></a><span class="lineno"> 7094</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07095" name="l07095"></a><span class="lineno"> 7095</span><span class="comment">//</span></div>
<div class="line"><a id="l07096" name="l07096"></a><span class="lineno"> 7096</span><span class="comment">// The following are defines for the bit fields in the CAN_O_CTL register.</span></div>
<div class="line"><a id="l07097" name="l07097"></a><span class="lineno"> 7097</span><span class="comment">//</span></div>
<div class="line"><a id="l07098" name="l07098"></a><span class="lineno"> 7098</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07099" name="l07099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2963a2f2d6852c18534fa7b953938b62"> 7099</a></span><span class="preprocessor">#define CAN_CTL_TEST            0x00000080  </span><span class="comment">// Test Mode Enable</span></div>
<div class="line"><a id="l07100" name="l07100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea9262df6dc9fce95ea7b0817604e745"> 7100</a></span><span class="preprocessor">#define CAN_CTL_CCE             0x00000040  </span><span class="comment">// Configuration Change Enable</span></div>
<div class="line"><a id="l07101" name="l07101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18993295b55d8d847bad3f7443f39077"> 7101</a></span><span class="preprocessor">#define CAN_CTL_DAR             0x00000020  </span><span class="comment">// Disable Automatic-Retransmission</span></div>
<div class="line"><a id="l07102" name="l07102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcd830f70200e2133ca49243f98ce512"> 7102</a></span><span class="preprocessor">#define CAN_CTL_EIE             0x00000008  </span><span class="comment">// Error Interrupt Enable</span></div>
<div class="line"><a id="l07103" name="l07103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6611fbeb800d02e41f23be24cb3c5e8a"> 7103</a></span><span class="preprocessor">#define CAN_CTL_SIE             0x00000004  </span><span class="comment">// Status Interrupt Enable</span></div>
<div class="line"><a id="l07104" name="l07104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdc2dc4ed20896716d77d16049d7e3ab"> 7104</a></span><span class="preprocessor">#define CAN_CTL_IE              0x00000002  </span><span class="comment">// CAN Interrupt Enable</span></div>
<div class="line"><a id="l07105" name="l07105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1ef01ed2b07ee875608c73a70e97c53"> 7105</a></span><span class="preprocessor">#define CAN_CTL_INIT            0x00000001  </span><span class="comment">// Initialization</span></div>
<div class="line"><a id="l07106" name="l07106"></a><span class="lineno"> 7106</span> </div>
<div class="line"><a id="l07107" name="l07107"></a><span class="lineno"> 7107</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07108" name="l07108"></a><span class="lineno"> 7108</span><span class="comment">//</span></div>
<div class="line"><a id="l07109" name="l07109"></a><span class="lineno"> 7109</span><span class="comment">// The following are defines for the bit fields in the CAN_O_STS register.</span></div>
<div class="line"><a id="l07110" name="l07110"></a><span class="lineno"> 7110</span><span class="comment">//</span></div>
<div class="line"><a id="l07111" name="l07111"></a><span class="lineno"> 7111</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07112" name="l07112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a006fffaee6e98ca203e3945d4e0a4f01"> 7112</a></span><span class="preprocessor">#define CAN_STS_BOFF            0x00000080  </span><span class="comment">// Bus-Off Status</span></div>
<div class="line"><a id="l07113" name="l07113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a773622a4ef0adfe0cc5c15af91947692"> 7113</a></span><span class="preprocessor">#define CAN_STS_EWARN           0x00000040  </span><span class="comment">// Warning Status</span></div>
<div class="line"><a id="l07114" name="l07114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64bbaefd30cd330e7d95b2d40485e78e"> 7114</a></span><span class="preprocessor">#define CAN_STS_EPASS           0x00000020  </span><span class="comment">// Error Passive</span></div>
<div class="line"><a id="l07115" name="l07115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06cd908b190e3bf6de6af5d607d2859b"> 7115</a></span><span class="preprocessor">#define CAN_STS_RXOK            0x00000010  </span><span class="comment">// Received a Message Successfully</span></div>
<div class="line"><a id="l07116" name="l07116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa6e8abbaf4b70e50cb5c9ab8d8c8d1a"> 7116</a></span><span class="preprocessor">#define CAN_STS_TXOK            0x00000008  </span><span class="comment">// Transmitted a Message</span></div>
<div class="line"><a id="l07117" name="l07117"></a><span class="lineno"> 7117</span>                                            <span class="comment">// Successfully</span></div>
<div class="line"><a id="l07118" name="l07118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae10cf6e0db5b8d432f9857b1ac37fbbe"> 7118</a></span><span class="preprocessor">#define CAN_STS_LEC_M           0x00000007  </span><span class="comment">// Last Error Code</span></div>
<div class="line"><a id="l07119" name="l07119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cd3d5744194209a2474b43d68779cc1"> 7119</a></span><span class="preprocessor">#define CAN_STS_LEC_NONE        0x00000000  </span><span class="comment">// No Error</span></div>
<div class="line"><a id="l07120" name="l07120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a6d3d32cd5e34be949766099c844bae"> 7120</a></span><span class="preprocessor">#define CAN_STS_LEC_STUFF       0x00000001  </span><span class="comment">// Stuff Error</span></div>
<div class="line"><a id="l07121" name="l07121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cfc5ecc95acc593688122155e65bd3e"> 7121</a></span><span class="preprocessor">#define CAN_STS_LEC_FORM        0x00000002  </span><span class="comment">// Format Error</span></div>
<div class="line"><a id="l07122" name="l07122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d61791fa7edcd2a77363dcfe7c60a52"> 7122</a></span><span class="preprocessor">#define CAN_STS_LEC_ACK         0x00000003  </span><span class="comment">// ACK Error</span></div>
<div class="line"><a id="l07123" name="l07123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaedeedfcab8c82be8f9d40b838ed11ca"> 7123</a></span><span class="preprocessor">#define CAN_STS_LEC_BIT1        0x00000004  </span><span class="comment">// Bit 1 Error</span></div>
<div class="line"><a id="l07124" name="l07124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5fe5336da1ac2301b799701034e21b5"> 7124</a></span><span class="preprocessor">#define CAN_STS_LEC_BIT0        0x00000005  </span><span class="comment">// Bit 0 Error</span></div>
<div class="line"><a id="l07125" name="l07125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf02f1833d093cc9d7a0b15c36e4b88b"> 7125</a></span><span class="preprocessor">#define CAN_STS_LEC_CRC         0x00000006  </span><span class="comment">// CRC Error</span></div>
<div class="line"><a id="l07126" name="l07126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80f169ac88ec441883752b7452032446"> 7126</a></span><span class="preprocessor">#define CAN_STS_LEC_NOEVENT     0x00000007  </span><span class="comment">// No Event</span></div>
<div class="line"><a id="l07127" name="l07127"></a><span class="lineno"> 7127</span> </div>
<div class="line"><a id="l07128" name="l07128"></a><span class="lineno"> 7128</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07129" name="l07129"></a><span class="lineno"> 7129</span><span class="comment">//</span></div>
<div class="line"><a id="l07130" name="l07130"></a><span class="lineno"> 7130</span><span class="comment">// The following are defines for the bit fields in the CAN_O_ERR register.</span></div>
<div class="line"><a id="l07131" name="l07131"></a><span class="lineno"> 7131</span><span class="comment">//</span></div>
<div class="line"><a id="l07132" name="l07132"></a><span class="lineno"> 7132</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07133" name="l07133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a6f949029c21725e65fbacc5604db87"> 7133</a></span><span class="preprocessor">#define CAN_ERR_RP              0x00008000  </span><span class="comment">// Received Error Passive</span></div>
<div class="line"><a id="l07134" name="l07134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5af768a06dd21f82408b653340bc764a"> 7134</a></span><span class="preprocessor">#define CAN_ERR_REC_M           0x00007F00  </span><span class="comment">// Receive Error Counter</span></div>
<div class="line"><a id="l07135" name="l07135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af15ba8042d32b329f469aff8a0febe4e"> 7135</a></span><span class="preprocessor">#define CAN_ERR_TEC_M           0x000000FF  </span><span class="comment">// Transmit Error Counter</span></div>
<div class="line"><a id="l07136" name="l07136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb7bb617fe25c6e02e2d7db893bdfaf6"> 7136</a></span><span class="preprocessor">#define CAN_ERR_REC_S           8</span></div>
<div class="line"><a id="l07137" name="l07137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7c06af0d6d0b12946780a5a6acaf13c"> 7137</a></span><span class="preprocessor">#define CAN_ERR_TEC_S           0</span></div>
<div class="line"><a id="l07138" name="l07138"></a><span class="lineno"> 7138</span> </div>
<div class="line"><a id="l07139" name="l07139"></a><span class="lineno"> 7139</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07140" name="l07140"></a><span class="lineno"> 7140</span><span class="comment">//</span></div>
<div class="line"><a id="l07141" name="l07141"></a><span class="lineno"> 7141</span><span class="comment">// The following are defines for the bit fields in the CAN_O_BIT register.</span></div>
<div class="line"><a id="l07142" name="l07142"></a><span class="lineno"> 7142</span><span class="comment">//</span></div>
<div class="line"><a id="l07143" name="l07143"></a><span class="lineno"> 7143</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07144" name="l07144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a522ee1e9168abca71a6e9ead7f21df96"> 7144</a></span><span class="preprocessor">#define CAN_BIT_TSEG2_M         0x00007000  </span><span class="comment">// Time Segment after Sample Point</span></div>
<div class="line"><a id="l07145" name="l07145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1db83e803a101a703fbbd7af448dc8a1"> 7145</a></span><span class="preprocessor">#define CAN_BIT_TSEG1_M         0x00000F00  </span><span class="comment">// Time Segment Before Sample Point</span></div>
<div class="line"><a id="l07146" name="l07146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa008702003847bab1850bfaf1cec012"> 7146</a></span><span class="preprocessor">#define CAN_BIT_SJW_M           0x000000C0  </span><span class="comment">// (Re)Synchronization Jump Width</span></div>
<div class="line"><a id="l07147" name="l07147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7558fc2c52cd9f63a99b884f12085848"> 7147</a></span><span class="preprocessor">#define CAN_BIT_BRP_M           0x0000003F  </span><span class="comment">// Baud Rate Prescaler</span></div>
<div class="line"><a id="l07148" name="l07148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac0592d3b3c1babd034c433fa7578e0b"> 7148</a></span><span class="preprocessor">#define CAN_BIT_TSEG2_S         12</span></div>
<div class="line"><a id="l07149" name="l07149"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae71cde62b984f8fcdeb4b7d16f2cba1"> 7149</a></span><span class="preprocessor">#define CAN_BIT_TSEG1_S         8</span></div>
<div class="line"><a id="l07150" name="l07150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae513439fe1397ac72711ff71307804f8"> 7150</a></span><span class="preprocessor">#define CAN_BIT_SJW_S           6</span></div>
<div class="line"><a id="l07151" name="l07151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fbdd40ed37549523cd3f3d9af60e97e"> 7151</a></span><span class="preprocessor">#define CAN_BIT_BRP_S           0</span></div>
<div class="line"><a id="l07152" name="l07152"></a><span class="lineno"> 7152</span> </div>
<div class="line"><a id="l07153" name="l07153"></a><span class="lineno"> 7153</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07154" name="l07154"></a><span class="lineno"> 7154</span><span class="comment">//</span></div>
<div class="line"><a id="l07155" name="l07155"></a><span class="lineno"> 7155</span><span class="comment">// The following are defines for the bit fields in the CAN_O_INT register.</span></div>
<div class="line"><a id="l07156" name="l07156"></a><span class="lineno"> 7156</span><span class="comment">//</span></div>
<div class="line"><a id="l07157" name="l07157"></a><span class="lineno"> 7157</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07158" name="l07158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9afdd2b833f08bfbdc5c327450238615"> 7158</a></span><span class="preprocessor">#define CAN_INT_INTID_M         0x0000FFFF  </span><span class="comment">// Interrupt Identifier</span></div>
<div class="line"><a id="l07159" name="l07159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a546e7bd2aee01650b9be99b46cda3eb9"> 7159</a></span><span class="preprocessor">#define CAN_INT_INTID_NONE      0x00000000  </span><span class="comment">// No interrupt pending</span></div>
<div class="line"><a id="l07160" name="l07160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20f8cb17967fc1b1c22a066fa359bd2e"> 7160</a></span><span class="preprocessor">#define CAN_INT_INTID_STATUS    0x00008000  </span><span class="comment">// Status Interrupt</span></div>
<div class="line"><a id="l07161" name="l07161"></a><span class="lineno"> 7161</span> </div>
<div class="line"><a id="l07162" name="l07162"></a><span class="lineno"> 7162</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07163" name="l07163"></a><span class="lineno"> 7163</span><span class="comment">//</span></div>
<div class="line"><a id="l07164" name="l07164"></a><span class="lineno"> 7164</span><span class="comment">// The following are defines for the bit fields in the CAN_O_TST register.</span></div>
<div class="line"><a id="l07165" name="l07165"></a><span class="lineno"> 7165</span><span class="comment">//</span></div>
<div class="line"><a id="l07166" name="l07166"></a><span class="lineno"> 7166</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07167" name="l07167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad480f601e53da799b5dcba14bf83d725"> 7167</a></span><span class="preprocessor">#define CAN_TST_RX              0x00000080  </span><span class="comment">// Receive Observation</span></div>
<div class="line"><a id="l07168" name="l07168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20bc02e70e7fd065e842f80831d42818"> 7168</a></span><span class="preprocessor">#define CAN_TST_TX_M            0x00000060  </span><span class="comment">// Transmit Control</span></div>
<div class="line"><a id="l07169" name="l07169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaea07bbd2bbdbd50a0e29f8e4e4ba7cb"> 7169</a></span><span class="preprocessor">#define CAN_TST_TX_CANCTL       0x00000000  </span><span class="comment">// CAN Module Control</span></div>
<div class="line"><a id="l07170" name="l07170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6100a014b2313dbf887a8cc258c7c33"> 7170</a></span><span class="preprocessor">#define CAN_TST_TX_SAMPLE       0x00000020  </span><span class="comment">// Sample Point</span></div>
<div class="line"><a id="l07171" name="l07171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a214d9e512cc310986d2729a5367b8857"> 7171</a></span><span class="preprocessor">#define CAN_TST_TX_DOMINANT     0x00000040  </span><span class="comment">// Driven Low</span></div>
<div class="line"><a id="l07172" name="l07172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a628d46a7ebb0efa7e1c3d4ac9fbfb3e3"> 7172</a></span><span class="preprocessor">#define CAN_TST_TX_RECESSIVE    0x00000060  </span><span class="comment">// Driven High</span></div>
<div class="line"><a id="l07173" name="l07173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a165ce0a3d42b744b067e5d5b10a69b95"> 7173</a></span><span class="preprocessor">#define CAN_TST_LBACK           0x00000010  </span><span class="comment">// Loopback Mode</span></div>
<div class="line"><a id="l07174" name="l07174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab323b76ee86e80bbd9c0d6a4b4d6f8e"> 7174</a></span><span class="preprocessor">#define CAN_TST_SILENT          0x00000008  </span><span class="comment">// Silent Mode</span></div>
<div class="line"><a id="l07175" name="l07175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9255cd2e3fc8b76602a73120dda8bfd"> 7175</a></span><span class="preprocessor">#define CAN_TST_BASIC           0x00000004  </span><span class="comment">// Basic Mode</span></div>
<div class="line"><a id="l07176" name="l07176"></a><span class="lineno"> 7176</span> </div>
<div class="line"><a id="l07177" name="l07177"></a><span class="lineno"> 7177</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07178" name="l07178"></a><span class="lineno"> 7178</span><span class="comment">//</span></div>
<div class="line"><a id="l07179" name="l07179"></a><span class="lineno"> 7179</span><span class="comment">// The following are defines for the bit fields in the CAN_O_BRPE register.</span></div>
<div class="line"><a id="l07180" name="l07180"></a><span class="lineno"> 7180</span><span class="comment">//</span></div>
<div class="line"><a id="l07181" name="l07181"></a><span class="lineno"> 7181</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07182" name="l07182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3da55e49eabef76186df07ee6993ae51"> 7182</a></span><span class="preprocessor">#define CAN_BRPE_BRPE_M         0x0000000F  </span><span class="comment">// Baud Rate Prescaler Extension</span></div>
<div class="line"><a id="l07183" name="l07183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5d1d9c75267ef36864be3e0a76eb475"> 7183</a></span><span class="preprocessor">#define CAN_BRPE_BRPE_S         0</span></div>
<div class="line"><a id="l07184" name="l07184"></a><span class="lineno"> 7184</span> </div>
<div class="line"><a id="l07185" name="l07185"></a><span class="lineno"> 7185</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07186" name="l07186"></a><span class="lineno"> 7186</span><span class="comment">//</span></div>
<div class="line"><a id="l07187" name="l07187"></a><span class="lineno"> 7187</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CRQ register.</span></div>
<div class="line"><a id="l07188" name="l07188"></a><span class="lineno"> 7188</span><span class="comment">//</span></div>
<div class="line"><a id="l07189" name="l07189"></a><span class="lineno"> 7189</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07190" name="l07190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acdefd7830a26bca16b676dba5598b66d"> 7190</a></span><span class="preprocessor">#define CAN_IF1CRQ_BUSY         0x00008000  </span><span class="comment">// Busy Flag</span></div>
<div class="line"><a id="l07191" name="l07191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab55e3e802b91a63c8adec7b5b70a989b"> 7191</a></span><span class="preprocessor">#define CAN_IF1CRQ_MNUM_M       0x0000003F  </span><span class="comment">// Message Number</span></div>
<div class="line"><a id="l07192" name="l07192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab97492c2188bcb25e8a1c8a4689b4707"> 7192</a></span><span class="preprocessor">#define CAN_IF1CRQ_MNUM_S       0</span></div>
<div class="line"><a id="l07193" name="l07193"></a><span class="lineno"> 7193</span> </div>
<div class="line"><a id="l07194" name="l07194"></a><span class="lineno"> 7194</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07195" name="l07195"></a><span class="lineno"> 7195</span><span class="comment">//</span></div>
<div class="line"><a id="l07196" name="l07196"></a><span class="lineno"> 7196</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1CMSK register.</span></div>
<div class="line"><a id="l07197" name="l07197"></a><span class="lineno"> 7197</span><span class="comment">//</span></div>
<div class="line"><a id="l07198" name="l07198"></a><span class="lineno"> 7198</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07199" name="l07199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af00e227e4d72a2b47cfd5a31bf3b261d"> 7199</a></span><span class="preprocessor">#define CAN_IF1CMSK_WRNRD       0x00000080  </span><span class="comment">// Write, Not Read</span></div>
<div class="line"><a id="l07200" name="l07200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3da272cd5f07203740b6d98d527b8b96"> 7200</a></span><span class="preprocessor">#define CAN_IF1CMSK_MASK        0x00000040  </span><span class="comment">// Access Mask Bits</span></div>
<div class="line"><a id="l07201" name="l07201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46ff14762fa3eecad699c4c0a2f71944"> 7201</a></span><span class="preprocessor">#define CAN_IF1CMSK_ARB         0x00000020  </span><span class="comment">// Access Arbitration Bits</span></div>
<div class="line"><a id="l07202" name="l07202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae67ae84bd00fc509ed7a025f1608fc29"> 7202</a></span><span class="preprocessor">#define CAN_IF1CMSK_CONTROL     0x00000010  </span><span class="comment">// Access Control Bits</span></div>
<div class="line"><a id="l07203" name="l07203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa57248d35f2b29e2a2f8e9fe684e7677"> 7203</a></span><span class="preprocessor">#define CAN_IF1CMSK_CLRINTPND   0x00000008  </span><span class="comment">// Clear Interrupt Pending Bit</span></div>
<div class="line"><a id="l07204" name="l07204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ea0427c10c0b69d8da0cc5c8be449ea"> 7204</a></span><span class="preprocessor">#define CAN_IF1CMSK_NEWDAT      0x00000004  </span><span class="comment">// Access New Data</span></div>
<div class="line"><a id="l07205" name="l07205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75ef57730464cf74215f681785b710d1"> 7205</a></span><span class="preprocessor">#define CAN_IF1CMSK_TXRQST      0x00000004  </span><span class="comment">// Access Transmission Request</span></div>
<div class="line"><a id="l07206" name="l07206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9acd5e5e84d4ec86afcf8b8c2c884248"> 7206</a></span><span class="preprocessor">#define CAN_IF1CMSK_DATAA       0x00000002  </span><span class="comment">// Access Data Byte 0 to 3</span></div>
<div class="line"><a id="l07207" name="l07207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0a8df1a3d309780888bb9019de5994a"> 7207</a></span><span class="preprocessor">#define CAN_IF1CMSK_DATAB       0x00000001  </span><span class="comment">// Access Data Byte 4 to 7</span></div>
<div class="line"><a id="l07208" name="l07208"></a><span class="lineno"> 7208</span> </div>
<div class="line"><a id="l07209" name="l07209"></a><span class="lineno"> 7209</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07210" name="l07210"></a><span class="lineno"> 7210</span><span class="comment">//</span></div>
<div class="line"><a id="l07211" name="l07211"></a><span class="lineno"> 7211</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK1 register.</span></div>
<div class="line"><a id="l07212" name="l07212"></a><span class="lineno"> 7212</span><span class="comment">//</span></div>
<div class="line"><a id="l07213" name="l07213"></a><span class="lineno"> 7213</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07214" name="l07214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea08a0d7b0443f01fb9d8aba6dddc49e"> 7214</a></span><span class="preprocessor">#define CAN_IF1MSK1_IDMSK_M     0x0000FFFF  </span><span class="comment">// Identifier Mask</span></div>
<div class="line"><a id="l07215" name="l07215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a756e51a3fc49714c912e43089bd48781"> 7215</a></span><span class="preprocessor">#define CAN_IF1MSK1_IDMSK_S     0</span></div>
<div class="line"><a id="l07216" name="l07216"></a><span class="lineno"> 7216</span> </div>
<div class="line"><a id="l07217" name="l07217"></a><span class="lineno"> 7217</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07218" name="l07218"></a><span class="lineno"> 7218</span><span class="comment">//</span></div>
<div class="line"><a id="l07219" name="l07219"></a><span class="lineno"> 7219</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MSK2 register.</span></div>
<div class="line"><a id="l07220" name="l07220"></a><span class="lineno"> 7220</span><span class="comment">//</span></div>
<div class="line"><a id="l07221" name="l07221"></a><span class="lineno"> 7221</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07222" name="l07222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b0a0eb1094a504a0d8cf4b2aa10340f"> 7222</a></span><span class="preprocessor">#define CAN_IF1MSK2_MXTD        0x00008000  </span><span class="comment">// Mask Extended Identifier</span></div>
<div class="line"><a id="l07223" name="l07223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9fff4ea5089e7bef8455237fcce5d0d"> 7223</a></span><span class="preprocessor">#define CAN_IF1MSK2_MDIR        0x00004000  </span><span class="comment">// Mask Message Direction</span></div>
<div class="line"><a id="l07224" name="l07224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a1ff4f3f8e143c4812610bda59d110f"> 7224</a></span><span class="preprocessor">#define CAN_IF1MSK2_IDMSK_M     0x00001FFF  </span><span class="comment">// Identifier Mask</span></div>
<div class="line"><a id="l07225" name="l07225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a2ae66c94f30c2a98a138683ae6150e"> 7225</a></span><span class="preprocessor">#define CAN_IF1MSK2_IDMSK_S     0</span></div>
<div class="line"><a id="l07226" name="l07226"></a><span class="lineno"> 7226</span> </div>
<div class="line"><a id="l07227" name="l07227"></a><span class="lineno"> 7227</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07228" name="l07228"></a><span class="lineno"> 7228</span><span class="comment">//</span></div>
<div class="line"><a id="l07229" name="l07229"></a><span class="lineno"> 7229</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB1 register.</span></div>
<div class="line"><a id="l07230" name="l07230"></a><span class="lineno"> 7230</span><span class="comment">//</span></div>
<div class="line"><a id="l07231" name="l07231"></a><span class="lineno"> 7231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07232" name="l07232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3127889a0fb8304f4139d9a021419b2d"> 7232</a></span><span class="preprocessor">#define CAN_IF1ARB1_ID_M        0x0000FFFF  </span><span class="comment">// Message Identifier</span></div>
<div class="line"><a id="l07233" name="l07233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4155ba30570656d369f2e95a35915db2"> 7233</a></span><span class="preprocessor">#define CAN_IF1ARB1_ID_S        0</span></div>
<div class="line"><a id="l07234" name="l07234"></a><span class="lineno"> 7234</span> </div>
<div class="line"><a id="l07235" name="l07235"></a><span class="lineno"> 7235</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07236" name="l07236"></a><span class="lineno"> 7236</span><span class="comment">//</span></div>
<div class="line"><a id="l07237" name="l07237"></a><span class="lineno"> 7237</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1ARB2 register.</span></div>
<div class="line"><a id="l07238" name="l07238"></a><span class="lineno"> 7238</span><span class="comment">//</span></div>
<div class="line"><a id="l07239" name="l07239"></a><span class="lineno"> 7239</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07240" name="l07240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad41d0ad96c595704f772601b59e4d1a6"> 7240</a></span><span class="preprocessor">#define CAN_IF1ARB2_MSGVAL      0x00008000  </span><span class="comment">// Message Valid</span></div>
<div class="line"><a id="l07241" name="l07241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97435ac5ad7528954c4587a5f63d520b"> 7241</a></span><span class="preprocessor">#define CAN_IF1ARB2_XTD         0x00004000  </span><span class="comment">// Extended Identifier</span></div>
<div class="line"><a id="l07242" name="l07242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1cfc44f626d46436b70bf5c6ab4b477"> 7242</a></span><span class="preprocessor">#define CAN_IF1ARB2_DIR         0x00002000  </span><span class="comment">// Message Direction</span></div>
<div class="line"><a id="l07243" name="l07243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9d9fa5fda4f0e0f07fd1286f315bf51"> 7243</a></span><span class="preprocessor">#define CAN_IF1ARB2_ID_M        0x00001FFF  </span><span class="comment">// Message Identifier</span></div>
<div class="line"><a id="l07244" name="l07244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a608c38aca9908e237096ddcd8fc65a2c"> 7244</a></span><span class="preprocessor">#define CAN_IF1ARB2_ID_S        0</span></div>
<div class="line"><a id="l07245" name="l07245"></a><span class="lineno"> 7245</span> </div>
<div class="line"><a id="l07246" name="l07246"></a><span class="lineno"> 7246</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07247" name="l07247"></a><span class="lineno"> 7247</span><span class="comment">//</span></div>
<div class="line"><a id="l07248" name="l07248"></a><span class="lineno"> 7248</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1MCTL register.</span></div>
<div class="line"><a id="l07249" name="l07249"></a><span class="lineno"> 7249</span><span class="comment">//</span></div>
<div class="line"><a id="l07250" name="l07250"></a><span class="lineno"> 7250</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07251" name="l07251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee0a1ed309d4e8d2685762f6cd147265"> 7251</a></span><span class="preprocessor">#define CAN_IF1MCTL_NEWDAT      0x00008000  </span><span class="comment">// New Data</span></div>
<div class="line"><a id="l07252" name="l07252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7813ecbdd30247499d4339a4344d4102"> 7252</a></span><span class="preprocessor">#define CAN_IF1MCTL_MSGLST      0x00004000  </span><span class="comment">// Message Lost</span></div>
<div class="line"><a id="l07253" name="l07253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adac04b199197db28b34c9c13d4d6b9ca"> 7253</a></span><span class="preprocessor">#define CAN_IF1MCTL_INTPND      0x00002000  </span><span class="comment">// Interrupt Pending</span></div>
<div class="line"><a id="l07254" name="l07254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e911f69ad77d25bf51ef1181de6880b"> 7254</a></span><span class="preprocessor">#define CAN_IF1MCTL_UMASK       0x00001000  </span><span class="comment">// Use Acceptance Mask</span></div>
<div class="line"><a id="l07255" name="l07255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ecb8e7b5de7eecb2c3081618c7b4732"> 7255</a></span><span class="preprocessor">#define CAN_IF1MCTL_TXIE        0x00000800  </span><span class="comment">// Transmit Interrupt Enable</span></div>
<div class="line"><a id="l07256" name="l07256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacf3956de09eb53abad09494b93ea303"> 7256</a></span><span class="preprocessor">#define CAN_IF1MCTL_RXIE        0x00000400  </span><span class="comment">// Receive Interrupt Enable</span></div>
<div class="line"><a id="l07257" name="l07257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ce05e9b987ef87c70c797b0280b94fb"> 7257</a></span><span class="preprocessor">#define CAN_IF1MCTL_RMTEN       0x00000200  </span><span class="comment">// Remote Enable</span></div>
<div class="line"><a id="l07258" name="l07258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ea1b9778334e424cf2bb31dff9eef84"> 7258</a></span><span class="preprocessor">#define CAN_IF1MCTL_TXRQST      0x00000100  </span><span class="comment">// Transmit Request</span></div>
<div class="line"><a id="l07259" name="l07259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acaf249bdfbec88c5dadb8bee297249aa"> 7259</a></span><span class="preprocessor">#define CAN_IF1MCTL_EOB         0x00000080  </span><span class="comment">// End of Buffer</span></div>
<div class="line"><a id="l07260" name="l07260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac35986ffbbc66e48a14dca6b41bd2ac4"> 7260</a></span><span class="preprocessor">#define CAN_IF1MCTL_DLC_M       0x0000000F  </span><span class="comment">// Data Length Code</span></div>
<div class="line"><a id="l07261" name="l07261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e06ad8dd07bd9c83634db56fbcf8dbe"> 7261</a></span><span class="preprocessor">#define CAN_IF1MCTL_DLC_S       0</span></div>
<div class="line"><a id="l07262" name="l07262"></a><span class="lineno"> 7262</span> </div>
<div class="line"><a id="l07263" name="l07263"></a><span class="lineno"> 7263</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07264" name="l07264"></a><span class="lineno"> 7264</span><span class="comment">//</span></div>
<div class="line"><a id="l07265" name="l07265"></a><span class="lineno"> 7265</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA1 register.</span></div>
<div class="line"><a id="l07266" name="l07266"></a><span class="lineno"> 7266</span><span class="comment">//</span></div>
<div class="line"><a id="l07267" name="l07267"></a><span class="lineno"> 7267</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07268" name="l07268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac083fba106a39db42f96a96d4fce9891"> 7268</a></span><span class="preprocessor">#define CAN_IF1DA1_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07269" name="l07269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80b6fcc51d00bbbfc2907c52363d4975"> 7269</a></span><span class="preprocessor">#define CAN_IF1DA1_DATA_S       0</span></div>
<div class="line"><a id="l07270" name="l07270"></a><span class="lineno"> 7270</span> </div>
<div class="line"><a id="l07271" name="l07271"></a><span class="lineno"> 7271</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07272" name="l07272"></a><span class="lineno"> 7272</span><span class="comment">//</span></div>
<div class="line"><a id="l07273" name="l07273"></a><span class="lineno"> 7273</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DA2 register.</span></div>
<div class="line"><a id="l07274" name="l07274"></a><span class="lineno"> 7274</span><span class="comment">//</span></div>
<div class="line"><a id="l07275" name="l07275"></a><span class="lineno"> 7275</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07276" name="l07276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a636ce3bf7199d5841fa13c47b3a0c6f2"> 7276</a></span><span class="preprocessor">#define CAN_IF1DA2_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07277" name="l07277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a989392777bbebbdb7d5b11dca4cfea7d"> 7277</a></span><span class="preprocessor">#define CAN_IF1DA2_DATA_S       0</span></div>
<div class="line"><a id="l07278" name="l07278"></a><span class="lineno"> 7278</span> </div>
<div class="line"><a id="l07279" name="l07279"></a><span class="lineno"> 7279</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07280" name="l07280"></a><span class="lineno"> 7280</span><span class="comment">//</span></div>
<div class="line"><a id="l07281" name="l07281"></a><span class="lineno"> 7281</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB1 register.</span></div>
<div class="line"><a id="l07282" name="l07282"></a><span class="lineno"> 7282</span><span class="comment">//</span></div>
<div class="line"><a id="l07283" name="l07283"></a><span class="lineno"> 7283</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07284" name="l07284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a90b1c991cb2461b2f65190e0039c4f"> 7284</a></span><span class="preprocessor">#define CAN_IF1DB1_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07285" name="l07285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25ca55ba9cb25b578715b1a48a08c774"> 7285</a></span><span class="preprocessor">#define CAN_IF1DB1_DATA_S       0</span></div>
<div class="line"><a id="l07286" name="l07286"></a><span class="lineno"> 7286</span> </div>
<div class="line"><a id="l07287" name="l07287"></a><span class="lineno"> 7287</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07288" name="l07288"></a><span class="lineno"> 7288</span><span class="comment">//</span></div>
<div class="line"><a id="l07289" name="l07289"></a><span class="lineno"> 7289</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF1DB2 register.</span></div>
<div class="line"><a id="l07290" name="l07290"></a><span class="lineno"> 7290</span><span class="comment">//</span></div>
<div class="line"><a id="l07291" name="l07291"></a><span class="lineno"> 7291</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07292" name="l07292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e183d356d18d4732c0329250e332dcc"> 7292</a></span><span class="preprocessor">#define CAN_IF1DB2_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07293" name="l07293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2060bdd3b6811d09ea550fc3d4415e16"> 7293</a></span><span class="preprocessor">#define CAN_IF1DB2_DATA_S       0</span></div>
<div class="line"><a id="l07294" name="l07294"></a><span class="lineno"> 7294</span> </div>
<div class="line"><a id="l07295" name="l07295"></a><span class="lineno"> 7295</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07296" name="l07296"></a><span class="lineno"> 7296</span><span class="comment">//</span></div>
<div class="line"><a id="l07297" name="l07297"></a><span class="lineno"> 7297</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CRQ register.</span></div>
<div class="line"><a id="l07298" name="l07298"></a><span class="lineno"> 7298</span><span class="comment">//</span></div>
<div class="line"><a id="l07299" name="l07299"></a><span class="lineno"> 7299</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07300" name="l07300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0b0fe323e40ee50c1454102f2e3c915"> 7300</a></span><span class="preprocessor">#define CAN_IF2CRQ_BUSY         0x00008000  </span><span class="comment">// Busy Flag</span></div>
<div class="line"><a id="l07301" name="l07301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f46448a17d193af789b8b2a97668dd2"> 7301</a></span><span class="preprocessor">#define CAN_IF2CRQ_MNUM_M       0x0000003F  </span><span class="comment">// Message Number</span></div>
<div class="line"><a id="l07302" name="l07302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae93781ef2f8e099a5d2b4862562cd742"> 7302</a></span><span class="preprocessor">#define CAN_IF2CRQ_MNUM_S       0</span></div>
<div class="line"><a id="l07303" name="l07303"></a><span class="lineno"> 7303</span> </div>
<div class="line"><a id="l07304" name="l07304"></a><span class="lineno"> 7304</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07305" name="l07305"></a><span class="lineno"> 7305</span><span class="comment">//</span></div>
<div class="line"><a id="l07306" name="l07306"></a><span class="lineno"> 7306</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2CMSK register.</span></div>
<div class="line"><a id="l07307" name="l07307"></a><span class="lineno"> 7307</span><span class="comment">//</span></div>
<div class="line"><a id="l07308" name="l07308"></a><span class="lineno"> 7308</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07309" name="l07309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe89dc472b3c0c974238d8d021a11ac0"> 7309</a></span><span class="preprocessor">#define CAN_IF2CMSK_WRNRD       0x00000080  </span><span class="comment">// Write, Not Read</span></div>
<div class="line"><a id="l07310" name="l07310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1da91167307102d5fa0e4ba7fe3ba10"> 7310</a></span><span class="preprocessor">#define CAN_IF2CMSK_MASK        0x00000040  </span><span class="comment">// Access Mask Bits</span></div>
<div class="line"><a id="l07311" name="l07311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b5149c87bfaa9a73632b92696a6d444"> 7311</a></span><span class="preprocessor">#define CAN_IF2CMSK_ARB         0x00000020  </span><span class="comment">// Access Arbitration Bits</span></div>
<div class="line"><a id="l07312" name="l07312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5d5ed2b0f3fc2b9911b5bc745dc4a68"> 7312</a></span><span class="preprocessor">#define CAN_IF2CMSK_CONTROL     0x00000010  </span><span class="comment">// Access Control Bits</span></div>
<div class="line"><a id="l07313" name="l07313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ee9748e55adebed62b81d9804a03796"> 7313</a></span><span class="preprocessor">#define CAN_IF2CMSK_CLRINTPND   0x00000008  </span><span class="comment">// Clear Interrupt Pending Bit</span></div>
<div class="line"><a id="l07314" name="l07314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ff43150508db09d9a2f973763cde7bd"> 7314</a></span><span class="preprocessor">#define CAN_IF2CMSK_NEWDAT      0x00000004  </span><span class="comment">// Access New Data</span></div>
<div class="line"><a id="l07315" name="l07315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41134768b65e71c4be30861aecb791d1"> 7315</a></span><span class="preprocessor">#define CAN_IF2CMSK_TXRQST      0x00000004  </span><span class="comment">// Access Transmission Request</span></div>
<div class="line"><a id="l07316" name="l07316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f2c66364e3547df72c046787ddf38cb"> 7316</a></span><span class="preprocessor">#define CAN_IF2CMSK_DATAA       0x00000002  </span><span class="comment">// Access Data Byte 0 to 3</span></div>
<div class="line"><a id="l07317" name="l07317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae56dcbe2ad414f41d38bdb50a25549e6"> 7317</a></span><span class="preprocessor">#define CAN_IF2CMSK_DATAB       0x00000001  </span><span class="comment">// Access Data Byte 4 to 7</span></div>
<div class="line"><a id="l07318" name="l07318"></a><span class="lineno"> 7318</span> </div>
<div class="line"><a id="l07319" name="l07319"></a><span class="lineno"> 7319</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07320" name="l07320"></a><span class="lineno"> 7320</span><span class="comment">//</span></div>
<div class="line"><a id="l07321" name="l07321"></a><span class="lineno"> 7321</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK1 register.</span></div>
<div class="line"><a id="l07322" name="l07322"></a><span class="lineno"> 7322</span><span class="comment">//</span></div>
<div class="line"><a id="l07323" name="l07323"></a><span class="lineno"> 7323</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07324" name="l07324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14bad02c614e8a293b0cf86ba8a409e6"> 7324</a></span><span class="preprocessor">#define CAN_IF2MSK1_IDMSK_M     0x0000FFFF  </span><span class="comment">// Identifier Mask</span></div>
<div class="line"><a id="l07325" name="l07325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae31caddf8da16edfaca8b1bbcb95bb8c"> 7325</a></span><span class="preprocessor">#define CAN_IF2MSK1_IDMSK_S     0</span></div>
<div class="line"><a id="l07326" name="l07326"></a><span class="lineno"> 7326</span> </div>
<div class="line"><a id="l07327" name="l07327"></a><span class="lineno"> 7327</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07328" name="l07328"></a><span class="lineno"> 7328</span><span class="comment">//</span></div>
<div class="line"><a id="l07329" name="l07329"></a><span class="lineno"> 7329</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MSK2 register.</span></div>
<div class="line"><a id="l07330" name="l07330"></a><span class="lineno"> 7330</span><span class="comment">//</span></div>
<div class="line"><a id="l07331" name="l07331"></a><span class="lineno"> 7331</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07332" name="l07332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4aa7144caa1a6a1c7bff47a96df531c3"> 7332</a></span><span class="preprocessor">#define CAN_IF2MSK2_MXTD        0x00008000  </span><span class="comment">// Mask Extended Identifier</span></div>
<div class="line"><a id="l07333" name="l07333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae13d290c9a419bad9d26c6c5e731d1a3"> 7333</a></span><span class="preprocessor">#define CAN_IF2MSK2_MDIR        0x00004000  </span><span class="comment">// Mask Message Direction</span></div>
<div class="line"><a id="l07334" name="l07334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9914362dfe467d4f66308477a027f570"> 7334</a></span><span class="preprocessor">#define CAN_IF2MSK2_IDMSK_M     0x00001FFF  </span><span class="comment">// Identifier Mask</span></div>
<div class="line"><a id="l07335" name="l07335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a250c81cd8089fd1c614ee330e085b8fc"> 7335</a></span><span class="preprocessor">#define CAN_IF2MSK2_IDMSK_S     0</span></div>
<div class="line"><a id="l07336" name="l07336"></a><span class="lineno"> 7336</span> </div>
<div class="line"><a id="l07337" name="l07337"></a><span class="lineno"> 7337</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07338" name="l07338"></a><span class="lineno"> 7338</span><span class="comment">//</span></div>
<div class="line"><a id="l07339" name="l07339"></a><span class="lineno"> 7339</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB1 register.</span></div>
<div class="line"><a id="l07340" name="l07340"></a><span class="lineno"> 7340</span><span class="comment">//</span></div>
<div class="line"><a id="l07341" name="l07341"></a><span class="lineno"> 7341</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07342" name="l07342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d3e5c83c1609d04b24242d2679e71f3"> 7342</a></span><span class="preprocessor">#define CAN_IF2ARB1_ID_M        0x0000FFFF  </span><span class="comment">// Message Identifier</span></div>
<div class="line"><a id="l07343" name="l07343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65b9dcd262de084b4bb308fda72211c5"> 7343</a></span><span class="preprocessor">#define CAN_IF2ARB1_ID_S        0</span></div>
<div class="line"><a id="l07344" name="l07344"></a><span class="lineno"> 7344</span> </div>
<div class="line"><a id="l07345" name="l07345"></a><span class="lineno"> 7345</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07346" name="l07346"></a><span class="lineno"> 7346</span><span class="comment">//</span></div>
<div class="line"><a id="l07347" name="l07347"></a><span class="lineno"> 7347</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2ARB2 register.</span></div>
<div class="line"><a id="l07348" name="l07348"></a><span class="lineno"> 7348</span><span class="comment">//</span></div>
<div class="line"><a id="l07349" name="l07349"></a><span class="lineno"> 7349</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07350" name="l07350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6ee190c98c02b9903b8e3fb3626ce5b"> 7350</a></span><span class="preprocessor">#define CAN_IF2ARB2_MSGVAL      0x00008000  </span><span class="comment">// Message Valid</span></div>
<div class="line"><a id="l07351" name="l07351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1e2e6c03218cd1f101debbe70aad9f7"> 7351</a></span><span class="preprocessor">#define CAN_IF2ARB2_XTD         0x00004000  </span><span class="comment">// Extended Identifier</span></div>
<div class="line"><a id="l07352" name="l07352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42b385045554dd09528360ea34a48fcc"> 7352</a></span><span class="preprocessor">#define CAN_IF2ARB2_DIR         0x00002000  </span><span class="comment">// Message Direction</span></div>
<div class="line"><a id="l07353" name="l07353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42ab5bf98d1b678e0f90fd103774eeca"> 7353</a></span><span class="preprocessor">#define CAN_IF2ARB2_ID_M        0x00001FFF  </span><span class="comment">// Message Identifier</span></div>
<div class="line"><a id="l07354" name="l07354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a035258db2f9f2b8ae8b7ab80f40e5e62"> 7354</a></span><span class="preprocessor">#define CAN_IF2ARB2_ID_S        0</span></div>
<div class="line"><a id="l07355" name="l07355"></a><span class="lineno"> 7355</span> </div>
<div class="line"><a id="l07356" name="l07356"></a><span class="lineno"> 7356</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07357" name="l07357"></a><span class="lineno"> 7357</span><span class="comment">//</span></div>
<div class="line"><a id="l07358" name="l07358"></a><span class="lineno"> 7358</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2MCTL register.</span></div>
<div class="line"><a id="l07359" name="l07359"></a><span class="lineno"> 7359</span><span class="comment">//</span></div>
<div class="line"><a id="l07360" name="l07360"></a><span class="lineno"> 7360</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07361" name="l07361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89eb1402ce737c0754fbb52f1179fa23"> 7361</a></span><span class="preprocessor">#define CAN_IF2MCTL_NEWDAT      0x00008000  </span><span class="comment">// New Data</span></div>
<div class="line"><a id="l07362" name="l07362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a222650fb0a6084d56c1f913c8ff8a5bb"> 7362</a></span><span class="preprocessor">#define CAN_IF2MCTL_MSGLST      0x00004000  </span><span class="comment">// Message Lost</span></div>
<div class="line"><a id="l07363" name="l07363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab44a9973b389c723fec48cf4b5c6e888"> 7363</a></span><span class="preprocessor">#define CAN_IF2MCTL_INTPND      0x00002000  </span><span class="comment">// Interrupt Pending</span></div>
<div class="line"><a id="l07364" name="l07364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3fb70ec6eb012cbfff45767960505191"> 7364</a></span><span class="preprocessor">#define CAN_IF2MCTL_UMASK       0x00001000  </span><span class="comment">// Use Acceptance Mask</span></div>
<div class="line"><a id="l07365" name="l07365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a031c78bcdb1a5d5025bff1411d2d8239"> 7365</a></span><span class="preprocessor">#define CAN_IF2MCTL_TXIE        0x00000800  </span><span class="comment">// Transmit Interrupt Enable</span></div>
<div class="line"><a id="l07366" name="l07366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3bf935d1548375502f2a2b1fc2fa1b8b"> 7366</a></span><span class="preprocessor">#define CAN_IF2MCTL_RXIE        0x00000400  </span><span class="comment">// Receive Interrupt Enable</span></div>
<div class="line"><a id="l07367" name="l07367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a693765002df8a4a6909502af27a478b4"> 7367</a></span><span class="preprocessor">#define CAN_IF2MCTL_RMTEN       0x00000200  </span><span class="comment">// Remote Enable</span></div>
<div class="line"><a id="l07368" name="l07368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a664ca940f77777ba674e54c516c9c1dd"> 7368</a></span><span class="preprocessor">#define CAN_IF2MCTL_TXRQST      0x00000100  </span><span class="comment">// Transmit Request</span></div>
<div class="line"><a id="l07369" name="l07369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6528e1b494b9741aec27d3da4cf20f3c"> 7369</a></span><span class="preprocessor">#define CAN_IF2MCTL_EOB         0x00000080  </span><span class="comment">// End of Buffer</span></div>
<div class="line"><a id="l07370" name="l07370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49e405e6dd9c81f538c7f8d8149406be"> 7370</a></span><span class="preprocessor">#define CAN_IF2MCTL_DLC_M       0x0000000F  </span><span class="comment">// Data Length Code</span></div>
<div class="line"><a id="l07371" name="l07371"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafc275bf9983a9d3a7b2280632147c3b"> 7371</a></span><span class="preprocessor">#define CAN_IF2MCTL_DLC_S       0</span></div>
<div class="line"><a id="l07372" name="l07372"></a><span class="lineno"> 7372</span> </div>
<div class="line"><a id="l07373" name="l07373"></a><span class="lineno"> 7373</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07374" name="l07374"></a><span class="lineno"> 7374</span><span class="comment">//</span></div>
<div class="line"><a id="l07375" name="l07375"></a><span class="lineno"> 7375</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA1 register.</span></div>
<div class="line"><a id="l07376" name="l07376"></a><span class="lineno"> 7376</span><span class="comment">//</span></div>
<div class="line"><a id="l07377" name="l07377"></a><span class="lineno"> 7377</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07378" name="l07378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ad73756394523185338a9e1154734f0"> 7378</a></span><span class="preprocessor">#define CAN_IF2DA1_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07379" name="l07379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8922b10c3089418d8c977ed34927c36d"> 7379</a></span><span class="preprocessor">#define CAN_IF2DA1_DATA_S       0</span></div>
<div class="line"><a id="l07380" name="l07380"></a><span class="lineno"> 7380</span> </div>
<div class="line"><a id="l07381" name="l07381"></a><span class="lineno"> 7381</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07382" name="l07382"></a><span class="lineno"> 7382</span><span class="comment">//</span></div>
<div class="line"><a id="l07383" name="l07383"></a><span class="lineno"> 7383</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DA2 register.</span></div>
<div class="line"><a id="l07384" name="l07384"></a><span class="lineno"> 7384</span><span class="comment">//</span></div>
<div class="line"><a id="l07385" name="l07385"></a><span class="lineno"> 7385</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07386" name="l07386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaba09bdef6394939225b824b7c65f0b6"> 7386</a></span><span class="preprocessor">#define CAN_IF2DA2_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07387" name="l07387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2e188aeedae0b39c96a09219e536ab0"> 7387</a></span><span class="preprocessor">#define CAN_IF2DA2_DATA_S       0</span></div>
<div class="line"><a id="l07388" name="l07388"></a><span class="lineno"> 7388</span> </div>
<div class="line"><a id="l07389" name="l07389"></a><span class="lineno"> 7389</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07390" name="l07390"></a><span class="lineno"> 7390</span><span class="comment">//</span></div>
<div class="line"><a id="l07391" name="l07391"></a><span class="lineno"> 7391</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB1 register.</span></div>
<div class="line"><a id="l07392" name="l07392"></a><span class="lineno"> 7392</span><span class="comment">//</span></div>
<div class="line"><a id="l07393" name="l07393"></a><span class="lineno"> 7393</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07394" name="l07394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7faa576d9a7476e6a0c8a4addc0dea8b"> 7394</a></span><span class="preprocessor">#define CAN_IF2DB1_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07395" name="l07395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a985715215f3ce343653fc927163620f1"> 7395</a></span><span class="preprocessor">#define CAN_IF2DB1_DATA_S       0</span></div>
<div class="line"><a id="l07396" name="l07396"></a><span class="lineno"> 7396</span> </div>
<div class="line"><a id="l07397" name="l07397"></a><span class="lineno"> 7397</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07398" name="l07398"></a><span class="lineno"> 7398</span><span class="comment">//</span></div>
<div class="line"><a id="l07399" name="l07399"></a><span class="lineno"> 7399</span><span class="comment">// The following are defines for the bit fields in the CAN_O_IF2DB2 register.</span></div>
<div class="line"><a id="l07400" name="l07400"></a><span class="lineno"> 7400</span><span class="comment">//</span></div>
<div class="line"><a id="l07401" name="l07401"></a><span class="lineno"> 7401</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07402" name="l07402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ccdb8ca4c9aa31b6466246349119bff"> 7402</a></span><span class="preprocessor">#define CAN_IF2DB2_DATA_M       0x0000FFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l07403" name="l07403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24f0b0955a68566420681ae48f5051cd"> 7403</a></span><span class="preprocessor">#define CAN_IF2DB2_DATA_S       0</span></div>
<div class="line"><a id="l07404" name="l07404"></a><span class="lineno"> 7404</span> </div>
<div class="line"><a id="l07405" name="l07405"></a><span class="lineno"> 7405</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07406" name="l07406"></a><span class="lineno"> 7406</span><span class="comment">//</span></div>
<div class="line"><a id="l07407" name="l07407"></a><span class="lineno"> 7407</span><span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ1 register.</span></div>
<div class="line"><a id="l07408" name="l07408"></a><span class="lineno"> 7408</span><span class="comment">//</span></div>
<div class="line"><a id="l07409" name="l07409"></a><span class="lineno"> 7409</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07410" name="l07410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11ed6794d1cd389309b407bdf3aebd1b"> 7410</a></span><span class="preprocessor">#define CAN_TXRQ1_TXRQST_M      0x0000FFFF  </span><span class="comment">// Transmission Request Bits</span></div>
<div class="line"><a id="l07411" name="l07411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab51e65e8df38aeef3e40f9fc8bf1ec8f"> 7411</a></span><span class="preprocessor">#define CAN_TXRQ1_TXRQST_S      0</span></div>
<div class="line"><a id="l07412" name="l07412"></a><span class="lineno"> 7412</span> </div>
<div class="line"><a id="l07413" name="l07413"></a><span class="lineno"> 7413</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07414" name="l07414"></a><span class="lineno"> 7414</span><span class="comment">//</span></div>
<div class="line"><a id="l07415" name="l07415"></a><span class="lineno"> 7415</span><span class="comment">// The following are defines for the bit fields in the CAN_O_TXRQ2 register.</span></div>
<div class="line"><a id="l07416" name="l07416"></a><span class="lineno"> 7416</span><span class="comment">//</span></div>
<div class="line"><a id="l07417" name="l07417"></a><span class="lineno"> 7417</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07418" name="l07418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55a586a4a857e705d7cd3d369f465424"> 7418</a></span><span class="preprocessor">#define CAN_TXRQ2_TXRQST_M      0x0000FFFF  </span><span class="comment">// Transmission Request Bits</span></div>
<div class="line"><a id="l07419" name="l07419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f273080bb5d0d8d4556bb0f9c96a584"> 7419</a></span><span class="preprocessor">#define CAN_TXRQ2_TXRQST_S      0</span></div>
<div class="line"><a id="l07420" name="l07420"></a><span class="lineno"> 7420</span> </div>
<div class="line"><a id="l07421" name="l07421"></a><span class="lineno"> 7421</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07422" name="l07422"></a><span class="lineno"> 7422</span><span class="comment">//</span></div>
<div class="line"><a id="l07423" name="l07423"></a><span class="lineno"> 7423</span><span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA1 register.</span></div>
<div class="line"><a id="l07424" name="l07424"></a><span class="lineno"> 7424</span><span class="comment">//</span></div>
<div class="line"><a id="l07425" name="l07425"></a><span class="lineno"> 7425</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07426" name="l07426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc1bf09ffdfe8362eb4429babee4638f"> 7426</a></span><span class="preprocessor">#define CAN_NWDA1_NEWDAT_M      0x0000FFFF  </span><span class="comment">// New Data Bits</span></div>
<div class="line"><a id="l07427" name="l07427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a768e0b1f99616cd739c5d8adf42e2649"> 7427</a></span><span class="preprocessor">#define CAN_NWDA1_NEWDAT_S      0</span></div>
<div class="line"><a id="l07428" name="l07428"></a><span class="lineno"> 7428</span> </div>
<div class="line"><a id="l07429" name="l07429"></a><span class="lineno"> 7429</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07430" name="l07430"></a><span class="lineno"> 7430</span><span class="comment">//</span></div>
<div class="line"><a id="l07431" name="l07431"></a><span class="lineno"> 7431</span><span class="comment">// The following are defines for the bit fields in the CAN_O_NWDA2 register.</span></div>
<div class="line"><a id="l07432" name="l07432"></a><span class="lineno"> 7432</span><span class="comment">//</span></div>
<div class="line"><a id="l07433" name="l07433"></a><span class="lineno"> 7433</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07434" name="l07434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f22dba7f559d7324f8ab1954523ac76"> 7434</a></span><span class="preprocessor">#define CAN_NWDA2_NEWDAT_M      0x0000FFFF  </span><span class="comment">// New Data Bits</span></div>
<div class="line"><a id="l07435" name="l07435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b4b9181fbadfd98076b6a6274ec616b"> 7435</a></span><span class="preprocessor">#define CAN_NWDA2_NEWDAT_S      0</span></div>
<div class="line"><a id="l07436" name="l07436"></a><span class="lineno"> 7436</span> </div>
<div class="line"><a id="l07437" name="l07437"></a><span class="lineno"> 7437</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07438" name="l07438"></a><span class="lineno"> 7438</span><span class="comment">//</span></div>
<div class="line"><a id="l07439" name="l07439"></a><span class="lineno"> 7439</span><span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1INT register.</span></div>
<div class="line"><a id="l07440" name="l07440"></a><span class="lineno"> 7440</span><span class="comment">//</span></div>
<div class="line"><a id="l07441" name="l07441"></a><span class="lineno"> 7441</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07442" name="l07442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a111532a4ae7ccf9578a731cafe9c6068"> 7442</a></span><span class="preprocessor">#define CAN_MSG1INT_INTPND_M    0x0000FFFF  </span><span class="comment">// Interrupt Pending Bits</span></div>
<div class="line"><a id="l07443" name="l07443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a371320b497116694cc20f0e1b1a71171"> 7443</a></span><span class="preprocessor">#define CAN_MSG1INT_INTPND_S    0</span></div>
<div class="line"><a id="l07444" name="l07444"></a><span class="lineno"> 7444</span> </div>
<div class="line"><a id="l07445" name="l07445"></a><span class="lineno"> 7445</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07446" name="l07446"></a><span class="lineno"> 7446</span><span class="comment">//</span></div>
<div class="line"><a id="l07447" name="l07447"></a><span class="lineno"> 7447</span><span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2INT register.</span></div>
<div class="line"><a id="l07448" name="l07448"></a><span class="lineno"> 7448</span><span class="comment">//</span></div>
<div class="line"><a id="l07449" name="l07449"></a><span class="lineno"> 7449</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07450" name="l07450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a809fea17c358275a93203bbc7574e60e"> 7450</a></span><span class="preprocessor">#define CAN_MSG2INT_INTPND_M    0x0000FFFF  </span><span class="comment">// Interrupt Pending Bits</span></div>
<div class="line"><a id="l07451" name="l07451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa30906f69bac567cd59a33842aed1c52"> 7451</a></span><span class="preprocessor">#define CAN_MSG2INT_INTPND_S    0</span></div>
<div class="line"><a id="l07452" name="l07452"></a><span class="lineno"> 7452</span> </div>
<div class="line"><a id="l07453" name="l07453"></a><span class="lineno"> 7453</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07454" name="l07454"></a><span class="lineno"> 7454</span><span class="comment">//</span></div>
<div class="line"><a id="l07455" name="l07455"></a><span class="lineno"> 7455</span><span class="comment">// The following are defines for the bit fields in the CAN_O_MSG1VAL register.</span></div>
<div class="line"><a id="l07456" name="l07456"></a><span class="lineno"> 7456</span><span class="comment">//</span></div>
<div class="line"><a id="l07457" name="l07457"></a><span class="lineno"> 7457</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07458" name="l07458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fe5d0b6456119827dc7b3a8508db4c2"> 7458</a></span><span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_M    0x0000FFFF  </span><span class="comment">// Message Valid Bits</span></div>
<div class="line"><a id="l07459" name="l07459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cd452b1b475748912f58498a8e37bc8"> 7459</a></span><span class="preprocessor">#define CAN_MSG1VAL_MSGVAL_S    0</span></div>
<div class="line"><a id="l07460" name="l07460"></a><span class="lineno"> 7460</span> </div>
<div class="line"><a id="l07461" name="l07461"></a><span class="lineno"> 7461</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07462" name="l07462"></a><span class="lineno"> 7462</span><span class="comment">//</span></div>
<div class="line"><a id="l07463" name="l07463"></a><span class="lineno"> 7463</span><span class="comment">// The following are defines for the bit fields in the CAN_O_MSG2VAL register.</span></div>
<div class="line"><a id="l07464" name="l07464"></a><span class="lineno"> 7464</span><span class="comment">//</span></div>
<div class="line"><a id="l07465" name="l07465"></a><span class="lineno"> 7465</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07466" name="l07466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c810144ded73e36b6cc65b68974ab7e"> 7466</a></span><span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_M    0x0000FFFF  </span><span class="comment">// Message Valid Bits</span></div>
<div class="line"><a id="l07467" name="l07467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7bd4ddc0db55ae931a4bc9615b6320b"> 7467</a></span><span class="preprocessor">#define CAN_MSG2VAL_MSGVAL_S    0</span></div>
<div class="line"><a id="l07468" name="l07468"></a><span class="lineno"> 7468</span> </div>
<div class="line"><a id="l07469" name="l07469"></a><span class="lineno"> 7469</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07470" name="l07470"></a><span class="lineno"> 7470</span><span class="comment">//</span></div>
<div class="line"><a id="l07471" name="l07471"></a><span class="lineno"> 7471</span><span class="comment">// The following are defines for the bit fields in the USB_O_FADDR register.</span></div>
<div class="line"><a id="l07472" name="l07472"></a><span class="lineno"> 7472</span><span class="comment">//</span></div>
<div class="line"><a id="l07473" name="l07473"></a><span class="lineno"> 7473</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07474" name="l07474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50e3aa9f432084738bd3ff82f2d826b9"> 7474</a></span><span class="preprocessor">#define USB_FADDR_M             0x0000007F  </span><span class="comment">// Function Address</span></div>
<div class="line"><a id="l07475" name="l07475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b600ae6283bd0af5a3774f3f4e93fbf"> 7475</a></span><span class="preprocessor">#define USB_FADDR_S             0</span></div>
<div class="line"><a id="l07476" name="l07476"></a><span class="lineno"> 7476</span> </div>
<div class="line"><a id="l07477" name="l07477"></a><span class="lineno"> 7477</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07478" name="l07478"></a><span class="lineno"> 7478</span><span class="comment">//</span></div>
<div class="line"><a id="l07479" name="l07479"></a><span class="lineno"> 7479</span><span class="comment">// The following are defines for the bit fields in the USB_O_POWER register.</span></div>
<div class="line"><a id="l07480" name="l07480"></a><span class="lineno"> 7480</span><span class="comment">//</span></div>
<div class="line"><a id="l07481" name="l07481"></a><span class="lineno"> 7481</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07482" name="l07482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af571b356b470125bebacd49b2a9ca638"> 7482</a></span><span class="preprocessor">#define USB_POWER_ISOUP         0x00000080  </span><span class="comment">// Isochronous Update</span></div>
<div class="line"><a id="l07483" name="l07483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a924294c1d15dc9e28ed111eea2e24afc"> 7483</a></span><span class="preprocessor">#define USB_POWER_SOFTCONN      0x00000040  </span><span class="comment">// Soft Connect/Disconnect</span></div>
<div class="line"><a id="l07484" name="l07484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a759aaef010059777ab66ec7ba4e11eb0"> 7484</a></span><span class="preprocessor">#define USB_POWER_HSENAB        0x00000020  </span><span class="comment">// High Speed Enable</span></div>
<div class="line"><a id="l07485" name="l07485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45dc0abcc59469c9035589b99deab15f"> 7485</a></span><span class="preprocessor">#define USB_POWER_HSMODE        0x00000010  </span><span class="comment">// High Speed Enable</span></div>
<div class="line"><a id="l07486" name="l07486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07be6b6ae6bc5b8829d50f4364e72170"> 7486</a></span><span class="preprocessor">#define USB_POWER_RESET         0x00000008  </span><span class="comment">// RESET Signaling</span></div>
<div class="line"><a id="l07487" name="l07487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b7d36d2650b70ee144894419244e4c8"> 7487</a></span><span class="preprocessor">#define USB_POWER_RESUME        0x00000004  </span><span class="comment">// RESUME Signaling</span></div>
<div class="line"><a id="l07488" name="l07488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26f24c171021e851e56f6bc09ce30e1f"> 7488</a></span><span class="preprocessor">#define USB_POWER_SUSPEND       0x00000002  </span><span class="comment">// SUSPEND Mode</span></div>
<div class="line"><a id="l07489" name="l07489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a173a03da0b3497bbce7301e0a41c06f5"> 7489</a></span><span class="preprocessor">#define USB_POWER_PWRDNPHY      0x00000001  </span><span class="comment">// Power Down PHY</span></div>
<div class="line"><a id="l07490" name="l07490"></a><span class="lineno"> 7490</span> </div>
<div class="line"><a id="l07491" name="l07491"></a><span class="lineno"> 7491</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07492" name="l07492"></a><span class="lineno"> 7492</span><span class="comment">//</span></div>
<div class="line"><a id="l07493" name="l07493"></a><span class="lineno"> 7493</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXIS register.</span></div>
<div class="line"><a id="l07494" name="l07494"></a><span class="lineno"> 7494</span><span class="comment">//</span></div>
<div class="line"><a id="l07495" name="l07495"></a><span class="lineno"> 7495</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07496" name="l07496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae137275943d07102d90e4d4b336e9a28"> 7496</a></span><span class="preprocessor">#define USB_TXIS_EP7            0x00000080  </span><span class="comment">// TX Endpoint 7 Interrupt</span></div>
<div class="line"><a id="l07497" name="l07497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54bc3ef31648d1373539d149e95d4303"> 7497</a></span><span class="preprocessor">#define USB_TXIS_EP6            0x00000040  </span><span class="comment">// TX Endpoint 6 Interrupt</span></div>
<div class="line"><a id="l07498" name="l07498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9995f31f4a851c7e644d4ac3e403bca2"> 7498</a></span><span class="preprocessor">#define USB_TXIS_EP5            0x00000020  </span><span class="comment">// TX Endpoint 5 Interrupt</span></div>
<div class="line"><a id="l07499" name="l07499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4db02cb2c13e20ca6e9a782f97fc912"> 7499</a></span><span class="preprocessor">#define USB_TXIS_EP4            0x00000010  </span><span class="comment">// TX Endpoint 4 Interrupt</span></div>
<div class="line"><a id="l07500" name="l07500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d4d80d643a9a553fcbc1cb585134b8b"> 7500</a></span><span class="preprocessor">#define USB_TXIS_EP3            0x00000008  </span><span class="comment">// TX Endpoint 3 Interrupt</span></div>
<div class="line"><a id="l07501" name="l07501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbbe5eccaabcf9cafcbfe8d7f62640dc"> 7501</a></span><span class="preprocessor">#define USB_TXIS_EP2            0x00000004  </span><span class="comment">// TX Endpoint 2 Interrupt</span></div>
<div class="line"><a id="l07502" name="l07502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfdcf0c914b3e048abcc994d719feacc"> 7502</a></span><span class="preprocessor">#define USB_TXIS_EP1            0x00000002  </span><span class="comment">// TX Endpoint 1 Interrupt</span></div>
<div class="line"><a id="l07503" name="l07503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a691e056ccc66ef11e77e4621168abe95"> 7503</a></span><span class="preprocessor">#define USB_TXIS_EP0            0x00000001  </span><span class="comment">// TX and RX Endpoint 0 Interrupt</span></div>
<div class="line"><a id="l07504" name="l07504"></a><span class="lineno"> 7504</span> </div>
<div class="line"><a id="l07505" name="l07505"></a><span class="lineno"> 7505</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07506" name="l07506"></a><span class="lineno"> 7506</span><span class="comment">//</span></div>
<div class="line"><a id="l07507" name="l07507"></a><span class="lineno"> 7507</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXIS register.</span></div>
<div class="line"><a id="l07508" name="l07508"></a><span class="lineno"> 7508</span><span class="comment">//</span></div>
<div class="line"><a id="l07509" name="l07509"></a><span class="lineno"> 7509</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07510" name="l07510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7497bccbcc4b37b8b274cac5cdf03f6"> 7510</a></span><span class="preprocessor">#define USB_RXIS_EP7            0x00000080  </span><span class="comment">// RX Endpoint 7 Interrupt</span></div>
<div class="line"><a id="l07511" name="l07511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a310dd1c1c4e10c7675026cfaeba16408"> 7511</a></span><span class="preprocessor">#define USB_RXIS_EP6            0x00000040  </span><span class="comment">// RX Endpoint 6 Interrupt</span></div>
<div class="line"><a id="l07512" name="l07512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a350ebb92c338253bafac181b0fa46c8e"> 7512</a></span><span class="preprocessor">#define USB_RXIS_EP5            0x00000020  </span><span class="comment">// RX Endpoint 5 Interrupt</span></div>
<div class="line"><a id="l07513" name="l07513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a771536b8c4ae7092f42845b59444582c"> 7513</a></span><span class="preprocessor">#define USB_RXIS_EP4            0x00000010  </span><span class="comment">// RX Endpoint 4 Interrupt</span></div>
<div class="line"><a id="l07514" name="l07514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adba5dd82f3dd05f0818f47fcee3d0a3b"> 7514</a></span><span class="preprocessor">#define USB_RXIS_EP3            0x00000008  </span><span class="comment">// RX Endpoint 3 Interrupt</span></div>
<div class="line"><a id="l07515" name="l07515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2842c4621a3cb5fbfb312f51b70fcdd1"> 7515</a></span><span class="preprocessor">#define USB_RXIS_EP2            0x00000004  </span><span class="comment">// RX Endpoint 2 Interrupt</span></div>
<div class="line"><a id="l07516" name="l07516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabd4add9f5675400517504975146d0a0"> 7516</a></span><span class="preprocessor">#define USB_RXIS_EP1            0x00000002  </span><span class="comment">// RX Endpoint 1 Interrupt</span></div>
<div class="line"><a id="l07517" name="l07517"></a><span class="lineno"> 7517</span> </div>
<div class="line"><a id="l07518" name="l07518"></a><span class="lineno"> 7518</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07519" name="l07519"></a><span class="lineno"> 7519</span><span class="comment">//</span></div>
<div class="line"><a id="l07520" name="l07520"></a><span class="lineno"> 7520</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXIE register.</span></div>
<div class="line"><a id="l07521" name="l07521"></a><span class="lineno"> 7521</span><span class="comment">//</span></div>
<div class="line"><a id="l07522" name="l07522"></a><span class="lineno"> 7522</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07523" name="l07523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66e79f42c10c67249eacb43c5608de37"> 7523</a></span><span class="preprocessor">#define USB_TXIE_EP7            0x00000080  </span><span class="comment">// TX Endpoint 7 Interrupt Enable</span></div>
<div class="line"><a id="l07524" name="l07524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a375107075fff8710aeda294a6f7e3b45"> 7524</a></span><span class="preprocessor">#define USB_TXIE_EP6            0x00000040  </span><span class="comment">// TX Endpoint 6 Interrupt Enable</span></div>
<div class="line"><a id="l07525" name="l07525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae977cfb0bf4cda8bb8a2bec3f7f88e8e"> 7525</a></span><span class="preprocessor">#define USB_TXIE_EP5            0x00000020  </span><span class="comment">// TX Endpoint 5 Interrupt Enable</span></div>
<div class="line"><a id="l07526" name="l07526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1ee07530f0287108f27558020eef9f3"> 7526</a></span><span class="preprocessor">#define USB_TXIE_EP4            0x00000010  </span><span class="comment">// TX Endpoint 4 Interrupt Enable</span></div>
<div class="line"><a id="l07527" name="l07527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07dc92845ff05427cf2cfe926dde2a9b"> 7527</a></span><span class="preprocessor">#define USB_TXIE_EP3            0x00000008  </span><span class="comment">// TX Endpoint 3 Interrupt Enable</span></div>
<div class="line"><a id="l07528" name="l07528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83b41b44ba10edd597e39aa6b73dbd87"> 7528</a></span><span class="preprocessor">#define USB_TXIE_EP2            0x00000004  </span><span class="comment">// TX Endpoint 2 Interrupt Enable</span></div>
<div class="line"><a id="l07529" name="l07529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6575d8ed1626fc8a3d564aa190ff4a9"> 7529</a></span><span class="preprocessor">#define USB_TXIE_EP1            0x00000002  </span><span class="comment">// TX Endpoint 1 Interrupt Enable</span></div>
<div class="line"><a id="l07530" name="l07530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70b7da96303cfde53426d68658ca1645"> 7530</a></span><span class="preprocessor">#define USB_TXIE_EP0            0x00000001  </span><span class="comment">// TX and RX Endpoint 0 Interrupt</span></div>
<div class="line"><a id="l07531" name="l07531"></a><span class="lineno"> 7531</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l07532" name="l07532"></a><span class="lineno"> 7532</span> </div>
<div class="line"><a id="l07533" name="l07533"></a><span class="lineno"> 7533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07534" name="l07534"></a><span class="lineno"> 7534</span><span class="comment">//</span></div>
<div class="line"><a id="l07535" name="l07535"></a><span class="lineno"> 7535</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXIE register.</span></div>
<div class="line"><a id="l07536" name="l07536"></a><span class="lineno"> 7536</span><span class="comment">//</span></div>
<div class="line"><a id="l07537" name="l07537"></a><span class="lineno"> 7537</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07538" name="l07538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28e7d9369848075266df332c451e226d"> 7538</a></span><span class="preprocessor">#define USB_RXIE_EP7            0x00000080  </span><span class="comment">// RX Endpoint 7 Interrupt Enable</span></div>
<div class="line"><a id="l07539" name="l07539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29f08333def1662ba352b15ff0cdae84"> 7539</a></span><span class="preprocessor">#define USB_RXIE_EP6            0x00000040  </span><span class="comment">// RX Endpoint 6 Interrupt Enable</span></div>
<div class="line"><a id="l07540" name="l07540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40248eaf32995196c1a9a7ec55e73020"> 7540</a></span><span class="preprocessor">#define USB_RXIE_EP5            0x00000020  </span><span class="comment">// RX Endpoint 5 Interrupt Enable</span></div>
<div class="line"><a id="l07541" name="l07541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a174a9e706d793d476ea57ae7133fcafa"> 7541</a></span><span class="preprocessor">#define USB_RXIE_EP4            0x00000010  </span><span class="comment">// RX Endpoint 4 Interrupt Enable</span></div>
<div class="line"><a id="l07542" name="l07542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99ce39c03722e771f5decd83fd1b0104"> 7542</a></span><span class="preprocessor">#define USB_RXIE_EP3            0x00000008  </span><span class="comment">// RX Endpoint 3 Interrupt Enable</span></div>
<div class="line"><a id="l07543" name="l07543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d98a7276053af2fab205773fbfde4f6"> 7543</a></span><span class="preprocessor">#define USB_RXIE_EP2            0x00000004  </span><span class="comment">// RX Endpoint 2 Interrupt Enable</span></div>
<div class="line"><a id="l07544" name="l07544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e96168fb84ee0d78f5392ebc6d06e92"> 7544</a></span><span class="preprocessor">#define USB_RXIE_EP1            0x00000002  </span><span class="comment">// RX Endpoint 1 Interrupt Enable</span></div>
<div class="line"><a id="l07545" name="l07545"></a><span class="lineno"> 7545</span> </div>
<div class="line"><a id="l07546" name="l07546"></a><span class="lineno"> 7546</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07547" name="l07547"></a><span class="lineno"> 7547</span><span class="comment">//</span></div>
<div class="line"><a id="l07548" name="l07548"></a><span class="lineno"> 7548</span><span class="comment">// The following are defines for the bit fields in the USB_O_IS register.</span></div>
<div class="line"><a id="l07549" name="l07549"></a><span class="lineno"> 7549</span><span class="comment">//</span></div>
<div class="line"><a id="l07550" name="l07550"></a><span class="lineno"> 7550</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07551" name="l07551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82eb4dc51d84dcdf963a2d876003bc49"> 7551</a></span><span class="preprocessor">#define USB_IS_VBUSERR          0x00000080  </span><span class="comment">// VBUS Error (OTG only)</span></div>
<div class="line"><a id="l07552" name="l07552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e8c23b56c20027f2b2a345a6fe4f2b1"> 7552</a></span><span class="preprocessor">#define USB_IS_SESREQ           0x00000040  </span><span class="comment">// SESSION REQUEST (OTG only)</span></div>
<div class="line"><a id="l07553" name="l07553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a266e62840e64f8be9ed52b8962f72515"> 7553</a></span><span class="preprocessor">#define USB_IS_DISCON           0x00000020  </span><span class="comment">// Session Disconnect (OTG only)</span></div>
<div class="line"><a id="l07554" name="l07554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4b76fe41452d25a34a0d4b22264a2ba"> 7554</a></span><span class="preprocessor">#define USB_IS_CONN             0x00000010  </span><span class="comment">// Session Connect</span></div>
<div class="line"><a id="l07555" name="l07555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73a511b5a4f8bbad3fca07b1c2049970"> 7555</a></span><span class="preprocessor">#define USB_IS_SOF              0x00000008  </span><span class="comment">// Start of Frame</span></div>
<div class="line"><a id="l07556" name="l07556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7745bd3f6c6b7e87d91ee371f2425546"> 7556</a></span><span class="preprocessor">#define USB_IS_BABBLE           0x00000004  </span><span class="comment">// Babble Detected</span></div>
<div class="line"><a id="l07557" name="l07557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1ea91939348ab1bcb9eb0377d9781e2"> 7557</a></span><span class="preprocessor">#define USB_IS_RESET            0x00000004  </span><span class="comment">// RESET Signaling Detected</span></div>
<div class="line"><a id="l07558" name="l07558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47a688f2f233973ebd7df302edacfa75"> 7558</a></span><span class="preprocessor">#define USB_IS_RESUME           0x00000002  </span><span class="comment">// RESUME Signaling Detected</span></div>
<div class="line"><a id="l07559" name="l07559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab970e7eb68507bb87cbd40c6e31fc930"> 7559</a></span><span class="preprocessor">#define USB_IS_SUSPEND          0x00000001  </span><span class="comment">// SUSPEND Signaling Detected</span></div>
<div class="line"><a id="l07560" name="l07560"></a><span class="lineno"> 7560</span> </div>
<div class="line"><a id="l07561" name="l07561"></a><span class="lineno"> 7561</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07562" name="l07562"></a><span class="lineno"> 7562</span><span class="comment">//</span></div>
<div class="line"><a id="l07563" name="l07563"></a><span class="lineno"> 7563</span><span class="comment">// The following are defines for the bit fields in the USB_O_IE register.</span></div>
<div class="line"><a id="l07564" name="l07564"></a><span class="lineno"> 7564</span><span class="comment">//</span></div>
<div class="line"><a id="l07565" name="l07565"></a><span class="lineno"> 7565</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07566" name="l07566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85370c559fbedb0d112938d97736e07c"> 7566</a></span><span class="preprocessor">#define USB_IE_VBUSERR          0x00000080  </span><span class="comment">// Enable VBUS Error Interrupt (OTG</span></div>
<div class="line"><a id="l07567" name="l07567"></a><span class="lineno"> 7567</span>                                            <span class="comment">// only)</span></div>
<div class="line"><a id="l07568" name="l07568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8eba872542ebc72b166264575fe72fb4"> 7568</a></span><span class="preprocessor">#define USB_IE_SESREQ           0x00000040  </span><span class="comment">// Enable Session Request (OTG</span></div>
<div class="line"><a id="l07569" name="l07569"></a><span class="lineno"> 7569</span>                                            <span class="comment">// only)</span></div>
<div class="line"><a id="l07570" name="l07570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab184ebe947e94bfd5836932d6a65a2a6"> 7570</a></span><span class="preprocessor">#define USB_IE_DISCON           0x00000020  </span><span class="comment">// Enable Disconnect Interrupt</span></div>
<div class="line"><a id="l07571" name="l07571"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0c58ba3d0aea0a65b710b79d3944d07"> 7571</a></span><span class="preprocessor">#define USB_IE_CONN             0x00000010  </span><span class="comment">// Enable Connect Interrupt</span></div>
<div class="line"><a id="l07572" name="l07572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a129b18e38d06d6709c37be55de664192"> 7572</a></span><span class="preprocessor">#define USB_IE_SOF              0x00000008  </span><span class="comment">// Enable Start-of-Frame Interrupt</span></div>
<div class="line"><a id="l07573" name="l07573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa21fe41c85e3e3383cd07e8f1958e2b8"> 7573</a></span><span class="preprocessor">#define USB_IE_BABBLE           0x00000004  </span><span class="comment">// Enable Babble Interrupt</span></div>
<div class="line"><a id="l07574" name="l07574"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4f6e62b83eb5e02d03f0687aaba7626"> 7574</a></span><span class="preprocessor">#define USB_IE_RESET            0x00000004  </span><span class="comment">// Enable RESET Interrupt</span></div>
<div class="line"><a id="l07575" name="l07575"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61e896218c1ea6bbad2911054d5e0d3b"> 7575</a></span><span class="preprocessor">#define USB_IE_RESUME           0x00000002  </span><span class="comment">// Enable RESUME Interrupt</span></div>
<div class="line"><a id="l07576" name="l07576"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa97a412922537a378bd7ff3b5e9e0770"> 7576</a></span><span class="preprocessor">#define USB_IE_SUSPND           0x00000001  </span><span class="comment">// Enable SUSPEND Interrupt</span></div>
<div class="line"><a id="l07577" name="l07577"></a><span class="lineno"> 7577</span> </div>
<div class="line"><a id="l07578" name="l07578"></a><span class="lineno"> 7578</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07579" name="l07579"></a><span class="lineno"> 7579</span><span class="comment">//</span></div>
<div class="line"><a id="l07580" name="l07580"></a><span class="lineno"> 7580</span><span class="comment">// The following are defines for the bit fields in the USB_O_FRAME register.</span></div>
<div class="line"><a id="l07581" name="l07581"></a><span class="lineno"> 7581</span><span class="comment">//</span></div>
<div class="line"><a id="l07582" name="l07582"></a><span class="lineno"> 7582</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07583" name="l07583"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e5fa7ecb89e166644f654182fb278aa"> 7583</a></span><span class="preprocessor">#define USB_FRAME_M             0x000007FF  </span><span class="comment">// Frame Number</span></div>
<div class="line"><a id="l07584" name="l07584"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3941ae14c547ce5b15eee05733323c86"> 7584</a></span><span class="preprocessor">#define USB_FRAME_S             0</span></div>
<div class="line"><a id="l07585" name="l07585"></a><span class="lineno"> 7585</span> </div>
<div class="line"><a id="l07586" name="l07586"></a><span class="lineno"> 7586</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07587" name="l07587"></a><span class="lineno"> 7587</span><span class="comment">//</span></div>
<div class="line"><a id="l07588" name="l07588"></a><span class="lineno"> 7588</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPIDX register.</span></div>
<div class="line"><a id="l07589" name="l07589"></a><span class="lineno"> 7589</span><span class="comment">//</span></div>
<div class="line"><a id="l07590" name="l07590"></a><span class="lineno"> 7590</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07591" name="l07591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65240ef58be8bc6cd3627cd5f2b561df"> 7591</a></span><span class="preprocessor">#define USB_EPIDX_EPIDX_M       0x0000000F  </span><span class="comment">// Endpoint Index</span></div>
<div class="line"><a id="l07592" name="l07592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac09c2bceaea83ca82d0c3d3f333483ff"> 7592</a></span><span class="preprocessor">#define USB_EPIDX_EPIDX_S       0</span></div>
<div class="line"><a id="l07593" name="l07593"></a><span class="lineno"> 7593</span> </div>
<div class="line"><a id="l07594" name="l07594"></a><span class="lineno"> 7594</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07595" name="l07595"></a><span class="lineno"> 7595</span><span class="comment">//</span></div>
<div class="line"><a id="l07596" name="l07596"></a><span class="lineno"> 7596</span><span class="comment">// The following are defines for the bit fields in the USB_O_TEST register.</span></div>
<div class="line"><a id="l07597" name="l07597"></a><span class="lineno"> 7597</span><span class="comment">//</span></div>
<div class="line"><a id="l07598" name="l07598"></a><span class="lineno"> 7598</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07599" name="l07599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0425ba3b385675deb90466ef223313b8"> 7599</a></span><span class="preprocessor">#define USB_TEST_FORCEH         0x00000080  </span><span class="comment">// Force Host Mode</span></div>
<div class="line"><a id="l07600" name="l07600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ef6bcfd81ebb6bd35155adcc311755a"> 7600</a></span><span class="preprocessor">#define USB_TEST_FIFOACC        0x00000040  </span><span class="comment">// FIFO Access</span></div>
<div class="line"><a id="l07601" name="l07601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55a48b6aae7b23e5dd88dc7f169b33ef"> 7601</a></span><span class="preprocessor">#define USB_TEST_FORCEFS        0x00000020  </span><span class="comment">// Force Full-Speed Mode</span></div>
<div class="line"><a id="l07602" name="l07602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6f4d69ad32fccebe0568cc4af84276d"> 7602</a></span><span class="preprocessor">#define USB_TEST_FORCEHS        0x00000010  </span><span class="comment">// Force High-Speed Mode</span></div>
<div class="line"><a id="l07603" name="l07603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94d9e1cc6ee77ad8d43ff8ea0fc1ce27"> 7603</a></span><span class="preprocessor">#define USB_TEST_TESTPKT        0x00000008  </span><span class="comment">// Test Packet Mode Enable</span></div>
<div class="line"><a id="l07604" name="l07604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30338c715503312394d67ee5afa53f75"> 7604</a></span><span class="preprocessor">#define USB_TEST_TESTK          0x00000004  </span><span class="comment">// Test_K Mode Enable</span></div>
<div class="line"><a id="l07605" name="l07605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d550d3b92ea69e59d77b01f0691f13b"> 7605</a></span><span class="preprocessor">#define USB_TEST_TESTJ          0x00000002  </span><span class="comment">// Test_J Mode Enable</span></div>
<div class="line"><a id="l07606" name="l07606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10bc9ba862c0a5ac5446508fe3a6606a"> 7606</a></span><span class="preprocessor">#define USB_TEST_TESTSE0NAK     0x00000001  </span><span class="comment">// Test_SE0_NAK Test Mode Enable</span></div>
<div class="line"><a id="l07607" name="l07607"></a><span class="lineno"> 7607</span> </div>
<div class="line"><a id="l07608" name="l07608"></a><span class="lineno"> 7608</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07609" name="l07609"></a><span class="lineno"> 7609</span><span class="comment">//</span></div>
<div class="line"><a id="l07610" name="l07610"></a><span class="lineno"> 7610</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO0 register.</span></div>
<div class="line"><a id="l07611" name="l07611"></a><span class="lineno"> 7611</span><span class="comment">//</span></div>
<div class="line"><a id="l07612" name="l07612"></a><span class="lineno"> 7612</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07613" name="l07613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abea0c57a6ffaa41102e4f050b636f881"> 7613</a></span><span class="preprocessor">#define USB_FIFO0_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07614" name="l07614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4666a138c9a24cec6e3be0e505737d9c"> 7614</a></span><span class="preprocessor">#define USB_FIFO0_EPDATA_S      0</span></div>
<div class="line"><a id="l07615" name="l07615"></a><span class="lineno"> 7615</span> </div>
<div class="line"><a id="l07616" name="l07616"></a><span class="lineno"> 7616</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07617" name="l07617"></a><span class="lineno"> 7617</span><span class="comment">//</span></div>
<div class="line"><a id="l07618" name="l07618"></a><span class="lineno"> 7618</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO1 register.</span></div>
<div class="line"><a id="l07619" name="l07619"></a><span class="lineno"> 7619</span><span class="comment">//</span></div>
<div class="line"><a id="l07620" name="l07620"></a><span class="lineno"> 7620</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07621" name="l07621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9998a888f1ea9840237c6d1cb6f70b03"> 7621</a></span><span class="preprocessor">#define USB_FIFO1_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07622" name="l07622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed97c71797e0f29977cd977b8a819c12"> 7622</a></span><span class="preprocessor">#define USB_FIFO1_EPDATA_S      0</span></div>
<div class="line"><a id="l07623" name="l07623"></a><span class="lineno"> 7623</span> </div>
<div class="line"><a id="l07624" name="l07624"></a><span class="lineno"> 7624</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07625" name="l07625"></a><span class="lineno"> 7625</span><span class="comment">//</span></div>
<div class="line"><a id="l07626" name="l07626"></a><span class="lineno"> 7626</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO2 register.</span></div>
<div class="line"><a id="l07627" name="l07627"></a><span class="lineno"> 7627</span><span class="comment">//</span></div>
<div class="line"><a id="l07628" name="l07628"></a><span class="lineno"> 7628</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07629" name="l07629"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5b2e904019b892e1d55465a5bf72013"> 7629</a></span><span class="preprocessor">#define USB_FIFO2_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07630" name="l07630"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4cb0f3a4adca653b2bf62b84069138d"> 7630</a></span><span class="preprocessor">#define USB_FIFO2_EPDATA_S      0</span></div>
<div class="line"><a id="l07631" name="l07631"></a><span class="lineno"> 7631</span> </div>
<div class="line"><a id="l07632" name="l07632"></a><span class="lineno"> 7632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07633" name="l07633"></a><span class="lineno"> 7633</span><span class="comment">//</span></div>
<div class="line"><a id="l07634" name="l07634"></a><span class="lineno"> 7634</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO3 register.</span></div>
<div class="line"><a id="l07635" name="l07635"></a><span class="lineno"> 7635</span><span class="comment">//</span></div>
<div class="line"><a id="l07636" name="l07636"></a><span class="lineno"> 7636</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07637" name="l07637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad55b9f4acf4565e9a7d8613de60762e6"> 7637</a></span><span class="preprocessor">#define USB_FIFO3_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07638" name="l07638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54f067251d2ec616c47eb950672beffe"> 7638</a></span><span class="preprocessor">#define USB_FIFO3_EPDATA_S      0</span></div>
<div class="line"><a id="l07639" name="l07639"></a><span class="lineno"> 7639</span> </div>
<div class="line"><a id="l07640" name="l07640"></a><span class="lineno"> 7640</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07641" name="l07641"></a><span class="lineno"> 7641</span><span class="comment">//</span></div>
<div class="line"><a id="l07642" name="l07642"></a><span class="lineno"> 7642</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO4 register.</span></div>
<div class="line"><a id="l07643" name="l07643"></a><span class="lineno"> 7643</span><span class="comment">//</span></div>
<div class="line"><a id="l07644" name="l07644"></a><span class="lineno"> 7644</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07645" name="l07645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1790c6c0b0ef840bfa814519b96c0194"> 7645</a></span><span class="preprocessor">#define USB_FIFO4_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07646" name="l07646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc1a72386e14c95065bacef368a3d979"> 7646</a></span><span class="preprocessor">#define USB_FIFO4_EPDATA_S      0</span></div>
<div class="line"><a id="l07647" name="l07647"></a><span class="lineno"> 7647</span> </div>
<div class="line"><a id="l07648" name="l07648"></a><span class="lineno"> 7648</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07649" name="l07649"></a><span class="lineno"> 7649</span><span class="comment">//</span></div>
<div class="line"><a id="l07650" name="l07650"></a><span class="lineno"> 7650</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO5 register.</span></div>
<div class="line"><a id="l07651" name="l07651"></a><span class="lineno"> 7651</span><span class="comment">//</span></div>
<div class="line"><a id="l07652" name="l07652"></a><span class="lineno"> 7652</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07653" name="l07653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f676661cdeb17eb05f4db9b7fb12b8b"> 7653</a></span><span class="preprocessor">#define USB_FIFO5_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07654" name="l07654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea8b75ccf242b2a0060719e75d263755"> 7654</a></span><span class="preprocessor">#define USB_FIFO5_EPDATA_S      0</span></div>
<div class="line"><a id="l07655" name="l07655"></a><span class="lineno"> 7655</span> </div>
<div class="line"><a id="l07656" name="l07656"></a><span class="lineno"> 7656</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07657" name="l07657"></a><span class="lineno"> 7657</span><span class="comment">//</span></div>
<div class="line"><a id="l07658" name="l07658"></a><span class="lineno"> 7658</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO6 register.</span></div>
<div class="line"><a id="l07659" name="l07659"></a><span class="lineno"> 7659</span><span class="comment">//</span></div>
<div class="line"><a id="l07660" name="l07660"></a><span class="lineno"> 7660</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07661" name="l07661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab69243e78fe2fa77962c640fdbffd3c6"> 7661</a></span><span class="preprocessor">#define USB_FIFO6_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07662" name="l07662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74b8d7343365cf59c952ffa0fa4dc76d"> 7662</a></span><span class="preprocessor">#define USB_FIFO6_EPDATA_S      0</span></div>
<div class="line"><a id="l07663" name="l07663"></a><span class="lineno"> 7663</span> </div>
<div class="line"><a id="l07664" name="l07664"></a><span class="lineno"> 7664</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07665" name="l07665"></a><span class="lineno"> 7665</span><span class="comment">//</span></div>
<div class="line"><a id="l07666" name="l07666"></a><span class="lineno"> 7666</span><span class="comment">// The following are defines for the bit fields in the USB_O_FIFO7 register.</span></div>
<div class="line"><a id="l07667" name="l07667"></a><span class="lineno"> 7667</span><span class="comment">//</span></div>
<div class="line"><a id="l07668" name="l07668"></a><span class="lineno"> 7668</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07669" name="l07669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae76a1b790c261fb3064bd9aefbdeaea5"> 7669</a></span><span class="preprocessor">#define USB_FIFO7_EPDATA_M      0xFFFFFFFF  </span><span class="comment">// Endpoint Data</span></div>
<div class="line"><a id="l07670" name="l07670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36ba6c88b10732f0d836d4d7296972b7"> 7670</a></span><span class="preprocessor">#define USB_FIFO7_EPDATA_S      0</span></div>
<div class="line"><a id="l07671" name="l07671"></a><span class="lineno"> 7671</span> </div>
<div class="line"><a id="l07672" name="l07672"></a><span class="lineno"> 7672</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07673" name="l07673"></a><span class="lineno"> 7673</span><span class="comment">//</span></div>
<div class="line"><a id="l07674" name="l07674"></a><span class="lineno"> 7674</span><span class="comment">// The following are defines for the bit fields in the USB_O_DEVCTL register.</span></div>
<div class="line"><a id="l07675" name="l07675"></a><span class="lineno"> 7675</span><span class="comment">//</span></div>
<div class="line"><a id="l07676" name="l07676"></a><span class="lineno"> 7676</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07677" name="l07677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acce0cfc6452c14814e625c7b3f97de08"> 7677</a></span><span class="preprocessor">#define USB_DEVCTL_DEV          0x00000080  </span><span class="comment">// Device Mode (OTG only)</span></div>
<div class="line"><a id="l07678" name="l07678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa141482d4f6178876a5b3334cb6678e6"> 7678</a></span><span class="preprocessor">#define USB_DEVCTL_FSDEV        0x00000040  </span><span class="comment">// Full-Speed Device Detected</span></div>
<div class="line"><a id="l07679" name="l07679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0074b44b7d227fc7082abf54a3efee80"> 7679</a></span><span class="preprocessor">#define USB_DEVCTL_LSDEV        0x00000020  </span><span class="comment">// Low-Speed Device Detected</span></div>
<div class="line"><a id="l07680" name="l07680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36b225f3c5c97d06991d3967b10fcafd"> 7680</a></span><span class="preprocessor">#define USB_DEVCTL_VBUS_M       0x00000018  </span><span class="comment">// VBUS Level (OTG only)</span></div>
<div class="line"><a id="l07681" name="l07681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc64e235bc8136035b22e45cfcd5da9d"> 7681</a></span><span class="preprocessor">#define USB_DEVCTL_VBUS_NONE    0x00000000  </span><span class="comment">// Below SessionEnd</span></div>
<div class="line"><a id="l07682" name="l07682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62ab41a4104d26fdb1a9ab3345a97da5"> 7682</a></span><span class="preprocessor">#define USB_DEVCTL_VBUS_SEND    0x00000008  </span><span class="comment">// Above SessionEnd, below AValid</span></div>
<div class="line"><a id="l07683" name="l07683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c30d568fd40173e742047e493bd79ce"> 7683</a></span><span class="preprocessor">#define USB_DEVCTL_VBUS_AVALID  0x00000010  </span><span class="comment">// Above AValid, below VBUSValid</span></div>
<div class="line"><a id="l07684" name="l07684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21ebb9064a33fc19cf73f98ecb3bcbcc"> 7684</a></span><span class="preprocessor">#define USB_DEVCTL_VBUS_VALID   0x00000018  </span><span class="comment">// Above VBUSValid</span></div>
<div class="line"><a id="l07685" name="l07685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93a1f0f40862a7514f85e803658af660"> 7685</a></span><span class="preprocessor">#define USB_DEVCTL_HOST         0x00000004  </span><span class="comment">// Host Mode</span></div>
<div class="line"><a id="l07686" name="l07686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab95b6af78cbff0f3dbe6c4e442c842c7"> 7686</a></span><span class="preprocessor">#define USB_DEVCTL_HOSTREQ      0x00000002  </span><span class="comment">// Host Request (OTG only)</span></div>
<div class="line"><a id="l07687" name="l07687"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a707749eaf6fa16e4ec6145193938eec5"> 7687</a></span><span class="preprocessor">#define USB_DEVCTL_SESSION      0x00000001  </span><span class="comment">// Session Start/End (OTG only)</span></div>
<div class="line"><a id="l07688" name="l07688"></a><span class="lineno"> 7688</span> </div>
<div class="line"><a id="l07689" name="l07689"></a><span class="lineno"> 7689</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07690" name="l07690"></a><span class="lineno"> 7690</span><span class="comment">//</span></div>
<div class="line"><a id="l07691" name="l07691"></a><span class="lineno"> 7691</span><span class="comment">// The following are defines for the bit fields in the USB_O_CCONF register.</span></div>
<div class="line"><a id="l07692" name="l07692"></a><span class="lineno"> 7692</span><span class="comment">//</span></div>
<div class="line"><a id="l07693" name="l07693"></a><span class="lineno"> 7693</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07694" name="l07694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa281c342e46c04d7fed86e690bf7212"> 7694</a></span><span class="preprocessor">#define USB_CCONF_TXEDMA        0x00000002  </span><span class="comment">// TX Early DMA Enable</span></div>
<div class="line"><a id="l07695" name="l07695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04c3ee604b936a8b01529baa3e2c14e8"> 7695</a></span><span class="preprocessor">#define USB_CCONF_RXEDMA        0x00000001  </span><span class="comment">// TX Early DMA Enable</span></div>
<div class="line"><a id="l07696" name="l07696"></a><span class="lineno"> 7696</span> </div>
<div class="line"><a id="l07697" name="l07697"></a><span class="lineno"> 7697</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07698" name="l07698"></a><span class="lineno"> 7698</span><span class="comment">//</span></div>
<div class="line"><a id="l07699" name="l07699"></a><span class="lineno"> 7699</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOSZ register.</span></div>
<div class="line"><a id="l07700" name="l07700"></a><span class="lineno"> 7700</span><span class="comment">//</span></div>
<div class="line"><a id="l07701" name="l07701"></a><span class="lineno"> 7701</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07702" name="l07702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75c783e7bdd861d324f429dec9dd66b8"> 7702</a></span><span class="preprocessor">#define USB_TXFIFOSZ_DPB        0x00000010  </span><span class="comment">// Double Packet Buffer Support</span></div>
<div class="line"><a id="l07703" name="l07703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53930fb415e2c250ac1955685ed5141c"> 7703</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_M     0x0000000F  </span><span class="comment">// Max Packet Size</span></div>
<div class="line"><a id="l07704" name="l07704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0099d3061e196f752f568997d936f8dc"> 7704</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_8     0x00000000  </span><span class="comment">// 8</span></div>
<div class="line"><a id="l07705" name="l07705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83be1bb3371bf9bb1fb3517717aebb17"> 7705</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_16    0x00000001  </span><span class="comment">// 16</span></div>
<div class="line"><a id="l07706" name="l07706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4820bee6260d4cc83c041d408abf2e55"> 7706</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_32    0x00000002  </span><span class="comment">// 32</span></div>
<div class="line"><a id="l07707" name="l07707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a8c595fa6aaaa7514349987bfe4992a"> 7707</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_64    0x00000003  </span><span class="comment">// 64</span></div>
<div class="line"><a id="l07708" name="l07708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83ea339657c8cb843068c837d0eef6e4"> 7708</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_128   0x00000004  </span><span class="comment">// 128</span></div>
<div class="line"><a id="l07709" name="l07709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb5f974e460d1e4d5ac444a13bce751c"> 7709</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_256   0x00000005  </span><span class="comment">// 256</span></div>
<div class="line"><a id="l07710" name="l07710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6b0f8c9fb07dcca2c9e7434fff27da5"> 7710</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_512   0x00000006  </span><span class="comment">// 512</span></div>
<div class="line"><a id="l07711" name="l07711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bbea18f88d303f6fe8ed29bfaf84fb9"> 7711</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_1024  0x00000007  </span><span class="comment">// 1024</span></div>
<div class="line"><a id="l07712" name="l07712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fcf368311e43bc748319bd5b3b316f4"> 7712</a></span><span class="preprocessor">#define USB_TXFIFOSZ_SIZE_2048  0x00000008  </span><span class="comment">// 2048</span></div>
<div class="line"><a id="l07713" name="l07713"></a><span class="lineno"> 7713</span> </div>
<div class="line"><a id="l07714" name="l07714"></a><span class="lineno"> 7714</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07715" name="l07715"></a><span class="lineno"> 7715</span><span class="comment">//</span></div>
<div class="line"><a id="l07716" name="l07716"></a><span class="lineno"> 7716</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOSZ register.</span></div>
<div class="line"><a id="l07717" name="l07717"></a><span class="lineno"> 7717</span><span class="comment">//</span></div>
<div class="line"><a id="l07718" name="l07718"></a><span class="lineno"> 7718</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07719" name="l07719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5daeb68cbb4b480f2a416f0e213de4fa"> 7719</a></span><span class="preprocessor">#define USB_RXFIFOSZ_DPB        0x00000010  </span><span class="comment">// Double Packet Buffer Support</span></div>
<div class="line"><a id="l07720" name="l07720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae24d5c79badb63a619aaf47e13500ef3"> 7720</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_M     0x0000000F  </span><span class="comment">// Max Packet Size</span></div>
<div class="line"><a id="l07721" name="l07721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02adb5456f70b6b3fe04cad11ba3e214"> 7721</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_8     0x00000000  </span><span class="comment">// 8</span></div>
<div class="line"><a id="l07722" name="l07722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13fff929f47a7837fe412f38eac22561"> 7722</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_16    0x00000001  </span><span class="comment">// 16</span></div>
<div class="line"><a id="l07723" name="l07723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad6bf0f74c68b0d53aa8e744b8c06f7c"> 7723</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_32    0x00000002  </span><span class="comment">// 32</span></div>
<div class="line"><a id="l07724" name="l07724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab995c117b2abe622db1123d265677095"> 7724</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_64    0x00000003  </span><span class="comment">// 64</span></div>
<div class="line"><a id="l07725" name="l07725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3807cb3735372bf111c56b21cb65b06"> 7725</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_128   0x00000004  </span><span class="comment">// 128</span></div>
<div class="line"><a id="l07726" name="l07726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7aecea833df5fd8616424d09543fa02"> 7726</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_256   0x00000005  </span><span class="comment">// 256</span></div>
<div class="line"><a id="l07727" name="l07727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8ee156a92ee08450e873b8a64766b86"> 7727</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_512   0x00000006  </span><span class="comment">// 512</span></div>
<div class="line"><a id="l07728" name="l07728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abcc9262c2a27b80b8ef5079b935de8a9"> 7728</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_1024  0x00000007  </span><span class="comment">// 1024</span></div>
<div class="line"><a id="l07729" name="l07729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38e406f9b121e7ccc34fa3b24bc75e29"> 7729</a></span><span class="preprocessor">#define USB_RXFIFOSZ_SIZE_2048  0x00000008  </span><span class="comment">// 2048</span></div>
<div class="line"><a id="l07730" name="l07730"></a><span class="lineno"> 7730</span> </div>
<div class="line"><a id="l07731" name="l07731"></a><span class="lineno"> 7731</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07732" name="l07732"></a><span class="lineno"> 7732</span><span class="comment">//</span></div>
<div class="line"><a id="l07733" name="l07733"></a><span class="lineno"> 7733</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFIFOADD</span></div>
<div class="line"><a id="l07734" name="l07734"></a><span class="lineno"> 7734</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07735" name="l07735"></a><span class="lineno"> 7735</span><span class="comment">//</span></div>
<div class="line"><a id="l07736" name="l07736"></a><span class="lineno"> 7736</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07737" name="l07737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30cf28b8830d8a5c13f1551aafef53d6"> 7737</a></span><span class="preprocessor">#define USB_TXFIFOADD_ADDR_M    0x000001FF  </span><span class="comment">// Transmit/Receive Start Address</span></div>
<div class="line"><a id="l07738" name="l07738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e1fe611b42a156f111aa30b94a34c89"> 7738</a></span><span class="preprocessor">#define USB_TXFIFOADD_ADDR_S    0</span></div>
<div class="line"><a id="l07739" name="l07739"></a><span class="lineno"> 7739</span> </div>
<div class="line"><a id="l07740" name="l07740"></a><span class="lineno"> 7740</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07741" name="l07741"></a><span class="lineno"> 7741</span><span class="comment">//</span></div>
<div class="line"><a id="l07742" name="l07742"></a><span class="lineno"> 7742</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFIFOADD</span></div>
<div class="line"><a id="l07743" name="l07743"></a><span class="lineno"> 7743</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07744" name="l07744"></a><span class="lineno"> 7744</span><span class="comment">//</span></div>
<div class="line"><a id="l07745" name="l07745"></a><span class="lineno"> 7745</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07746" name="l07746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f82b240688836f0f6d36e80b759d4a8"> 7746</a></span><span class="preprocessor">#define USB_RXFIFOADD_ADDR_M    0x000001FF  </span><span class="comment">// Transmit/Receive Start Address</span></div>
<div class="line"><a id="l07747" name="l07747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a846ffd8fd42a5f29359467750b8c7f1f"> 7747</a></span><span class="preprocessor">#define USB_RXFIFOADD_ADDR_S    0</span></div>
<div class="line"><a id="l07748" name="l07748"></a><span class="lineno"> 7748</span> </div>
<div class="line"><a id="l07749" name="l07749"></a><span class="lineno"> 7749</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07750" name="l07750"></a><span class="lineno"> 7750</span><span class="comment">//</span></div>
<div class="line"><a id="l07751" name="l07751"></a><span class="lineno"> 7751</span><span class="comment">// The following are defines for the bit fields in the USB_O_ULPIVBUSCTL</span></div>
<div class="line"><a id="l07752" name="l07752"></a><span class="lineno"> 7752</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07753" name="l07753"></a><span class="lineno"> 7753</span><span class="comment">//</span></div>
<div class="line"><a id="l07754" name="l07754"></a><span class="lineno"> 7754</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07755" name="l07755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20de9fbda111d0804a70bd5c0a66ffbf"> 7755</a></span><span class="preprocessor">#define USB_ULPIVBUSCTL_USEEXTVBUSIND                                         \</span></div>
<div class="line"><a id="l07756" name="l07756"></a><span class="lineno"> 7756</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Use External VBUS Indicator</span></div>
<div class="line"><a id="l07757" name="l07757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab92aba31882fa1a4725f17a35da5850b"> 7757</a></span><span class="preprocessor">#define USB_ULPIVBUSCTL_USEEXTVBUS                                            \</span></div>
<div class="line"><a id="l07758" name="l07758"></a><span class="lineno"> 7758</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Use External VBUS</span></div>
<div class="line"><a id="l07759" name="l07759"></a><span class="lineno"> 7759</span> </div>
<div class="line"><a id="l07760" name="l07760"></a><span class="lineno"> 7760</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07761" name="l07761"></a><span class="lineno"> 7761</span><span class="comment">//</span></div>
<div class="line"><a id="l07762" name="l07762"></a><span class="lineno"> 7762</span><span class="comment">// The following are defines for the bit fields in the USB_O_ULPIREGDATA</span></div>
<div class="line"><a id="l07763" name="l07763"></a><span class="lineno"> 7763</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07764" name="l07764"></a><span class="lineno"> 7764</span><span class="comment">//</span></div>
<div class="line"><a id="l07765" name="l07765"></a><span class="lineno"> 7765</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07766" name="l07766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae31e90eae15e79a37769b385fed5865f"> 7766</a></span><span class="preprocessor">#define USB_ULPIREGDATA_REGDATA_M                                             \</span></div>
<div class="line"><a id="l07767" name="l07767"></a><span class="lineno"> 7767</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// Register Data</span></div>
<div class="line"><a id="l07768" name="l07768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c6875d7eecf7edc6fd58c4de23c9d64"> 7768</a></span><span class="preprocessor">#define USB_ULPIREGDATA_REGDATA_S                                             \</span></div>
<div class="line"><a id="l07769" name="l07769"></a><span class="lineno"> 7769</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l07770" name="l07770"></a><span class="lineno"> 7770</span> </div>
<div class="line"><a id="l07771" name="l07771"></a><span class="lineno"> 7771</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07772" name="l07772"></a><span class="lineno"> 7772</span><span class="comment">//</span></div>
<div class="line"><a id="l07773" name="l07773"></a><span class="lineno"> 7773</span><span class="comment">// The following are defines for the bit fields in the USB_O_ULPIREGADDR</span></div>
<div class="line"><a id="l07774" name="l07774"></a><span class="lineno"> 7774</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07775" name="l07775"></a><span class="lineno"> 7775</span><span class="comment">//</span></div>
<div class="line"><a id="l07776" name="l07776"></a><span class="lineno"> 7776</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07777" name="l07777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed63ebedbc26df27fcc47f160ac6ce67"> 7777</a></span><span class="preprocessor">#define USB_ULPIREGADDR_ADDR_M  0x000000FF  </span><span class="comment">// Register Address</span></div>
<div class="line"><a id="l07778" name="l07778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8d7d0f79990c3af0feed865ef873f91"> 7778</a></span><span class="preprocessor">#define USB_ULPIREGADDR_ADDR_S  0</span></div>
<div class="line"><a id="l07779" name="l07779"></a><span class="lineno"> 7779</span> </div>
<div class="line"><a id="l07780" name="l07780"></a><span class="lineno"> 7780</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07781" name="l07781"></a><span class="lineno"> 7781</span><span class="comment">//</span></div>
<div class="line"><a id="l07782" name="l07782"></a><span class="lineno"> 7782</span><span class="comment">// The following are defines for the bit fields in the USB_O_ULPIREGCTL</span></div>
<div class="line"><a id="l07783" name="l07783"></a><span class="lineno"> 7783</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07784" name="l07784"></a><span class="lineno"> 7784</span><span class="comment">//</span></div>
<div class="line"><a id="l07785" name="l07785"></a><span class="lineno"> 7785</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07786" name="l07786"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1ce6d2fe2c451a80bb73ab22020fa40"> 7786</a></span><span class="preprocessor">#define USB_ULPIREGCTL_RDWR     0x00000004  </span><span class="comment">// Read/Write Control</span></div>
<div class="line"><a id="l07787" name="l07787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48a3127e7040fbdfcee8626ead215ec8"> 7787</a></span><span class="preprocessor">#define USB_ULPIREGCTL_REGCMPLT 0x00000002  </span><span class="comment">// Register Access Complete</span></div>
<div class="line"><a id="l07788" name="l07788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a408194fdc03ba99939b154f79a48d6fc"> 7788</a></span><span class="preprocessor">#define USB_ULPIREGCTL_REGACC   0x00000001  </span><span class="comment">// Initiate Register Access</span></div>
<div class="line"><a id="l07789" name="l07789"></a><span class="lineno"> 7789</span> </div>
<div class="line"><a id="l07790" name="l07790"></a><span class="lineno"> 7790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07791" name="l07791"></a><span class="lineno"> 7791</span><span class="comment">//</span></div>
<div class="line"><a id="l07792" name="l07792"></a><span class="lineno"> 7792</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPINFO register.</span></div>
<div class="line"><a id="l07793" name="l07793"></a><span class="lineno"> 7793</span><span class="comment">//</span></div>
<div class="line"><a id="l07794" name="l07794"></a><span class="lineno"> 7794</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07795" name="l07795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0eaebdca45bc0b541d82ce30144a725b"> 7795</a></span><span class="preprocessor">#define USB_EPINFO_RXEP_M       0x000000F0  </span><span class="comment">// RX Endpoints</span></div>
<div class="line"><a id="l07796" name="l07796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaf762596c934d61fdb3513f9f7dd25e"> 7796</a></span><span class="preprocessor">#define USB_EPINFO_TXEP_M       0x0000000F  </span><span class="comment">// TX Endpoints</span></div>
<div class="line"><a id="l07797" name="l07797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fe3afeb027ea79906059120bc167141"> 7797</a></span><span class="preprocessor">#define USB_EPINFO_RXEP_S       4</span></div>
<div class="line"><a id="l07798" name="l07798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f53bbe6d5d68f668f9817d23ec7a506"> 7798</a></span><span class="preprocessor">#define USB_EPINFO_TXEP_S       0</span></div>
<div class="line"><a id="l07799" name="l07799"></a><span class="lineno"> 7799</span> </div>
<div class="line"><a id="l07800" name="l07800"></a><span class="lineno"> 7800</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07801" name="l07801"></a><span class="lineno"> 7801</span><span class="comment">//</span></div>
<div class="line"><a id="l07802" name="l07802"></a><span class="lineno"> 7802</span><span class="comment">// The following are defines for the bit fields in the USB_O_RAMINFO register.</span></div>
<div class="line"><a id="l07803" name="l07803"></a><span class="lineno"> 7803</span><span class="comment">//</span></div>
<div class="line"><a id="l07804" name="l07804"></a><span class="lineno"> 7804</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07805" name="l07805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37d5807d05610fde663db0b88b308fa2"> 7805</a></span><span class="preprocessor">#define USB_RAMINFO_DMACHAN_M   0x000000F0  </span><span class="comment">// DMA Channels</span></div>
<div class="line"><a id="l07806" name="l07806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6936d18afa7eceef5f76aa3df1614b3b"> 7806</a></span><span class="preprocessor">#define USB_RAMINFO_RAMBITS_M   0x0000000F  </span><span class="comment">// RAM Address Bus Width</span></div>
<div class="line"><a id="l07807" name="l07807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7385095daf3f8ccb2a113a180801b3d8"> 7807</a></span><span class="preprocessor">#define USB_RAMINFO_DMACHAN_S   4</span></div>
<div class="line"><a id="l07808" name="l07808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab24babce814725b23fe430332e4a61d5"> 7808</a></span><span class="preprocessor">#define USB_RAMINFO_RAMBITS_S   0</span></div>
<div class="line"><a id="l07809" name="l07809"></a><span class="lineno"> 7809</span> </div>
<div class="line"><a id="l07810" name="l07810"></a><span class="lineno"> 7810</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07811" name="l07811"></a><span class="lineno"> 7811</span><span class="comment">//</span></div>
<div class="line"><a id="l07812" name="l07812"></a><span class="lineno"> 7812</span><span class="comment">// The following are defines for the bit fields in the USB_O_CONTIM register.</span></div>
<div class="line"><a id="l07813" name="l07813"></a><span class="lineno"> 7813</span><span class="comment">//</span></div>
<div class="line"><a id="l07814" name="l07814"></a><span class="lineno"> 7814</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07815" name="l07815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a941e808ca85a00299eebe4405a325f57"> 7815</a></span><span class="preprocessor">#define USB_CONTIM_WTCON_M      0x000000F0  </span><span class="comment">// Connect Wait</span></div>
<div class="line"><a id="l07816" name="l07816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a764e53c50ad2314722346a47d4fea79d"> 7816</a></span><span class="preprocessor">#define USB_CONTIM_WTID_M       0x0000000F  </span><span class="comment">// Wait ID</span></div>
<div class="line"><a id="l07817" name="l07817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade6b993b8e488ba09c448ab9a58335e9"> 7817</a></span><span class="preprocessor">#define USB_CONTIM_WTCON_S      4</span></div>
<div class="line"><a id="l07818" name="l07818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36cc7c1bf7eeabca28f91723402a3043"> 7818</a></span><span class="preprocessor">#define USB_CONTIM_WTID_S       0</span></div>
<div class="line"><a id="l07819" name="l07819"></a><span class="lineno"> 7819</span> </div>
<div class="line"><a id="l07820" name="l07820"></a><span class="lineno"> 7820</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07821" name="l07821"></a><span class="lineno"> 7821</span><span class="comment">//</span></div>
<div class="line"><a id="l07822" name="l07822"></a><span class="lineno"> 7822</span><span class="comment">// The following are defines for the bit fields in the USB_O_VPLEN register.</span></div>
<div class="line"><a id="l07823" name="l07823"></a><span class="lineno"> 7823</span><span class="comment">//</span></div>
<div class="line"><a id="l07824" name="l07824"></a><span class="lineno"> 7824</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07825" name="l07825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c0cdd0be0b1e86b79da76f0e2161f4e"> 7825</a></span><span class="preprocessor">#define USB_VPLEN_VPLEN_M       0x000000FF  </span><span class="comment">// VBUS Pulse Length</span></div>
<div class="line"><a id="l07826" name="l07826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2554b9bdc0d58c9df0cd0b7c6d17aff6"> 7826</a></span><span class="preprocessor">#define USB_VPLEN_VPLEN_S       0</span></div>
<div class="line"><a id="l07827" name="l07827"></a><span class="lineno"> 7827</span> </div>
<div class="line"><a id="l07828" name="l07828"></a><span class="lineno"> 7828</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07829" name="l07829"></a><span class="lineno"> 7829</span><span class="comment">//</span></div>
<div class="line"><a id="l07830" name="l07830"></a><span class="lineno"> 7830</span><span class="comment">// The following are defines for the bit fields in the USB_O_HSEOF register.</span></div>
<div class="line"><a id="l07831" name="l07831"></a><span class="lineno"> 7831</span><span class="comment">//</span></div>
<div class="line"><a id="l07832" name="l07832"></a><span class="lineno"> 7832</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07833" name="l07833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1e1b38dce32919c22ac9efcbe5937c5"> 7833</a></span><span class="preprocessor">#define USB_HSEOF_HSEOFG_M      0x000000FF  </span><span class="comment">// HIgh-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l07834" name="l07834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d7bb7c972ef85ce27f48151a6c59b08"> 7834</a></span><span class="preprocessor">#define USB_HSEOF_HSEOFG_S      0</span></div>
<div class="line"><a id="l07835" name="l07835"></a><span class="lineno"> 7835</span> </div>
<div class="line"><a id="l07836" name="l07836"></a><span class="lineno"> 7836</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07837" name="l07837"></a><span class="lineno"> 7837</span><span class="comment">//</span></div>
<div class="line"><a id="l07838" name="l07838"></a><span class="lineno"> 7838</span><span class="comment">// The following are defines for the bit fields in the USB_O_FSEOF register.</span></div>
<div class="line"><a id="l07839" name="l07839"></a><span class="lineno"> 7839</span><span class="comment">//</span></div>
<div class="line"><a id="l07840" name="l07840"></a><span class="lineno"> 7840</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07841" name="l07841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85196d978ceb2c9167e7c1ef7330eaec"> 7841</a></span><span class="preprocessor">#define USB_FSEOF_FSEOFG_M      0x000000FF  </span><span class="comment">// Full-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l07842" name="l07842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9e2e943c764e8003b203c8d2ad741d4"> 7842</a></span><span class="preprocessor">#define USB_FSEOF_FSEOFG_S      0</span></div>
<div class="line"><a id="l07843" name="l07843"></a><span class="lineno"> 7843</span> </div>
<div class="line"><a id="l07844" name="l07844"></a><span class="lineno"> 7844</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07845" name="l07845"></a><span class="lineno"> 7845</span><span class="comment">//</span></div>
<div class="line"><a id="l07846" name="l07846"></a><span class="lineno"> 7846</span><span class="comment">// The following are defines for the bit fields in the USB_O_LSEOF register.</span></div>
<div class="line"><a id="l07847" name="l07847"></a><span class="lineno"> 7847</span><span class="comment">//</span></div>
<div class="line"><a id="l07848" name="l07848"></a><span class="lineno"> 7848</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07849" name="l07849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb34229c2b81ef5aaca01ba0063e532c"> 7849</a></span><span class="preprocessor">#define USB_LSEOF_LSEOFG_M      0x000000FF  </span><span class="comment">// Low-Speed End-of-Frame Gap</span></div>
<div class="line"><a id="l07850" name="l07850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fcb2c9aff778aa2d52bd4eafb5683a8"> 7850</a></span><span class="preprocessor">#define USB_LSEOF_LSEOFG_S      0</span></div>
<div class="line"><a id="l07851" name="l07851"></a><span class="lineno"> 7851</span> </div>
<div class="line"><a id="l07852" name="l07852"></a><span class="lineno"> 7852</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07853" name="l07853"></a><span class="lineno"> 7853</span><span class="comment">//</span></div>
<div class="line"><a id="l07854" name="l07854"></a><span class="lineno"> 7854</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR0</span></div>
<div class="line"><a id="l07855" name="l07855"></a><span class="lineno"> 7855</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07856" name="l07856"></a><span class="lineno"> 7856</span><span class="comment">//</span></div>
<div class="line"><a id="l07857" name="l07857"></a><span class="lineno"> 7857</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07858" name="l07858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a947a93549c5d57a7fbc9186f0a4844bc"> 7858</a></span><span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07859" name="l07859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2affd3c507fa60a75a8275594afa2d34"> 7859</a></span><span class="preprocessor">#define USB_TXFUNCADDR0_ADDR_S  0</span></div>
<div class="line"><a id="l07860" name="l07860"></a><span class="lineno"> 7860</span> </div>
<div class="line"><a id="l07861" name="l07861"></a><span class="lineno"> 7861</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07862" name="l07862"></a><span class="lineno"> 7862</span><span class="comment">//</span></div>
<div class="line"><a id="l07863" name="l07863"></a><span class="lineno"> 7863</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR0</span></div>
<div class="line"><a id="l07864" name="l07864"></a><span class="lineno"> 7864</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07865" name="l07865"></a><span class="lineno"> 7865</span><span class="comment">//</span></div>
<div class="line"><a id="l07866" name="l07866"></a><span class="lineno"> 7866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07867" name="l07867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20e3af07f6d4f60b77020d78146e9019"> 7867</a></span><span class="preprocessor">#define USB_TXHUBADDR0_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l07868" name="l07868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfdf29af1a66aae1cebbe401bdcf7022"> 7868</a></span><span class="preprocessor">#define USB_TXHUBADDR0_ADDR_S   0</span></div>
<div class="line"><a id="l07869" name="l07869"></a><span class="lineno"> 7869</span> </div>
<div class="line"><a id="l07870" name="l07870"></a><span class="lineno"> 7870</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07871" name="l07871"></a><span class="lineno"> 7871</span><span class="comment">//</span></div>
<div class="line"><a id="l07872" name="l07872"></a><span class="lineno"> 7872</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT0</span></div>
<div class="line"><a id="l07873" name="l07873"></a><span class="lineno"> 7873</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07874" name="l07874"></a><span class="lineno"> 7874</span><span class="comment">//</span></div>
<div class="line"><a id="l07875" name="l07875"></a><span class="lineno"> 7875</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07876" name="l07876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa29a4d2c258b24d3e97b8ba98bb91d77"> 7876</a></span><span class="preprocessor">#define USB_TXHUBPORT0_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l07877" name="l07877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d16c3808d5b379907e57ab1e7e9a532"> 7877</a></span><span class="preprocessor">#define USB_TXHUBPORT0_PORT_S   0</span></div>
<div class="line"><a id="l07878" name="l07878"></a><span class="lineno"> 7878</span> </div>
<div class="line"><a id="l07879" name="l07879"></a><span class="lineno"> 7879</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07880" name="l07880"></a><span class="lineno"> 7880</span><span class="comment">//</span></div>
<div class="line"><a id="l07881" name="l07881"></a><span class="lineno"> 7881</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR1</span></div>
<div class="line"><a id="l07882" name="l07882"></a><span class="lineno"> 7882</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07883" name="l07883"></a><span class="lineno"> 7883</span><span class="comment">//</span></div>
<div class="line"><a id="l07884" name="l07884"></a><span class="lineno"> 7884</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07885" name="l07885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f2f2ce5a3a088dca439c81ab6a5149b"> 7885</a></span><span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07886" name="l07886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6b25a8272bb596aec9ff6952faf5b7b"> 7886</a></span><span class="preprocessor">#define USB_TXFUNCADDR1_ADDR_S  0</span></div>
<div class="line"><a id="l07887" name="l07887"></a><span class="lineno"> 7887</span> </div>
<div class="line"><a id="l07888" name="l07888"></a><span class="lineno"> 7888</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07889" name="l07889"></a><span class="lineno"> 7889</span><span class="comment">//</span></div>
<div class="line"><a id="l07890" name="l07890"></a><span class="lineno"> 7890</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR1</span></div>
<div class="line"><a id="l07891" name="l07891"></a><span class="lineno"> 7891</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07892" name="l07892"></a><span class="lineno"> 7892</span><span class="comment">//</span></div>
<div class="line"><a id="l07893" name="l07893"></a><span class="lineno"> 7893</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07894" name="l07894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afabbee39b73463c1159d74847d16dc40"> 7894</a></span><span class="preprocessor">#define USB_TXHUBADDR1_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l07895" name="l07895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6859476374c86aec0ea73da14fa2cc86"> 7895</a></span><span class="preprocessor">#define USB_TXHUBADDR1_ADDR_S   0</span></div>
<div class="line"><a id="l07896" name="l07896"></a><span class="lineno"> 7896</span> </div>
<div class="line"><a id="l07897" name="l07897"></a><span class="lineno"> 7897</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07898" name="l07898"></a><span class="lineno"> 7898</span><span class="comment">//</span></div>
<div class="line"><a id="l07899" name="l07899"></a><span class="lineno"> 7899</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT1</span></div>
<div class="line"><a id="l07900" name="l07900"></a><span class="lineno"> 7900</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07901" name="l07901"></a><span class="lineno"> 7901</span><span class="comment">//</span></div>
<div class="line"><a id="l07902" name="l07902"></a><span class="lineno"> 7902</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07903" name="l07903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dead38b5856ab74e10b28063cfa0f9c"> 7903</a></span><span class="preprocessor">#define USB_TXHUBPORT1_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l07904" name="l07904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cf015fbd184cc20a21079cb5ba8c633"> 7904</a></span><span class="preprocessor">#define USB_TXHUBPORT1_PORT_S   0</span></div>
<div class="line"><a id="l07905" name="l07905"></a><span class="lineno"> 7905</span> </div>
<div class="line"><a id="l07906" name="l07906"></a><span class="lineno"> 7906</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07907" name="l07907"></a><span class="lineno"> 7907</span><span class="comment">//</span></div>
<div class="line"><a id="l07908" name="l07908"></a><span class="lineno"> 7908</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR1</span></div>
<div class="line"><a id="l07909" name="l07909"></a><span class="lineno"> 7909</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07910" name="l07910"></a><span class="lineno"> 7910</span><span class="comment">//</span></div>
<div class="line"><a id="l07911" name="l07911"></a><span class="lineno"> 7911</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07912" name="l07912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fcc49d0e3af1533f959f09e046b1f18"> 7912</a></span><span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07913" name="l07913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3653895af871069ba5b690ebb8d32f6d"> 7913</a></span><span class="preprocessor">#define USB_RXFUNCADDR1_ADDR_S  0</span></div>
<div class="line"><a id="l07914" name="l07914"></a><span class="lineno"> 7914</span> </div>
<div class="line"><a id="l07915" name="l07915"></a><span class="lineno"> 7915</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07916" name="l07916"></a><span class="lineno"> 7916</span><span class="comment">//</span></div>
<div class="line"><a id="l07917" name="l07917"></a><span class="lineno"> 7917</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR1</span></div>
<div class="line"><a id="l07918" name="l07918"></a><span class="lineno"> 7918</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07919" name="l07919"></a><span class="lineno"> 7919</span><span class="comment">//</span></div>
<div class="line"><a id="l07920" name="l07920"></a><span class="lineno"> 7920</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07921" name="l07921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8730dfa265c99905f55d294b6b8a2203"> 7921</a></span><span class="preprocessor">#define USB_RXHUBADDR1_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l07922" name="l07922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1054d562a4af1d54f6d912020a4235a"> 7922</a></span><span class="preprocessor">#define USB_RXHUBADDR1_ADDR_S   0</span></div>
<div class="line"><a id="l07923" name="l07923"></a><span class="lineno"> 7923</span> </div>
<div class="line"><a id="l07924" name="l07924"></a><span class="lineno"> 7924</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07925" name="l07925"></a><span class="lineno"> 7925</span><span class="comment">//</span></div>
<div class="line"><a id="l07926" name="l07926"></a><span class="lineno"> 7926</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT1</span></div>
<div class="line"><a id="l07927" name="l07927"></a><span class="lineno"> 7927</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07928" name="l07928"></a><span class="lineno"> 7928</span><span class="comment">//</span></div>
<div class="line"><a id="l07929" name="l07929"></a><span class="lineno"> 7929</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07930" name="l07930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4ed76e64ed3052c085a7afce4a8ea1d"> 7930</a></span><span class="preprocessor">#define USB_RXHUBPORT1_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l07931" name="l07931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35ad44c435bea9130f74dbe2961e36ea"> 7931</a></span><span class="preprocessor">#define USB_RXHUBPORT1_PORT_S   0</span></div>
<div class="line"><a id="l07932" name="l07932"></a><span class="lineno"> 7932</span> </div>
<div class="line"><a id="l07933" name="l07933"></a><span class="lineno"> 7933</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07934" name="l07934"></a><span class="lineno"> 7934</span><span class="comment">//</span></div>
<div class="line"><a id="l07935" name="l07935"></a><span class="lineno"> 7935</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR2</span></div>
<div class="line"><a id="l07936" name="l07936"></a><span class="lineno"> 7936</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07937" name="l07937"></a><span class="lineno"> 7937</span><span class="comment">//</span></div>
<div class="line"><a id="l07938" name="l07938"></a><span class="lineno"> 7938</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07939" name="l07939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3616abb6b78f6346e2e2a2a90660fbcd"> 7939</a></span><span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07940" name="l07940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86355ddd5bb2fe5e9df7715717a77be6"> 7940</a></span><span class="preprocessor">#define USB_TXFUNCADDR2_ADDR_S  0</span></div>
<div class="line"><a id="l07941" name="l07941"></a><span class="lineno"> 7941</span> </div>
<div class="line"><a id="l07942" name="l07942"></a><span class="lineno"> 7942</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07943" name="l07943"></a><span class="lineno"> 7943</span><span class="comment">//</span></div>
<div class="line"><a id="l07944" name="l07944"></a><span class="lineno"> 7944</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR2</span></div>
<div class="line"><a id="l07945" name="l07945"></a><span class="lineno"> 7945</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07946" name="l07946"></a><span class="lineno"> 7946</span><span class="comment">//</span></div>
<div class="line"><a id="l07947" name="l07947"></a><span class="lineno"> 7947</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07948" name="l07948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a003ed9a6d1a27573ed4dc779746acbdd"> 7948</a></span><span class="preprocessor">#define USB_TXHUBADDR2_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l07949" name="l07949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a000bbb10649b085bde981c99849756ea"> 7949</a></span><span class="preprocessor">#define USB_TXHUBADDR2_ADDR_S   0</span></div>
<div class="line"><a id="l07950" name="l07950"></a><span class="lineno"> 7950</span> </div>
<div class="line"><a id="l07951" name="l07951"></a><span class="lineno"> 7951</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07952" name="l07952"></a><span class="lineno"> 7952</span><span class="comment">//</span></div>
<div class="line"><a id="l07953" name="l07953"></a><span class="lineno"> 7953</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT2</span></div>
<div class="line"><a id="l07954" name="l07954"></a><span class="lineno"> 7954</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07955" name="l07955"></a><span class="lineno"> 7955</span><span class="comment">//</span></div>
<div class="line"><a id="l07956" name="l07956"></a><span class="lineno"> 7956</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07957" name="l07957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea142aed6d9be3107b4eab9a3816e6f9"> 7957</a></span><span class="preprocessor">#define USB_TXHUBPORT2_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l07958" name="l07958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4fee62bae3fad1a4952636f900a2128"> 7958</a></span><span class="preprocessor">#define USB_TXHUBPORT2_PORT_S   0</span></div>
<div class="line"><a id="l07959" name="l07959"></a><span class="lineno"> 7959</span> </div>
<div class="line"><a id="l07960" name="l07960"></a><span class="lineno"> 7960</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07961" name="l07961"></a><span class="lineno"> 7961</span><span class="comment">//</span></div>
<div class="line"><a id="l07962" name="l07962"></a><span class="lineno"> 7962</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR2</span></div>
<div class="line"><a id="l07963" name="l07963"></a><span class="lineno"> 7963</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07964" name="l07964"></a><span class="lineno"> 7964</span><span class="comment">//</span></div>
<div class="line"><a id="l07965" name="l07965"></a><span class="lineno"> 7965</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07966" name="l07966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace78f90440ed81c6f4ff7de58fad6675"> 7966</a></span><span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07967" name="l07967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace40d1e9ea99007d763869c5648025f8"> 7967</a></span><span class="preprocessor">#define USB_RXFUNCADDR2_ADDR_S  0</span></div>
<div class="line"><a id="l07968" name="l07968"></a><span class="lineno"> 7968</span> </div>
<div class="line"><a id="l07969" name="l07969"></a><span class="lineno"> 7969</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07970" name="l07970"></a><span class="lineno"> 7970</span><span class="comment">//</span></div>
<div class="line"><a id="l07971" name="l07971"></a><span class="lineno"> 7971</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR2</span></div>
<div class="line"><a id="l07972" name="l07972"></a><span class="lineno"> 7972</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07973" name="l07973"></a><span class="lineno"> 7973</span><span class="comment">//</span></div>
<div class="line"><a id="l07974" name="l07974"></a><span class="lineno"> 7974</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07975" name="l07975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a097f540dbcba25c4ffdf0a864e1338c5"> 7975</a></span><span class="preprocessor">#define USB_RXHUBADDR2_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l07976" name="l07976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80991f7d21fb4a2dfca250765e0d09fc"> 7976</a></span><span class="preprocessor">#define USB_RXHUBADDR2_ADDR_S   0</span></div>
<div class="line"><a id="l07977" name="l07977"></a><span class="lineno"> 7977</span> </div>
<div class="line"><a id="l07978" name="l07978"></a><span class="lineno"> 7978</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07979" name="l07979"></a><span class="lineno"> 7979</span><span class="comment">//</span></div>
<div class="line"><a id="l07980" name="l07980"></a><span class="lineno"> 7980</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT2</span></div>
<div class="line"><a id="l07981" name="l07981"></a><span class="lineno"> 7981</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07982" name="l07982"></a><span class="lineno"> 7982</span><span class="comment">//</span></div>
<div class="line"><a id="l07983" name="l07983"></a><span class="lineno"> 7983</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07984" name="l07984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b03d2e0cb2752c3586dbbf001cdf69e"> 7984</a></span><span class="preprocessor">#define USB_RXHUBPORT2_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l07985" name="l07985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8da9a887419ec7f7d1d9cad09ff8efd"> 7985</a></span><span class="preprocessor">#define USB_RXHUBPORT2_PORT_S   0</span></div>
<div class="line"><a id="l07986" name="l07986"></a><span class="lineno"> 7986</span> </div>
<div class="line"><a id="l07987" name="l07987"></a><span class="lineno"> 7987</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07988" name="l07988"></a><span class="lineno"> 7988</span><span class="comment">//</span></div>
<div class="line"><a id="l07989" name="l07989"></a><span class="lineno"> 7989</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR3</span></div>
<div class="line"><a id="l07990" name="l07990"></a><span class="lineno"> 7990</span><span class="comment">// register.</span></div>
<div class="line"><a id="l07991" name="l07991"></a><span class="lineno"> 7991</span><span class="comment">//</span></div>
<div class="line"><a id="l07992" name="l07992"></a><span class="lineno"> 7992</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07993" name="l07993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e3e573d6b90e6c14937441e7396b692"> 7993</a></span><span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l07994" name="l07994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e3d6cb823b912ff77d9b537bcb471f6"> 7994</a></span><span class="preprocessor">#define USB_TXFUNCADDR3_ADDR_S  0</span></div>
<div class="line"><a id="l07995" name="l07995"></a><span class="lineno"> 7995</span> </div>
<div class="line"><a id="l07996" name="l07996"></a><span class="lineno"> 7996</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l07997" name="l07997"></a><span class="lineno"> 7997</span><span class="comment">//</span></div>
<div class="line"><a id="l07998" name="l07998"></a><span class="lineno"> 7998</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR3</span></div>
<div class="line"><a id="l07999" name="l07999"></a><span class="lineno"> 7999</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08000" name="l08000"></a><span class="lineno"> 8000</span><span class="comment">//</span></div>
<div class="line"><a id="l08001" name="l08001"></a><span class="lineno"> 8001</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08002" name="l08002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7044fdd8087bdce635d2d38ffb51cf3"> 8002</a></span><span class="preprocessor">#define USB_TXHUBADDR3_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08003" name="l08003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d5cea8e81c8a13e1a7442a0b1e4a2a5"> 8003</a></span><span class="preprocessor">#define USB_TXHUBADDR3_ADDR_S   0</span></div>
<div class="line"><a id="l08004" name="l08004"></a><span class="lineno"> 8004</span> </div>
<div class="line"><a id="l08005" name="l08005"></a><span class="lineno"> 8005</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08006" name="l08006"></a><span class="lineno"> 8006</span><span class="comment">//</span></div>
<div class="line"><a id="l08007" name="l08007"></a><span class="lineno"> 8007</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT3</span></div>
<div class="line"><a id="l08008" name="l08008"></a><span class="lineno"> 8008</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08009" name="l08009"></a><span class="lineno"> 8009</span><span class="comment">//</span></div>
<div class="line"><a id="l08010" name="l08010"></a><span class="lineno"> 8010</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08011" name="l08011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aead031ae97e7bbca924f18dbc9f985"> 8011</a></span><span class="preprocessor">#define USB_TXHUBPORT3_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08012" name="l08012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a818f1ecc9b8274aa1b4e84c3465d8629"> 8012</a></span><span class="preprocessor">#define USB_TXHUBPORT3_PORT_S   0</span></div>
<div class="line"><a id="l08013" name="l08013"></a><span class="lineno"> 8013</span> </div>
<div class="line"><a id="l08014" name="l08014"></a><span class="lineno"> 8014</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08015" name="l08015"></a><span class="lineno"> 8015</span><span class="comment">//</span></div>
<div class="line"><a id="l08016" name="l08016"></a><span class="lineno"> 8016</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR3</span></div>
<div class="line"><a id="l08017" name="l08017"></a><span class="lineno"> 8017</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08018" name="l08018"></a><span class="lineno"> 8018</span><span class="comment">//</span></div>
<div class="line"><a id="l08019" name="l08019"></a><span class="lineno"> 8019</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08020" name="l08020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d46e170ce3386c2afe06ca76fe33955"> 8020</a></span><span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08021" name="l08021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af710fbac9cb7f281c3b8afa5a3a5162d"> 8021</a></span><span class="preprocessor">#define USB_RXFUNCADDR3_ADDR_S  0</span></div>
<div class="line"><a id="l08022" name="l08022"></a><span class="lineno"> 8022</span> </div>
<div class="line"><a id="l08023" name="l08023"></a><span class="lineno"> 8023</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08024" name="l08024"></a><span class="lineno"> 8024</span><span class="comment">//</span></div>
<div class="line"><a id="l08025" name="l08025"></a><span class="lineno"> 8025</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR3</span></div>
<div class="line"><a id="l08026" name="l08026"></a><span class="lineno"> 8026</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08027" name="l08027"></a><span class="lineno"> 8027</span><span class="comment">//</span></div>
<div class="line"><a id="l08028" name="l08028"></a><span class="lineno"> 8028</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08029" name="l08029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63e33894aceacc2d95a4d9ba930c83e2"> 8029</a></span><span class="preprocessor">#define USB_RXHUBADDR3_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08030" name="l08030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5ae7c96eeb2c2a8a54303ac7e3ab674"> 8030</a></span><span class="preprocessor">#define USB_RXHUBADDR3_ADDR_S   0</span></div>
<div class="line"><a id="l08031" name="l08031"></a><span class="lineno"> 8031</span> </div>
<div class="line"><a id="l08032" name="l08032"></a><span class="lineno"> 8032</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08033" name="l08033"></a><span class="lineno"> 8033</span><span class="comment">//</span></div>
<div class="line"><a id="l08034" name="l08034"></a><span class="lineno"> 8034</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT3</span></div>
<div class="line"><a id="l08035" name="l08035"></a><span class="lineno"> 8035</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08036" name="l08036"></a><span class="lineno"> 8036</span><span class="comment">//</span></div>
<div class="line"><a id="l08037" name="l08037"></a><span class="lineno"> 8037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08038" name="l08038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22baa2fec91ce4c3483e80a808fcdb1f"> 8038</a></span><span class="preprocessor">#define USB_RXHUBPORT3_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08039" name="l08039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4cde7550735ae3fc8701ed7c805e44b"> 8039</a></span><span class="preprocessor">#define USB_RXHUBPORT3_PORT_S   0</span></div>
<div class="line"><a id="l08040" name="l08040"></a><span class="lineno"> 8040</span> </div>
<div class="line"><a id="l08041" name="l08041"></a><span class="lineno"> 8041</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08042" name="l08042"></a><span class="lineno"> 8042</span><span class="comment">//</span></div>
<div class="line"><a id="l08043" name="l08043"></a><span class="lineno"> 8043</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR4</span></div>
<div class="line"><a id="l08044" name="l08044"></a><span class="lineno"> 8044</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08045" name="l08045"></a><span class="lineno"> 8045</span><span class="comment">//</span></div>
<div class="line"><a id="l08046" name="l08046"></a><span class="lineno"> 8046</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08047" name="l08047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51c7fe13809810d083b1f95f7f80b51c"> 8047</a></span><span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08048" name="l08048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a000238eaf09cfed2291801e52293e33d"> 8048</a></span><span class="preprocessor">#define USB_TXFUNCADDR4_ADDR_S  0</span></div>
<div class="line"><a id="l08049" name="l08049"></a><span class="lineno"> 8049</span> </div>
<div class="line"><a id="l08050" name="l08050"></a><span class="lineno"> 8050</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08051" name="l08051"></a><span class="lineno"> 8051</span><span class="comment">//</span></div>
<div class="line"><a id="l08052" name="l08052"></a><span class="lineno"> 8052</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR4</span></div>
<div class="line"><a id="l08053" name="l08053"></a><span class="lineno"> 8053</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08054" name="l08054"></a><span class="lineno"> 8054</span><span class="comment">//</span></div>
<div class="line"><a id="l08055" name="l08055"></a><span class="lineno"> 8055</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08056" name="l08056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab04b7f1d7ef234cba51990e3f407e704"> 8056</a></span><span class="preprocessor">#define USB_TXHUBADDR4_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08057" name="l08057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae859df31d804181870d78aac2fe854a5"> 8057</a></span><span class="preprocessor">#define USB_TXHUBADDR4_ADDR_S   0</span></div>
<div class="line"><a id="l08058" name="l08058"></a><span class="lineno"> 8058</span> </div>
<div class="line"><a id="l08059" name="l08059"></a><span class="lineno"> 8059</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08060" name="l08060"></a><span class="lineno"> 8060</span><span class="comment">//</span></div>
<div class="line"><a id="l08061" name="l08061"></a><span class="lineno"> 8061</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT4</span></div>
<div class="line"><a id="l08062" name="l08062"></a><span class="lineno"> 8062</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08063" name="l08063"></a><span class="lineno"> 8063</span><span class="comment">//</span></div>
<div class="line"><a id="l08064" name="l08064"></a><span class="lineno"> 8064</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08065" name="l08065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b69c2a43496ae9944abb7bc487e39d8"> 8065</a></span><span class="preprocessor">#define USB_TXHUBPORT4_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08066" name="l08066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f3a8d4224673231d78427bd416cf27a"> 8066</a></span><span class="preprocessor">#define USB_TXHUBPORT4_PORT_S   0</span></div>
<div class="line"><a id="l08067" name="l08067"></a><span class="lineno"> 8067</span> </div>
<div class="line"><a id="l08068" name="l08068"></a><span class="lineno"> 8068</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08069" name="l08069"></a><span class="lineno"> 8069</span><span class="comment">//</span></div>
<div class="line"><a id="l08070" name="l08070"></a><span class="lineno"> 8070</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR4</span></div>
<div class="line"><a id="l08071" name="l08071"></a><span class="lineno"> 8071</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08072" name="l08072"></a><span class="lineno"> 8072</span><span class="comment">//</span></div>
<div class="line"><a id="l08073" name="l08073"></a><span class="lineno"> 8073</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08074" name="l08074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedaeab6baa319db484f5dab2e809565a"> 8074</a></span><span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08075" name="l08075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c0382f0c71f0ad8894623beeeb5603f"> 8075</a></span><span class="preprocessor">#define USB_RXFUNCADDR4_ADDR_S  0</span></div>
<div class="line"><a id="l08076" name="l08076"></a><span class="lineno"> 8076</span> </div>
<div class="line"><a id="l08077" name="l08077"></a><span class="lineno"> 8077</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08078" name="l08078"></a><span class="lineno"> 8078</span><span class="comment">//</span></div>
<div class="line"><a id="l08079" name="l08079"></a><span class="lineno"> 8079</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR4</span></div>
<div class="line"><a id="l08080" name="l08080"></a><span class="lineno"> 8080</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08081" name="l08081"></a><span class="lineno"> 8081</span><span class="comment">//</span></div>
<div class="line"><a id="l08082" name="l08082"></a><span class="lineno"> 8082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08083" name="l08083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa045fe6eee92c676d64e550f25f77983"> 8083</a></span><span class="preprocessor">#define USB_RXHUBADDR4_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08084" name="l08084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16ea70a4e82e2fe16d3c60b91ac02383"> 8084</a></span><span class="preprocessor">#define USB_RXHUBADDR4_ADDR_S   0</span></div>
<div class="line"><a id="l08085" name="l08085"></a><span class="lineno"> 8085</span> </div>
<div class="line"><a id="l08086" name="l08086"></a><span class="lineno"> 8086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08087" name="l08087"></a><span class="lineno"> 8087</span><span class="comment">//</span></div>
<div class="line"><a id="l08088" name="l08088"></a><span class="lineno"> 8088</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT4</span></div>
<div class="line"><a id="l08089" name="l08089"></a><span class="lineno"> 8089</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08090" name="l08090"></a><span class="lineno"> 8090</span><span class="comment">//</span></div>
<div class="line"><a id="l08091" name="l08091"></a><span class="lineno"> 8091</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08092" name="l08092"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4e3674a1058bed8278a5aba9c70850d"> 8092</a></span><span class="preprocessor">#define USB_RXHUBPORT4_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08093" name="l08093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac29179eb07a8120e7a1802bf10191370"> 8093</a></span><span class="preprocessor">#define USB_RXHUBPORT4_PORT_S   0</span></div>
<div class="line"><a id="l08094" name="l08094"></a><span class="lineno"> 8094</span> </div>
<div class="line"><a id="l08095" name="l08095"></a><span class="lineno"> 8095</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08096" name="l08096"></a><span class="lineno"> 8096</span><span class="comment">//</span></div>
<div class="line"><a id="l08097" name="l08097"></a><span class="lineno"> 8097</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR5</span></div>
<div class="line"><a id="l08098" name="l08098"></a><span class="lineno"> 8098</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08099" name="l08099"></a><span class="lineno"> 8099</span><span class="comment">//</span></div>
<div class="line"><a id="l08100" name="l08100"></a><span class="lineno"> 8100</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08101" name="l08101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c45ecc181e4661bc7d1998e08f1c2f2"> 8101</a></span><span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08102" name="l08102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9970132c0edce22c3e42217e9a15a7a3"> 8102</a></span><span class="preprocessor">#define USB_TXFUNCADDR5_ADDR_S  0</span></div>
<div class="line"><a id="l08103" name="l08103"></a><span class="lineno"> 8103</span> </div>
<div class="line"><a id="l08104" name="l08104"></a><span class="lineno"> 8104</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08105" name="l08105"></a><span class="lineno"> 8105</span><span class="comment">//</span></div>
<div class="line"><a id="l08106" name="l08106"></a><span class="lineno"> 8106</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR5</span></div>
<div class="line"><a id="l08107" name="l08107"></a><span class="lineno"> 8107</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08108" name="l08108"></a><span class="lineno"> 8108</span><span class="comment">//</span></div>
<div class="line"><a id="l08109" name="l08109"></a><span class="lineno"> 8109</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08110" name="l08110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26d111e0cf876b72e149db663fd7ec0d"> 8110</a></span><span class="preprocessor">#define USB_TXHUBADDR5_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08111" name="l08111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3201ee41f01c5e2dd662d61db1da6625"> 8111</a></span><span class="preprocessor">#define USB_TXHUBADDR5_ADDR_S   0</span></div>
<div class="line"><a id="l08112" name="l08112"></a><span class="lineno"> 8112</span> </div>
<div class="line"><a id="l08113" name="l08113"></a><span class="lineno"> 8113</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08114" name="l08114"></a><span class="lineno"> 8114</span><span class="comment">//</span></div>
<div class="line"><a id="l08115" name="l08115"></a><span class="lineno"> 8115</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT5</span></div>
<div class="line"><a id="l08116" name="l08116"></a><span class="lineno"> 8116</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08117" name="l08117"></a><span class="lineno"> 8117</span><span class="comment">//</span></div>
<div class="line"><a id="l08118" name="l08118"></a><span class="lineno"> 8118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08119" name="l08119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a077bc48441a7c2b785f4144a28e481c9"> 8119</a></span><span class="preprocessor">#define USB_TXHUBPORT5_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08120" name="l08120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac73cbbc05d4981bc53f342cf0437ffb6"> 8120</a></span><span class="preprocessor">#define USB_TXHUBPORT5_PORT_S   0</span></div>
<div class="line"><a id="l08121" name="l08121"></a><span class="lineno"> 8121</span> </div>
<div class="line"><a id="l08122" name="l08122"></a><span class="lineno"> 8122</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08123" name="l08123"></a><span class="lineno"> 8123</span><span class="comment">//</span></div>
<div class="line"><a id="l08124" name="l08124"></a><span class="lineno"> 8124</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR5</span></div>
<div class="line"><a id="l08125" name="l08125"></a><span class="lineno"> 8125</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08126" name="l08126"></a><span class="lineno"> 8126</span><span class="comment">//</span></div>
<div class="line"><a id="l08127" name="l08127"></a><span class="lineno"> 8127</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08128" name="l08128"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a686da032893e5dfe1f82dc9b2658c779"> 8128</a></span><span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08129" name="l08129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2a498f91f3451cfc9e2669c7a31425a"> 8129</a></span><span class="preprocessor">#define USB_RXFUNCADDR5_ADDR_S  0</span></div>
<div class="line"><a id="l08130" name="l08130"></a><span class="lineno"> 8130</span> </div>
<div class="line"><a id="l08131" name="l08131"></a><span class="lineno"> 8131</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08132" name="l08132"></a><span class="lineno"> 8132</span><span class="comment">//</span></div>
<div class="line"><a id="l08133" name="l08133"></a><span class="lineno"> 8133</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR5</span></div>
<div class="line"><a id="l08134" name="l08134"></a><span class="lineno"> 8134</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08135" name="l08135"></a><span class="lineno"> 8135</span><span class="comment">//</span></div>
<div class="line"><a id="l08136" name="l08136"></a><span class="lineno"> 8136</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08137" name="l08137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb81053b9fb0a2584c92e4a8deeff98f"> 8137</a></span><span class="preprocessor">#define USB_RXHUBADDR5_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08138" name="l08138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a550fc92b032d735a10d1f07fb951a492"> 8138</a></span><span class="preprocessor">#define USB_RXHUBADDR5_ADDR_S   0</span></div>
<div class="line"><a id="l08139" name="l08139"></a><span class="lineno"> 8139</span> </div>
<div class="line"><a id="l08140" name="l08140"></a><span class="lineno"> 8140</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08141" name="l08141"></a><span class="lineno"> 8141</span><span class="comment">//</span></div>
<div class="line"><a id="l08142" name="l08142"></a><span class="lineno"> 8142</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT5</span></div>
<div class="line"><a id="l08143" name="l08143"></a><span class="lineno"> 8143</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08144" name="l08144"></a><span class="lineno"> 8144</span><span class="comment">//</span></div>
<div class="line"><a id="l08145" name="l08145"></a><span class="lineno"> 8145</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08146" name="l08146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18db725396c95c797d4d78d937709671"> 8146</a></span><span class="preprocessor">#define USB_RXHUBPORT5_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08147" name="l08147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c1903b900c10ef6cdc64f5e4db28b65"> 8147</a></span><span class="preprocessor">#define USB_RXHUBPORT5_PORT_S   0</span></div>
<div class="line"><a id="l08148" name="l08148"></a><span class="lineno"> 8148</span> </div>
<div class="line"><a id="l08149" name="l08149"></a><span class="lineno"> 8149</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08150" name="l08150"></a><span class="lineno"> 8150</span><span class="comment">//</span></div>
<div class="line"><a id="l08151" name="l08151"></a><span class="lineno"> 8151</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR6</span></div>
<div class="line"><a id="l08152" name="l08152"></a><span class="lineno"> 8152</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08153" name="l08153"></a><span class="lineno"> 8153</span><span class="comment">//</span></div>
<div class="line"><a id="l08154" name="l08154"></a><span class="lineno"> 8154</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08155" name="l08155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa981eaee0777532f8f310a4f752309ef"> 8155</a></span><span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08156" name="l08156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49a0dfb10b5f0a62a08ca38f69a4d3c8"> 8156</a></span><span class="preprocessor">#define USB_TXFUNCADDR6_ADDR_S  0</span></div>
<div class="line"><a id="l08157" name="l08157"></a><span class="lineno"> 8157</span> </div>
<div class="line"><a id="l08158" name="l08158"></a><span class="lineno"> 8158</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08159" name="l08159"></a><span class="lineno"> 8159</span><span class="comment">//</span></div>
<div class="line"><a id="l08160" name="l08160"></a><span class="lineno"> 8160</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR6</span></div>
<div class="line"><a id="l08161" name="l08161"></a><span class="lineno"> 8161</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08162" name="l08162"></a><span class="lineno"> 8162</span><span class="comment">//</span></div>
<div class="line"><a id="l08163" name="l08163"></a><span class="lineno"> 8163</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08164" name="l08164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c66629ec2f370d8a8fcdf03a84ba1dc"> 8164</a></span><span class="preprocessor">#define USB_TXHUBADDR6_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08165" name="l08165"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6f434bd7a7450534b0d1f9d476970cd"> 8165</a></span><span class="preprocessor">#define USB_TXHUBADDR6_ADDR_S   0</span></div>
<div class="line"><a id="l08166" name="l08166"></a><span class="lineno"> 8166</span> </div>
<div class="line"><a id="l08167" name="l08167"></a><span class="lineno"> 8167</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08168" name="l08168"></a><span class="lineno"> 8168</span><span class="comment">//</span></div>
<div class="line"><a id="l08169" name="l08169"></a><span class="lineno"> 8169</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT6</span></div>
<div class="line"><a id="l08170" name="l08170"></a><span class="lineno"> 8170</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08171" name="l08171"></a><span class="lineno"> 8171</span><span class="comment">//</span></div>
<div class="line"><a id="l08172" name="l08172"></a><span class="lineno"> 8172</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08173" name="l08173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3175d6e793088b14c89c46f10576d9a6"> 8173</a></span><span class="preprocessor">#define USB_TXHUBPORT6_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08174" name="l08174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42a95d67e8581f0bc86978a59f25c1ec"> 8174</a></span><span class="preprocessor">#define USB_TXHUBPORT6_PORT_S   0</span></div>
<div class="line"><a id="l08175" name="l08175"></a><span class="lineno"> 8175</span> </div>
<div class="line"><a id="l08176" name="l08176"></a><span class="lineno"> 8176</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08177" name="l08177"></a><span class="lineno"> 8177</span><span class="comment">//</span></div>
<div class="line"><a id="l08178" name="l08178"></a><span class="lineno"> 8178</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR6</span></div>
<div class="line"><a id="l08179" name="l08179"></a><span class="lineno"> 8179</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08180" name="l08180"></a><span class="lineno"> 8180</span><span class="comment">//</span></div>
<div class="line"><a id="l08181" name="l08181"></a><span class="lineno"> 8181</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08182" name="l08182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dda1702bca14f2ed831e9136253447d"> 8182</a></span><span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08183" name="l08183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a707003022c35cd726d7510c5fe3d25a1"> 8183</a></span><span class="preprocessor">#define USB_RXFUNCADDR6_ADDR_S  0</span></div>
<div class="line"><a id="l08184" name="l08184"></a><span class="lineno"> 8184</span> </div>
<div class="line"><a id="l08185" name="l08185"></a><span class="lineno"> 8185</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08186" name="l08186"></a><span class="lineno"> 8186</span><span class="comment">//</span></div>
<div class="line"><a id="l08187" name="l08187"></a><span class="lineno"> 8187</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR6</span></div>
<div class="line"><a id="l08188" name="l08188"></a><span class="lineno"> 8188</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08189" name="l08189"></a><span class="lineno"> 8189</span><span class="comment">//</span></div>
<div class="line"><a id="l08190" name="l08190"></a><span class="lineno"> 8190</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08191" name="l08191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fb2e3cc1db26ffa1a8b113f1929df91"> 8191</a></span><span class="preprocessor">#define USB_RXHUBADDR6_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08192" name="l08192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a331bdde07e00b1b1549ce85ea63fc2f0"> 8192</a></span><span class="preprocessor">#define USB_RXHUBADDR6_ADDR_S   0</span></div>
<div class="line"><a id="l08193" name="l08193"></a><span class="lineno"> 8193</span> </div>
<div class="line"><a id="l08194" name="l08194"></a><span class="lineno"> 8194</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08195" name="l08195"></a><span class="lineno"> 8195</span><span class="comment">//</span></div>
<div class="line"><a id="l08196" name="l08196"></a><span class="lineno"> 8196</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT6</span></div>
<div class="line"><a id="l08197" name="l08197"></a><span class="lineno"> 8197</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08198" name="l08198"></a><span class="lineno"> 8198</span><span class="comment">//</span></div>
<div class="line"><a id="l08199" name="l08199"></a><span class="lineno"> 8199</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08200" name="l08200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab580d4f8c21b70da27a74042c05eb0b2"> 8200</a></span><span class="preprocessor">#define USB_RXHUBPORT6_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08201" name="l08201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d5d67bb9881fb36c9fe9cdc124edb11"> 8201</a></span><span class="preprocessor">#define USB_RXHUBPORT6_PORT_S   0</span></div>
<div class="line"><a id="l08202" name="l08202"></a><span class="lineno"> 8202</span> </div>
<div class="line"><a id="l08203" name="l08203"></a><span class="lineno"> 8203</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08204" name="l08204"></a><span class="lineno"> 8204</span><span class="comment">//</span></div>
<div class="line"><a id="l08205" name="l08205"></a><span class="lineno"> 8205</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXFUNCADDR7</span></div>
<div class="line"><a id="l08206" name="l08206"></a><span class="lineno"> 8206</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08207" name="l08207"></a><span class="lineno"> 8207</span><span class="comment">//</span></div>
<div class="line"><a id="l08208" name="l08208"></a><span class="lineno"> 8208</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08209" name="l08209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2dcee9407465d9eaa10f7c16564fbfd"> 8209</a></span><span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08210" name="l08210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04e0d30b0506b40025910686f0fda4b6"> 8210</a></span><span class="preprocessor">#define USB_TXFUNCADDR7_ADDR_S  0</span></div>
<div class="line"><a id="l08211" name="l08211"></a><span class="lineno"> 8211</span> </div>
<div class="line"><a id="l08212" name="l08212"></a><span class="lineno"> 8212</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08213" name="l08213"></a><span class="lineno"> 8213</span><span class="comment">//</span></div>
<div class="line"><a id="l08214" name="l08214"></a><span class="lineno"> 8214</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBADDR7</span></div>
<div class="line"><a id="l08215" name="l08215"></a><span class="lineno"> 8215</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08216" name="l08216"></a><span class="lineno"> 8216</span><span class="comment">//</span></div>
<div class="line"><a id="l08217" name="l08217"></a><span class="lineno"> 8217</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08218" name="l08218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33853f01d75ae9ddcb277e43ad1b6388"> 8218</a></span><span class="preprocessor">#define USB_TXHUBADDR7_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08219" name="l08219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31573436d56f332334e4c814974233ac"> 8219</a></span><span class="preprocessor">#define USB_TXHUBADDR7_ADDR_S   0</span></div>
<div class="line"><a id="l08220" name="l08220"></a><span class="lineno"> 8220</span> </div>
<div class="line"><a id="l08221" name="l08221"></a><span class="lineno"> 8221</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08222" name="l08222"></a><span class="lineno"> 8222</span><span class="comment">//</span></div>
<div class="line"><a id="l08223" name="l08223"></a><span class="lineno"> 8223</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXHUBPORT7</span></div>
<div class="line"><a id="l08224" name="l08224"></a><span class="lineno"> 8224</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08225" name="l08225"></a><span class="lineno"> 8225</span><span class="comment">//</span></div>
<div class="line"><a id="l08226" name="l08226"></a><span class="lineno"> 8226</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08227" name="l08227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2fcfe3283e0a70bf27aec03e5333ea8"> 8227</a></span><span class="preprocessor">#define USB_TXHUBPORT7_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08228" name="l08228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad07cfdb843e1702c75d7ce3f0d517911"> 8228</a></span><span class="preprocessor">#define USB_TXHUBPORT7_PORT_S   0</span></div>
<div class="line"><a id="l08229" name="l08229"></a><span class="lineno"> 8229</span> </div>
<div class="line"><a id="l08230" name="l08230"></a><span class="lineno"> 8230</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08231" name="l08231"></a><span class="lineno"> 8231</span><span class="comment">//</span></div>
<div class="line"><a id="l08232" name="l08232"></a><span class="lineno"> 8232</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXFUNCADDR7</span></div>
<div class="line"><a id="l08233" name="l08233"></a><span class="lineno"> 8233</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08234" name="l08234"></a><span class="lineno"> 8234</span><span class="comment">//</span></div>
<div class="line"><a id="l08235" name="l08235"></a><span class="lineno"> 8235</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08236" name="l08236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0252e4040f747f496e67760239ba9534"> 8236</a></span><span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_M  0x0000007F  </span><span class="comment">// Device Address</span></div>
<div class="line"><a id="l08237" name="l08237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab74a07fdf1f4f20b9e929d494157d325"> 8237</a></span><span class="preprocessor">#define USB_RXFUNCADDR7_ADDR_S  0</span></div>
<div class="line"><a id="l08238" name="l08238"></a><span class="lineno"> 8238</span> </div>
<div class="line"><a id="l08239" name="l08239"></a><span class="lineno"> 8239</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08240" name="l08240"></a><span class="lineno"> 8240</span><span class="comment">//</span></div>
<div class="line"><a id="l08241" name="l08241"></a><span class="lineno"> 8241</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBADDR7</span></div>
<div class="line"><a id="l08242" name="l08242"></a><span class="lineno"> 8242</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08243" name="l08243"></a><span class="lineno"> 8243</span><span class="comment">//</span></div>
<div class="line"><a id="l08244" name="l08244"></a><span class="lineno"> 8244</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08245" name="l08245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef7f89f7262a2aeec4ea4fc14318571f"> 8245</a></span><span class="preprocessor">#define USB_RXHUBADDR7_ADDR_M   0x0000007F  </span><span class="comment">// Hub Address</span></div>
<div class="line"><a id="l08246" name="l08246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada06d3388339f89f9b563516d697ec31"> 8246</a></span><span class="preprocessor">#define USB_RXHUBADDR7_ADDR_S   0</span></div>
<div class="line"><a id="l08247" name="l08247"></a><span class="lineno"> 8247</span> </div>
<div class="line"><a id="l08248" name="l08248"></a><span class="lineno"> 8248</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08249" name="l08249"></a><span class="lineno"> 8249</span><span class="comment">//</span></div>
<div class="line"><a id="l08250" name="l08250"></a><span class="lineno"> 8250</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXHUBPORT7</span></div>
<div class="line"><a id="l08251" name="l08251"></a><span class="lineno"> 8251</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08252" name="l08252"></a><span class="lineno"> 8252</span><span class="comment">//</span></div>
<div class="line"><a id="l08253" name="l08253"></a><span class="lineno"> 8253</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08254" name="l08254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9e4f4ca4ba37b63c9d93e927bd58282"> 8254</a></span><span class="preprocessor">#define USB_RXHUBPORT7_PORT_M   0x0000007F  </span><span class="comment">// Hub Port</span></div>
<div class="line"><a id="l08255" name="l08255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a306b9b1f2a545cf7ceaff4ea2bbd13db"> 8255</a></span><span class="preprocessor">#define USB_RXHUBPORT7_PORT_S   0</span></div>
<div class="line"><a id="l08256" name="l08256"></a><span class="lineno"> 8256</span> </div>
<div class="line"><a id="l08257" name="l08257"></a><span class="lineno"> 8257</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08258" name="l08258"></a><span class="lineno"> 8258</span><span class="comment">//</span></div>
<div class="line"><a id="l08259" name="l08259"></a><span class="lineno"> 8259</span><span class="comment">// The following are defines for the bit fields in the USB_O_CSRL0 register.</span></div>
<div class="line"><a id="l08260" name="l08260"></a><span class="lineno"> 8260</span><span class="comment">//</span></div>
<div class="line"><a id="l08261" name="l08261"></a><span class="lineno"> 8261</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08262" name="l08262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6e4cbd295f2d748f9c76617bfdcef01"> 8262</a></span><span class="preprocessor">#define USB_CSRL0_NAKTO         0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08263" name="l08263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af99ad022830386b6eeec1668cf509228"> 8263</a></span><span class="preprocessor">#define USB_CSRL0_SETENDC       0x00000080  </span><span class="comment">// Setup End Clear</span></div>
<div class="line"><a id="l08264" name="l08264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bb1082edc6cc4924ee478cfaa4a020f"> 8264</a></span><span class="preprocessor">#define USB_CSRL0_STATUS        0x00000040  </span><span class="comment">// STATUS Packet</span></div>
<div class="line"><a id="l08265" name="l08265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48e2f3edca2d034139b6ee968e041d34"> 8265</a></span><span class="preprocessor">#define USB_CSRL0_RXRDYC        0x00000040  </span><span class="comment">// RXRDY Clear</span></div>
<div class="line"><a id="l08266" name="l08266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7141119d1f34061a07538d8cec93b05e"> 8266</a></span><span class="preprocessor">#define USB_CSRL0_REQPKT        0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08267" name="l08267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab41d8813224b450b8d5fb8602d7f8362"> 8267</a></span><span class="preprocessor">#define USB_CSRL0_STALL         0x00000020  </span><span class="comment">// Send Stall</span></div>
<div class="line"><a id="l08268" name="l08268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab649bf662d9310d93032aadde771d022"> 8268</a></span><span class="preprocessor">#define USB_CSRL0_SETEND        0x00000010  </span><span class="comment">// Setup End</span></div>
<div class="line"><a id="l08269" name="l08269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14ed6e28c632d3636f46fe0abef2792c"> 8269</a></span><span class="preprocessor">#define USB_CSRL0_ERROR         0x00000010  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08270" name="l08270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d0b019991becfdfb91fe4227daad63e"> 8270</a></span><span class="preprocessor">#define USB_CSRL0_DATAEND       0x00000008  </span><span class="comment">// Data End</span></div>
<div class="line"><a id="l08271" name="l08271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac4f2f072b5b3030345398634fe919b4"> 8271</a></span><span class="preprocessor">#define USB_CSRL0_SETUP         0x00000008  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08272" name="l08272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0f1b7e9ac27a773a386af520e89980d"> 8272</a></span><span class="preprocessor">#define USB_CSRL0_STALLED       0x00000004  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08273" name="l08273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66cb7a914c02dce1716cb0b6669da104"> 8273</a></span><span class="preprocessor">#define USB_CSRL0_TXRDY         0x00000002  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08274" name="l08274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa46f20c660cc47f9b3d8f9feace51914"> 8274</a></span><span class="preprocessor">#define USB_CSRL0_RXRDY         0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08275" name="l08275"></a><span class="lineno"> 8275</span> </div>
<div class="line"><a id="l08276" name="l08276"></a><span class="lineno"> 8276</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08277" name="l08277"></a><span class="lineno"> 8277</span><span class="comment">//</span></div>
<div class="line"><a id="l08278" name="l08278"></a><span class="lineno"> 8278</span><span class="comment">// The following are defines for the bit fields in the USB_O_CSRH0 register.</span></div>
<div class="line"><a id="l08279" name="l08279"></a><span class="lineno"> 8279</span><span class="comment">//</span></div>
<div class="line"><a id="l08280" name="l08280"></a><span class="lineno"> 8280</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08281" name="l08281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedeb8cce253a583a48d0e59283d2767b"> 8281</a></span><span class="preprocessor">#define USB_CSRH0_DISPING       0x00000008  </span><span class="comment">// PING Disable</span></div>
<div class="line"><a id="l08282" name="l08282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3dfeb869eb77d4235fa81f14e16dcb4f"> 8282</a></span><span class="preprocessor">#define USB_CSRH0_DTWE          0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08283" name="l08283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53d350895f5d8cf5e6010bdf8c105bb4"> 8283</a></span><span class="preprocessor">#define USB_CSRH0_DT            0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08284" name="l08284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6749e9d7f8d7b2afaa90cd3fa1e50ad"> 8284</a></span><span class="preprocessor">#define USB_CSRH0_FLUSH         0x00000001  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08285" name="l08285"></a><span class="lineno"> 8285</span> </div>
<div class="line"><a id="l08286" name="l08286"></a><span class="lineno"> 8286</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08287" name="l08287"></a><span class="lineno"> 8287</span><span class="comment">//</span></div>
<div class="line"><a id="l08288" name="l08288"></a><span class="lineno"> 8288</span><span class="comment">// The following are defines for the bit fields in the USB_O_COUNT0 register.</span></div>
<div class="line"><a id="l08289" name="l08289"></a><span class="lineno"> 8289</span><span class="comment">//</span></div>
<div class="line"><a id="l08290" name="l08290"></a><span class="lineno"> 8290</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08291" name="l08291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a019823dc6547e7cd3b6bcfc62514eb66"> 8291</a></span><span class="preprocessor">#define USB_COUNT0_COUNT_M      0x0000007F  </span><span class="comment">// FIFO Count</span></div>
<div class="line"><a id="l08292" name="l08292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4844910ea560832d9446b63ef6216bbf"> 8292</a></span><span class="preprocessor">#define USB_COUNT0_COUNT_S      0</span></div>
<div class="line"><a id="l08293" name="l08293"></a><span class="lineno"> 8293</span> </div>
<div class="line"><a id="l08294" name="l08294"></a><span class="lineno"> 8294</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08295" name="l08295"></a><span class="lineno"> 8295</span><span class="comment">//</span></div>
<div class="line"><a id="l08296" name="l08296"></a><span class="lineno"> 8296</span><span class="comment">// The following are defines for the bit fields in the USB_O_TYPE0 register.</span></div>
<div class="line"><a id="l08297" name="l08297"></a><span class="lineno"> 8297</span><span class="comment">//</span></div>
<div class="line"><a id="l08298" name="l08298"></a><span class="lineno"> 8298</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08299" name="l08299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe073e205e34b59e75a9b7c09e135afa"> 8299</a></span><span class="preprocessor">#define USB_TYPE0_SPEED_M       0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08300" name="l08300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c332d0768cf2ec5bf7c64ecfa3d72c9"> 8300</a></span><span class="preprocessor">#define USB_TYPE0_SPEED_HIGH    0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08301" name="l08301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad75009234bcb791c90f83a6eba56558e"> 8301</a></span><span class="preprocessor">#define USB_TYPE0_SPEED_FULL    0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08302" name="l08302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c11924120fbb14d0f29521e30c31264"> 8302</a></span><span class="preprocessor">#define USB_TYPE0_SPEED_LOW     0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08303" name="l08303"></a><span class="lineno"> 8303</span> </div>
<div class="line"><a id="l08304" name="l08304"></a><span class="lineno"> 8304</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08305" name="l08305"></a><span class="lineno"> 8305</span><span class="comment">//</span></div>
<div class="line"><a id="l08306" name="l08306"></a><span class="lineno"> 8306</span><span class="comment">// The following are defines for the bit fields in the USB_O_NAKLMT register.</span></div>
<div class="line"><a id="l08307" name="l08307"></a><span class="lineno"> 8307</span><span class="comment">//</span></div>
<div class="line"><a id="l08308" name="l08308"></a><span class="lineno"> 8308</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08309" name="l08309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a097000b667f85af3ca764cf68ab74c38"> 8309</a></span><span class="preprocessor">#define USB_NAKLMT_NAKLMT_M     0x0000001F  </span><span class="comment">// EP0 NAK Limit</span></div>
<div class="line"><a id="l08310" name="l08310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f760e0ab65278180ed9588a4032ca1b"> 8310</a></span><span class="preprocessor">#define USB_NAKLMT_NAKLMT_S     0</span></div>
<div class="line"><a id="l08311" name="l08311"></a><span class="lineno"> 8311</span> </div>
<div class="line"><a id="l08312" name="l08312"></a><span class="lineno"> 8312</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08313" name="l08313"></a><span class="lineno"> 8313</span><span class="comment">//</span></div>
<div class="line"><a id="l08314" name="l08314"></a><span class="lineno"> 8314</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP1 register.</span></div>
<div class="line"><a id="l08315" name="l08315"></a><span class="lineno"> 8315</span><span class="comment">//</span></div>
<div class="line"><a id="l08316" name="l08316"></a><span class="lineno"> 8316</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08317" name="l08317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bd0ee915413be04a5802f9b3993b2be"> 8317</a></span><span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08318" name="l08318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9e275393d1ba8f9b7491f5fe6cc4f66"> 8318</a></span><span class="preprocessor">#define USB_TXMAXP1_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08319" name="l08319"></a><span class="lineno"> 8319</span> </div>
<div class="line"><a id="l08320" name="l08320"></a><span class="lineno"> 8320</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08321" name="l08321"></a><span class="lineno"> 8321</span><span class="comment">//</span></div>
<div class="line"><a id="l08322" name="l08322"></a><span class="lineno"> 8322</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL1 register.</span></div>
<div class="line"><a id="l08323" name="l08323"></a><span class="lineno"> 8323</span><span class="comment">//</span></div>
<div class="line"><a id="l08324" name="l08324"></a><span class="lineno"> 8324</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08325" name="l08325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1eb02a4a69f990561895180410a05850"> 8325</a></span><span class="preprocessor">#define USB_TXCSRL1_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08326" name="l08326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70a1b1e35e89f7ef19cf13df87a011bf"> 8326</a></span><span class="preprocessor">#define USB_TXCSRL1_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08327" name="l08327"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1386169b6005024ea7ce15648f253839"> 8327</a></span><span class="preprocessor">#define USB_TXCSRL1_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08328" name="l08328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37d6d15e1848c4aef25049a3dc9e09d2"> 8328</a></span><span class="preprocessor">#define USB_TXCSRL1_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08329" name="l08329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a922b8123580cfe778f8e1fde6cf2b223"> 8329</a></span><span class="preprocessor">#define USB_TXCSRL1_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08330" name="l08330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3bfc1bfbaa15f17d9f658de533fd33e3"> 8330</a></span><span class="preprocessor">#define USB_TXCSRL1_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08331" name="l08331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45a4bb9491e8452fb8496d218e9fc86f"> 8331</a></span><span class="preprocessor">#define USB_TXCSRL1_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08332" name="l08332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69c08bcec8b5d8321a78c56a4a4d5eca"> 8332</a></span><span class="preprocessor">#define USB_TXCSRL1_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l08333" name="l08333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89dcaee968ea2111b4e70a56789e59a5"> 8333</a></span><span class="preprocessor">#define USB_TXCSRL1_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l08334" name="l08334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dee22637008a182c7e810ea6ad2615c"> 8334</a></span><span class="preprocessor">#define USB_TXCSRL1_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08335" name="l08335"></a><span class="lineno"> 8335</span> </div>
<div class="line"><a id="l08336" name="l08336"></a><span class="lineno"> 8336</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08337" name="l08337"></a><span class="lineno"> 8337</span><span class="comment">//</span></div>
<div class="line"><a id="l08338" name="l08338"></a><span class="lineno"> 8338</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH1 register.</span></div>
<div class="line"><a id="l08339" name="l08339"></a><span class="lineno"> 8339</span><span class="comment">//</span></div>
<div class="line"><a id="l08340" name="l08340"></a><span class="lineno"> 8340</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08341" name="l08341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a74dc0cf7f4010a9562834742a12569"> 8341</a></span><span class="preprocessor">#define USB_TXCSRH1_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l08342" name="l08342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7f88966e1ed96f9874b97457f8e3aa9"> 8342</a></span><span class="preprocessor">#define USB_TXCSRH1_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08343" name="l08343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee023e9f4d503121558b8d0c83ec60a7"> 8343</a></span><span class="preprocessor">#define USB_TXCSRH1_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l08344" name="l08344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70a09d67fe2b11247e013449470a04d0"> 8344</a></span><span class="preprocessor">#define USB_TXCSRH1_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08345" name="l08345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a327d2a9a741c4a3eaa465adb254d1d9d"> 8345</a></span><span class="preprocessor">#define USB_TXCSRH1_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l08346" name="l08346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd420b366edbcda207b59235e060eea6"> 8346</a></span><span class="preprocessor">#define USB_TXCSRH1_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08347" name="l08347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11b3d8939e767c6f6a67facfae442c13"> 8347</a></span><span class="preprocessor">#define USB_TXCSRH1_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08348" name="l08348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fd2de9ccb64b357ad1827970dc32779"> 8348</a></span><span class="preprocessor">#define USB_TXCSRH1_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08349" name="l08349"></a><span class="lineno"> 8349</span> </div>
<div class="line"><a id="l08350" name="l08350"></a><span class="lineno"> 8350</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08351" name="l08351"></a><span class="lineno"> 8351</span><span class="comment">//</span></div>
<div class="line"><a id="l08352" name="l08352"></a><span class="lineno"> 8352</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP1 register.</span></div>
<div class="line"><a id="l08353" name="l08353"></a><span class="lineno"> 8353</span><span class="comment">//</span></div>
<div class="line"><a id="l08354" name="l08354"></a><span class="lineno"> 8354</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08355" name="l08355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9911eb6d503705f669fa2873bd31d2b8"> 8355</a></span><span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08356" name="l08356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d8d92045ced93881d6a78cde6cbd92e"> 8356</a></span><span class="preprocessor">#define USB_RXMAXP1_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08357" name="l08357"></a><span class="lineno"> 8357</span> </div>
<div class="line"><a id="l08358" name="l08358"></a><span class="lineno"> 8358</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08359" name="l08359"></a><span class="lineno"> 8359</span><span class="comment">//</span></div>
<div class="line"><a id="l08360" name="l08360"></a><span class="lineno"> 8360</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL1 register.</span></div>
<div class="line"><a id="l08361" name="l08361"></a><span class="lineno"> 8361</span><span class="comment">//</span></div>
<div class="line"><a id="l08362" name="l08362"></a><span class="lineno"> 8362</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08363" name="l08363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee0bc3c1d82b61a1fabab0e5347f052c"> 8363</a></span><span class="preprocessor">#define USB_RXCSRL1_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08364" name="l08364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a538d1dd26c7eb2bc5112ac4e20e8f6d4"> 8364</a></span><span class="preprocessor">#define USB_RXCSRL1_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08365" name="l08365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14d69e7194f31c15b10dfda9c5109b5f"> 8365</a></span><span class="preprocessor">#define USB_RXCSRL1_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08366" name="l08366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0c39bc6e00519be3dae6d53610e5156"> 8366</a></span><span class="preprocessor">#define USB_RXCSRL1_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08367" name="l08367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c358f9fcfc75cff2eebd913bc0d0400"> 8367</a></span><span class="preprocessor">#define USB_RXCSRL1_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08368" name="l08368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98f6c73841da3327e4608d1b8721410c"> 8368</a></span><span class="preprocessor">#define USB_RXCSRL1_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l08369" name="l08369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab67eb32cdcab65ab7cc8071d7c18e239"> 8369</a></span><span class="preprocessor">#define USB_RXCSRL1_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08370" name="l08370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af02f9e268f899559bef1877157f14399"> 8370</a></span><span class="preprocessor">#define USB_RXCSRL1_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l08371" name="l08371"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0c5077b6d874569823bd4f213e91d2b"> 8371</a></span><span class="preprocessor">#define USB_RXCSRL1_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08372" name="l08372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1066bb16f5bcf6f312e499ec48f499a"> 8372</a></span><span class="preprocessor">#define USB_RXCSRL1_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l08373" name="l08373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacc88e8db2bd97c22301ac3544a0d3ce"> 8373</a></span><span class="preprocessor">#define USB_RXCSRL1_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08374" name="l08374"></a><span class="lineno"> 8374</span> </div>
<div class="line"><a id="l08375" name="l08375"></a><span class="lineno"> 8375</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08376" name="l08376"></a><span class="lineno"> 8376</span><span class="comment">//</span></div>
<div class="line"><a id="l08377" name="l08377"></a><span class="lineno"> 8377</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH1 register.</span></div>
<div class="line"><a id="l08378" name="l08378"></a><span class="lineno"> 8378</span><span class="comment">//</span></div>
<div class="line"><a id="l08379" name="l08379"></a><span class="lineno"> 8379</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08380" name="l08380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f19fc8cbdc83cd742276b0787c0705f"> 8380</a></span><span class="preprocessor">#define USB_RXCSRH1_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l08381" name="l08381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace44928f33d51fdb2ea895982f810c9d"> 8381</a></span><span class="preprocessor">#define USB_RXCSRH1_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l08382" name="l08382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a423af9f584de17f1261b1736e3e0b98b"> 8382</a></span><span class="preprocessor">#define USB_RXCSRH1_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08383" name="l08383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77d6133e3e9658960e4bf88ea5e98219"> 8383</a></span><span class="preprocessor">#define USB_RXCSRH1_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08384" name="l08384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c83ed4e64462e78c83dd403118c842d"> 8384</a></span><span class="preprocessor">#define USB_RXCSRH1_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l08385" name="l08385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1efc3cb99e794a31de2439d5f5e71241"> 8385</a></span><span class="preprocessor">#define USB_RXCSRH1_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l08386" name="l08386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a765b6bd345468708035e8c6d4efd8a29"> 8386</a></span><span class="preprocessor">#define USB_RXCSRH1_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08387" name="l08387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49a0a2b8744213d777d676496c862838"> 8387</a></span><span class="preprocessor">#define USB_RXCSRH1_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08388" name="l08388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5955eb93ff853fd246ec9eabd08ec50e"> 8388</a></span><span class="preprocessor">#define USB_RXCSRH1_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08389" name="l08389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2950325176940cefe5b290968860ad6"> 8389</a></span><span class="preprocessor">#define USB_RXCSRH1_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l08390" name="l08390"></a><span class="lineno"> 8390</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l08391" name="l08391"></a><span class="lineno"> 8391</span> </div>
<div class="line"><a id="l08392" name="l08392"></a><span class="lineno"> 8392</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08393" name="l08393"></a><span class="lineno"> 8393</span><span class="comment">//</span></div>
<div class="line"><a id="l08394" name="l08394"></a><span class="lineno"> 8394</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT1 register.</span></div>
<div class="line"><a id="l08395" name="l08395"></a><span class="lineno"> 8395</span><span class="comment">//</span></div>
<div class="line"><a id="l08396" name="l08396"></a><span class="lineno"> 8396</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08397" name="l08397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d3c91f419565912ed353a989afad29a"> 8397</a></span><span class="preprocessor">#define USB_RXCOUNT1_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l08398" name="l08398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea3e8b868eee3f9eb9036275ae1b4215"> 8398</a></span><span class="preprocessor">#define USB_RXCOUNT1_COUNT_S    0</span></div>
<div class="line"><a id="l08399" name="l08399"></a><span class="lineno"> 8399</span> </div>
<div class="line"><a id="l08400" name="l08400"></a><span class="lineno"> 8400</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08401" name="l08401"></a><span class="lineno"> 8401</span><span class="comment">//</span></div>
<div class="line"><a id="l08402" name="l08402"></a><span class="lineno"> 8402</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE1 register.</span></div>
<div class="line"><a id="l08403" name="l08403"></a><span class="lineno"> 8403</span><span class="comment">//</span></div>
<div class="line"><a id="l08404" name="l08404"></a><span class="lineno"> 8404</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08405" name="l08405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9122ae4476961b89262804328282d1ab"> 8405</a></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08406" name="l08406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08c18383082e22b75d15bc204a6a2635"> 8406</a></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08407" name="l08407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c9620c5171f279a788a4788d3073b90"> 8407</a></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08408" name="l08408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25e094c993b8e4befbe82517aff7e0c4"> 8408</a></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08409" name="l08409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2e80f243222c9910924df86682a3862"> 8409</a></span><span class="preprocessor">#define USB_TXTYPE1_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08410" name="l08410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90b371285bb1b54084c60e1e1e42aa1d"> 8410</a></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08411" name="l08411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9f06160100f5ea8021367a7998c421d"> 8411</a></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08412" name="l08412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69bcc8c2b04150394222d31e20a332b4"> 8412</a></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08413" name="l08413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28d9e128ba6150fa5285efb9e56c36bc"> 8413</a></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08414" name="l08414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29c6b2764df8d6c668f65159ffb4fb31"> 8414</a></span><span class="preprocessor">#define USB_TXTYPE1_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08415" name="l08415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3b5d9ed461a4e5e9f77c99efa77ad0e"> 8415</a></span><span class="preprocessor">#define USB_TXTYPE1_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08416" name="l08416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3079ef007e45246128c5326e483f03b6"> 8416</a></span><span class="preprocessor">#define USB_TXTYPE1_TEP_S       0</span></div>
<div class="line"><a id="l08417" name="l08417"></a><span class="lineno"> 8417</span> </div>
<div class="line"><a id="l08418" name="l08418"></a><span class="lineno"> 8418</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08419" name="l08419"></a><span class="lineno"> 8419</span><span class="comment">//</span></div>
<div class="line"><a id="l08420" name="l08420"></a><span class="lineno"> 8420</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL1</span></div>
<div class="line"><a id="l08421" name="l08421"></a><span class="lineno"> 8421</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08422" name="l08422"></a><span class="lineno"> 8422</span><span class="comment">//</span></div>
<div class="line"><a id="l08423" name="l08423"></a><span class="lineno"> 8423</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08424" name="l08424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5124353a90d75516ac0c95865aeeff1b"> 8424</a></span><span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08425" name="l08425"></a><span class="lineno"> 8425</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08426" name="l08426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83bbece7980ab3fbd3d9351a642348ec"> 8426</a></span><span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08427" name="l08427"></a><span class="lineno"> 8427</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l08428" name="l08428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb58b31a469764612ca27134ec0a0b0e"> 8428</a></span><span class="preprocessor">#define USB_TXINTERVAL1_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08429" name="l08429"></a><span class="lineno"> 8429</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08430" name="l08430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84691bf15e256c5713054cabefd80dfc"> 8430</a></span><span class="preprocessor">#define USB_TXINTERVAL1_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08431" name="l08431"></a><span class="lineno"> 8431</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08432" name="l08432"></a><span class="lineno"> 8432</span> </div>
<div class="line"><a id="l08433" name="l08433"></a><span class="lineno"> 8433</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08434" name="l08434"></a><span class="lineno"> 8434</span><span class="comment">//</span></div>
<div class="line"><a id="l08435" name="l08435"></a><span class="lineno"> 8435</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE1 register.</span></div>
<div class="line"><a id="l08436" name="l08436"></a><span class="lineno"> 8436</span><span class="comment">//</span></div>
<div class="line"><a id="l08437" name="l08437"></a><span class="lineno"> 8437</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08438" name="l08438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3668954cf466d7d006d588fe6d106b4e"> 8438</a></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08439" name="l08439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee19711a4e277032a68100f01dc77f83"> 8439</a></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08440" name="l08440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a632880f703d932766c7a86800c3e8781"> 8440</a></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08441" name="l08441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9836b813511c6f286cda4578f35c872d"> 8441</a></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08442" name="l08442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeea2a9c22698b91134d3f92c8891c88e"> 8442</a></span><span class="preprocessor">#define USB_RXTYPE1_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08443" name="l08443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a45924a570ad5ef1b6b847895029d48"> 8443</a></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08444" name="l08444"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a497038e301ac2d74650d7627b692a962"> 8444</a></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08445" name="l08445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a732fc5ebd87fa14eb2a232b3073646a1"> 8445</a></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08446" name="l08446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17a29f3bff6b679c1b108df9c3ddbada"> 8446</a></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08447" name="l08447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d374e4ec8fc89d4e89e56129d5622ad"> 8447</a></span><span class="preprocessor">#define USB_RXTYPE1_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08448" name="l08448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1769028d9bf4540455b39ce4ef6f11bf"> 8448</a></span><span class="preprocessor">#define USB_RXTYPE1_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08449" name="l08449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0401e0bd17148b383a471e6d55d1ac0"> 8449</a></span><span class="preprocessor">#define USB_RXTYPE1_TEP_S       0</span></div>
<div class="line"><a id="l08450" name="l08450"></a><span class="lineno"> 8450</span> </div>
<div class="line"><a id="l08451" name="l08451"></a><span class="lineno"> 8451</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08452" name="l08452"></a><span class="lineno"> 8452</span><span class="comment">//</span></div>
<div class="line"><a id="l08453" name="l08453"></a><span class="lineno"> 8453</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL1</span></div>
<div class="line"><a id="l08454" name="l08454"></a><span class="lineno"> 8454</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08455" name="l08455"></a><span class="lineno"> 8455</span><span class="comment">//</span></div>
<div class="line"><a id="l08456" name="l08456"></a><span class="lineno"> 8456</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08457" name="l08457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b5bc7292e21966b83b571687c98c4bf"> 8457</a></span><span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08458" name="l08458"></a><span class="lineno"> 8458</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l08459" name="l08459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac536a77c2d2742e5172a87042ee061ba"> 8459</a></span><span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08460" name="l08460"></a><span class="lineno"> 8460</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08461" name="l08461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44505464e13d97b22a380593b7c82c16"> 8461</a></span><span class="preprocessor">#define USB_RXINTERVAL1_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08462" name="l08462"></a><span class="lineno"> 8462</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08463" name="l08463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af27ce9c480a35b2008dff0daf6243f6e"> 8463</a></span><span class="preprocessor">#define USB_RXINTERVAL1_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08464" name="l08464"></a><span class="lineno"> 8464</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08465" name="l08465"></a><span class="lineno"> 8465</span> </div>
<div class="line"><a id="l08466" name="l08466"></a><span class="lineno"> 8466</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08467" name="l08467"></a><span class="lineno"> 8467</span><span class="comment">//</span></div>
<div class="line"><a id="l08468" name="l08468"></a><span class="lineno"> 8468</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP2 register.</span></div>
<div class="line"><a id="l08469" name="l08469"></a><span class="lineno"> 8469</span><span class="comment">//</span></div>
<div class="line"><a id="l08470" name="l08470"></a><span class="lineno"> 8470</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08471" name="l08471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a619a98a723a5efc593b0f40979b420ea"> 8471</a></span><span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08472" name="l08472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdca331cf7298f85ef2cb16398da14a4"> 8472</a></span><span class="preprocessor">#define USB_TXMAXP2_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08473" name="l08473"></a><span class="lineno"> 8473</span> </div>
<div class="line"><a id="l08474" name="l08474"></a><span class="lineno"> 8474</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08475" name="l08475"></a><span class="lineno"> 8475</span><span class="comment">//</span></div>
<div class="line"><a id="l08476" name="l08476"></a><span class="lineno"> 8476</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL2 register.</span></div>
<div class="line"><a id="l08477" name="l08477"></a><span class="lineno"> 8477</span><span class="comment">//</span></div>
<div class="line"><a id="l08478" name="l08478"></a><span class="lineno"> 8478</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08479" name="l08479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9534bbc6dfcc2b30af9281e23c2edeb"> 8479</a></span><span class="preprocessor">#define USB_TXCSRL2_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08480" name="l08480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af824bddd585714b1f26d96748f55b9fd"> 8480</a></span><span class="preprocessor">#define USB_TXCSRL2_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08481" name="l08481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69dddabac2740ca01b0adbc51e7ec14a"> 8481</a></span><span class="preprocessor">#define USB_TXCSRL2_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08482" name="l08482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaea8afd19b2d5183e7b2cd6d47fd8cf"> 8482</a></span><span class="preprocessor">#define USB_TXCSRL2_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08483" name="l08483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc11d4c056ae14107da8aec58be8bda3"> 8483</a></span><span class="preprocessor">#define USB_TXCSRL2_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08484" name="l08484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d7e702175dc200dabec36796bf6d6a1"> 8484</a></span><span class="preprocessor">#define USB_TXCSRL2_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08485" name="l08485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a278b14ece0c5366294b32e0c409acb13"> 8485</a></span><span class="preprocessor">#define USB_TXCSRL2_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08486" name="l08486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8128074c4e6098749853242c982d5516"> 8486</a></span><span class="preprocessor">#define USB_TXCSRL2_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l08487" name="l08487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa6b340e51d74c467a4efd90492498f0"> 8487</a></span><span class="preprocessor">#define USB_TXCSRL2_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l08488" name="l08488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15ce84b0a5d253c97cb8d4d798f83e86"> 8488</a></span><span class="preprocessor">#define USB_TXCSRL2_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08489" name="l08489"></a><span class="lineno"> 8489</span> </div>
<div class="line"><a id="l08490" name="l08490"></a><span class="lineno"> 8490</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08491" name="l08491"></a><span class="lineno"> 8491</span><span class="comment">//</span></div>
<div class="line"><a id="l08492" name="l08492"></a><span class="lineno"> 8492</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH2 register.</span></div>
<div class="line"><a id="l08493" name="l08493"></a><span class="lineno"> 8493</span><span class="comment">//</span></div>
<div class="line"><a id="l08494" name="l08494"></a><span class="lineno"> 8494</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08495" name="l08495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7469d39777860750bf353105e4f74fcc"> 8495</a></span><span class="preprocessor">#define USB_TXCSRH2_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l08496" name="l08496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57fb0cdf75fa11caee62da0c39de8cbe"> 8496</a></span><span class="preprocessor">#define USB_TXCSRH2_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08497" name="l08497"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9f9f39b50da71ba1af43f3bb8d8019f"> 8497</a></span><span class="preprocessor">#define USB_TXCSRH2_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l08498" name="l08498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7dfbe98b708fc6b1f107bf3a1f667a86"> 8498</a></span><span class="preprocessor">#define USB_TXCSRH2_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08499" name="l08499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a294a42f9f7ac7e355fa673f06e4c9ba5"> 8499</a></span><span class="preprocessor">#define USB_TXCSRH2_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l08500" name="l08500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a741a29bef1d8dfdb34c2ab09af443e81"> 8500</a></span><span class="preprocessor">#define USB_TXCSRH2_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08501" name="l08501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11289aed0709cada758ed178edf48fc1"> 8501</a></span><span class="preprocessor">#define USB_TXCSRH2_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08502" name="l08502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2d178e01f10b4beac48b75da11f3773"> 8502</a></span><span class="preprocessor">#define USB_TXCSRH2_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08503" name="l08503"></a><span class="lineno"> 8503</span> </div>
<div class="line"><a id="l08504" name="l08504"></a><span class="lineno"> 8504</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08505" name="l08505"></a><span class="lineno"> 8505</span><span class="comment">//</span></div>
<div class="line"><a id="l08506" name="l08506"></a><span class="lineno"> 8506</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP2 register.</span></div>
<div class="line"><a id="l08507" name="l08507"></a><span class="lineno"> 8507</span><span class="comment">//</span></div>
<div class="line"><a id="l08508" name="l08508"></a><span class="lineno"> 8508</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08509" name="l08509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2b5d29e9b7bd86f1b18ba013c8713d9"> 8509</a></span><span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08510" name="l08510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95b7c815dd784a8ca4e4b2008fc3731a"> 8510</a></span><span class="preprocessor">#define USB_RXMAXP2_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08511" name="l08511"></a><span class="lineno"> 8511</span> </div>
<div class="line"><a id="l08512" name="l08512"></a><span class="lineno"> 8512</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08513" name="l08513"></a><span class="lineno"> 8513</span><span class="comment">//</span></div>
<div class="line"><a id="l08514" name="l08514"></a><span class="lineno"> 8514</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL2 register.</span></div>
<div class="line"><a id="l08515" name="l08515"></a><span class="lineno"> 8515</span><span class="comment">//</span></div>
<div class="line"><a id="l08516" name="l08516"></a><span class="lineno"> 8516</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08517" name="l08517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc47fe15f447f5a1d626a719a24258cb"> 8517</a></span><span class="preprocessor">#define USB_RXCSRL2_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08518" name="l08518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8866445a7e6fa0f2632c7c34571e23d"> 8518</a></span><span class="preprocessor">#define USB_RXCSRL2_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08519" name="l08519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b3a171225277011e882ced4998b3cb4"> 8519</a></span><span class="preprocessor">#define USB_RXCSRL2_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08520" name="l08520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae14003bd5e2a99043916e8727d51a73e"> 8520</a></span><span class="preprocessor">#define USB_RXCSRL2_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08521" name="l08521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6555300e1c341558119ec90d22e5f25d"> 8521</a></span><span class="preprocessor">#define USB_RXCSRL2_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08522" name="l08522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a374d6f62150fc531697d2e47a2b381de"> 8522</a></span><span class="preprocessor">#define USB_RXCSRL2_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l08523" name="l08523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8a3fb7d9dc6d679bc4ac677910efaa4"> 8523</a></span><span class="preprocessor">#define USB_RXCSRL2_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08524" name="l08524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad55b06f6a0500022e48ea06df70c9e5"> 8524</a></span><span class="preprocessor">#define USB_RXCSRL2_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08525" name="l08525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab90c1d90d2cbf457be961f5b6b9ab664"> 8525</a></span><span class="preprocessor">#define USB_RXCSRL2_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l08526" name="l08526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a268df422245a50733f6923c09ca73f25"> 8526</a></span><span class="preprocessor">#define USB_RXCSRL2_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l08527" name="l08527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c1a7438aea58d412d714451ef944ade"> 8527</a></span><span class="preprocessor">#define USB_RXCSRL2_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08528" name="l08528"></a><span class="lineno"> 8528</span> </div>
<div class="line"><a id="l08529" name="l08529"></a><span class="lineno"> 8529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08530" name="l08530"></a><span class="lineno"> 8530</span><span class="comment">//</span></div>
<div class="line"><a id="l08531" name="l08531"></a><span class="lineno"> 8531</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH2 register.</span></div>
<div class="line"><a id="l08532" name="l08532"></a><span class="lineno"> 8532</span><span class="comment">//</span></div>
<div class="line"><a id="l08533" name="l08533"></a><span class="lineno"> 8533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08534" name="l08534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a970de0d8b451388d78efcd2e7322ca16"> 8534</a></span><span class="preprocessor">#define USB_RXCSRH2_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l08535" name="l08535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a002902bc62fd76460edae7585fc81359"> 8535</a></span><span class="preprocessor">#define USB_RXCSRH2_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l08536" name="l08536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd8502dade45f908cabb55aa0627ef64"> 8536</a></span><span class="preprocessor">#define USB_RXCSRH2_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08537" name="l08537"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2a1b41e564d396a1fc49d469e0393a5"> 8537</a></span><span class="preprocessor">#define USB_RXCSRH2_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08538" name="l08538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab46508c8992051eaacb7ddd066a1f1c7"> 8538</a></span><span class="preprocessor">#define USB_RXCSRH2_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l08539" name="l08539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a546fb267d7b5ac1a1eac0a347a025a"> 8539</a></span><span class="preprocessor">#define USB_RXCSRH2_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l08540" name="l08540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa285117faeeb5d4e438662dcbf525faf"> 8540</a></span><span class="preprocessor">#define USB_RXCSRH2_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08541" name="l08541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a660e4c22eefcb7c9dff3ab69953bba8a"> 8541</a></span><span class="preprocessor">#define USB_RXCSRH2_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08542" name="l08542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a796fe2b846b6cc766d47e92d84d9da53"> 8542</a></span><span class="preprocessor">#define USB_RXCSRH2_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08543" name="l08543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ef7fb57f97ab442c2891f315f5abb34"> 8543</a></span><span class="preprocessor">#define USB_RXCSRH2_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l08544" name="l08544"></a><span class="lineno"> 8544</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l08545" name="l08545"></a><span class="lineno"> 8545</span> </div>
<div class="line"><a id="l08546" name="l08546"></a><span class="lineno"> 8546</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08547" name="l08547"></a><span class="lineno"> 8547</span><span class="comment">//</span></div>
<div class="line"><a id="l08548" name="l08548"></a><span class="lineno"> 8548</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT2 register.</span></div>
<div class="line"><a id="l08549" name="l08549"></a><span class="lineno"> 8549</span><span class="comment">//</span></div>
<div class="line"><a id="l08550" name="l08550"></a><span class="lineno"> 8550</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08551" name="l08551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acdf7de7a4827cab2a3abe5d03fd039a5"> 8551</a></span><span class="preprocessor">#define USB_RXCOUNT2_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l08552" name="l08552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a990e63730ccdef42cee1a90b1f8560ec"> 8552</a></span><span class="preprocessor">#define USB_RXCOUNT2_COUNT_S    0</span></div>
<div class="line"><a id="l08553" name="l08553"></a><span class="lineno"> 8553</span> </div>
<div class="line"><a id="l08554" name="l08554"></a><span class="lineno"> 8554</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08555" name="l08555"></a><span class="lineno"> 8555</span><span class="comment">//</span></div>
<div class="line"><a id="l08556" name="l08556"></a><span class="lineno"> 8556</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE2 register.</span></div>
<div class="line"><a id="l08557" name="l08557"></a><span class="lineno"> 8557</span><span class="comment">//</span></div>
<div class="line"><a id="l08558" name="l08558"></a><span class="lineno"> 8558</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08559" name="l08559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45aeac0b0a482e58e5b52fd81bcd4ced"> 8559</a></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08560" name="l08560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad4d3b8039722dbc6d5d25ef8346bbb4"> 8560</a></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08561" name="l08561"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafc86864e13e2ac6b25434b64da9651a"> 8561</a></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08562" name="l08562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96f49db9e5b117564af5cacd52d971ed"> 8562</a></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08563" name="l08563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a221caeabc41a0b35eddc635ad86e9729"> 8563</a></span><span class="preprocessor">#define USB_TXTYPE2_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08564" name="l08564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9afe7844effe21e26251df8167e16eb7"> 8564</a></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08565" name="l08565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22fa6de3b6e469a3fc953a047f0bbd1b"> 8565</a></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08566" name="l08566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e265e4f89156fcca6274ae1761f45e8"> 8566</a></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08567" name="l08567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd6fa546fb2524d31cedc023a4a7da53"> 8567</a></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08568" name="l08568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34c9bd9e98bbc378fe1bc9abf13716ff"> 8568</a></span><span class="preprocessor">#define USB_TXTYPE2_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08569" name="l08569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d03107e27d2f5bf79bc3cbf8a8e0eca"> 8569</a></span><span class="preprocessor">#define USB_TXTYPE2_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08570" name="l08570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b5064440bf7a1385a19445f94703592"> 8570</a></span><span class="preprocessor">#define USB_TXTYPE2_TEP_S       0</span></div>
<div class="line"><a id="l08571" name="l08571"></a><span class="lineno"> 8571</span> </div>
<div class="line"><a id="l08572" name="l08572"></a><span class="lineno"> 8572</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08573" name="l08573"></a><span class="lineno"> 8573</span><span class="comment">//</span></div>
<div class="line"><a id="l08574" name="l08574"></a><span class="lineno"> 8574</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL2</span></div>
<div class="line"><a id="l08575" name="l08575"></a><span class="lineno"> 8575</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08576" name="l08576"></a><span class="lineno"> 8576</span><span class="comment">//</span></div>
<div class="line"><a id="l08577" name="l08577"></a><span class="lineno"> 8577</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08578" name="l08578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96d8b8d3b691352ef86a13af491e3cbb"> 8578</a></span><span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08579" name="l08579"></a><span class="lineno"> 8579</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l08580" name="l08580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab465391ed4e378d3838b25045abfba08"> 8580</a></span><span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08581" name="l08581"></a><span class="lineno"> 8581</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08582" name="l08582"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aa765094bc039d941cb2f5a451aaf02"> 8582</a></span><span class="preprocessor">#define USB_TXINTERVAL2_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08583" name="l08583"></a><span class="lineno"> 8583</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08584" name="l08584"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5049cfc467e38222a7aa31b43fde2ac6"> 8584</a></span><span class="preprocessor">#define USB_TXINTERVAL2_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08585" name="l08585"></a><span class="lineno"> 8585</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08586" name="l08586"></a><span class="lineno"> 8586</span> </div>
<div class="line"><a id="l08587" name="l08587"></a><span class="lineno"> 8587</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08588" name="l08588"></a><span class="lineno"> 8588</span><span class="comment">//</span></div>
<div class="line"><a id="l08589" name="l08589"></a><span class="lineno"> 8589</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE2 register.</span></div>
<div class="line"><a id="l08590" name="l08590"></a><span class="lineno"> 8590</span><span class="comment">//</span></div>
<div class="line"><a id="l08591" name="l08591"></a><span class="lineno"> 8591</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08592" name="l08592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5747e4e8aaf537e4a32ddbd3f049f533"> 8592</a></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08593" name="l08593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6eb4d94ae5878583f8be841adb613f7"> 8593</a></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08594" name="l08594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa169d19605796184469bc615db1d40e9"> 8594</a></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08595" name="l08595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a241ea6da55c634ecf58d87c08428c0eb"> 8595</a></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08596" name="l08596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf6bb8cab510a2a99f908dd8c3d3f628"> 8596</a></span><span class="preprocessor">#define USB_RXTYPE2_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08597" name="l08597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea79504934fb5eb464e81edd51bc466d"> 8597</a></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08598" name="l08598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad31ad33478ea9272274421d880059bdb"> 8598</a></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08599" name="l08599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad03882fa3844e2711c0506cc07a095cb"> 8599</a></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08600" name="l08600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a980cb935288b4256a58924fa0e4a9d3d"> 8600</a></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08601" name="l08601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae99d6207dc0d05c8ca89c65c58ac6f4c"> 8601</a></span><span class="preprocessor">#define USB_RXTYPE2_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08602" name="l08602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0e4af5e9d9cacbf9a74dd2d12e19231"> 8602</a></span><span class="preprocessor">#define USB_RXTYPE2_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08603" name="l08603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a087d44dbdb4c581f26afa9bed7efd268"> 8603</a></span><span class="preprocessor">#define USB_RXTYPE2_TEP_S       0</span></div>
<div class="line"><a id="l08604" name="l08604"></a><span class="lineno"> 8604</span> </div>
<div class="line"><a id="l08605" name="l08605"></a><span class="lineno"> 8605</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08606" name="l08606"></a><span class="lineno"> 8606</span><span class="comment">//</span></div>
<div class="line"><a id="l08607" name="l08607"></a><span class="lineno"> 8607</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL2</span></div>
<div class="line"><a id="l08608" name="l08608"></a><span class="lineno"> 8608</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08609" name="l08609"></a><span class="lineno"> 8609</span><span class="comment">//</span></div>
<div class="line"><a id="l08610" name="l08610"></a><span class="lineno"> 8610</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08611" name="l08611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaee1a9a074dae23f79a2ca468f17555"> 8611</a></span><span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08612" name="l08612"></a><span class="lineno"> 8612</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l08613" name="l08613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1cc9dfdb9cb4b9f56700cb437592dce"> 8613</a></span><span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08614" name="l08614"></a><span class="lineno"> 8614</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08615" name="l08615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ff6a0610b4a8369d3370e48c2368cd2"> 8615</a></span><span class="preprocessor">#define USB_RXINTERVAL2_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08616" name="l08616"></a><span class="lineno"> 8616</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08617" name="l08617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acec06dc66f442e66ca12e73d3e10e28f"> 8617</a></span><span class="preprocessor">#define USB_RXINTERVAL2_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08618" name="l08618"></a><span class="lineno"> 8618</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08619" name="l08619"></a><span class="lineno"> 8619</span> </div>
<div class="line"><a id="l08620" name="l08620"></a><span class="lineno"> 8620</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08621" name="l08621"></a><span class="lineno"> 8621</span><span class="comment">//</span></div>
<div class="line"><a id="l08622" name="l08622"></a><span class="lineno"> 8622</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP3 register.</span></div>
<div class="line"><a id="l08623" name="l08623"></a><span class="lineno"> 8623</span><span class="comment">//</span></div>
<div class="line"><a id="l08624" name="l08624"></a><span class="lineno"> 8624</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08625" name="l08625"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3dc5a84fd36e510748f0b6603d26abc"> 8625</a></span><span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08626" name="l08626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf0960ad02f73cfa20e6407289eaa12d"> 8626</a></span><span class="preprocessor">#define USB_TXMAXP3_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08627" name="l08627"></a><span class="lineno"> 8627</span> </div>
<div class="line"><a id="l08628" name="l08628"></a><span class="lineno"> 8628</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08629" name="l08629"></a><span class="lineno"> 8629</span><span class="comment">//</span></div>
<div class="line"><a id="l08630" name="l08630"></a><span class="lineno"> 8630</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL3 register.</span></div>
<div class="line"><a id="l08631" name="l08631"></a><span class="lineno"> 8631</span><span class="comment">//</span></div>
<div class="line"><a id="l08632" name="l08632"></a><span class="lineno"> 8632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08633" name="l08633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8db9087979dc9dbb25b092ef68065770"> 8633</a></span><span class="preprocessor">#define USB_TXCSRL3_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08634" name="l08634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a134f56755fb91f9861cc027ba50cf278"> 8634</a></span><span class="preprocessor">#define USB_TXCSRL3_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08635" name="l08635"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bb400fa2434c98f0bcf7c53249ce0f0"> 8635</a></span><span class="preprocessor">#define USB_TXCSRL3_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08636" name="l08636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f1142f51a9b6e358c3aef53fc26c96e"> 8636</a></span><span class="preprocessor">#define USB_TXCSRL3_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08637" name="l08637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47232a0e83d8dce6b48c76c73fe75742"> 8637</a></span><span class="preprocessor">#define USB_TXCSRL3_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08638" name="l08638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc9c9bbdb3db010f96676c6dba1ce36b"> 8638</a></span><span class="preprocessor">#define USB_TXCSRL3_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08639" name="l08639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7f64fc4f63c13ef229f5a85a79c5a4f"> 8639</a></span><span class="preprocessor">#define USB_TXCSRL3_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08640" name="l08640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c9fdcb8db954bb2e673e8b6fd799c3f"> 8640</a></span><span class="preprocessor">#define USB_TXCSRL3_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l08641" name="l08641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4df3a2415f76be2122872fc2d31ced0"> 8641</a></span><span class="preprocessor">#define USB_TXCSRL3_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l08642" name="l08642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fcbf9f26b0c489122183e5d7eaec19c"> 8642</a></span><span class="preprocessor">#define USB_TXCSRL3_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08643" name="l08643"></a><span class="lineno"> 8643</span> </div>
<div class="line"><a id="l08644" name="l08644"></a><span class="lineno"> 8644</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08645" name="l08645"></a><span class="lineno"> 8645</span><span class="comment">//</span></div>
<div class="line"><a id="l08646" name="l08646"></a><span class="lineno"> 8646</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH3 register.</span></div>
<div class="line"><a id="l08647" name="l08647"></a><span class="lineno"> 8647</span><span class="comment">//</span></div>
<div class="line"><a id="l08648" name="l08648"></a><span class="lineno"> 8648</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08649" name="l08649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f1f7d9d5f322b4eccaa51975d7ed472"> 8649</a></span><span class="preprocessor">#define USB_TXCSRH3_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l08650" name="l08650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac744f0f7897122474d07b6671f4bfa82"> 8650</a></span><span class="preprocessor">#define USB_TXCSRH3_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08651" name="l08651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b21f8b0c3f84388fb50a13905fc613c"> 8651</a></span><span class="preprocessor">#define USB_TXCSRH3_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l08652" name="l08652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73d030d2e930596740e3929cf85e37f1"> 8652</a></span><span class="preprocessor">#define USB_TXCSRH3_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08653" name="l08653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae26a5dee7140a7470cff5323dd862dcf"> 8653</a></span><span class="preprocessor">#define USB_TXCSRH3_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l08654" name="l08654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33d5a81bdd470850a2bf7c20dec39286"> 8654</a></span><span class="preprocessor">#define USB_TXCSRH3_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08655" name="l08655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41b473bdcc50a832c0cd9080dae7624e"> 8655</a></span><span class="preprocessor">#define USB_TXCSRH3_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08656" name="l08656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5514fdb22f54656c6a54ded8d17deadf"> 8656</a></span><span class="preprocessor">#define USB_TXCSRH3_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08657" name="l08657"></a><span class="lineno"> 8657</span> </div>
<div class="line"><a id="l08658" name="l08658"></a><span class="lineno"> 8658</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08659" name="l08659"></a><span class="lineno"> 8659</span><span class="comment">//</span></div>
<div class="line"><a id="l08660" name="l08660"></a><span class="lineno"> 8660</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP3 register.</span></div>
<div class="line"><a id="l08661" name="l08661"></a><span class="lineno"> 8661</span><span class="comment">//</span></div>
<div class="line"><a id="l08662" name="l08662"></a><span class="lineno"> 8662</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08663" name="l08663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9effcbfe0afec137945e36c2e7f2e483"> 8663</a></span><span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08664" name="l08664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04d6809d6a38a526566228ee01049c47"> 8664</a></span><span class="preprocessor">#define USB_RXMAXP3_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08665" name="l08665"></a><span class="lineno"> 8665</span> </div>
<div class="line"><a id="l08666" name="l08666"></a><span class="lineno"> 8666</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08667" name="l08667"></a><span class="lineno"> 8667</span><span class="comment">//</span></div>
<div class="line"><a id="l08668" name="l08668"></a><span class="lineno"> 8668</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL3 register.</span></div>
<div class="line"><a id="l08669" name="l08669"></a><span class="lineno"> 8669</span><span class="comment">//</span></div>
<div class="line"><a id="l08670" name="l08670"></a><span class="lineno"> 8670</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08671" name="l08671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02b881cdba1b4af8019a3c657c7002cf"> 8671</a></span><span class="preprocessor">#define USB_RXCSRL3_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08672" name="l08672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe8e1e5fd04d02ff3a73d197a0547189"> 8672</a></span><span class="preprocessor">#define USB_RXCSRL3_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08673" name="l08673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb317bdec8c5943db78a58380f526084"> 8673</a></span><span class="preprocessor">#define USB_RXCSRL3_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08674" name="l08674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d6a379516d020cb20f5fe027a51a82b"> 8674</a></span><span class="preprocessor">#define USB_RXCSRL3_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08675" name="l08675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f50e3d6d9166b3dee2fbd7555659210"> 8675</a></span><span class="preprocessor">#define USB_RXCSRL3_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08676" name="l08676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84a6041e60544667c29849cf1bacdc28"> 8676</a></span><span class="preprocessor">#define USB_RXCSRL3_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l08677" name="l08677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a101d299c15ea1a6eafe81f9415b0b63c"> 8677</a></span><span class="preprocessor">#define USB_RXCSRL3_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08678" name="l08678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec89e6e4576200b28432453b53ae7001"> 8678</a></span><span class="preprocessor">#define USB_RXCSRL3_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08679" name="l08679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad05e9b2458dc628bf8b8d421556a4650"> 8679</a></span><span class="preprocessor">#define USB_RXCSRL3_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l08680" name="l08680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84df42cf04f8b9ffbfae50d021915010"> 8680</a></span><span class="preprocessor">#define USB_RXCSRL3_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l08681" name="l08681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75cd5dfd150b8d1c624096073e5f7233"> 8681</a></span><span class="preprocessor">#define USB_RXCSRL3_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08682" name="l08682"></a><span class="lineno"> 8682</span> </div>
<div class="line"><a id="l08683" name="l08683"></a><span class="lineno"> 8683</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08684" name="l08684"></a><span class="lineno"> 8684</span><span class="comment">//</span></div>
<div class="line"><a id="l08685" name="l08685"></a><span class="lineno"> 8685</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH3 register.</span></div>
<div class="line"><a id="l08686" name="l08686"></a><span class="lineno"> 8686</span><span class="comment">//</span></div>
<div class="line"><a id="l08687" name="l08687"></a><span class="lineno"> 8687</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08688" name="l08688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdef8e095905f48c23fb94deaac5a10b"> 8688</a></span><span class="preprocessor">#define USB_RXCSRH3_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l08689" name="l08689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d227c243ec70a6849d06fd1d830b139"> 8689</a></span><span class="preprocessor">#define USB_RXCSRH3_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l08690" name="l08690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e0f1fdb0f3e85246fcf7e69c88840a6"> 8690</a></span><span class="preprocessor">#define USB_RXCSRH3_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08691" name="l08691"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc2e7bbba415d04ab487b22ccd8dd382"> 8691</a></span><span class="preprocessor">#define USB_RXCSRH3_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08692" name="l08692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a597f6104cec26150845cc87010fc5b8f"> 8692</a></span><span class="preprocessor">#define USB_RXCSRH3_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l08693" name="l08693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ecb8ff1b5ceccdada5082c7a643aa86"> 8693</a></span><span class="preprocessor">#define USB_RXCSRH3_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l08694" name="l08694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a437f8ab469d541ed5df84ac9cf711ef8"> 8694</a></span><span class="preprocessor">#define USB_RXCSRH3_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08695" name="l08695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a782c02a9d372f6330e4c676015971276"> 8695</a></span><span class="preprocessor">#define USB_RXCSRH3_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08696" name="l08696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd64fda0210df3d5bd1c6b78ed4c4d87"> 8696</a></span><span class="preprocessor">#define USB_RXCSRH3_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08697" name="l08697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdeb039a0f990e943a0a6714a9a68279"> 8697</a></span><span class="preprocessor">#define USB_RXCSRH3_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l08698" name="l08698"></a><span class="lineno"> 8698</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l08699" name="l08699"></a><span class="lineno"> 8699</span> </div>
<div class="line"><a id="l08700" name="l08700"></a><span class="lineno"> 8700</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08701" name="l08701"></a><span class="lineno"> 8701</span><span class="comment">//</span></div>
<div class="line"><a id="l08702" name="l08702"></a><span class="lineno"> 8702</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT3 register.</span></div>
<div class="line"><a id="l08703" name="l08703"></a><span class="lineno"> 8703</span><span class="comment">//</span></div>
<div class="line"><a id="l08704" name="l08704"></a><span class="lineno"> 8704</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08705" name="l08705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a880b02e4270ff7d28217b971d1e2d3da"> 8705</a></span><span class="preprocessor">#define USB_RXCOUNT3_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l08706" name="l08706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af52b4ad55c070fd1256487f99aeef989"> 8706</a></span><span class="preprocessor">#define USB_RXCOUNT3_COUNT_S    0</span></div>
<div class="line"><a id="l08707" name="l08707"></a><span class="lineno"> 8707</span> </div>
<div class="line"><a id="l08708" name="l08708"></a><span class="lineno"> 8708</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08709" name="l08709"></a><span class="lineno"> 8709</span><span class="comment">//</span></div>
<div class="line"><a id="l08710" name="l08710"></a><span class="lineno"> 8710</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE3 register.</span></div>
<div class="line"><a id="l08711" name="l08711"></a><span class="lineno"> 8711</span><span class="comment">//</span></div>
<div class="line"><a id="l08712" name="l08712"></a><span class="lineno"> 8712</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08713" name="l08713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85c3c9579cfbe65d848516240efa9ef8"> 8713</a></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08714" name="l08714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25fa4c0a884401dc565b98b7716d0f55"> 8714</a></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08715" name="l08715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b67a82873848d313dc268f0c988b986"> 8715</a></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08716" name="l08716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc5fcdde3d6e9052159fccab49f23000"> 8716</a></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08717" name="l08717"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f8c22d6a811a071c26de1a12afaf5e4"> 8717</a></span><span class="preprocessor">#define USB_TXTYPE3_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08718" name="l08718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0f81796165a6b4cf7c263eca7876a85"> 8718</a></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08719" name="l08719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc2444ae590c3cb4b4a1747463947b79"> 8719</a></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08720" name="l08720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade917d2a0375473d08a61aa87e84bae8"> 8720</a></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08721" name="l08721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab62db64f87dabe238c75b77c7a772908"> 8721</a></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08722" name="l08722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a3014b5e8e54f1c9c4dd5199b9b4d1d"> 8722</a></span><span class="preprocessor">#define USB_TXTYPE3_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08723" name="l08723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae882750b76e54cbfbf6743ab05f9e0b"> 8723</a></span><span class="preprocessor">#define USB_TXTYPE3_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08724" name="l08724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9d961a439122dd3dc4ce3c83ae09274"> 8724</a></span><span class="preprocessor">#define USB_TXTYPE3_TEP_S       0</span></div>
<div class="line"><a id="l08725" name="l08725"></a><span class="lineno"> 8725</span> </div>
<div class="line"><a id="l08726" name="l08726"></a><span class="lineno"> 8726</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08727" name="l08727"></a><span class="lineno"> 8727</span><span class="comment">//</span></div>
<div class="line"><a id="l08728" name="l08728"></a><span class="lineno"> 8728</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL3</span></div>
<div class="line"><a id="l08729" name="l08729"></a><span class="lineno"> 8729</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08730" name="l08730"></a><span class="lineno"> 8730</span><span class="comment">//</span></div>
<div class="line"><a id="l08731" name="l08731"></a><span class="lineno"> 8731</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08732" name="l08732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad59a035d1525be8329d463422509f54a"> 8732</a></span><span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08733" name="l08733"></a><span class="lineno"> 8733</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l08734" name="l08734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb0196c887c99bec30833a0316b86cdd"> 8734</a></span><span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08735" name="l08735"></a><span class="lineno"> 8735</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08736" name="l08736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba34fa9837e05eb34109d105a353fd90"> 8736</a></span><span class="preprocessor">#define USB_TXINTERVAL3_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08737" name="l08737"></a><span class="lineno"> 8737</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08738" name="l08738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff9709ed07f3817dfd6093ea9b169828"> 8738</a></span><span class="preprocessor">#define USB_TXINTERVAL3_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08739" name="l08739"></a><span class="lineno"> 8739</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08740" name="l08740"></a><span class="lineno"> 8740</span> </div>
<div class="line"><a id="l08741" name="l08741"></a><span class="lineno"> 8741</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08742" name="l08742"></a><span class="lineno"> 8742</span><span class="comment">//</span></div>
<div class="line"><a id="l08743" name="l08743"></a><span class="lineno"> 8743</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE3 register.</span></div>
<div class="line"><a id="l08744" name="l08744"></a><span class="lineno"> 8744</span><span class="comment">//</span></div>
<div class="line"><a id="l08745" name="l08745"></a><span class="lineno"> 8745</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08746" name="l08746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc79c1e0469c822b515c0895309a3940"> 8746</a></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08747" name="l08747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4404c23e0243811052abd2739b146370"> 8747</a></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08748" name="l08748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c61eb86d28ef175cc7010a72198fe92"> 8748</a></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08749" name="l08749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58382c9ba2c9a5e43e1076e2e8afd13c"> 8749</a></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08750" name="l08750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69b7b1c69c336b8a2d69d519995a67b5"> 8750</a></span><span class="preprocessor">#define USB_RXTYPE3_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08751" name="l08751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a548c1a188fb33ceed2c9bf8128f2e83b"> 8751</a></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08752" name="l08752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23a395dc49e3dd6fcb3e762bcdf81642"> 8752</a></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08753" name="l08753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81205fde61b9039c21fa9060e70a806b"> 8753</a></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08754" name="l08754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae942b4bedc5f7446e355444591741d2d"> 8754</a></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08755" name="l08755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60bc2489b4ec323510e98ca516e3b926"> 8755</a></span><span class="preprocessor">#define USB_RXTYPE3_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08756" name="l08756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a397de9e06d2a8367bec6a8652501f9e4"> 8756</a></span><span class="preprocessor">#define USB_RXTYPE3_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08757" name="l08757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e3c2952aa039d2ea358b1c1598a4d82"> 8757</a></span><span class="preprocessor">#define USB_RXTYPE3_TEP_S       0</span></div>
<div class="line"><a id="l08758" name="l08758"></a><span class="lineno"> 8758</span> </div>
<div class="line"><a id="l08759" name="l08759"></a><span class="lineno"> 8759</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08760" name="l08760"></a><span class="lineno"> 8760</span><span class="comment">//</span></div>
<div class="line"><a id="l08761" name="l08761"></a><span class="lineno"> 8761</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL3</span></div>
<div class="line"><a id="l08762" name="l08762"></a><span class="lineno"> 8762</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08763" name="l08763"></a><span class="lineno"> 8763</span><span class="comment">//</span></div>
<div class="line"><a id="l08764" name="l08764"></a><span class="lineno"> 8764</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08765" name="l08765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec744686445f628b2c29ac7e46be3d12"> 8765</a></span><span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08766" name="l08766"></a><span class="lineno"> 8766</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l08767" name="l08767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae690c7ad21e02df92445fa1beb583e58"> 8767</a></span><span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08768" name="l08768"></a><span class="lineno"> 8768</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08769" name="l08769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a09b7c653d06eb8c89cbf257de2cc8d"> 8769</a></span><span class="preprocessor">#define USB_RXINTERVAL3_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08770" name="l08770"></a><span class="lineno"> 8770</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08771" name="l08771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a602ff100c660d89e9c4c51b2c913287c"> 8771</a></span><span class="preprocessor">#define USB_RXINTERVAL3_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08772" name="l08772"></a><span class="lineno"> 8772</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08773" name="l08773"></a><span class="lineno"> 8773</span> </div>
<div class="line"><a id="l08774" name="l08774"></a><span class="lineno"> 8774</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08775" name="l08775"></a><span class="lineno"> 8775</span><span class="comment">//</span></div>
<div class="line"><a id="l08776" name="l08776"></a><span class="lineno"> 8776</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP4 register.</span></div>
<div class="line"><a id="l08777" name="l08777"></a><span class="lineno"> 8777</span><span class="comment">//</span></div>
<div class="line"><a id="l08778" name="l08778"></a><span class="lineno"> 8778</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08779" name="l08779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a816eb6fe2af2421a8c37a6517f5dfe37"> 8779</a></span><span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08780" name="l08780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43d2864490d543c1e292d5e56c13f3a5"> 8780</a></span><span class="preprocessor">#define USB_TXMAXP4_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08781" name="l08781"></a><span class="lineno"> 8781</span> </div>
<div class="line"><a id="l08782" name="l08782"></a><span class="lineno"> 8782</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08783" name="l08783"></a><span class="lineno"> 8783</span><span class="comment">//</span></div>
<div class="line"><a id="l08784" name="l08784"></a><span class="lineno"> 8784</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL4 register.</span></div>
<div class="line"><a id="l08785" name="l08785"></a><span class="lineno"> 8785</span><span class="comment">//</span></div>
<div class="line"><a id="l08786" name="l08786"></a><span class="lineno"> 8786</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08787" name="l08787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98c4b0101ffe95f69f4c6b79f6fbc6f8"> 8787</a></span><span class="preprocessor">#define USB_TXCSRL4_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08788" name="l08788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75662872a084ad155ba265579ad10091"> 8788</a></span><span class="preprocessor">#define USB_TXCSRL4_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08789" name="l08789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a766449ab233acb5dafa24f7f027e01ab"> 8789</a></span><span class="preprocessor">#define USB_TXCSRL4_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08790" name="l08790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac1cdb19d12fcdda716228f6343c50c3"> 8790</a></span><span class="preprocessor">#define USB_TXCSRL4_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08791" name="l08791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11386c92062710b30e51c81dab4f1563"> 8791</a></span><span class="preprocessor">#define USB_TXCSRL4_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08792" name="l08792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae61d698bbd0f045448cd0bfb05784890"> 8792</a></span><span class="preprocessor">#define USB_TXCSRL4_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08793" name="l08793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68474cf347393fa69470e83e16b202e1"> 8793</a></span><span class="preprocessor">#define USB_TXCSRL4_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08794" name="l08794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a263e8bb709f85b9d759ff3ab7e5ffba7"> 8794</a></span><span class="preprocessor">#define USB_TXCSRL4_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l08795" name="l08795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe41fcbe08641645064dc66a628eb103"> 8795</a></span><span class="preprocessor">#define USB_TXCSRL4_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l08796" name="l08796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38f445865e0487027ae974604a60609e"> 8796</a></span><span class="preprocessor">#define USB_TXCSRL4_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08797" name="l08797"></a><span class="lineno"> 8797</span> </div>
<div class="line"><a id="l08798" name="l08798"></a><span class="lineno"> 8798</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08799" name="l08799"></a><span class="lineno"> 8799</span><span class="comment">//</span></div>
<div class="line"><a id="l08800" name="l08800"></a><span class="lineno"> 8800</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH4 register.</span></div>
<div class="line"><a id="l08801" name="l08801"></a><span class="lineno"> 8801</span><span class="comment">//</span></div>
<div class="line"><a id="l08802" name="l08802"></a><span class="lineno"> 8802</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08803" name="l08803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f69f0ce79a1c539de1899540017b0f8"> 8803</a></span><span class="preprocessor">#define USB_TXCSRH4_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l08804" name="l08804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e45b5eab432b4cd228d6be80422fd1c"> 8804</a></span><span class="preprocessor">#define USB_TXCSRH4_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08805" name="l08805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5d341875c79f05dd835fbfa166405e3"> 8805</a></span><span class="preprocessor">#define USB_TXCSRH4_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l08806" name="l08806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a172f359895818ea795cacd9310a9db4a"> 8806</a></span><span class="preprocessor">#define USB_TXCSRH4_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08807" name="l08807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a708b29242992270a47e55a6198c4df1b"> 8807</a></span><span class="preprocessor">#define USB_TXCSRH4_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l08808" name="l08808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a1667714f95d76478778377ef14f808"> 8808</a></span><span class="preprocessor">#define USB_TXCSRH4_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08809" name="l08809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92d629d4afdbb40c2990ad3a72980d92"> 8809</a></span><span class="preprocessor">#define USB_TXCSRH4_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08810" name="l08810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac032d118a2beb03fe5d5dc2878730d1a"> 8810</a></span><span class="preprocessor">#define USB_TXCSRH4_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08811" name="l08811"></a><span class="lineno"> 8811</span> </div>
<div class="line"><a id="l08812" name="l08812"></a><span class="lineno"> 8812</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08813" name="l08813"></a><span class="lineno"> 8813</span><span class="comment">//</span></div>
<div class="line"><a id="l08814" name="l08814"></a><span class="lineno"> 8814</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP4 register.</span></div>
<div class="line"><a id="l08815" name="l08815"></a><span class="lineno"> 8815</span><span class="comment">//</span></div>
<div class="line"><a id="l08816" name="l08816"></a><span class="lineno"> 8816</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08817" name="l08817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab33a8f80dfb55f9843e09e06c9e52a86"> 8817</a></span><span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08818" name="l08818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0ded3ec2a57793f6f33410290e2420e"> 8818</a></span><span class="preprocessor">#define USB_RXMAXP4_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08819" name="l08819"></a><span class="lineno"> 8819</span> </div>
<div class="line"><a id="l08820" name="l08820"></a><span class="lineno"> 8820</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08821" name="l08821"></a><span class="lineno"> 8821</span><span class="comment">//</span></div>
<div class="line"><a id="l08822" name="l08822"></a><span class="lineno"> 8822</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL4 register.</span></div>
<div class="line"><a id="l08823" name="l08823"></a><span class="lineno"> 8823</span><span class="comment">//</span></div>
<div class="line"><a id="l08824" name="l08824"></a><span class="lineno"> 8824</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08825" name="l08825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75da0bfb0bee49ed64cd8a8514c5439f"> 8825</a></span><span class="preprocessor">#define USB_RXCSRL4_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08826" name="l08826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64d5aba8adf1df1e02aa631db2d2c94f"> 8826</a></span><span class="preprocessor">#define USB_RXCSRL4_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08827" name="l08827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14906b9825aa92ff022a61f7acc2f6dd"> 8827</a></span><span class="preprocessor">#define USB_RXCSRL4_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08828" name="l08828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac76448d397e1d6f1c90557f53848b227"> 8828</a></span><span class="preprocessor">#define USB_RXCSRL4_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08829" name="l08829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8189de2351cdb21f7d71df8558735a8"> 8829</a></span><span class="preprocessor">#define USB_RXCSRL4_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08830" name="l08830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedd63c12e2751c6b627a57bbe3ca08fc"> 8830</a></span><span class="preprocessor">#define USB_RXCSRL4_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08831" name="l08831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a721ba4eb17a866813ced0a2a5676f182"> 8831</a></span><span class="preprocessor">#define USB_RXCSRL4_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l08832" name="l08832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22b2274361cdeda7015e3b008c6e6d2f"> 8832</a></span><span class="preprocessor">#define USB_RXCSRL4_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l08833" name="l08833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeab02b5be17dc188c5b07e3d3c09edfd"> 8833</a></span><span class="preprocessor">#define USB_RXCSRL4_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08834" name="l08834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae95654e12e001510d14ee796e327c424"> 8834</a></span><span class="preprocessor">#define USB_RXCSRL4_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l08835" name="l08835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8f2624010a4afe40820f8c4aaab0ab2"> 8835</a></span><span class="preprocessor">#define USB_RXCSRL4_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08836" name="l08836"></a><span class="lineno"> 8836</span> </div>
<div class="line"><a id="l08837" name="l08837"></a><span class="lineno"> 8837</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08838" name="l08838"></a><span class="lineno"> 8838</span><span class="comment">//</span></div>
<div class="line"><a id="l08839" name="l08839"></a><span class="lineno"> 8839</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH4 register.</span></div>
<div class="line"><a id="l08840" name="l08840"></a><span class="lineno"> 8840</span><span class="comment">//</span></div>
<div class="line"><a id="l08841" name="l08841"></a><span class="lineno"> 8841</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08842" name="l08842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affeef580af8fce4b23332f1d8272272d"> 8842</a></span><span class="preprocessor">#define USB_RXCSRH4_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l08843" name="l08843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c91c6ed9b7b0340a0f79a602a3fe044"> 8843</a></span><span class="preprocessor">#define USB_RXCSRH4_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l08844" name="l08844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cb888067425536f1e3d844018a5af46"> 8844</a></span><span class="preprocessor">#define USB_RXCSRH4_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08845" name="l08845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c0d4f5217db41db59d1ec530e94bd58"> 8845</a></span><span class="preprocessor">#define USB_RXCSRH4_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08846" name="l08846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a766198724a11a29ac3dd2ea7ea14c4ed"> 8846</a></span><span class="preprocessor">#define USB_RXCSRH4_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l08847" name="l08847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d6cd5ffcd747524b8d17091381c712d"> 8847</a></span><span class="preprocessor">#define USB_RXCSRH4_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l08848" name="l08848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b6665fd57c9787d86ad352b43b29453"> 8848</a></span><span class="preprocessor">#define USB_RXCSRH4_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08849" name="l08849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a365a02fc78fc30b7e70272bcbc6eb204"> 8849</a></span><span class="preprocessor">#define USB_RXCSRH4_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08850" name="l08850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab928d7bd9a63e92e6961f1c1fbd19cb4"> 8850</a></span><span class="preprocessor">#define USB_RXCSRH4_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08851" name="l08851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9d1463c82861c5f9352e4be22270621"> 8851</a></span><span class="preprocessor">#define USB_RXCSRH4_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l08852" name="l08852"></a><span class="lineno"> 8852</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l08853" name="l08853"></a><span class="lineno"> 8853</span> </div>
<div class="line"><a id="l08854" name="l08854"></a><span class="lineno"> 8854</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08855" name="l08855"></a><span class="lineno"> 8855</span><span class="comment">//</span></div>
<div class="line"><a id="l08856" name="l08856"></a><span class="lineno"> 8856</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT4 register.</span></div>
<div class="line"><a id="l08857" name="l08857"></a><span class="lineno"> 8857</span><span class="comment">//</span></div>
<div class="line"><a id="l08858" name="l08858"></a><span class="lineno"> 8858</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08859" name="l08859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab85a86f477fd8937977a1eed1441588e"> 8859</a></span><span class="preprocessor">#define USB_RXCOUNT4_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l08860" name="l08860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae19bc85ce3c65816d64abcf17f03f88d"> 8860</a></span><span class="preprocessor">#define USB_RXCOUNT4_COUNT_S    0</span></div>
<div class="line"><a id="l08861" name="l08861"></a><span class="lineno"> 8861</span> </div>
<div class="line"><a id="l08862" name="l08862"></a><span class="lineno"> 8862</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08863" name="l08863"></a><span class="lineno"> 8863</span><span class="comment">//</span></div>
<div class="line"><a id="l08864" name="l08864"></a><span class="lineno"> 8864</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE4 register.</span></div>
<div class="line"><a id="l08865" name="l08865"></a><span class="lineno"> 8865</span><span class="comment">//</span></div>
<div class="line"><a id="l08866" name="l08866"></a><span class="lineno"> 8866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08867" name="l08867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf652ed2969af3379eeb838fd48d3361"> 8867</a></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08868" name="l08868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e4af79bffa836367d2443496d432a9c"> 8868</a></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08869" name="l08869"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5b974a49b6c10aafb6a1d6d3e194ec3"> 8869</a></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08870" name="l08870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef58b55d7e4f83144921cc13f59e56c4"> 8870</a></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08871" name="l08871"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a108dea5419ae6a269e5099990eefeff7"> 8871</a></span><span class="preprocessor">#define USB_TXTYPE4_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08872" name="l08872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfa6816f4044b2d8c75bc57bdd795d96"> 8872</a></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08873" name="l08873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21e60160e07a5c3837d9f2f66bb6fd5e"> 8873</a></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08874" name="l08874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27f5f6f5b425c6f6928ff4c1a9e4f433"> 8874</a></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08875" name="l08875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac85bc9619f1e219c9e303e698d257cc1"> 8875</a></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08876" name="l08876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a4ba25204a7260bad894a4fc729e28e"> 8876</a></span><span class="preprocessor">#define USB_TXTYPE4_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08877" name="l08877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb2ef13d26578c29945f5e061f1a3642"> 8877</a></span><span class="preprocessor">#define USB_TXTYPE4_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08878" name="l08878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5501da195adbfef4c69dd24bcb12b7fa"> 8878</a></span><span class="preprocessor">#define USB_TXTYPE4_TEP_S       0</span></div>
<div class="line"><a id="l08879" name="l08879"></a><span class="lineno"> 8879</span> </div>
<div class="line"><a id="l08880" name="l08880"></a><span class="lineno"> 8880</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08881" name="l08881"></a><span class="lineno"> 8881</span><span class="comment">//</span></div>
<div class="line"><a id="l08882" name="l08882"></a><span class="lineno"> 8882</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL4</span></div>
<div class="line"><a id="l08883" name="l08883"></a><span class="lineno"> 8883</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08884" name="l08884"></a><span class="lineno"> 8884</span><span class="comment">//</span></div>
<div class="line"><a id="l08885" name="l08885"></a><span class="lineno"> 8885</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08886" name="l08886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aed42584672c9cd8d66e7031fddadfa"> 8886</a></span><span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08887" name="l08887"></a><span class="lineno"> 8887</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l08888" name="l08888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29d9e678e1548b955dc70ac24ccd54c3"> 8888</a></span><span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08889" name="l08889"></a><span class="lineno"> 8889</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08890" name="l08890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d9a86c8cf97864322df017a0a868f53"> 8890</a></span><span class="preprocessor">#define USB_TXINTERVAL4_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08891" name="l08891"></a><span class="lineno"> 8891</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08892" name="l08892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab57d18102ac5d88ef616d428ebbd52de"> 8892</a></span><span class="preprocessor">#define USB_TXINTERVAL4_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08893" name="l08893"></a><span class="lineno"> 8893</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08894" name="l08894"></a><span class="lineno"> 8894</span> </div>
<div class="line"><a id="l08895" name="l08895"></a><span class="lineno"> 8895</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08896" name="l08896"></a><span class="lineno"> 8896</span><span class="comment">//</span></div>
<div class="line"><a id="l08897" name="l08897"></a><span class="lineno"> 8897</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE4 register.</span></div>
<div class="line"><a id="l08898" name="l08898"></a><span class="lineno"> 8898</span><span class="comment">//</span></div>
<div class="line"><a id="l08899" name="l08899"></a><span class="lineno"> 8899</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08900" name="l08900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a2c9546d6a920f32a312c6f56791221"> 8900</a></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l08901" name="l08901"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc522303e294df565bf07f4b17742146"> 8901</a></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l08902" name="l08902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad26ef5176ac7894dbf1b5d0cea4d165a"> 8902</a></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l08903" name="l08903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae145b9bbadc6516a43b86a99da9186a4"> 8903</a></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l08904" name="l08904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9232e9b416c448fe3de8180898599ff6"> 8904</a></span><span class="preprocessor">#define USB_RXTYPE4_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l08905" name="l08905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c4193118d8070a560659ec6950c7002"> 8905</a></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l08906" name="l08906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a387d00401db75291d43cf92c0c3a0c22"> 8906</a></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l08907" name="l08907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a770227269b5e423679fda0df12bffa41"> 8907</a></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l08908" name="l08908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f463e27e8f89dfc36c6bc6571ac42c4"> 8908</a></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l08909" name="l08909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65d578ba8ce1a946bb893a683bc63532"> 8909</a></span><span class="preprocessor">#define USB_RXTYPE4_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l08910" name="l08910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45cb8e500439b0e4ac7bef0eb0c78363"> 8910</a></span><span class="preprocessor">#define USB_RXTYPE4_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l08911" name="l08911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a4fb6ffb172bd999d274657985ba188"> 8911</a></span><span class="preprocessor">#define USB_RXTYPE4_TEP_S       0</span></div>
<div class="line"><a id="l08912" name="l08912"></a><span class="lineno"> 8912</span> </div>
<div class="line"><a id="l08913" name="l08913"></a><span class="lineno"> 8913</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08914" name="l08914"></a><span class="lineno"> 8914</span><span class="comment">//</span></div>
<div class="line"><a id="l08915" name="l08915"></a><span class="lineno"> 8915</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL4</span></div>
<div class="line"><a id="l08916" name="l08916"></a><span class="lineno"> 8916</span><span class="comment">// register.</span></div>
<div class="line"><a id="l08917" name="l08917"></a><span class="lineno"> 8917</span><span class="comment">//</span></div>
<div class="line"><a id="l08918" name="l08918"></a><span class="lineno"> 8918</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08919" name="l08919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaed0c0682f51bdb5c2f75f297ddde7d0"> 8919</a></span><span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l08920" name="l08920"></a><span class="lineno"> 8920</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l08921" name="l08921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae10d1fe959f00d577a0d4a9f33b11972"> 8921</a></span><span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l08922" name="l08922"></a><span class="lineno"> 8922</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l08923" name="l08923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d46903acb707a961f915f112101ea2e"> 8923</a></span><span class="preprocessor">#define USB_RXINTERVAL4_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l08924" name="l08924"></a><span class="lineno"> 8924</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08925" name="l08925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af94ff75f17ccf3d45989bb733cf736ad"> 8925</a></span><span class="preprocessor">#define USB_RXINTERVAL4_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l08926" name="l08926"></a><span class="lineno"> 8926</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l08927" name="l08927"></a><span class="lineno"> 8927</span> </div>
<div class="line"><a id="l08928" name="l08928"></a><span class="lineno"> 8928</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08929" name="l08929"></a><span class="lineno"> 8929</span><span class="comment">//</span></div>
<div class="line"><a id="l08930" name="l08930"></a><span class="lineno"> 8930</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP5 register.</span></div>
<div class="line"><a id="l08931" name="l08931"></a><span class="lineno"> 8931</span><span class="comment">//</span></div>
<div class="line"><a id="l08932" name="l08932"></a><span class="lineno"> 8932</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08933" name="l08933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20e4b7454e786fd89c4fe01a9e577549"> 8933</a></span><span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08934" name="l08934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2d36cee3861f4b41190e6cb41454efb"> 8934</a></span><span class="preprocessor">#define USB_TXMAXP5_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08935" name="l08935"></a><span class="lineno"> 8935</span> </div>
<div class="line"><a id="l08936" name="l08936"></a><span class="lineno"> 8936</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08937" name="l08937"></a><span class="lineno"> 8937</span><span class="comment">//</span></div>
<div class="line"><a id="l08938" name="l08938"></a><span class="lineno"> 8938</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL5 register.</span></div>
<div class="line"><a id="l08939" name="l08939"></a><span class="lineno"> 8939</span><span class="comment">//</span></div>
<div class="line"><a id="l08940" name="l08940"></a><span class="lineno"> 8940</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08941" name="l08941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc3e645a3c7cea2559f4eb622ad583d4"> 8941</a></span><span class="preprocessor">#define USB_TXCSRL5_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08942" name="l08942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a583eef69fe4f0b262de5ddcdb8db0239"> 8942</a></span><span class="preprocessor">#define USB_TXCSRL5_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08943" name="l08943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f58e461f8def5b3b924c9c8ec710e0c"> 8943</a></span><span class="preprocessor">#define USB_TXCSRL5_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08944" name="l08944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8db066e638702a449184d1cf1d9f1838"> 8944</a></span><span class="preprocessor">#define USB_TXCSRL5_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l08945" name="l08945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a312d73109d8cac62b20eab3bb255267d"> 8945</a></span><span class="preprocessor">#define USB_TXCSRL5_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08946" name="l08946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fd4ec11646cfd97b9a4df3f7936e828"> 8946</a></span><span class="preprocessor">#define USB_TXCSRL5_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08947" name="l08947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5355d07f6c0e037f9624afb9bafc8e97"> 8947</a></span><span class="preprocessor">#define USB_TXCSRL5_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08948" name="l08948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67f4df43cfa11b9e8e18aa4699979a8a"> 8948</a></span><span class="preprocessor">#define USB_TXCSRL5_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l08949" name="l08949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a807648f258d98126e472ce0ef8e4e66f"> 8949</a></span><span class="preprocessor">#define USB_TXCSRL5_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l08950" name="l08950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad67d52b1101ec7e2bfb6c94038b8258f"> 8950</a></span><span class="preprocessor">#define USB_TXCSRL5_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l08951" name="l08951"></a><span class="lineno"> 8951</span> </div>
<div class="line"><a id="l08952" name="l08952"></a><span class="lineno"> 8952</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08953" name="l08953"></a><span class="lineno"> 8953</span><span class="comment">//</span></div>
<div class="line"><a id="l08954" name="l08954"></a><span class="lineno"> 8954</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH5 register.</span></div>
<div class="line"><a id="l08955" name="l08955"></a><span class="lineno"> 8955</span><span class="comment">//</span></div>
<div class="line"><a id="l08956" name="l08956"></a><span class="lineno"> 8956</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08957" name="l08957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acddd2d01dc869dd18e3c47a7cd87f689"> 8957</a></span><span class="preprocessor">#define USB_TXCSRH5_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l08958" name="l08958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a1b94bab1b665ca712bba22dc0cc697"> 8958</a></span><span class="preprocessor">#define USB_TXCSRH5_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08959" name="l08959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a208911ced9720f6dd344d7febabd7cf1"> 8959</a></span><span class="preprocessor">#define USB_TXCSRH5_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l08960" name="l08960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb0706bdf8bd0a3276be8dd8c88520ff"> 8960</a></span><span class="preprocessor">#define USB_TXCSRH5_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l08961" name="l08961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a412625e5f4d019ce700fcd1940721aa8"> 8961</a></span><span class="preprocessor">#define USB_TXCSRH5_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l08962" name="l08962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5aeea406f018692aeb1e182117e7c48"> 8962</a></span><span class="preprocessor">#define USB_TXCSRH5_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l08963" name="l08963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34e15c43687e79892615e9de4cbbcd74"> 8963</a></span><span class="preprocessor">#define USB_TXCSRH5_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l08964" name="l08964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92d4876924b1247f55b9446640cc713b"> 8964</a></span><span class="preprocessor">#define USB_TXCSRH5_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l08965" name="l08965"></a><span class="lineno"> 8965</span> </div>
<div class="line"><a id="l08966" name="l08966"></a><span class="lineno"> 8966</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08967" name="l08967"></a><span class="lineno"> 8967</span><span class="comment">//</span></div>
<div class="line"><a id="l08968" name="l08968"></a><span class="lineno"> 8968</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP5 register.</span></div>
<div class="line"><a id="l08969" name="l08969"></a><span class="lineno"> 8969</span><span class="comment">//</span></div>
<div class="line"><a id="l08970" name="l08970"></a><span class="lineno"> 8970</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08971" name="l08971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8327f1ea8904df9028207684c793718d"> 8971</a></span><span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l08972" name="l08972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39219e07abfd48ddcb4e35360b1d5dbc"> 8972</a></span><span class="preprocessor">#define USB_RXMAXP5_MAXLOAD_S   0</span></div>
<div class="line"><a id="l08973" name="l08973"></a><span class="lineno"> 8973</span> </div>
<div class="line"><a id="l08974" name="l08974"></a><span class="lineno"> 8974</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08975" name="l08975"></a><span class="lineno"> 8975</span><span class="comment">//</span></div>
<div class="line"><a id="l08976" name="l08976"></a><span class="lineno"> 8976</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL5 register.</span></div>
<div class="line"><a id="l08977" name="l08977"></a><span class="lineno"> 8977</span><span class="comment">//</span></div>
<div class="line"><a id="l08978" name="l08978"></a><span class="lineno"> 8978</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08979" name="l08979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e6ec823ed91d4ab55ce207cbdf6706b"> 8979</a></span><span class="preprocessor">#define USB_RXCSRL5_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l08980" name="l08980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e2915e57d4a2f35ea2329a95a915d16"> 8980</a></span><span class="preprocessor">#define USB_RXCSRL5_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l08981" name="l08981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a145020da12ae14ed434477185c76ba7b"> 8981</a></span><span class="preprocessor">#define USB_RXCSRL5_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l08982" name="l08982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c0783aaaa247eaf89e9f12650304eea"> 8982</a></span><span class="preprocessor">#define USB_RXCSRL5_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l08983" name="l08983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff7b0f606a1266a2f3946eb59cce163a"> 8983</a></span><span class="preprocessor">#define USB_RXCSRL5_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l08984" name="l08984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf7af5023070be44cc96f74f6771ad4c"> 8984</a></span><span class="preprocessor">#define USB_RXCSRL5_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l08985" name="l08985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd1ef5a5de3dc463194fedc555d1bfe3"> 8985</a></span><span class="preprocessor">#define USB_RXCSRL5_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l08986" name="l08986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16dcb2233d32ba999e7a5534367337ba"> 8986</a></span><span class="preprocessor">#define USB_RXCSRL5_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l08987" name="l08987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a754d7ee3f9019feffbf28014c9356dc4"> 8987</a></span><span class="preprocessor">#define USB_RXCSRL5_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l08988" name="l08988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4b5a3be7ef7700f8c17f22ed113f7da"> 8988</a></span><span class="preprocessor">#define USB_RXCSRL5_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l08989" name="l08989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e34613311f35ad8edabca01ecf3fcd4"> 8989</a></span><span class="preprocessor">#define USB_RXCSRL5_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l08990" name="l08990"></a><span class="lineno"> 8990</span> </div>
<div class="line"><a id="l08991" name="l08991"></a><span class="lineno"> 8991</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08992" name="l08992"></a><span class="lineno"> 8992</span><span class="comment">//</span></div>
<div class="line"><a id="l08993" name="l08993"></a><span class="lineno"> 8993</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH5 register.</span></div>
<div class="line"><a id="l08994" name="l08994"></a><span class="lineno"> 8994</span><span class="comment">//</span></div>
<div class="line"><a id="l08995" name="l08995"></a><span class="lineno"> 8995</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l08996" name="l08996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac24760c4e3952bba1f72b08268eb2356"> 8996</a></span><span class="preprocessor">#define USB_RXCSRH5_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l08997" name="l08997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36ca64210b2fba1ca345dcae2af1562f"> 8997</a></span><span class="preprocessor">#define USB_RXCSRH5_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l08998" name="l08998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c62a6eae7c0f204d99e4a7777c8c213"> 8998</a></span><span class="preprocessor">#define USB_RXCSRH5_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l08999" name="l08999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6b2a5d1c24870554a3d28be83b56c4b"> 8999</a></span><span class="preprocessor">#define USB_RXCSRH5_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l09000" name="l09000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b721d7ec811469fb17eafc385f55572"> 9000</a></span><span class="preprocessor">#define USB_RXCSRH5_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l09001" name="l09001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03cd72a3a02c8ffc6a7d967572a80bab"> 9001</a></span><span class="preprocessor">#define USB_RXCSRH5_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l09002" name="l09002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af58cab27ee6ea93f06b92a03f9112e71"> 9002</a></span><span class="preprocessor">#define USB_RXCSRH5_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l09003" name="l09003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a088a850ff811cefea18e34ef043a86dc"> 9003</a></span><span class="preprocessor">#define USB_RXCSRH5_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l09004" name="l09004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95ac9890492df61a260041c90f07f6af"> 9004</a></span><span class="preprocessor">#define USB_RXCSRH5_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l09005" name="l09005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4248ec00f9feda295bd1414e7d540eac"> 9005</a></span><span class="preprocessor">#define USB_RXCSRH5_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l09006" name="l09006"></a><span class="lineno"> 9006</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l09007" name="l09007"></a><span class="lineno"> 9007</span> </div>
<div class="line"><a id="l09008" name="l09008"></a><span class="lineno"> 9008</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09009" name="l09009"></a><span class="lineno"> 9009</span><span class="comment">//</span></div>
<div class="line"><a id="l09010" name="l09010"></a><span class="lineno"> 9010</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT5 register.</span></div>
<div class="line"><a id="l09011" name="l09011"></a><span class="lineno"> 9011</span><span class="comment">//</span></div>
<div class="line"><a id="l09012" name="l09012"></a><span class="lineno"> 9012</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09013" name="l09013"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6795704b6004c75247f0cbec0c5a85e1"> 9013</a></span><span class="preprocessor">#define USB_RXCOUNT5_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l09014" name="l09014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a329c86d67fbe130b1e29002b30c13230"> 9014</a></span><span class="preprocessor">#define USB_RXCOUNT5_COUNT_S    0</span></div>
<div class="line"><a id="l09015" name="l09015"></a><span class="lineno"> 9015</span> </div>
<div class="line"><a id="l09016" name="l09016"></a><span class="lineno"> 9016</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09017" name="l09017"></a><span class="lineno"> 9017</span><span class="comment">//</span></div>
<div class="line"><a id="l09018" name="l09018"></a><span class="lineno"> 9018</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE5 register.</span></div>
<div class="line"><a id="l09019" name="l09019"></a><span class="lineno"> 9019</span><span class="comment">//</span></div>
<div class="line"><a id="l09020" name="l09020"></a><span class="lineno"> 9020</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09021" name="l09021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc4813a16f761a42ff24795df3d9ec7c"> 9021</a></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09022" name="l09022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b1f51813031d65d67102ad709c64655"> 9022</a></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09023" name="l09023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa7092880f08435d2f5a6e2809d8929b"> 9023</a></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09024" name="l09024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf010d5a49597e1aa43a09526decdca4"> 9024</a></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09025" name="l09025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a507758ba9602b15e69b3b44c3a8f6911"> 9025</a></span><span class="preprocessor">#define USB_TXTYPE5_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09026" name="l09026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab10aec79bf9c6b252815f79bedbd4309"> 9026</a></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09027" name="l09027"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a139709c800fcb5ff5093904df486a098"> 9027</a></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09028" name="l09028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb0ccfa0c88d417b986eece79fc955b7"> 9028</a></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09029" name="l09029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5672a9ccd61f09edfb8c53d9a0756178"> 9029</a></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09030" name="l09030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec2a2dd415c37bcb625d222ec9ce8507"> 9030</a></span><span class="preprocessor">#define USB_TXTYPE5_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09031" name="l09031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afae3c5491bbee85ebe7f8c3a1be75a5e"> 9031</a></span><span class="preprocessor">#define USB_TXTYPE5_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09032" name="l09032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab88b555f438e6ab605d7cb01e6d89149"> 9032</a></span><span class="preprocessor">#define USB_TXTYPE5_TEP_S       0</span></div>
<div class="line"><a id="l09033" name="l09033"></a><span class="lineno"> 9033</span> </div>
<div class="line"><a id="l09034" name="l09034"></a><span class="lineno"> 9034</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09035" name="l09035"></a><span class="lineno"> 9035</span><span class="comment">//</span></div>
<div class="line"><a id="l09036" name="l09036"></a><span class="lineno"> 9036</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL5</span></div>
<div class="line"><a id="l09037" name="l09037"></a><span class="lineno"> 9037</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09038" name="l09038"></a><span class="lineno"> 9038</span><span class="comment">//</span></div>
<div class="line"><a id="l09039" name="l09039"></a><span class="lineno"> 9039</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09040" name="l09040"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70ece2f2842204240c845f0416d62b00"> 9040</a></span><span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09041" name="l09041"></a><span class="lineno"> 9041</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l09042" name="l09042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9727d7f956aa6e8f0d5e815fa4d284b9"> 9042</a></span><span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09043" name="l09043"></a><span class="lineno"> 9043</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09044" name="l09044"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4268b3070b2840bd0c184e41f44318c"> 9044</a></span><span class="preprocessor">#define USB_TXINTERVAL5_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09045" name="l09045"></a><span class="lineno"> 9045</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09046" name="l09046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5023ac323dce82826ad555f6f86119e"> 9046</a></span><span class="preprocessor">#define USB_TXINTERVAL5_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09047" name="l09047"></a><span class="lineno"> 9047</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09048" name="l09048"></a><span class="lineno"> 9048</span> </div>
<div class="line"><a id="l09049" name="l09049"></a><span class="lineno"> 9049</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09050" name="l09050"></a><span class="lineno"> 9050</span><span class="comment">//</span></div>
<div class="line"><a id="l09051" name="l09051"></a><span class="lineno"> 9051</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE5 register.</span></div>
<div class="line"><a id="l09052" name="l09052"></a><span class="lineno"> 9052</span><span class="comment">//</span></div>
<div class="line"><a id="l09053" name="l09053"></a><span class="lineno"> 9053</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09054" name="l09054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c9830f53ec41f605b5b9358344c4d17"> 9054</a></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09055" name="l09055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2055307fe8405c81e498a4ae5e139e7"> 9055</a></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09056" name="l09056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a489a8542fb313e116809e7f57426258a"> 9056</a></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09057" name="l09057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08e5f612fd6281a6c09881cadf2aa93c"> 9057</a></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09058" name="l09058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a444d80c227c5e703f5b6d9e3a1ddc3a0"> 9058</a></span><span class="preprocessor">#define USB_RXTYPE5_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09059" name="l09059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a080eb1d45b209be73faa94608dcc30e5"> 9059</a></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09060" name="l09060"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a243cb97d1d21f66328a8fc9bb20afe5d"> 9060</a></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09061" name="l09061"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60d6077ddd6c011bcfdcc377e6a882c2"> 9061</a></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09062" name="l09062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4ba54c01223d453caad27cfb4c0b507"> 9062</a></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09063" name="l09063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a459ffec9c0ee0f613e9ff231a50eb409"> 9063</a></span><span class="preprocessor">#define USB_RXTYPE5_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09064" name="l09064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada4f56b37f9514937bef4c04c873903a"> 9064</a></span><span class="preprocessor">#define USB_RXTYPE5_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09065" name="l09065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb4a1b1ec73d00fabc112ee8ab814f0f"> 9065</a></span><span class="preprocessor">#define USB_RXTYPE5_TEP_S       0</span></div>
<div class="line"><a id="l09066" name="l09066"></a><span class="lineno"> 9066</span> </div>
<div class="line"><a id="l09067" name="l09067"></a><span class="lineno"> 9067</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09068" name="l09068"></a><span class="lineno"> 9068</span><span class="comment">//</span></div>
<div class="line"><a id="l09069" name="l09069"></a><span class="lineno"> 9069</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL5</span></div>
<div class="line"><a id="l09070" name="l09070"></a><span class="lineno"> 9070</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09071" name="l09071"></a><span class="lineno"> 9071</span><span class="comment">//</span></div>
<div class="line"><a id="l09072" name="l09072"></a><span class="lineno"> 9072</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09073" name="l09073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c967a3f215a037731d18b435479992e"> 9073</a></span><span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09074" name="l09074"></a><span class="lineno"> 9074</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l09075" name="l09075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ee80e0d9127e9bb2c75be02ffd56dc1"> 9075</a></span><span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09076" name="l09076"></a><span class="lineno"> 9076</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09077" name="l09077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a56a1c8ab5824b68e6204286f6ed2e1"> 9077</a></span><span class="preprocessor">#define USB_RXINTERVAL5_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09078" name="l09078"></a><span class="lineno"> 9078</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09079" name="l09079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf4156736527e56822b6650fc48020ad"> 9079</a></span><span class="preprocessor">#define USB_RXINTERVAL5_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09080" name="l09080"></a><span class="lineno"> 9080</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09081" name="l09081"></a><span class="lineno"> 9081</span> </div>
<div class="line"><a id="l09082" name="l09082"></a><span class="lineno"> 9082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09083" name="l09083"></a><span class="lineno"> 9083</span><span class="comment">//</span></div>
<div class="line"><a id="l09084" name="l09084"></a><span class="lineno"> 9084</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP6 register.</span></div>
<div class="line"><a id="l09085" name="l09085"></a><span class="lineno"> 9085</span><span class="comment">//</span></div>
<div class="line"><a id="l09086" name="l09086"></a><span class="lineno"> 9086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09087" name="l09087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a042bcb727e88a54399ed777bceadbb93"> 9087</a></span><span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l09088" name="l09088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e9d77025d5aeebc68caf9ca5acd8b92"> 9088</a></span><span class="preprocessor">#define USB_TXMAXP6_MAXLOAD_S   0</span></div>
<div class="line"><a id="l09089" name="l09089"></a><span class="lineno"> 9089</span> </div>
<div class="line"><a id="l09090" name="l09090"></a><span class="lineno"> 9090</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09091" name="l09091"></a><span class="lineno"> 9091</span><span class="comment">//</span></div>
<div class="line"><a id="l09092" name="l09092"></a><span class="lineno"> 9092</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL6 register.</span></div>
<div class="line"><a id="l09093" name="l09093"></a><span class="lineno"> 9093</span><span class="comment">//</span></div>
<div class="line"><a id="l09094" name="l09094"></a><span class="lineno"> 9094</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09095" name="l09095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5528c1f459468659f8ba4482a53e31a"> 9095</a></span><span class="preprocessor">#define USB_TXCSRL6_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l09096" name="l09096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1747f4bc7d5db33e87b3f1306230178"> 9096</a></span><span class="preprocessor">#define USB_TXCSRL6_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l09097" name="l09097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38446b9fb0a2e51ac88a79d1ea13b121"> 9097</a></span><span class="preprocessor">#define USB_TXCSRL6_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l09098" name="l09098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac9dafd64376aae94007410c6d85f268"> 9098</a></span><span class="preprocessor">#define USB_TXCSRL6_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l09099" name="l09099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a286734dd987382923d595fa7c49b13ad"> 9099</a></span><span class="preprocessor">#define USB_TXCSRL6_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l09100" name="l09100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fc2d03e243252cd3ad3c085142da2cc"> 9100</a></span><span class="preprocessor">#define USB_TXCSRL6_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l09101" name="l09101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad444e9f90d4b01e3dd80120971e702fb"> 9101</a></span><span class="preprocessor">#define USB_TXCSRL6_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l09102" name="l09102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8f65a1446d97123da556ca79ee5cff7"> 9102</a></span><span class="preprocessor">#define USB_TXCSRL6_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l09103" name="l09103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52d3b61722dbc2312a7864c0a9fed2ce"> 9103</a></span><span class="preprocessor">#define USB_TXCSRL6_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l09104" name="l09104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d1f4b07e5824c7f40aa5cbea009286e"> 9104</a></span><span class="preprocessor">#define USB_TXCSRL6_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l09105" name="l09105"></a><span class="lineno"> 9105</span> </div>
<div class="line"><a id="l09106" name="l09106"></a><span class="lineno"> 9106</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09107" name="l09107"></a><span class="lineno"> 9107</span><span class="comment">//</span></div>
<div class="line"><a id="l09108" name="l09108"></a><span class="lineno"> 9108</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH6 register.</span></div>
<div class="line"><a id="l09109" name="l09109"></a><span class="lineno"> 9109</span><span class="comment">//</span></div>
<div class="line"><a id="l09110" name="l09110"></a><span class="lineno"> 9110</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09111" name="l09111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac945494ed8341c110240282c31c1b5fe"> 9111</a></span><span class="preprocessor">#define USB_TXCSRH6_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l09112" name="l09112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35a6e22d8071a6efc0c929889f5ba0fc"> 9112</a></span><span class="preprocessor">#define USB_TXCSRH6_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l09113" name="l09113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a092137c06c9eef98083c805acdfc339d"> 9113</a></span><span class="preprocessor">#define USB_TXCSRH6_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l09114" name="l09114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e660ac46282b8ca4fdbf06b0f7b2937"> 9114</a></span><span class="preprocessor">#define USB_TXCSRH6_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l09115" name="l09115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58e78e1a0be41f482c557592dd1788db"> 9115</a></span><span class="preprocessor">#define USB_TXCSRH6_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l09116" name="l09116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9dac091822b2fd0f4bd2a71a18db427"> 9116</a></span><span class="preprocessor">#define USB_TXCSRH6_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l09117" name="l09117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30d63a51aad691622d507b7d894003b7"> 9117</a></span><span class="preprocessor">#define USB_TXCSRH6_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l09118" name="l09118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb7d61832b37d6cb47a938f7c7ec190e"> 9118</a></span><span class="preprocessor">#define USB_TXCSRH6_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l09119" name="l09119"></a><span class="lineno"> 9119</span> </div>
<div class="line"><a id="l09120" name="l09120"></a><span class="lineno"> 9120</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09121" name="l09121"></a><span class="lineno"> 9121</span><span class="comment">//</span></div>
<div class="line"><a id="l09122" name="l09122"></a><span class="lineno"> 9122</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP6 register.</span></div>
<div class="line"><a id="l09123" name="l09123"></a><span class="lineno"> 9123</span><span class="comment">//</span></div>
<div class="line"><a id="l09124" name="l09124"></a><span class="lineno"> 9124</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09125" name="l09125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a389679fec8487d1ec9892ae7b6512eff"> 9125</a></span><span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l09126" name="l09126"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf6de3897c3719c42d1421513a9880e4"> 9126</a></span><span class="preprocessor">#define USB_RXMAXP6_MAXLOAD_S   0</span></div>
<div class="line"><a id="l09127" name="l09127"></a><span class="lineno"> 9127</span> </div>
<div class="line"><a id="l09128" name="l09128"></a><span class="lineno"> 9128</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09129" name="l09129"></a><span class="lineno"> 9129</span><span class="comment">//</span></div>
<div class="line"><a id="l09130" name="l09130"></a><span class="lineno"> 9130</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL6 register.</span></div>
<div class="line"><a id="l09131" name="l09131"></a><span class="lineno"> 9131</span><span class="comment">//</span></div>
<div class="line"><a id="l09132" name="l09132"></a><span class="lineno"> 9132</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09133" name="l09133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a760559451d7ecf1c8a99d0aeb7fd74be"> 9133</a></span><span class="preprocessor">#define USB_RXCSRL6_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l09134" name="l09134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bfe75a6ad56000b466158c807759d11"> 9134</a></span><span class="preprocessor">#define USB_RXCSRL6_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l09135" name="l09135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c0284809d99a27a58c6d86ed656eb0c"> 9135</a></span><span class="preprocessor">#define USB_RXCSRL6_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l09136" name="l09136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54181986fa41637237653b12696c0a1c"> 9136</a></span><span class="preprocessor">#define USB_RXCSRL6_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l09137" name="l09137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a025cd25ad110e6981e991389ff217274"> 9137</a></span><span class="preprocessor">#define USB_RXCSRL6_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l09138" name="l09138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a226f712c8cf7d440cefa11b1c57979f3"> 9138</a></span><span class="preprocessor">#define USB_RXCSRL6_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l09139" name="l09139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0984ec7e3e597296cfe348bc64b2aa6b"> 9139</a></span><span class="preprocessor">#define USB_RXCSRL6_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l09140" name="l09140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a065453925c5b608394040225820281a2"> 9140</a></span><span class="preprocessor">#define USB_RXCSRL6_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l09141" name="l09141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0f7241df5a8f42046b30178bb37c8eb"> 9141</a></span><span class="preprocessor">#define USB_RXCSRL6_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l09142" name="l09142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af68312c78538cd89b1362085cfccc501"> 9142</a></span><span class="preprocessor">#define USB_RXCSRL6_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l09143" name="l09143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c70133b285645d76300be6e2f8912ac"> 9143</a></span><span class="preprocessor">#define USB_RXCSRL6_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l09144" name="l09144"></a><span class="lineno"> 9144</span> </div>
<div class="line"><a id="l09145" name="l09145"></a><span class="lineno"> 9145</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09146" name="l09146"></a><span class="lineno"> 9146</span><span class="comment">//</span></div>
<div class="line"><a id="l09147" name="l09147"></a><span class="lineno"> 9147</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH6 register.</span></div>
<div class="line"><a id="l09148" name="l09148"></a><span class="lineno"> 9148</span><span class="comment">//</span></div>
<div class="line"><a id="l09149" name="l09149"></a><span class="lineno"> 9149</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09150" name="l09150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26f256ba1f118e227a339ccf35b50dbc"> 9150</a></span><span class="preprocessor">#define USB_RXCSRH6_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l09151" name="l09151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33fa96db8f2027ad641f3f879545b081"> 9151</a></span><span class="preprocessor">#define USB_RXCSRH6_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l09152" name="l09152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1aa92fa14c9c99e829e4803188ec94c"> 9152</a></span><span class="preprocessor">#define USB_RXCSRH6_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l09153" name="l09153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b4aa4e0c58c62fde8ba577c26159bcb"> 9153</a></span><span class="preprocessor">#define USB_RXCSRH6_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l09154" name="l09154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addf2056aadc7dee8a2ef57dbb910807e"> 9154</a></span><span class="preprocessor">#define USB_RXCSRH6_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l09155" name="l09155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a949a5cf4bd61430d2199fdfdd1638581"> 9155</a></span><span class="preprocessor">#define USB_RXCSRH6_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l09156" name="l09156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3f51d1d6a0559fc930d1d80b9c48b3d"> 9156</a></span><span class="preprocessor">#define USB_RXCSRH6_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l09157" name="l09157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32b813c3899fc77fe995689a1ee9ef2f"> 9157</a></span><span class="preprocessor">#define USB_RXCSRH6_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l09158" name="l09158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeceaf93f333a5fd1390a41bea0d1973"> 9158</a></span><span class="preprocessor">#define USB_RXCSRH6_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l09159" name="l09159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a928f17811fff0ff9718ded899d31eb79"> 9159</a></span><span class="preprocessor">#define USB_RXCSRH6_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l09160" name="l09160"></a><span class="lineno"> 9160</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l09161" name="l09161"></a><span class="lineno"> 9161</span> </div>
<div class="line"><a id="l09162" name="l09162"></a><span class="lineno"> 9162</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09163" name="l09163"></a><span class="lineno"> 9163</span><span class="comment">//</span></div>
<div class="line"><a id="l09164" name="l09164"></a><span class="lineno"> 9164</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT6 register.</span></div>
<div class="line"><a id="l09165" name="l09165"></a><span class="lineno"> 9165</span><span class="comment">//</span></div>
<div class="line"><a id="l09166" name="l09166"></a><span class="lineno"> 9166</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09167" name="l09167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4df8b40f8b8a19aa234fa772299b3da7"> 9167</a></span><span class="preprocessor">#define USB_RXCOUNT6_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l09168" name="l09168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55dbbc9db4fd66261e1570909b1ebf62"> 9168</a></span><span class="preprocessor">#define USB_RXCOUNT6_COUNT_S    0</span></div>
<div class="line"><a id="l09169" name="l09169"></a><span class="lineno"> 9169</span> </div>
<div class="line"><a id="l09170" name="l09170"></a><span class="lineno"> 9170</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09171" name="l09171"></a><span class="lineno"> 9171</span><span class="comment">//</span></div>
<div class="line"><a id="l09172" name="l09172"></a><span class="lineno"> 9172</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE6 register.</span></div>
<div class="line"><a id="l09173" name="l09173"></a><span class="lineno"> 9173</span><span class="comment">//</span></div>
<div class="line"><a id="l09174" name="l09174"></a><span class="lineno"> 9174</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09175" name="l09175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba1d3af64303f3ef8a3fabaeb775d88c"> 9175</a></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09176" name="l09176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac945e71575f7b998c33896b2c3f8b06d"> 9176</a></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09177" name="l09177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2424a2d89c741a9d8fdd4848daa9f04"> 9177</a></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09178" name="l09178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abaabb8345199557eae87f1e11f1af1e7"> 9178</a></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09179" name="l09179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace6021f3ab29727b329aee3b243869c9"> 9179</a></span><span class="preprocessor">#define USB_TXTYPE6_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09180" name="l09180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54731bf02f151d204cee9687f71ce8b5"> 9180</a></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09181" name="l09181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad57d26633b15280743850126c0cfb5b5"> 9181</a></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09182" name="l09182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8a7a4f4ec9b80f02be4511aab302d14"> 9182</a></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09183" name="l09183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab036d9104a1d5ced8f614b3981abe4dd"> 9183</a></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09184" name="l09184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c2d5c787331f50d608ae0c3b9fd73b4"> 9184</a></span><span class="preprocessor">#define USB_TXTYPE6_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09185" name="l09185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0062edc5d575381fb5bb212e86d8de1"> 9185</a></span><span class="preprocessor">#define USB_TXTYPE6_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09186" name="l09186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa57f67547dc445ad99ed2b427fd3b3f2"> 9186</a></span><span class="preprocessor">#define USB_TXTYPE6_TEP_S       0</span></div>
<div class="line"><a id="l09187" name="l09187"></a><span class="lineno"> 9187</span> </div>
<div class="line"><a id="l09188" name="l09188"></a><span class="lineno"> 9188</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09189" name="l09189"></a><span class="lineno"> 9189</span><span class="comment">//</span></div>
<div class="line"><a id="l09190" name="l09190"></a><span class="lineno"> 9190</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL6</span></div>
<div class="line"><a id="l09191" name="l09191"></a><span class="lineno"> 9191</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09192" name="l09192"></a><span class="lineno"> 9192</span><span class="comment">//</span></div>
<div class="line"><a id="l09193" name="l09193"></a><span class="lineno"> 9193</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09194" name="l09194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7dcedba7addd5bf645634fa11d6b271"> 9194</a></span><span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09195" name="l09195"></a><span class="lineno"> 9195</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l09196" name="l09196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bfa73a10e4152824ae63d106e567085"> 9196</a></span><span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09197" name="l09197"></a><span class="lineno"> 9197</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09198" name="l09198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2cdaa4f149aeda539ec381f95dd54c4"> 9198</a></span><span class="preprocessor">#define USB_TXINTERVAL6_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09199" name="l09199"></a><span class="lineno"> 9199</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09200" name="l09200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6678c831ed7c9babf41485ffa597ef4b"> 9200</a></span><span class="preprocessor">#define USB_TXINTERVAL6_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09201" name="l09201"></a><span class="lineno"> 9201</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09202" name="l09202"></a><span class="lineno"> 9202</span> </div>
<div class="line"><a id="l09203" name="l09203"></a><span class="lineno"> 9203</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09204" name="l09204"></a><span class="lineno"> 9204</span><span class="comment">//</span></div>
<div class="line"><a id="l09205" name="l09205"></a><span class="lineno"> 9205</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE6 register.</span></div>
<div class="line"><a id="l09206" name="l09206"></a><span class="lineno"> 9206</span><span class="comment">//</span></div>
<div class="line"><a id="l09207" name="l09207"></a><span class="lineno"> 9207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09208" name="l09208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30f37e0a0cb26ea72ec27406752a120b"> 9208</a></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09209" name="l09209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bc67d8de5105fbc5513726bf11820d0"> 9209</a></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09210" name="l09210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab68151f0444c5d26115f8b386da5bac9"> 9210</a></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09211" name="l09211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fd1939911eac6e9b17bf6175538f9c8"> 9211</a></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09212" name="l09212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4866b3458d2952f90b1921398906c28c"> 9212</a></span><span class="preprocessor">#define USB_RXTYPE6_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09213" name="l09213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad22e73147001ade8df5f7804a56e5899"> 9213</a></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09214" name="l09214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a554f9bd33dea62fe23a41040a1916915"> 9214</a></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09215" name="l09215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad80f200fe235033a4a2df8127cb147f2"> 9215</a></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09216" name="l09216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85f56c7a5c115abfeaa994925d30ef21"> 9216</a></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09217" name="l09217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecda39edaad81649e6570f18673f01df"> 9217</a></span><span class="preprocessor">#define USB_RXTYPE6_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09218" name="l09218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a744f14026948a6d5dbacd9ba9dd3a040"> 9218</a></span><span class="preprocessor">#define USB_RXTYPE6_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09219" name="l09219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03a70f9c1fe69d1af9926383309d2097"> 9219</a></span><span class="preprocessor">#define USB_RXTYPE6_TEP_S       0</span></div>
<div class="line"><a id="l09220" name="l09220"></a><span class="lineno"> 9220</span> </div>
<div class="line"><a id="l09221" name="l09221"></a><span class="lineno"> 9221</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09222" name="l09222"></a><span class="lineno"> 9222</span><span class="comment">//</span></div>
<div class="line"><a id="l09223" name="l09223"></a><span class="lineno"> 9223</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL6</span></div>
<div class="line"><a id="l09224" name="l09224"></a><span class="lineno"> 9224</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09225" name="l09225"></a><span class="lineno"> 9225</span><span class="comment">//</span></div>
<div class="line"><a id="l09226" name="l09226"></a><span class="lineno"> 9226</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09227" name="l09227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad53329ea0f7d813900929b96ce64b11d"> 9227</a></span><span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09228" name="l09228"></a><span class="lineno"> 9228</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l09229" name="l09229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a871c7c0c3e30a4fc2b6a32bfc16dbe19"> 9229</a></span><span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09230" name="l09230"></a><span class="lineno"> 9230</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09231" name="l09231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a074cf3a629f4b0f62acf0352e779299a"> 9231</a></span><span class="preprocessor">#define USB_RXINTERVAL6_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09232" name="l09232"></a><span class="lineno"> 9232</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09233" name="l09233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0616a489237e7b9cfb7bda023a076e3b"> 9233</a></span><span class="preprocessor">#define USB_RXINTERVAL6_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09234" name="l09234"></a><span class="lineno"> 9234</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09235" name="l09235"></a><span class="lineno"> 9235</span> </div>
<div class="line"><a id="l09236" name="l09236"></a><span class="lineno"> 9236</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09237" name="l09237"></a><span class="lineno"> 9237</span><span class="comment">//</span></div>
<div class="line"><a id="l09238" name="l09238"></a><span class="lineno"> 9238</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXMAXP7 register.</span></div>
<div class="line"><a id="l09239" name="l09239"></a><span class="lineno"> 9239</span><span class="comment">//</span></div>
<div class="line"><a id="l09240" name="l09240"></a><span class="lineno"> 9240</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09241" name="l09241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a464715ca0d432cc1c54223bda61742f1"> 9241</a></span><span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l09242" name="l09242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35a692f602e337e65cf21b7ecc741409"> 9242</a></span><span class="preprocessor">#define USB_TXMAXP7_MAXLOAD_S   0</span></div>
<div class="line"><a id="l09243" name="l09243"></a><span class="lineno"> 9243</span> </div>
<div class="line"><a id="l09244" name="l09244"></a><span class="lineno"> 9244</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09245" name="l09245"></a><span class="lineno"> 9245</span><span class="comment">//</span></div>
<div class="line"><a id="l09246" name="l09246"></a><span class="lineno"> 9246</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRL7 register.</span></div>
<div class="line"><a id="l09247" name="l09247"></a><span class="lineno"> 9247</span><span class="comment">//</span></div>
<div class="line"><a id="l09248" name="l09248"></a><span class="lineno"> 9248</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09249" name="l09249"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac70551ea10b7f8ae40151179afbdce36"> 9249</a></span><span class="preprocessor">#define USB_TXCSRL7_NAKTO       0x00000080  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l09250" name="l09250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a859bad104f8fa676af4ad6488de998f1"> 9250</a></span><span class="preprocessor">#define USB_TXCSRL7_CLRDT       0x00000040  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l09251" name="l09251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af58cf58976ad36d7ede3dd46fe8bdbce"> 9251</a></span><span class="preprocessor">#define USB_TXCSRL7_STALLED     0x00000020  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l09252" name="l09252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd347a19adb5e12f69ec328abe58f19f"> 9252</a></span><span class="preprocessor">#define USB_TXCSRL7_STALL       0x00000010  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l09253" name="l09253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ee73e4c4bc845b1e453583f766d2370"> 9253</a></span><span class="preprocessor">#define USB_TXCSRL7_SETUP       0x00000010  </span><span class="comment">// Setup Packet</span></div>
<div class="line"><a id="l09254" name="l09254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8e364719d217c2db12bc0de33a1942b"> 9254</a></span><span class="preprocessor">#define USB_TXCSRL7_FLUSH       0x00000008  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l09255" name="l09255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1487f998b42f8a92b44e11b821f2465"> 9255</a></span><span class="preprocessor">#define USB_TXCSRL7_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l09256" name="l09256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82163d27f8d212510447f8f631a15240"> 9256</a></span><span class="preprocessor">#define USB_TXCSRL7_UNDRN       0x00000004  </span><span class="comment">// Underrun</span></div>
<div class="line"><a id="l09257" name="l09257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff55f6633a56809334faba296cb1bf55"> 9257</a></span><span class="preprocessor">#define USB_TXCSRL7_FIFONE      0x00000002  </span><span class="comment">// FIFO Not Empty</span></div>
<div class="line"><a id="l09258" name="l09258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72795146ac3ca41a75dcfbf279c9cbe2"> 9258</a></span><span class="preprocessor">#define USB_TXCSRL7_TXRDY       0x00000001  </span><span class="comment">// Transmit Packet Ready</span></div>
<div class="line"><a id="l09259" name="l09259"></a><span class="lineno"> 9259</span> </div>
<div class="line"><a id="l09260" name="l09260"></a><span class="lineno"> 9260</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09261" name="l09261"></a><span class="lineno"> 9261</span><span class="comment">//</span></div>
<div class="line"><a id="l09262" name="l09262"></a><span class="lineno"> 9262</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXCSRH7 register.</span></div>
<div class="line"><a id="l09263" name="l09263"></a><span class="lineno"> 9263</span><span class="comment">//</span></div>
<div class="line"><a id="l09264" name="l09264"></a><span class="lineno"> 9264</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09265" name="l09265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f619c2eb261bbe0e95c05325f6ba1fb"> 9265</a></span><span class="preprocessor">#define USB_TXCSRH7_AUTOSET     0x00000080  </span><span class="comment">// Auto Set</span></div>
<div class="line"><a id="l09266" name="l09266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4c8a6573db63d177d2c177fc7ebdfdd"> 9266</a></span><span class="preprocessor">#define USB_TXCSRH7_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l09267" name="l09267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e2a580367b831225d79bb5263b277d0"> 9267</a></span><span class="preprocessor">#define USB_TXCSRH7_MODE        0x00000020  </span><span class="comment">// Mode</span></div>
<div class="line"><a id="l09268" name="l09268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d9668dee27d4f7879587fafc7e66426"> 9268</a></span><span class="preprocessor">#define USB_TXCSRH7_DMAEN       0x00000010  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l09269" name="l09269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add97fc49265d5e31ece3217fc21071a2"> 9269</a></span><span class="preprocessor">#define USB_TXCSRH7_FDT         0x00000008  </span><span class="comment">// Force Data Toggle</span></div>
<div class="line"><a id="l09270" name="l09270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e0697a363858e79be7a74d6a9dab77f"> 9270</a></span><span class="preprocessor">#define USB_TXCSRH7_DMAMOD      0x00000004  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l09271" name="l09271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79e625b7caffe1f7b1e9b66156027518"> 9271</a></span><span class="preprocessor">#define USB_TXCSRH7_DTWE        0x00000002  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l09272" name="l09272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a669162e2808ed28b02d9a912dabe3949"> 9272</a></span><span class="preprocessor">#define USB_TXCSRH7_DT          0x00000001  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l09273" name="l09273"></a><span class="lineno"> 9273</span> </div>
<div class="line"><a id="l09274" name="l09274"></a><span class="lineno"> 9274</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09275" name="l09275"></a><span class="lineno"> 9275</span><span class="comment">//</span></div>
<div class="line"><a id="l09276" name="l09276"></a><span class="lineno"> 9276</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXMAXP7 register.</span></div>
<div class="line"><a id="l09277" name="l09277"></a><span class="lineno"> 9277</span><span class="comment">//</span></div>
<div class="line"><a id="l09278" name="l09278"></a><span class="lineno"> 9278</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09279" name="l09279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a002dde7d75d3a0f59c20baca31758ae1"> 9279</a></span><span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_M   0x000007FF  </span><span class="comment">// Maximum Payload</span></div>
<div class="line"><a id="l09280" name="l09280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad978073c87ab30a6f362bbdc479469dd"> 9280</a></span><span class="preprocessor">#define USB_RXMAXP7_MAXLOAD_S   0</span></div>
<div class="line"><a id="l09281" name="l09281"></a><span class="lineno"> 9281</span> </div>
<div class="line"><a id="l09282" name="l09282"></a><span class="lineno"> 9282</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09283" name="l09283"></a><span class="lineno"> 9283</span><span class="comment">//</span></div>
<div class="line"><a id="l09284" name="l09284"></a><span class="lineno"> 9284</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRL7 register.</span></div>
<div class="line"><a id="l09285" name="l09285"></a><span class="lineno"> 9285</span><span class="comment">//</span></div>
<div class="line"><a id="l09286" name="l09286"></a><span class="lineno"> 9286</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09287" name="l09287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcbcac5d7c9ba182e69c2d81e88ee45f"> 9287</a></span><span class="preprocessor">#define USB_RXCSRL7_CLRDT       0x00000080  </span><span class="comment">// Clear Data Toggle</span></div>
<div class="line"><a id="l09288" name="l09288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac206e1388a970030222a7d73bf09886a"> 9288</a></span><span class="preprocessor">#define USB_RXCSRL7_STALLED     0x00000040  </span><span class="comment">// Endpoint Stalled</span></div>
<div class="line"><a id="l09289" name="l09289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dc1f92620dd8190566fce99e48ca437"> 9289</a></span><span class="preprocessor">#define USB_RXCSRL7_REQPKT      0x00000020  </span><span class="comment">// Request Packet</span></div>
<div class="line"><a id="l09290" name="l09290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad211d8efd4bf1445c4f6d75d6ec7441f"> 9290</a></span><span class="preprocessor">#define USB_RXCSRL7_STALL       0x00000020  </span><span class="comment">// Send STALL</span></div>
<div class="line"><a id="l09291" name="l09291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54e69b8594344eee5915f531fd77f95e"> 9291</a></span><span class="preprocessor">#define USB_RXCSRL7_FLUSH       0x00000010  </span><span class="comment">// Flush FIFO</span></div>
<div class="line"><a id="l09292" name="l09292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37c16bf2a26ab3d94e06c3d7f4481546"> 9292</a></span><span class="preprocessor">#define USB_RXCSRL7_DATAERR     0x00000008  </span><span class="comment">// Data Error</span></div>
<div class="line"><a id="l09293" name="l09293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72bd6ea30cf14e43eafd31ba2c638bfd"> 9293</a></span><span class="preprocessor">#define USB_RXCSRL7_NAKTO       0x00000008  </span><span class="comment">// NAK Timeout</span></div>
<div class="line"><a id="l09294" name="l09294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05f60233cc5cafd582b5031443f59c5c"> 9294</a></span><span class="preprocessor">#define USB_RXCSRL7_ERROR       0x00000004  </span><span class="comment">// Error</span></div>
<div class="line"><a id="l09295" name="l09295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82dab431a1718c89d6980f08fa63ca61"> 9295</a></span><span class="preprocessor">#define USB_RXCSRL7_OVER        0x00000004  </span><span class="comment">// Overrun</span></div>
<div class="line"><a id="l09296" name="l09296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee77353cfee66b5ffd750f87ec6ba50a"> 9296</a></span><span class="preprocessor">#define USB_RXCSRL7_FULL        0x00000002  </span><span class="comment">// FIFO Full</span></div>
<div class="line"><a id="l09297" name="l09297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ef9691412b9024f60f0bddcf2c04f5f"> 9297</a></span><span class="preprocessor">#define USB_RXCSRL7_RXRDY       0x00000001  </span><span class="comment">// Receive Packet Ready</span></div>
<div class="line"><a id="l09298" name="l09298"></a><span class="lineno"> 9298</span> </div>
<div class="line"><a id="l09299" name="l09299"></a><span class="lineno"> 9299</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09300" name="l09300"></a><span class="lineno"> 9300</span><span class="comment">//</span></div>
<div class="line"><a id="l09301" name="l09301"></a><span class="lineno"> 9301</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCSRH7 register.</span></div>
<div class="line"><a id="l09302" name="l09302"></a><span class="lineno"> 9302</span><span class="comment">//</span></div>
<div class="line"><a id="l09303" name="l09303"></a><span class="lineno"> 9303</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09304" name="l09304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a1d1e3897d0b3c99178deb880030ffc"> 9304</a></span><span class="preprocessor">#define USB_RXCSRH7_AUTOCL      0x00000080  </span><span class="comment">// Auto Clear</span></div>
<div class="line"><a id="l09305" name="l09305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae70849098df73c61e2e44d82e8d8e247"> 9305</a></span><span class="preprocessor">#define USB_RXCSRH7_ISO         0x00000040  </span><span class="comment">// Isochronous Transfers</span></div>
<div class="line"><a id="l09306" name="l09306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef833260eb94543f1543711d6db70ad5"> 9306</a></span><span class="preprocessor">#define USB_RXCSRH7_AUTORQ      0x00000040  </span><span class="comment">// Auto Request</span></div>
<div class="line"><a id="l09307" name="l09307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef3693014d7542fd6d7477a29f99586e"> 9307</a></span><span class="preprocessor">#define USB_RXCSRH7_DMAEN       0x00000020  </span><span class="comment">// DMA Request Enable</span></div>
<div class="line"><a id="l09308" name="l09308"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef477f70f572f902c1556870577a9d43"> 9308</a></span><span class="preprocessor">#define USB_RXCSRH7_PIDERR      0x00000010  </span><span class="comment">// PID Error</span></div>
<div class="line"><a id="l09309" name="l09309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11d1d0f084f53713865a457b13907e54"> 9309</a></span><span class="preprocessor">#define USB_RXCSRH7_DISNYET     0x00000010  </span><span class="comment">// Disable NYET</span></div>
<div class="line"><a id="l09310" name="l09310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d0aad1735097f9be0245e5f9333f4cc"> 9310</a></span><span class="preprocessor">#define USB_RXCSRH7_DMAMOD      0x00000008  </span><span class="comment">// DMA Request Mode</span></div>
<div class="line"><a id="l09311" name="l09311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfcfd57eb85ce20fac676b6ca6a06ef7"> 9311</a></span><span class="preprocessor">#define USB_RXCSRH7_DTWE        0x00000004  </span><span class="comment">// Data Toggle Write Enable</span></div>
<div class="line"><a id="l09312" name="l09312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab75cc8eb3eca8b63ada9b5cfccb7c546"> 9312</a></span><span class="preprocessor">#define USB_RXCSRH7_DT          0x00000002  </span><span class="comment">// Data Toggle</span></div>
<div class="line"><a id="l09313" name="l09313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a920ef6b0754558ac3547611d57230dba"> 9313</a></span><span class="preprocessor">#define USB_RXCSRH7_INCOMPRX    0x00000001  </span><span class="comment">// Incomplete RX Transmission</span></div>
<div class="line"><a id="l09314" name="l09314"></a><span class="lineno"> 9314</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l09315" name="l09315"></a><span class="lineno"> 9315</span> </div>
<div class="line"><a id="l09316" name="l09316"></a><span class="lineno"> 9316</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09317" name="l09317"></a><span class="lineno"> 9317</span><span class="comment">//</span></div>
<div class="line"><a id="l09318" name="l09318"></a><span class="lineno"> 9318</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXCOUNT7 register.</span></div>
<div class="line"><a id="l09319" name="l09319"></a><span class="lineno"> 9319</span><span class="comment">//</span></div>
<div class="line"><a id="l09320" name="l09320"></a><span class="lineno"> 9320</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09321" name="l09321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16eceb2412d5c8618f7c7548a8bba615"> 9321</a></span><span class="preprocessor">#define USB_RXCOUNT7_COUNT_M    0x00001FFF  </span><span class="comment">// Receive Packet Count</span></div>
<div class="line"><a id="l09322" name="l09322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91499694d66192ebd01630841f38b33e"> 9322</a></span><span class="preprocessor">#define USB_RXCOUNT7_COUNT_S    0</span></div>
<div class="line"><a id="l09323" name="l09323"></a><span class="lineno"> 9323</span> </div>
<div class="line"><a id="l09324" name="l09324"></a><span class="lineno"> 9324</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09325" name="l09325"></a><span class="lineno"> 9325</span><span class="comment">//</span></div>
<div class="line"><a id="l09326" name="l09326"></a><span class="lineno"> 9326</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXTYPE7 register.</span></div>
<div class="line"><a id="l09327" name="l09327"></a><span class="lineno"> 9327</span><span class="comment">//</span></div>
<div class="line"><a id="l09328" name="l09328"></a><span class="lineno"> 9328</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09329" name="l09329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf6cd2e7395e4930fb8c611c89dcff82"> 9329</a></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09330" name="l09330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8d821942879c982ec05f0d56cc563ba"> 9330</a></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09331" name="l09331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4c10e439a2780bb7a4309d0fd609418"> 9331</a></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09332" name="l09332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ac632ee42b7ee96c81ce608ae439032"> 9332</a></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09333" name="l09333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaee314ff1a148bf2aeeddea48f5e19f6"> 9333</a></span><span class="preprocessor">#define USB_TXTYPE7_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09334" name="l09334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83c3f54286f4e59bf263ee7c386c8db2"> 9334</a></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09335" name="l09335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7eb93043cf1f5de377aae57cb46fb6a5"> 9335</a></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09336" name="l09336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ec0d19f2f29159eeb0ea64511ed2f39"> 9336</a></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09337" name="l09337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1167b07d19b371852197a5a5df0535d"> 9337</a></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09338" name="l09338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ff1d15344f79aa094c58fed949ba5fb"> 9338</a></span><span class="preprocessor">#define USB_TXTYPE7_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09339" name="l09339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb2540e9d3d5084f88994d7921503a3"> 9339</a></span><span class="preprocessor">#define USB_TXTYPE7_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09340" name="l09340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53025ab6e5387c91ed7b0c432ea7cb32"> 9340</a></span><span class="preprocessor">#define USB_TXTYPE7_TEP_S       0</span></div>
<div class="line"><a id="l09341" name="l09341"></a><span class="lineno"> 9341</span> </div>
<div class="line"><a id="l09342" name="l09342"></a><span class="lineno"> 9342</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09343" name="l09343"></a><span class="lineno"> 9343</span><span class="comment">//</span></div>
<div class="line"><a id="l09344" name="l09344"></a><span class="lineno"> 9344</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXINTERVAL7</span></div>
<div class="line"><a id="l09345" name="l09345"></a><span class="lineno"> 9345</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09346" name="l09346"></a><span class="lineno"> 9346</span><span class="comment">//</span></div>
<div class="line"><a id="l09347" name="l09347"></a><span class="lineno"> 9347</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09348" name="l09348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af638bb5b98be165f0306bfb7d662a36e"> 9348</a></span><span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09349" name="l09349"></a><span class="lineno"> 9349</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// TX Polling</span></div>
<div class="line"><a id="l09350" name="l09350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a791fc3540fd9da6fe605c2758f3e0400"> 9350</a></span><span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09351" name="l09351"></a><span class="lineno"> 9351</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09352" name="l09352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc25b8ef8d23390f0414ff84ee485509"> 9352</a></span><span class="preprocessor">#define USB_TXINTERVAL7_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09353" name="l09353"></a><span class="lineno"> 9353</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09354" name="l09354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c4307056fecd02dfb9c2fe201ceef5"> 9354</a></span><span class="preprocessor">#define USB_TXINTERVAL7_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09355" name="l09355"></a><span class="lineno"> 9355</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09356" name="l09356"></a><span class="lineno"> 9356</span> </div>
<div class="line"><a id="l09357" name="l09357"></a><span class="lineno"> 9357</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09358" name="l09358"></a><span class="lineno"> 9358</span><span class="comment">//</span></div>
<div class="line"><a id="l09359" name="l09359"></a><span class="lineno"> 9359</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXTYPE7 register.</span></div>
<div class="line"><a id="l09360" name="l09360"></a><span class="lineno"> 9360</span><span class="comment">//</span></div>
<div class="line"><a id="l09361" name="l09361"></a><span class="lineno"> 9361</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09362" name="l09362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a418e3f6d0702fdc593e8f1f4b96f325f"> 9362</a></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_M     0x000000C0  </span><span class="comment">// Operating Speed</span></div>
<div class="line"><a id="l09363" name="l09363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2b33a268eba5de1fc36fe9f8b724938"> 9363</a></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_DFLT  0x00000000  </span><span class="comment">// Default</span></div>
<div class="line"><a id="l09364" name="l09364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72bc94b2b3751fa7006b2981d94027c4"> 9364</a></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_HIGH  0x00000040  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09365" name="l09365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87711c48ae5b666c1337223ee8374903"> 9365</a></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_FULL  0x00000080  </span><span class="comment">// Full</span></div>
<div class="line"><a id="l09366" name="l09366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedfd51f7a39878ff82a136d2e3a7a5c1"> 9366</a></span><span class="preprocessor">#define USB_RXTYPE7_SPEED_LOW   0x000000C0  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09367" name="l09367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f5bb88fff01f7bb9c3832de572645e4"> 9367</a></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_M     0x00000030  </span><span class="comment">// Protocol</span></div>
<div class="line"><a id="l09368" name="l09368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebcf26be664c861326721137dcf2e424"> 9368</a></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_CTRL  0x00000000  </span><span class="comment">// Control</span></div>
<div class="line"><a id="l09369" name="l09369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a103996346d6963ddd712f28b4a41d565"> 9369</a></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_ISOC  0x00000010  </span><span class="comment">// Isochronous</span></div>
<div class="line"><a id="l09370" name="l09370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5df87ad82934f2b9712312e57ab4a2ce"> 9370</a></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_BULK  0x00000020  </span><span class="comment">// Bulk</span></div>
<div class="line"><a id="l09371" name="l09371"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a421713e80014b229934099609a883b98"> 9371</a></span><span class="preprocessor">#define USB_RXTYPE7_PROTO_INT   0x00000030  </span><span class="comment">// Interrupt</span></div>
<div class="line"><a id="l09372" name="l09372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae73e53fa393a102a41ba0e71c54bb6fa"> 9372</a></span><span class="preprocessor">#define USB_RXTYPE7_TEP_M       0x0000000F  </span><span class="comment">// Target Endpoint Number</span></div>
<div class="line"><a id="l09373" name="l09373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a742f12e05187c082846e8e3f99b4dcea"> 9373</a></span><span class="preprocessor">#define USB_RXTYPE7_TEP_S       0</span></div>
<div class="line"><a id="l09374" name="l09374"></a><span class="lineno"> 9374</span> </div>
<div class="line"><a id="l09375" name="l09375"></a><span class="lineno"> 9375</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09376" name="l09376"></a><span class="lineno"> 9376</span><span class="comment">//</span></div>
<div class="line"><a id="l09377" name="l09377"></a><span class="lineno"> 9377</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXINTERVAL7</span></div>
<div class="line"><a id="l09378" name="l09378"></a><span class="lineno"> 9378</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09379" name="l09379"></a><span class="lineno"> 9379</span><span class="comment">//</span></div>
<div class="line"><a id="l09380" name="l09380"></a><span class="lineno"> 9380</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09381" name="l09381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a180648309f3f6ad489ce5f6e4d93d5e0"> 9381</a></span><span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_M                                              \</span></div>
<div class="line"><a id="l09382" name="l09382"></a><span class="lineno"> 9382</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// RX Polling</span></div>
<div class="line"><a id="l09383" name="l09383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e34f8ecb295aa91b642b6dbd4911f7f"> 9383</a></span><span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_M                                              \</span></div>
<div class="line"><a id="l09384" name="l09384"></a><span class="lineno"> 9384</span><span class="preprocessor">                                0x000000FF  </span><span class="comment">// NAK Limit</span></div>
<div class="line"><a id="l09385" name="l09385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4e1ec7e1aef4c5f5d84b4f2bfe12f97"> 9385</a></span><span class="preprocessor">#define USB_RXINTERVAL7_NAKLMT_S                                              \</span></div>
<div class="line"><a id="l09386" name="l09386"></a><span class="lineno"> 9386</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09387" name="l09387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3df91ebca59102de1d445bd1c307d27"> 9387</a></span><span class="preprocessor">#define USB_RXINTERVAL7_TXPOLL_S                                              \</span></div>
<div class="line"><a id="l09388" name="l09388"></a><span class="lineno"> 9388</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l09389" name="l09389"></a><span class="lineno"> 9389</span> </div>
<div class="line"><a id="l09390" name="l09390"></a><span class="lineno"> 9390</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09391" name="l09391"></a><span class="lineno"> 9391</span><span class="comment">//</span></div>
<div class="line"><a id="l09392" name="l09392"></a><span class="lineno"> 9392</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAINTR register.</span></div>
<div class="line"><a id="l09393" name="l09393"></a><span class="lineno"> 9393</span><span class="comment">//</span></div>
<div class="line"><a id="l09394" name="l09394"></a><span class="lineno"> 9394</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09395" name="l09395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d726ba056d23d3606efddfc006d314a"> 9395</a></span><span class="preprocessor">#define USB_DMAINTR_CH7         0x00000080  </span><span class="comment">// Channel 7 DMA Interrupt</span></div>
<div class="line"><a id="l09396" name="l09396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a72cc125358f0ec4b4cc207206e6874"> 9396</a></span><span class="preprocessor">#define USB_DMAINTR_CH6         0x00000040  </span><span class="comment">// Channel 6 DMA Interrupt</span></div>
<div class="line"><a id="l09397" name="l09397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace739bf58ffd4b111d281fc821e927a2"> 9397</a></span><span class="preprocessor">#define USB_DMAINTR_CH5         0x00000020  </span><span class="comment">// Channel 5 DMA Interrupt</span></div>
<div class="line"><a id="l09398" name="l09398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fdeb5cb98a701184ef8ac277fa27f1a"> 9398</a></span><span class="preprocessor">#define USB_DMAINTR_CH4         0x00000010  </span><span class="comment">// Channel 4 DMA Interrupt</span></div>
<div class="line"><a id="l09399" name="l09399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51ed2315585ba75a70d0e32131b8a26a"> 9399</a></span><span class="preprocessor">#define USB_DMAINTR_CH3         0x00000008  </span><span class="comment">// Channel 3 DMA Interrupt</span></div>
<div class="line"><a id="l09400" name="l09400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f992df5967ac277fd467ca95d43d92d"> 9400</a></span><span class="preprocessor">#define USB_DMAINTR_CH2         0x00000004  </span><span class="comment">// Channel 2 DMA Interrupt</span></div>
<div class="line"><a id="l09401" name="l09401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2eafe6b435c91e319ec92f28582e8b1e"> 9401</a></span><span class="preprocessor">#define USB_DMAINTR_CH1         0x00000002  </span><span class="comment">// Channel 1 DMA Interrupt</span></div>
<div class="line"><a id="l09402" name="l09402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a021050484b276e55405b9e4e76f4cb96"> 9402</a></span><span class="preprocessor">#define USB_DMAINTR_CH0         0x00000001  </span><span class="comment">// Channel 0 DMA Interrupt</span></div>
<div class="line"><a id="l09403" name="l09403"></a><span class="lineno"> 9403</span> </div>
<div class="line"><a id="l09404" name="l09404"></a><span class="lineno"> 9404</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09405" name="l09405"></a><span class="lineno"> 9405</span><span class="comment">//</span></div>
<div class="line"><a id="l09406" name="l09406"></a><span class="lineno"> 9406</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL0 register.</span></div>
<div class="line"><a id="l09407" name="l09407"></a><span class="lineno"> 9407</span><span class="comment">//</span></div>
<div class="line"><a id="l09408" name="l09408"></a><span class="lineno"> 9408</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09409" name="l09409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfab0f59c9db3f8be277d6c9b6cea6ae"> 9409</a></span><span class="preprocessor">#define USB_DMACTL0_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09410" name="l09410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4795c19f22b02c5a4adda1786f68aab5"> 9410</a></span><span class="preprocessor">#define USB_DMACTL0_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09411" name="l09411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7c96cef0bbca5a1e88e5655c1295839"> 9411</a></span><span class="preprocessor">#define USB_DMACTL0_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09412" name="l09412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae653898826f89927031b4e68b0741d42"> 9412</a></span><span class="preprocessor">#define USB_DMACTL0_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09413" name="l09413"></a><span class="lineno"> 9413</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09414" name="l09414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab15cd247faaa4abc02415fd083dc5746"> 9414</a></span><span class="preprocessor">#define USB_DMACTL0_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09415" name="l09415"></a><span class="lineno"> 9415</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09416" name="l09416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2aa0d9059966cc72cee8a4aa076b5994"> 9416</a></span><span class="preprocessor">#define USB_DMACTL0_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09417" name="l09417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2939bae5e6b89e593b8cd68ee32292ab"> 9417</a></span><span class="preprocessor">#define USB_DMACTL0_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09418" name="l09418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d8552602d86ce8638f1d78fdf8056d0"> 9418</a></span><span class="preprocessor">#define USB_DMACTL0_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09419" name="l09419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9397e049cdde865f5d2fcc972569bae0"> 9419</a></span><span class="preprocessor">#define USB_DMACTL0_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09420" name="l09420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a0a19f5ba1abf1386942884056a3459"> 9420</a></span><span class="preprocessor">#define USB_DMACTL0_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09421" name="l09421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abda37d2b8022d9b961c9e68ed48a0c19"> 9421</a></span><span class="preprocessor">#define USB_DMACTL0_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09422" name="l09422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4d7e94329b34f59109b996bf4e4de59"> 9422</a></span><span class="preprocessor">#define USB_DMACTL0_EP_S        4</span></div>
<div class="line"><a id="l09423" name="l09423"></a><span class="lineno"> 9423</span> </div>
<div class="line"><a id="l09424" name="l09424"></a><span class="lineno"> 9424</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09425" name="l09425"></a><span class="lineno"> 9425</span><span class="comment">//</span></div>
<div class="line"><a id="l09426" name="l09426"></a><span class="lineno"> 9426</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR0 register.</span></div>
<div class="line"><a id="l09427" name="l09427"></a><span class="lineno"> 9427</span><span class="comment">//</span></div>
<div class="line"><a id="l09428" name="l09428"></a><span class="lineno"> 9428</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09429" name="l09429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79c1710e38381aa9e112fde7602d608d"> 9429</a></span><span class="preprocessor">#define USB_DMAADDR0_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09430" name="l09430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac46fabca8516eb18bd56e3c6ba7c197"> 9430</a></span><span class="preprocessor">#define USB_DMAADDR0_ADDR_S     2</span></div>
<div class="line"><a id="l09431" name="l09431"></a><span class="lineno"> 9431</span> </div>
<div class="line"><a id="l09432" name="l09432"></a><span class="lineno"> 9432</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09433" name="l09433"></a><span class="lineno"> 9433</span><span class="comment">//</span></div>
<div class="line"><a id="l09434" name="l09434"></a><span class="lineno"> 9434</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT0</span></div>
<div class="line"><a id="l09435" name="l09435"></a><span class="lineno"> 9435</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09436" name="l09436"></a><span class="lineno"> 9436</span><span class="comment">//</span></div>
<div class="line"><a id="l09437" name="l09437"></a><span class="lineno"> 9437</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09438" name="l09438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9572d41f13b0696ffffb5e4bdba40066"> 9438</a></span><span class="preprocessor">#define USB_DMACOUNT0_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09439" name="l09439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e44ca9e425d44ae2a5f56531a88c213"> 9439</a></span><span class="preprocessor">#define USB_DMACOUNT0_COUNT_S   2</span></div>
<div class="line"><a id="l09440" name="l09440"></a><span class="lineno"> 9440</span> </div>
<div class="line"><a id="l09441" name="l09441"></a><span class="lineno"> 9441</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09442" name="l09442"></a><span class="lineno"> 9442</span><span class="comment">//</span></div>
<div class="line"><a id="l09443" name="l09443"></a><span class="lineno"> 9443</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL1 register.</span></div>
<div class="line"><a id="l09444" name="l09444"></a><span class="lineno"> 9444</span><span class="comment">//</span></div>
<div class="line"><a id="l09445" name="l09445"></a><span class="lineno"> 9445</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09446" name="l09446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a523fbec77af7b2f9f06ceef0aff2cd45"> 9446</a></span><span class="preprocessor">#define USB_DMACTL1_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09447" name="l09447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac94bb9111bdd52eaeb9d29c03ed504d2"> 9447</a></span><span class="preprocessor">#define USB_DMACTL1_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09448" name="l09448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0dd1f93272e2b86136ac9bf89602241"> 9448</a></span><span class="preprocessor">#define USB_DMACTL1_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09449" name="l09449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20e374fb134fb28090dd8698af1e9353"> 9449</a></span><span class="preprocessor">#define USB_DMACTL1_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09450" name="l09450"></a><span class="lineno"> 9450</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09451" name="l09451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1998df760ef23426c7830c653e8e67e8"> 9451</a></span><span class="preprocessor">#define USB_DMACTL1_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09452" name="l09452"></a><span class="lineno"> 9452</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09453" name="l09453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5ecf65c5bd06fbce36af11a4c9566fd"> 9453</a></span><span class="preprocessor">#define USB_DMACTL1_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09454" name="l09454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5203d0d924eac64d3231cddf0903457e"> 9454</a></span><span class="preprocessor">#define USB_DMACTL1_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09455" name="l09455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad7696b746e89ce3c55201cc91d9afd5"> 9455</a></span><span class="preprocessor">#define USB_DMACTL1_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09456" name="l09456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab56fd3a979bd0ccad349f95b2e342e51"> 9456</a></span><span class="preprocessor">#define USB_DMACTL1_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09457" name="l09457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6d3a04b652a0c628003cd7b1ebee070"> 9457</a></span><span class="preprocessor">#define USB_DMACTL1_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09458" name="l09458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb55a16d418684ed6b814ab6696b50fe"> 9458</a></span><span class="preprocessor">#define USB_DMACTL1_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09459" name="l09459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fee15b1e808583940fc8638f526c20b"> 9459</a></span><span class="preprocessor">#define USB_DMACTL1_EP_S        4</span></div>
<div class="line"><a id="l09460" name="l09460"></a><span class="lineno"> 9460</span> </div>
<div class="line"><a id="l09461" name="l09461"></a><span class="lineno"> 9461</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09462" name="l09462"></a><span class="lineno"> 9462</span><span class="comment">//</span></div>
<div class="line"><a id="l09463" name="l09463"></a><span class="lineno"> 9463</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR1 register.</span></div>
<div class="line"><a id="l09464" name="l09464"></a><span class="lineno"> 9464</span><span class="comment">//</span></div>
<div class="line"><a id="l09465" name="l09465"></a><span class="lineno"> 9465</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09466" name="l09466"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad1abe560442b76a5538cf5e5f8a9a9a"> 9466</a></span><span class="preprocessor">#define USB_DMAADDR1_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09467" name="l09467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26673a375d667088952c2864d7b01ecb"> 9467</a></span><span class="preprocessor">#define USB_DMAADDR1_ADDR_S     2</span></div>
<div class="line"><a id="l09468" name="l09468"></a><span class="lineno"> 9468</span> </div>
<div class="line"><a id="l09469" name="l09469"></a><span class="lineno"> 9469</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09470" name="l09470"></a><span class="lineno"> 9470</span><span class="comment">//</span></div>
<div class="line"><a id="l09471" name="l09471"></a><span class="lineno"> 9471</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT1</span></div>
<div class="line"><a id="l09472" name="l09472"></a><span class="lineno"> 9472</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09473" name="l09473"></a><span class="lineno"> 9473</span><span class="comment">//</span></div>
<div class="line"><a id="l09474" name="l09474"></a><span class="lineno"> 9474</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09475" name="l09475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a476a3313f1498256f8b2f6e8e5939faf"> 9475</a></span><span class="preprocessor">#define USB_DMACOUNT1_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09476" name="l09476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27dde9bbc1ded388f2194438811772c9"> 9476</a></span><span class="preprocessor">#define USB_DMACOUNT1_COUNT_S   2</span></div>
<div class="line"><a id="l09477" name="l09477"></a><span class="lineno"> 9477</span> </div>
<div class="line"><a id="l09478" name="l09478"></a><span class="lineno"> 9478</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09479" name="l09479"></a><span class="lineno"> 9479</span><span class="comment">//</span></div>
<div class="line"><a id="l09480" name="l09480"></a><span class="lineno"> 9480</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL2 register.</span></div>
<div class="line"><a id="l09481" name="l09481"></a><span class="lineno"> 9481</span><span class="comment">//</span></div>
<div class="line"><a id="l09482" name="l09482"></a><span class="lineno"> 9482</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09483" name="l09483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaea16a00f476b8ce3469abb4d0e1628"> 9483</a></span><span class="preprocessor">#define USB_DMACTL2_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09484" name="l09484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b189f6daf78ceea297f53ae61e78e4a"> 9484</a></span><span class="preprocessor">#define USB_DMACTL2_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09485" name="l09485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f6bf7383d68a9bd67dcdf7cd73c99bd"> 9485</a></span><span class="preprocessor">#define USB_DMACTL2_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09486" name="l09486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c8a95ec90115a17e05beb0e9f9f8813"> 9486</a></span><span class="preprocessor">#define USB_DMACTL2_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09487" name="l09487"></a><span class="lineno"> 9487</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09488" name="l09488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52b962399ae95e50f5b9fca668bc34e9"> 9488</a></span><span class="preprocessor">#define USB_DMACTL2_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09489" name="l09489"></a><span class="lineno"> 9489</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09490" name="l09490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a840f77bb787443945629b06b3d947b95"> 9490</a></span><span class="preprocessor">#define USB_DMACTL2_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09491" name="l09491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af629859311cee2ba0ac2a83d03507550"> 9491</a></span><span class="preprocessor">#define USB_DMACTL2_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09492" name="l09492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adffdfc3683480d333230aa80e2e183f8"> 9492</a></span><span class="preprocessor">#define USB_DMACTL2_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09493" name="l09493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11932f4bff69c53f8031cb9dcb354b1c"> 9493</a></span><span class="preprocessor">#define USB_DMACTL2_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09494" name="l09494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af65628a643891d076d232560103a3fe4"> 9494</a></span><span class="preprocessor">#define USB_DMACTL2_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09495" name="l09495"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47d05b0f7dc9d3d9d2db9c6d54f332cf"> 9495</a></span><span class="preprocessor">#define USB_DMACTL2_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09496" name="l09496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af766e1fb9aa269e4a4ed692c7523cfac"> 9496</a></span><span class="preprocessor">#define USB_DMACTL2_EP_S        4</span></div>
<div class="line"><a id="l09497" name="l09497"></a><span class="lineno"> 9497</span> </div>
<div class="line"><a id="l09498" name="l09498"></a><span class="lineno"> 9498</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09499" name="l09499"></a><span class="lineno"> 9499</span><span class="comment">//</span></div>
<div class="line"><a id="l09500" name="l09500"></a><span class="lineno"> 9500</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR2 register.</span></div>
<div class="line"><a id="l09501" name="l09501"></a><span class="lineno"> 9501</span><span class="comment">//</span></div>
<div class="line"><a id="l09502" name="l09502"></a><span class="lineno"> 9502</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09503" name="l09503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad00c50393774b62e021d6b85cd004a6b"> 9503</a></span><span class="preprocessor">#define USB_DMAADDR2_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09504" name="l09504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f6e406261cbc55d755ceeebb9d7ea17"> 9504</a></span><span class="preprocessor">#define USB_DMAADDR2_ADDR_S     2</span></div>
<div class="line"><a id="l09505" name="l09505"></a><span class="lineno"> 9505</span> </div>
<div class="line"><a id="l09506" name="l09506"></a><span class="lineno"> 9506</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09507" name="l09507"></a><span class="lineno"> 9507</span><span class="comment">//</span></div>
<div class="line"><a id="l09508" name="l09508"></a><span class="lineno"> 9508</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT2</span></div>
<div class="line"><a id="l09509" name="l09509"></a><span class="lineno"> 9509</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09510" name="l09510"></a><span class="lineno"> 9510</span><span class="comment">//</span></div>
<div class="line"><a id="l09511" name="l09511"></a><span class="lineno"> 9511</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09512" name="l09512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0dd4f0e70e4edc94c46feb9f6a23f97f"> 9512</a></span><span class="preprocessor">#define USB_DMACOUNT2_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09513" name="l09513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae75b7804feb72e01f70047bcb4e41ba5"> 9513</a></span><span class="preprocessor">#define USB_DMACOUNT2_COUNT_S   2</span></div>
<div class="line"><a id="l09514" name="l09514"></a><span class="lineno"> 9514</span> </div>
<div class="line"><a id="l09515" name="l09515"></a><span class="lineno"> 9515</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09516" name="l09516"></a><span class="lineno"> 9516</span><span class="comment">//</span></div>
<div class="line"><a id="l09517" name="l09517"></a><span class="lineno"> 9517</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL3 register.</span></div>
<div class="line"><a id="l09518" name="l09518"></a><span class="lineno"> 9518</span><span class="comment">//</span></div>
<div class="line"><a id="l09519" name="l09519"></a><span class="lineno"> 9519</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09520" name="l09520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44e9515bfa216294d8037208f04cc973"> 9520</a></span><span class="preprocessor">#define USB_DMACTL3_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09521" name="l09521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a330ba840b048d1c06a993b6f018fea75"> 9521</a></span><span class="preprocessor">#define USB_DMACTL3_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09522" name="l09522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accdfae73e4b56fa74d3baa81eaa40024"> 9522</a></span><span class="preprocessor">#define USB_DMACTL3_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09523" name="l09523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a034a157da8e01909455a6d4316dfdf54"> 9523</a></span><span class="preprocessor">#define USB_DMACTL3_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09524" name="l09524"></a><span class="lineno"> 9524</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09525" name="l09525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae2122f30cc6f91da8210f0410769336"> 9525</a></span><span class="preprocessor">#define USB_DMACTL3_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09526" name="l09526"></a><span class="lineno"> 9526</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09527" name="l09527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab10d99dd29de9a81c64bea808759c16b"> 9527</a></span><span class="preprocessor">#define USB_DMACTL3_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09528" name="l09528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53b08b7c4a816a58c42df9a05ca90bfa"> 9528</a></span><span class="preprocessor">#define USB_DMACTL3_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09529" name="l09529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af22d0e6a1accba0887ac44253bf9ac6a"> 9529</a></span><span class="preprocessor">#define USB_DMACTL3_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09530" name="l09530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad827a562780a978b49158178cbda49b8"> 9530</a></span><span class="preprocessor">#define USB_DMACTL3_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09531" name="l09531"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35c04d8be6aef749f9e8c6cd8153554f"> 9531</a></span><span class="preprocessor">#define USB_DMACTL3_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09532" name="l09532"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac11e1d4aaceafec2a8f1053d45f98a97"> 9532</a></span><span class="preprocessor">#define USB_DMACTL3_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09533" name="l09533"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a905a06c576661f887370eece21ad52ab"> 9533</a></span><span class="preprocessor">#define USB_DMACTL3_EP_S        4</span></div>
<div class="line"><a id="l09534" name="l09534"></a><span class="lineno"> 9534</span> </div>
<div class="line"><a id="l09535" name="l09535"></a><span class="lineno"> 9535</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09536" name="l09536"></a><span class="lineno"> 9536</span><span class="comment">//</span></div>
<div class="line"><a id="l09537" name="l09537"></a><span class="lineno"> 9537</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR3 register.</span></div>
<div class="line"><a id="l09538" name="l09538"></a><span class="lineno"> 9538</span><span class="comment">//</span></div>
<div class="line"><a id="l09539" name="l09539"></a><span class="lineno"> 9539</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09540" name="l09540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb3bd658681e213b5f86bf2cdd9d607b"> 9540</a></span><span class="preprocessor">#define USB_DMAADDR3_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09541" name="l09541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1982f69a23926f17760f1e813373eec2"> 9541</a></span><span class="preprocessor">#define USB_DMAADDR3_ADDR_S     2</span></div>
<div class="line"><a id="l09542" name="l09542"></a><span class="lineno"> 9542</span> </div>
<div class="line"><a id="l09543" name="l09543"></a><span class="lineno"> 9543</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09544" name="l09544"></a><span class="lineno"> 9544</span><span class="comment">//</span></div>
<div class="line"><a id="l09545" name="l09545"></a><span class="lineno"> 9545</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT3</span></div>
<div class="line"><a id="l09546" name="l09546"></a><span class="lineno"> 9546</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09547" name="l09547"></a><span class="lineno"> 9547</span><span class="comment">//</span></div>
<div class="line"><a id="l09548" name="l09548"></a><span class="lineno"> 9548</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09549" name="l09549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e9f124b29e5da36188708a7ba81ebd1"> 9549</a></span><span class="preprocessor">#define USB_DMACOUNT3_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09550" name="l09550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbe1218a53d333cf65e4b04d9e7f87d8"> 9550</a></span><span class="preprocessor">#define USB_DMACOUNT3_COUNT_S   2</span></div>
<div class="line"><a id="l09551" name="l09551"></a><span class="lineno"> 9551</span> </div>
<div class="line"><a id="l09552" name="l09552"></a><span class="lineno"> 9552</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09553" name="l09553"></a><span class="lineno"> 9553</span><span class="comment">//</span></div>
<div class="line"><a id="l09554" name="l09554"></a><span class="lineno"> 9554</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL4 register.</span></div>
<div class="line"><a id="l09555" name="l09555"></a><span class="lineno"> 9555</span><span class="comment">//</span></div>
<div class="line"><a id="l09556" name="l09556"></a><span class="lineno"> 9556</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09557" name="l09557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6873942854b508244aa5813b3ec93d63"> 9557</a></span><span class="preprocessor">#define USB_DMACTL4_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09558" name="l09558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11ed03468f9dc1050fbd7ef34bac300e"> 9558</a></span><span class="preprocessor">#define USB_DMACTL4_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09559" name="l09559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5bec4b0f894f76e7bb0bc02f523e95d"> 9559</a></span><span class="preprocessor">#define USB_DMACTL4_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09560" name="l09560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65a8623b2b6fc6b8b677a777685a50aa"> 9560</a></span><span class="preprocessor">#define USB_DMACTL4_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09561" name="l09561"></a><span class="lineno"> 9561</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09562" name="l09562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a179acc526cf72d5a6b27d8cea1f9d15e"> 9562</a></span><span class="preprocessor">#define USB_DMACTL4_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09563" name="l09563"></a><span class="lineno"> 9563</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09564" name="l09564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d56b2daecd758c7618ccd1bd0657371"> 9564</a></span><span class="preprocessor">#define USB_DMACTL4_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09565" name="l09565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67e8d0bf95b4b473a3720de5208dc608"> 9565</a></span><span class="preprocessor">#define USB_DMACTL4_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09566" name="l09566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae58120334f3291ed2447bb09ee28a191"> 9566</a></span><span class="preprocessor">#define USB_DMACTL4_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09567" name="l09567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a363c39d646cf6f829c2a0c973e703c59"> 9567</a></span><span class="preprocessor">#define USB_DMACTL4_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09568" name="l09568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af99c35c660e651e236f34955772256f5"> 9568</a></span><span class="preprocessor">#define USB_DMACTL4_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09569" name="l09569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6e31d1eef8b62276f7652e13f0c8d77"> 9569</a></span><span class="preprocessor">#define USB_DMACTL4_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09570" name="l09570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af35cfd85866374777cf8ae0315bea73a"> 9570</a></span><span class="preprocessor">#define USB_DMACTL4_EP_S        4</span></div>
<div class="line"><a id="l09571" name="l09571"></a><span class="lineno"> 9571</span> </div>
<div class="line"><a id="l09572" name="l09572"></a><span class="lineno"> 9572</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09573" name="l09573"></a><span class="lineno"> 9573</span><span class="comment">//</span></div>
<div class="line"><a id="l09574" name="l09574"></a><span class="lineno"> 9574</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR4 register.</span></div>
<div class="line"><a id="l09575" name="l09575"></a><span class="lineno"> 9575</span><span class="comment">//</span></div>
<div class="line"><a id="l09576" name="l09576"></a><span class="lineno"> 9576</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09577" name="l09577"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c92ffd1a95d556b9569232b8a04b51d"> 9577</a></span><span class="preprocessor">#define USB_DMAADDR4_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09578" name="l09578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ffb29cf00d9e33eb4a7535e78f31572"> 9578</a></span><span class="preprocessor">#define USB_DMAADDR4_ADDR_S     2</span></div>
<div class="line"><a id="l09579" name="l09579"></a><span class="lineno"> 9579</span> </div>
<div class="line"><a id="l09580" name="l09580"></a><span class="lineno"> 9580</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09581" name="l09581"></a><span class="lineno"> 9581</span><span class="comment">//</span></div>
<div class="line"><a id="l09582" name="l09582"></a><span class="lineno"> 9582</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT4</span></div>
<div class="line"><a id="l09583" name="l09583"></a><span class="lineno"> 9583</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09584" name="l09584"></a><span class="lineno"> 9584</span><span class="comment">//</span></div>
<div class="line"><a id="l09585" name="l09585"></a><span class="lineno"> 9585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09586" name="l09586"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7c508fd364a5bd64cdb3d644b77f1c1"> 9586</a></span><span class="preprocessor">#define USB_DMACOUNT4_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09587" name="l09587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71b4390aa042a7340925b04d1bc027d8"> 9587</a></span><span class="preprocessor">#define USB_DMACOUNT4_COUNT_S   2</span></div>
<div class="line"><a id="l09588" name="l09588"></a><span class="lineno"> 9588</span> </div>
<div class="line"><a id="l09589" name="l09589"></a><span class="lineno"> 9589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09590" name="l09590"></a><span class="lineno"> 9590</span><span class="comment">//</span></div>
<div class="line"><a id="l09591" name="l09591"></a><span class="lineno"> 9591</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL5 register.</span></div>
<div class="line"><a id="l09592" name="l09592"></a><span class="lineno"> 9592</span><span class="comment">//</span></div>
<div class="line"><a id="l09593" name="l09593"></a><span class="lineno"> 9593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09594" name="l09594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35d705cf1fb8e2fc0d7aece8b42c77c2"> 9594</a></span><span class="preprocessor">#define USB_DMACTL5_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09595" name="l09595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19421eafdc8ae674af4f068f61598262"> 9595</a></span><span class="preprocessor">#define USB_DMACTL5_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09596" name="l09596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada1e13b8837bb48cf49b0a117cfa125a"> 9596</a></span><span class="preprocessor">#define USB_DMACTL5_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09597" name="l09597"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcc07568a72a0e8da9ca8ac4dd232c33"> 9597</a></span><span class="preprocessor">#define USB_DMACTL5_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09598" name="l09598"></a><span class="lineno"> 9598</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09599" name="l09599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a689e8d7d395125405bc0dbcea8c6cbbf"> 9599</a></span><span class="preprocessor">#define USB_DMACTL5_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09600" name="l09600"></a><span class="lineno"> 9600</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09601" name="l09601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91ff26e1230259e72014966d4fe416ea"> 9601</a></span><span class="preprocessor">#define USB_DMACTL5_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09602" name="l09602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8dbabd57e54eb71e500dc1eda9ae7282"> 9602</a></span><span class="preprocessor">#define USB_DMACTL5_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09603" name="l09603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66fc29a5f7f456310afeb9b9e559f91e"> 9603</a></span><span class="preprocessor">#define USB_DMACTL5_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09604" name="l09604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34b4bc6c7ead4dc0e9133b7532458630"> 9604</a></span><span class="preprocessor">#define USB_DMACTL5_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09605" name="l09605"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cc2192ecca09a41e55c2c59a195b1ec"> 9605</a></span><span class="preprocessor">#define USB_DMACTL5_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09606" name="l09606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b47ce42bf776e615bea90a0143aee80"> 9606</a></span><span class="preprocessor">#define USB_DMACTL5_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09607" name="l09607"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34914d71a76089adf65b567e677368e1"> 9607</a></span><span class="preprocessor">#define USB_DMACTL5_EP_S        4</span></div>
<div class="line"><a id="l09608" name="l09608"></a><span class="lineno"> 9608</span> </div>
<div class="line"><a id="l09609" name="l09609"></a><span class="lineno"> 9609</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09610" name="l09610"></a><span class="lineno"> 9610</span><span class="comment">//</span></div>
<div class="line"><a id="l09611" name="l09611"></a><span class="lineno"> 9611</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR5 register.</span></div>
<div class="line"><a id="l09612" name="l09612"></a><span class="lineno"> 9612</span><span class="comment">//</span></div>
<div class="line"><a id="l09613" name="l09613"></a><span class="lineno"> 9613</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09614" name="l09614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a431acf37a842f526b2a79c13a41b93c0"> 9614</a></span><span class="preprocessor">#define USB_DMAADDR5_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09615" name="l09615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ee6ea8950685e582142dea7bea2c9a6"> 9615</a></span><span class="preprocessor">#define USB_DMAADDR5_ADDR_S     2</span></div>
<div class="line"><a id="l09616" name="l09616"></a><span class="lineno"> 9616</span> </div>
<div class="line"><a id="l09617" name="l09617"></a><span class="lineno"> 9617</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09618" name="l09618"></a><span class="lineno"> 9618</span><span class="comment">//</span></div>
<div class="line"><a id="l09619" name="l09619"></a><span class="lineno"> 9619</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT5</span></div>
<div class="line"><a id="l09620" name="l09620"></a><span class="lineno"> 9620</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09621" name="l09621"></a><span class="lineno"> 9621</span><span class="comment">//</span></div>
<div class="line"><a id="l09622" name="l09622"></a><span class="lineno"> 9622</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09623" name="l09623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6896b9e69297972391d1d548bd8ca25"> 9623</a></span><span class="preprocessor">#define USB_DMACOUNT5_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09624" name="l09624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b5f35453f193ec4e33307026a8c47d1"> 9624</a></span><span class="preprocessor">#define USB_DMACOUNT5_COUNT_S   2</span></div>
<div class="line"><a id="l09625" name="l09625"></a><span class="lineno"> 9625</span> </div>
<div class="line"><a id="l09626" name="l09626"></a><span class="lineno"> 9626</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09627" name="l09627"></a><span class="lineno"> 9627</span><span class="comment">//</span></div>
<div class="line"><a id="l09628" name="l09628"></a><span class="lineno"> 9628</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL6 register.</span></div>
<div class="line"><a id="l09629" name="l09629"></a><span class="lineno"> 9629</span><span class="comment">//</span></div>
<div class="line"><a id="l09630" name="l09630"></a><span class="lineno"> 9630</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09631" name="l09631"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38f5477707eb1d1c83029406edeb797d"> 9631</a></span><span class="preprocessor">#define USB_DMACTL6_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09632" name="l09632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a052c79f1843582e38559198ea7492550"> 9632</a></span><span class="preprocessor">#define USB_DMACTL6_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09633" name="l09633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec35d9c87925473c71ac7e1f52c8f517"> 9633</a></span><span class="preprocessor">#define USB_DMACTL6_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09634" name="l09634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6084ab242e97f8bc08fa13f2818fe27"> 9634</a></span><span class="preprocessor">#define USB_DMACTL6_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09635" name="l09635"></a><span class="lineno"> 9635</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09636" name="l09636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2998b4c98210ca7242c9b4cfe8babbe0"> 9636</a></span><span class="preprocessor">#define USB_DMACTL6_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09637" name="l09637"></a><span class="lineno"> 9637</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09638" name="l09638"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7267a396614f6689da8b190baf73ec0b"> 9638</a></span><span class="preprocessor">#define USB_DMACTL6_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09639" name="l09639"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24687d6bc60081e97d3c0b8a41416f68"> 9639</a></span><span class="preprocessor">#define USB_DMACTL6_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09640" name="l09640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04dc15162d45878ad450a621bfc80f34"> 9640</a></span><span class="preprocessor">#define USB_DMACTL6_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09641" name="l09641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1321439a3244fa715af63048296b4292"> 9641</a></span><span class="preprocessor">#define USB_DMACTL6_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09642" name="l09642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bf4e4ae55bffae3123cb027676b99ee"> 9642</a></span><span class="preprocessor">#define USB_DMACTL6_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09643" name="l09643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4efad9b958c20a90c113e7050557c7f9"> 9643</a></span><span class="preprocessor">#define USB_DMACTL6_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09644" name="l09644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63a2247c36e8cf6a39bebd6a039981f9"> 9644</a></span><span class="preprocessor">#define USB_DMACTL6_EP_S        4</span></div>
<div class="line"><a id="l09645" name="l09645"></a><span class="lineno"> 9645</span> </div>
<div class="line"><a id="l09646" name="l09646"></a><span class="lineno"> 9646</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09647" name="l09647"></a><span class="lineno"> 9647</span><span class="comment">//</span></div>
<div class="line"><a id="l09648" name="l09648"></a><span class="lineno"> 9648</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR6 register.</span></div>
<div class="line"><a id="l09649" name="l09649"></a><span class="lineno"> 9649</span><span class="comment">//</span></div>
<div class="line"><a id="l09650" name="l09650"></a><span class="lineno"> 9650</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09651" name="l09651"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad075b36cdc1069431640950b5f2da9cb"> 9651</a></span><span class="preprocessor">#define USB_DMAADDR6_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09652" name="l09652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a639e3b3ceb153122de33598697d26b86"> 9652</a></span><span class="preprocessor">#define USB_DMAADDR6_ADDR_S     2</span></div>
<div class="line"><a id="l09653" name="l09653"></a><span class="lineno"> 9653</span> </div>
<div class="line"><a id="l09654" name="l09654"></a><span class="lineno"> 9654</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09655" name="l09655"></a><span class="lineno"> 9655</span><span class="comment">//</span></div>
<div class="line"><a id="l09656" name="l09656"></a><span class="lineno"> 9656</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT6</span></div>
<div class="line"><a id="l09657" name="l09657"></a><span class="lineno"> 9657</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09658" name="l09658"></a><span class="lineno"> 9658</span><span class="comment">//</span></div>
<div class="line"><a id="l09659" name="l09659"></a><span class="lineno"> 9659</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09660" name="l09660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa95485e5ce5b00525eb4b3739afd99d2"> 9660</a></span><span class="preprocessor">#define USB_DMACOUNT6_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09661" name="l09661"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc410eceb74f7f8644ac066ba19adf60"> 9661</a></span><span class="preprocessor">#define USB_DMACOUNT6_COUNT_S   2</span></div>
<div class="line"><a id="l09662" name="l09662"></a><span class="lineno"> 9662</span> </div>
<div class="line"><a id="l09663" name="l09663"></a><span class="lineno"> 9663</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09664" name="l09664"></a><span class="lineno"> 9664</span><span class="comment">//</span></div>
<div class="line"><a id="l09665" name="l09665"></a><span class="lineno"> 9665</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACTL7 register.</span></div>
<div class="line"><a id="l09666" name="l09666"></a><span class="lineno"> 9666</span><span class="comment">//</span></div>
<div class="line"><a id="l09667" name="l09667"></a><span class="lineno"> 9667</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09668" name="l09668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cb0ac255228434a7e0069aa0f5c8efe"> 9668</a></span><span class="preprocessor">#define USB_DMACTL7_BRSTM_M     0x00000600  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l09669" name="l09669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a596d977c9ebffe99fe728cc8f91317fd"> 9669</a></span><span class="preprocessor">#define USB_DMACTL7_BRSTM_ANY   0x00000000  </span><span class="comment">// Bursts of unspecified length</span></div>
<div class="line"><a id="l09670" name="l09670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac014ec1752f769a722fe94633ed4cde3"> 9670</a></span><span class="preprocessor">#define USB_DMACTL7_BRSTM_INC4  0x00000200  </span><span class="comment">// INCR4 or unspecified length</span></div>
<div class="line"><a id="l09671" name="l09671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadb61899f02900b98169e449b6587cdc"> 9671</a></span><span class="preprocessor">#define USB_DMACTL7_BRSTM_INC8  0x00000400  </span><span class="comment">// INCR8, INCR4 or unspecified</span></div>
<div class="line"><a id="l09672" name="l09672"></a><span class="lineno"> 9672</span>                                            <span class="comment">// length</span></div>
<div class="line"><a id="l09673" name="l09673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a898c3627f5e1e125f1ed3a3e35cd82"> 9673</a></span><span class="preprocessor">#define USB_DMACTL7_BRSTM_INC16 0x00000600  </span><span class="comment">// INCR16, INCR8, INCR4 or</span></div>
<div class="line"><a id="l09674" name="l09674"></a><span class="lineno"> 9674</span>                                            <span class="comment">// unspecified length</span></div>
<div class="line"><a id="l09675" name="l09675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3385fa83541876cf969f492aded69c04"> 9675</a></span><span class="preprocessor">#define USB_DMACTL7_ERR         0x00000100  </span><span class="comment">// Bus Error Bit</span></div>
<div class="line"><a id="l09676" name="l09676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9cee4241f31ad9d1f45260cc23dbdc5d"> 9676</a></span><span class="preprocessor">#define USB_DMACTL7_EP_M        0x000000F0  </span><span class="comment">// Endpoint number</span></div>
<div class="line"><a id="l09677" name="l09677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c985738f0d7e491253c10b5809f5f70"> 9677</a></span><span class="preprocessor">#define USB_DMACTL7_IE          0x00000008  </span><span class="comment">// DMA Interrupt Enable</span></div>
<div class="line"><a id="l09678" name="l09678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76ee1c0512c5f8ff26eb86835c463606"> 9678</a></span><span class="preprocessor">#define USB_DMACTL7_MODE        0x00000004  </span><span class="comment">// DMA Transfer Mode</span></div>
<div class="line"><a id="l09679" name="l09679"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae616e2f570923b942d3704e1ee077d4c"> 9679</a></span><span class="preprocessor">#define USB_DMACTL7_DIR         0x00000002  </span><span class="comment">// DMA Direction</span></div>
<div class="line"><a id="l09680" name="l09680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad66693c6c0f867d073e0dc79f4b4a4b8"> 9680</a></span><span class="preprocessor">#define USB_DMACTL7_ENABLE      0x00000001  </span><span class="comment">// DMA Transfer Enable</span></div>
<div class="line"><a id="l09681" name="l09681"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a8e8bab2a10a5d14220d651d63915fc"> 9681</a></span><span class="preprocessor">#define USB_DMACTL7_EP_S        4</span></div>
<div class="line"><a id="l09682" name="l09682"></a><span class="lineno"> 9682</span> </div>
<div class="line"><a id="l09683" name="l09683"></a><span class="lineno"> 9683</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09684" name="l09684"></a><span class="lineno"> 9684</span><span class="comment">//</span></div>
<div class="line"><a id="l09685" name="l09685"></a><span class="lineno"> 9685</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMAADDR7 register.</span></div>
<div class="line"><a id="l09686" name="l09686"></a><span class="lineno"> 9686</span><span class="comment">//</span></div>
<div class="line"><a id="l09687" name="l09687"></a><span class="lineno"> 9687</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09688" name="l09688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e3aa07842ff0f465cad93d8504f457b"> 9688</a></span><span class="preprocessor">#define USB_DMAADDR7_ADDR_M     0xFFFFFFFC  </span><span class="comment">// DMA Address</span></div>
<div class="line"><a id="l09689" name="l09689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a923ce159310df00d41eece817c9a6f8f"> 9689</a></span><span class="preprocessor">#define USB_DMAADDR7_ADDR_S     2</span></div>
<div class="line"><a id="l09690" name="l09690"></a><span class="lineno"> 9690</span> </div>
<div class="line"><a id="l09691" name="l09691"></a><span class="lineno"> 9691</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09692" name="l09692"></a><span class="lineno"> 9692</span><span class="comment">//</span></div>
<div class="line"><a id="l09693" name="l09693"></a><span class="lineno"> 9693</span><span class="comment">// The following are defines for the bit fields in the USB_O_DMACOUNT7</span></div>
<div class="line"><a id="l09694" name="l09694"></a><span class="lineno"> 9694</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09695" name="l09695"></a><span class="lineno"> 9695</span><span class="comment">//</span></div>
<div class="line"><a id="l09696" name="l09696"></a><span class="lineno"> 9696</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09697" name="l09697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15d142fec3ee7b43321d4778eb2457f6"> 9697</a></span><span class="preprocessor">#define USB_DMACOUNT7_COUNT_M   0xFFFFFFFC  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l09698" name="l09698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66315df6558bc531275f45f63b202756"> 9698</a></span><span class="preprocessor">#define USB_DMACOUNT7_COUNT_S   2</span></div>
<div class="line"><a id="l09699" name="l09699"></a><span class="lineno"> 9699</span> </div>
<div class="line"><a id="l09700" name="l09700"></a><span class="lineno"> 9700</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09701" name="l09701"></a><span class="lineno"> 9701</span><span class="comment">//</span></div>
<div class="line"><a id="l09702" name="l09702"></a><span class="lineno"> 9702</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT1</span></div>
<div class="line"><a id="l09703" name="l09703"></a><span class="lineno"> 9703</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09704" name="l09704"></a><span class="lineno"> 9704</span><span class="comment">//</span></div>
<div class="line"><a id="l09705" name="l09705"></a><span class="lineno"> 9705</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09706" name="l09706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac210cc26fe40fba5246840dceb9b7f82"> 9706</a></span><span class="preprocessor">#define USB_RQPKTCOUNT1_M       0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09707" name="l09707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97c1717a56afb996f284a5d7220a01b3"> 9707</a></span><span class="preprocessor">#define USB_RQPKTCOUNT1_S       0</span></div>
<div class="line"><a id="l09708" name="l09708"></a><span class="lineno"> 9708</span> </div>
<div class="line"><a id="l09709" name="l09709"></a><span class="lineno"> 9709</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09710" name="l09710"></a><span class="lineno"> 9710</span><span class="comment">//</span></div>
<div class="line"><a id="l09711" name="l09711"></a><span class="lineno"> 9711</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT2</span></div>
<div class="line"><a id="l09712" name="l09712"></a><span class="lineno"> 9712</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09713" name="l09713"></a><span class="lineno"> 9713</span><span class="comment">//</span></div>
<div class="line"><a id="l09714" name="l09714"></a><span class="lineno"> 9714</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09715" name="l09715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac881898d8054184251e38562a6030c9f"> 9715</a></span><span class="preprocessor">#define USB_RQPKTCOUNT2_M       0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09716" name="l09716"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86f8fb15305703445c37630a87cb57b4"> 9716</a></span><span class="preprocessor">#define USB_RQPKTCOUNT2_S       0</span></div>
<div class="line"><a id="l09717" name="l09717"></a><span class="lineno"> 9717</span> </div>
<div class="line"><a id="l09718" name="l09718"></a><span class="lineno"> 9718</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09719" name="l09719"></a><span class="lineno"> 9719</span><span class="comment">//</span></div>
<div class="line"><a id="l09720" name="l09720"></a><span class="lineno"> 9720</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT3</span></div>
<div class="line"><a id="l09721" name="l09721"></a><span class="lineno"> 9721</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09722" name="l09722"></a><span class="lineno"> 9722</span><span class="comment">//</span></div>
<div class="line"><a id="l09723" name="l09723"></a><span class="lineno"> 9723</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09724" name="l09724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd1e7d8211e6e4a34c20ba77d295e67b"> 9724</a></span><span class="preprocessor">#define USB_RQPKTCOUNT3_M       0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09725" name="l09725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc6b0402c442d1edd77a055fc9d9b3c8"> 9725</a></span><span class="preprocessor">#define USB_RQPKTCOUNT3_S       0</span></div>
<div class="line"><a id="l09726" name="l09726"></a><span class="lineno"> 9726</span> </div>
<div class="line"><a id="l09727" name="l09727"></a><span class="lineno"> 9727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09728" name="l09728"></a><span class="lineno"> 9728</span><span class="comment">//</span></div>
<div class="line"><a id="l09729" name="l09729"></a><span class="lineno"> 9729</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT4</span></div>
<div class="line"><a id="l09730" name="l09730"></a><span class="lineno"> 9730</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09731" name="l09731"></a><span class="lineno"> 9731</span><span class="comment">//</span></div>
<div class="line"><a id="l09732" name="l09732"></a><span class="lineno"> 9732</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09733" name="l09733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd7820ea9938694a7ca61555b377c937"> 9733</a></span><span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_M 0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09734" name="l09734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad559b9b39d7e7ee7453dd39b87254af"> 9734</a></span><span class="preprocessor">#define USB_RQPKTCOUNT4_COUNT_S 0</span></div>
<div class="line"><a id="l09735" name="l09735"></a><span class="lineno"> 9735</span> </div>
<div class="line"><a id="l09736" name="l09736"></a><span class="lineno"> 9736</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09737" name="l09737"></a><span class="lineno"> 9737</span><span class="comment">//</span></div>
<div class="line"><a id="l09738" name="l09738"></a><span class="lineno"> 9738</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT5</span></div>
<div class="line"><a id="l09739" name="l09739"></a><span class="lineno"> 9739</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09740" name="l09740"></a><span class="lineno"> 9740</span><span class="comment">//</span></div>
<div class="line"><a id="l09741" name="l09741"></a><span class="lineno"> 9741</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09742" name="l09742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7638b7ec0035363357e3d224be72d6fd"> 9742</a></span><span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_M 0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09743" name="l09743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a253797f4abe31eae0ec113472232bd3b"> 9743</a></span><span class="preprocessor">#define USB_RQPKTCOUNT5_COUNT_S 0</span></div>
<div class="line"><a id="l09744" name="l09744"></a><span class="lineno"> 9744</span> </div>
<div class="line"><a id="l09745" name="l09745"></a><span class="lineno"> 9745</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09746" name="l09746"></a><span class="lineno"> 9746</span><span class="comment">//</span></div>
<div class="line"><a id="l09747" name="l09747"></a><span class="lineno"> 9747</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT6</span></div>
<div class="line"><a id="l09748" name="l09748"></a><span class="lineno"> 9748</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09749" name="l09749"></a><span class="lineno"> 9749</span><span class="comment">//</span></div>
<div class="line"><a id="l09750" name="l09750"></a><span class="lineno"> 9750</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09751" name="l09751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab6c7700fe36a45ea205ce349e402a65"> 9751</a></span><span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_M 0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09752" name="l09752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a43c4006b8f8250fc65cb678c9d2691"> 9752</a></span><span class="preprocessor">#define USB_RQPKTCOUNT6_COUNT_S 0</span></div>
<div class="line"><a id="l09753" name="l09753"></a><span class="lineno"> 9753</span> </div>
<div class="line"><a id="l09754" name="l09754"></a><span class="lineno"> 9754</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09755" name="l09755"></a><span class="lineno"> 9755</span><span class="comment">//</span></div>
<div class="line"><a id="l09756" name="l09756"></a><span class="lineno"> 9756</span><span class="comment">// The following are defines for the bit fields in the USB_O_RQPKTCOUNT7</span></div>
<div class="line"><a id="l09757" name="l09757"></a><span class="lineno"> 9757</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09758" name="l09758"></a><span class="lineno"> 9758</span><span class="comment">//</span></div>
<div class="line"><a id="l09759" name="l09759"></a><span class="lineno"> 9759</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09760" name="l09760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63865a87def2da306356087a3b57dcc3"> 9760</a></span><span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_M 0x0000FFFF  </span><span class="comment">// Block Transfer Packet Count</span></div>
<div class="line"><a id="l09761" name="l09761"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c817df4cfa3bf4a614ca47d7b7392f"> 9761</a></span><span class="preprocessor">#define USB_RQPKTCOUNT7_COUNT_S 0</span></div>
<div class="line"><a id="l09762" name="l09762"></a><span class="lineno"> 9762</span> </div>
<div class="line"><a id="l09763" name="l09763"></a><span class="lineno"> 9763</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09764" name="l09764"></a><span class="lineno"> 9764</span><span class="comment">//</span></div>
<div class="line"><a id="l09765" name="l09765"></a><span class="lineno"> 9765</span><span class="comment">// The following are defines for the bit fields in the USB_O_RXDPKTBUFDIS</span></div>
<div class="line"><a id="l09766" name="l09766"></a><span class="lineno"> 9766</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09767" name="l09767"></a><span class="lineno"> 9767</span><span class="comment">//</span></div>
<div class="line"><a id="l09768" name="l09768"></a><span class="lineno"> 9768</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09769" name="l09769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a601c96d071e9dc5d757de5f75cd830d1"> 9769</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP7    0x00000080  </span><span class="comment">// EP7 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09770" name="l09770"></a><span class="lineno"> 9770</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09771" name="l09771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a528172396467204344886ec084feef2a"> 9771</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP6    0x00000040  </span><span class="comment">// EP6 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09772" name="l09772"></a><span class="lineno"> 9772</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09773" name="l09773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a266fca9dd5498cf0f6b217388b6f5f82"> 9773</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP5    0x00000020  </span><span class="comment">// EP5 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09774" name="l09774"></a><span class="lineno"> 9774</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09775" name="l09775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80f83b00c2cd92f085d5fa2111ea0cce"> 9775</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP4    0x00000010  </span><span class="comment">// EP4 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09776" name="l09776"></a><span class="lineno"> 9776</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09777" name="l09777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7e601d7d8e14b8a44f1b36fb201e252"> 9777</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP3    0x00000008  </span><span class="comment">// EP3 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09778" name="l09778"></a><span class="lineno"> 9778</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09779" name="l09779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc0f069f199769c14a0fdb4fcede86f8"> 9779</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP2    0x00000004  </span><span class="comment">// EP2 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09780" name="l09780"></a><span class="lineno"> 9780</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09781" name="l09781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6bbb80f8ed1eb7f9e213d4bf30f60ee"> 9781</a></span><span class="preprocessor">#define USB_RXDPKTBUFDIS_EP1    0x00000002  </span><span class="comment">// EP1 RX Double-Packet Buffer</span></div>
<div class="line"><a id="l09782" name="l09782"></a><span class="lineno"> 9782</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09783" name="l09783"></a><span class="lineno"> 9783</span> </div>
<div class="line"><a id="l09784" name="l09784"></a><span class="lineno"> 9784</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09785" name="l09785"></a><span class="lineno"> 9785</span><span class="comment">//</span></div>
<div class="line"><a id="l09786" name="l09786"></a><span class="lineno"> 9786</span><span class="comment">// The following are defines for the bit fields in the USB_O_TXDPKTBUFDIS</span></div>
<div class="line"><a id="l09787" name="l09787"></a><span class="lineno"> 9787</span><span class="comment">// register.</span></div>
<div class="line"><a id="l09788" name="l09788"></a><span class="lineno"> 9788</span><span class="comment">//</span></div>
<div class="line"><a id="l09789" name="l09789"></a><span class="lineno"> 9789</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09790" name="l09790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0eeb9e1d32d92124d161f974a4613a4f"> 9790</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP7    0x00000080  </span><span class="comment">// EP7 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09791" name="l09791"></a><span class="lineno"> 9791</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09792" name="l09792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af773f5b6bb88cd02ca58a4aa67349034"> 9792</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP6    0x00000040  </span><span class="comment">// EP6 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09793" name="l09793"></a><span class="lineno"> 9793</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09794" name="l09794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d3a19cd6b6b9b8fb223eb24a78dc959"> 9794</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP5    0x00000020  </span><span class="comment">// EP5 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09795" name="l09795"></a><span class="lineno"> 9795</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09796" name="l09796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a808e3b14a1b7df02f4b177ebeec1399d"> 9796</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP4    0x00000010  </span><span class="comment">// EP4 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09797" name="l09797"></a><span class="lineno"> 9797</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09798" name="l09798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c5e3521d016cf79a9643e8832847c8f"> 9798</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP3    0x00000008  </span><span class="comment">// EP3 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09799" name="l09799"></a><span class="lineno"> 9799</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09800" name="l09800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a462e77efbca2d957a6455161482c033e"> 9800</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP2    0x00000004  </span><span class="comment">// EP2 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09801" name="l09801"></a><span class="lineno"> 9801</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09802" name="l09802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab58652541ad18a4e92daa64db8b8fe8f"> 9802</a></span><span class="preprocessor">#define USB_TXDPKTBUFDIS_EP1    0x00000002  </span><span class="comment">// EP1 TX Double-Packet Buffer</span></div>
<div class="line"><a id="l09803" name="l09803"></a><span class="lineno"> 9803</span>                                            <span class="comment">// Disable</span></div>
<div class="line"><a id="l09804" name="l09804"></a><span class="lineno"> 9804</span> </div>
<div class="line"><a id="l09805" name="l09805"></a><span class="lineno"> 9805</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09806" name="l09806"></a><span class="lineno"> 9806</span><span class="comment">//</span></div>
<div class="line"><a id="l09807" name="l09807"></a><span class="lineno"> 9807</span><span class="comment">// The following are defines for the bit fields in the USB_O_CTO register.</span></div>
<div class="line"><a id="l09808" name="l09808"></a><span class="lineno"> 9808</span><span class="comment">//</span></div>
<div class="line"><a id="l09809" name="l09809"></a><span class="lineno"> 9809</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09810" name="l09810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b348b58096cc8f1ff889b93d0b9e972"> 9810</a></span><span class="preprocessor">#define USB_CTO_CCTV_M          0x0000FFFF  </span><span class="comment">// Configurable Chirp Timeout Value</span></div>
<div class="line"><a id="l09811" name="l09811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4be3e9c0d41c65b31eb3147adbcf7cfd"> 9811</a></span><span class="preprocessor">#define USB_CTO_CCTV_S          0</span></div>
<div class="line"><a id="l09812" name="l09812"></a><span class="lineno"> 9812</span> </div>
<div class="line"><a id="l09813" name="l09813"></a><span class="lineno"> 9813</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09814" name="l09814"></a><span class="lineno"> 9814</span><span class="comment">//</span></div>
<div class="line"><a id="l09815" name="l09815"></a><span class="lineno"> 9815</span><span class="comment">// The following are defines for the bit fields in the USB_O_HHSRTN register.</span></div>
<div class="line"><a id="l09816" name="l09816"></a><span class="lineno"> 9816</span><span class="comment">//</span></div>
<div class="line"><a id="l09817" name="l09817"></a><span class="lineno"> 9817</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09818" name="l09818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a833a64d15d43da658619786332b18c63"> 9818</a></span><span class="preprocessor">#define USB_HHSRTN_HHSRTN_M     0x0000FFFF  </span><span class="comment">// HIgh Speed to UTM Operating</span></div>
<div class="line"><a id="l09819" name="l09819"></a><span class="lineno"> 9819</span>                                            <span class="comment">// Delay</span></div>
<div class="line"><a id="l09820" name="l09820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c77d98d0aeaa6a94fc914a75f3c4775"> 9820</a></span><span class="preprocessor">#define USB_HHSRTN_HHSRTN_S     0</span></div>
<div class="line"><a id="l09821" name="l09821"></a><span class="lineno"> 9821</span> </div>
<div class="line"><a id="l09822" name="l09822"></a><span class="lineno"> 9822</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09823" name="l09823"></a><span class="lineno"> 9823</span><span class="comment">//</span></div>
<div class="line"><a id="l09824" name="l09824"></a><span class="lineno"> 9824</span><span class="comment">// The following are defines for the bit fields in the USB_O_HSBT register.</span></div>
<div class="line"><a id="l09825" name="l09825"></a><span class="lineno"> 9825</span><span class="comment">//</span></div>
<div class="line"><a id="l09826" name="l09826"></a><span class="lineno"> 9826</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09827" name="l09827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82211c8b0565288189cfe11a54cf7ecc"> 9827</a></span><span class="preprocessor">#define USB_HSBT_HSBT_M         0x0000000F  </span><span class="comment">// High Speed Timeout Adder</span></div>
<div class="line"><a id="l09828" name="l09828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ecdcdd3cd3aec4f152bc4baceb57747"> 9828</a></span><span class="preprocessor">#define USB_HSBT_HSBT_S         0</span></div>
<div class="line"><a id="l09829" name="l09829"></a><span class="lineno"> 9829</span> </div>
<div class="line"><a id="l09830" name="l09830"></a><span class="lineno"> 9830</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09831" name="l09831"></a><span class="lineno"> 9831</span><span class="comment">//</span></div>
<div class="line"><a id="l09832" name="l09832"></a><span class="lineno"> 9832</span><span class="comment">// The following are defines for the bit fields in the USB_O_LPMATTR register.</span></div>
<div class="line"><a id="l09833" name="l09833"></a><span class="lineno"> 9833</span><span class="comment">//</span></div>
<div class="line"><a id="l09834" name="l09834"></a><span class="lineno"> 9834</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09835" name="l09835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e38ef4e1b1619f1164fd5d0b439d88e"> 9835</a></span><span class="preprocessor">#define USB_LPMATTR_ENDPT_M     0x0000F000  </span><span class="comment">// Endpoint</span></div>
<div class="line"><a id="l09836" name="l09836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfdeb7f32fee83af7f486e9c1f4699a6"> 9836</a></span><span class="preprocessor">#define USB_LPMATTR_RMTWAK      0x00000100  </span><span class="comment">// Remote Wake</span></div>
<div class="line"><a id="l09837" name="l09837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af98663b0aa9eddc71697f942acf43d03"> 9837</a></span><span class="preprocessor">#define USB_LPMATTR_HIRD_M      0x000000F0  </span><span class="comment">// Host Initiated Resume Duration</span></div>
<div class="line"><a id="l09838" name="l09838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae40e97322df492108fce440b0e187443"> 9838</a></span><span class="preprocessor">#define USB_LPMATTR_LS_M        0x0000000F  </span><span class="comment">// Link State</span></div>
<div class="line"><a id="l09839" name="l09839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad232f7256ca5469f9cab7719d3c0947d"> 9839</a></span><span class="preprocessor">#define USB_LPMATTR_LS_L1       0x00000001  </span><span class="comment">// Sleep State (L1)</span></div>
<div class="line"><a id="l09840" name="l09840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae371fb6b2cafdd3e50e1d1acdfac4d76"> 9840</a></span><span class="preprocessor">#define USB_LPMATTR_ENDPT_S     12</span></div>
<div class="line"><a id="l09841" name="l09841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1eb557a32b14fc6c4ce11417c207c3a0"> 9841</a></span><span class="preprocessor">#define USB_LPMATTR_HIRD_S      4</span></div>
<div class="line"><a id="l09842" name="l09842"></a><span class="lineno"> 9842</span> </div>
<div class="line"><a id="l09843" name="l09843"></a><span class="lineno"> 9843</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09844" name="l09844"></a><span class="lineno"> 9844</span><span class="comment">//</span></div>
<div class="line"><a id="l09845" name="l09845"></a><span class="lineno"> 9845</span><span class="comment">// The following are defines for the bit fields in the USB_O_LPMCNTRL register.</span></div>
<div class="line"><a id="l09846" name="l09846"></a><span class="lineno"> 9846</span><span class="comment">//</span></div>
<div class="line"><a id="l09847" name="l09847"></a><span class="lineno"> 9847</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09848" name="l09848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae269a4b03cc6c4c0a406a44678399b54"> 9848</a></span><span class="preprocessor">#define USB_LPMCNTRL_NAK        0x00000010  </span><span class="comment">// LPM NAK</span></div>
<div class="line"><a id="l09849" name="l09849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a820c6da50dc049f7be47064fe0691562"> 9849</a></span><span class="preprocessor">#define USB_LPMCNTRL_EN_M       0x0000000C  </span><span class="comment">// LPM Enable</span></div>
<div class="line"><a id="l09850" name="l09850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c157bb8a202716fe2543f880e4dbb2c"> 9850</a></span><span class="preprocessor">#define USB_LPMCNTRL_EN_NONE    0x00000000  </span><span class="comment">// LPM and Extended transactions</span></div>
<div class="line"><a id="l09851" name="l09851"></a><span class="lineno"> 9851</span>                                            <span class="comment">// are not supported. In this case,</span></div>
<div class="line"><a id="l09852" name="l09852"></a><span class="lineno"> 9852</span>                                            <span class="comment">// the USB does not respond to LPM</span></div>
<div class="line"><a id="l09853" name="l09853"></a><span class="lineno"> 9853</span>                                            <span class="comment">// transactions and LPM</span></div>
<div class="line"><a id="l09854" name="l09854"></a><span class="lineno"> 9854</span>                                            <span class="comment">// transactions cause a timeout</span></div>
<div class="line"><a id="l09855" name="l09855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a119767aad00cb5d69df6e5805e956926"> 9855</a></span><span class="preprocessor">#define USB_LPMCNTRL_EN_EXT     0x00000004  </span><span class="comment">// LPM is not supported but</span></div>
<div class="line"><a id="l09856" name="l09856"></a><span class="lineno"> 9856</span>                                            <span class="comment">// extended transactions are</span></div>
<div class="line"><a id="l09857" name="l09857"></a><span class="lineno"> 9857</span>                                            <span class="comment">// supported. In this case, the USB</span></div>
<div class="line"><a id="l09858" name="l09858"></a><span class="lineno"> 9858</span>                                            <span class="comment">// does respond to an LPM</span></div>
<div class="line"><a id="l09859" name="l09859"></a><span class="lineno"> 9859</span>                                            <span class="comment">// transaction with a STALL</span></div>
<div class="line"><a id="l09860" name="l09860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8be32d3576e40d7a584c1ad7f609aeaa"> 9860</a></span><span class="preprocessor">#define USB_LPMCNTRL_EN_LPMEXT  0x0000000C  </span><span class="comment">// The USB supports LPM extended</span></div>
<div class="line"><a id="l09861" name="l09861"></a><span class="lineno"> 9861</span>                                            <span class="comment">// transactions. In this case, the</span></div>
<div class="line"><a id="l09862" name="l09862"></a><span class="lineno"> 9862</span>                                            <span class="comment">// USB responds with a NYET or an</span></div>
<div class="line"><a id="l09863" name="l09863"></a><span class="lineno"> 9863</span>                                            <span class="comment">// ACK as determined by the value</span></div>
<div class="line"><a id="l09864" name="l09864"></a><span class="lineno"> 9864</span>                                            <span class="comment">// of TXLPM and other conditions</span></div>
<div class="line"><a id="l09865" name="l09865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06b0a7b0a3ee017fead4140eb1fadf34"> 9865</a></span><span class="preprocessor">#define USB_LPMCNTRL_RES        0x00000002  </span><span class="comment">// LPM Resume</span></div>
<div class="line"><a id="l09866" name="l09866"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78a4722c5b4364c20f2b95ccac8df621"> 9866</a></span><span class="preprocessor">#define USB_LPMCNTRL_TXLPM      0x00000001  </span><span class="comment">// Transmit LPM Transaction Enable</span></div>
<div class="line"><a id="l09867" name="l09867"></a><span class="lineno"> 9867</span> </div>
<div class="line"><a id="l09868" name="l09868"></a><span class="lineno"> 9868</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09869" name="l09869"></a><span class="lineno"> 9869</span><span class="comment">//</span></div>
<div class="line"><a id="l09870" name="l09870"></a><span class="lineno"> 9870</span><span class="comment">// The following are defines for the bit fields in the USB_O_LPMIM register.</span></div>
<div class="line"><a id="l09871" name="l09871"></a><span class="lineno"> 9871</span><span class="comment">//</span></div>
<div class="line"><a id="l09872" name="l09872"></a><span class="lineno"> 9872</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09873" name="l09873"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9832ece504190222463445d2f712c8e"> 9873</a></span><span class="preprocessor">#define USB_LPMIM_ERR           0x00000020  </span><span class="comment">// LPM Error Interrupt Mask</span></div>
<div class="line"><a id="l09874" name="l09874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a229eccd4b949bef17b2a2eb59864085a"> 9874</a></span><span class="preprocessor">#define USB_LPMIM_RES           0x00000010  </span><span class="comment">// LPM Resume Interrupt Mask</span></div>
<div class="line"><a id="l09875" name="l09875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad62f93738e3828c152034541b2318d9b"> 9875</a></span><span class="preprocessor">#define USB_LPMIM_NC            0x00000008  </span><span class="comment">// LPM NC Interrupt Mask</span></div>
<div class="line"><a id="l09876" name="l09876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e0b825f25c525362d677045fe646e77"> 9876</a></span><span class="preprocessor">#define USB_LPMIM_ACK           0x00000004  </span><span class="comment">// LPM ACK Interrupt Mask</span></div>
<div class="line"><a id="l09877" name="l09877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d201cbb13d84469d68393760f9778a7"> 9877</a></span><span class="preprocessor">#define USB_LPMIM_NY            0x00000002  </span><span class="comment">// LPM NY Interrupt Mask</span></div>
<div class="line"><a id="l09878" name="l09878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82ad48bb8e7d514eadb764b9f79b59dd"> 9878</a></span><span class="preprocessor">#define USB_LPMIM_STALL         0x00000001  </span><span class="comment">// LPM STALL Interrupt Mask</span></div>
<div class="line"><a id="l09879" name="l09879"></a><span class="lineno"> 9879</span> </div>
<div class="line"><a id="l09880" name="l09880"></a><span class="lineno"> 9880</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09881" name="l09881"></a><span class="lineno"> 9881</span><span class="comment">//</span></div>
<div class="line"><a id="l09882" name="l09882"></a><span class="lineno"> 9882</span><span class="comment">// The following are defines for the bit fields in the USB_O_LPMRIS register.</span></div>
<div class="line"><a id="l09883" name="l09883"></a><span class="lineno"> 9883</span><span class="comment">//</span></div>
<div class="line"><a id="l09884" name="l09884"></a><span class="lineno"> 9884</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09885" name="l09885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a227a88b384431961f45ad2a0b955400e"> 9885</a></span><span class="preprocessor">#define USB_LPMRIS_ERR          0x00000020  </span><span class="comment">// LPM Interrupt Status</span></div>
<div class="line"><a id="l09886" name="l09886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61475db4e9aa33b42eba1df643178262"> 9886</a></span><span class="preprocessor">#define USB_LPMRIS_RES          0x00000010  </span><span class="comment">// LPM Resume Interrupt Status</span></div>
<div class="line"><a id="l09887" name="l09887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a869a9776b672cd062eb57cdb85aa7730"> 9887</a></span><span class="preprocessor">#define USB_LPMRIS_NC           0x00000008  </span><span class="comment">// LPM NC Interrupt Status</span></div>
<div class="line"><a id="l09888" name="l09888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82e1889397e823177adc732a4a0533b7"> 9888</a></span><span class="preprocessor">#define USB_LPMRIS_ACK          0x00000004  </span><span class="comment">// LPM ACK Interrupt Status</span></div>
<div class="line"><a id="l09889" name="l09889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14688a7f5295ca5aeff8d59a9705ce53"> 9889</a></span><span class="preprocessor">#define USB_LPMRIS_NY           0x00000002  </span><span class="comment">// LPM NY Interrupt Status</span></div>
<div class="line"><a id="l09890" name="l09890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6063ae493a039dd325567cd785bec0bb"> 9890</a></span><span class="preprocessor">#define USB_LPMRIS_LPMST        0x00000001  </span><span class="comment">// LPM STALL Interrupt Status</span></div>
<div class="line"><a id="l09891" name="l09891"></a><span class="lineno"> 9891</span> </div>
<div class="line"><a id="l09892" name="l09892"></a><span class="lineno"> 9892</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09893" name="l09893"></a><span class="lineno"> 9893</span><span class="comment">//</span></div>
<div class="line"><a id="l09894" name="l09894"></a><span class="lineno"> 9894</span><span class="comment">// The following are defines for the bit fields in the USB_O_LPMFADDR register.</span></div>
<div class="line"><a id="l09895" name="l09895"></a><span class="lineno"> 9895</span><span class="comment">//</span></div>
<div class="line"><a id="l09896" name="l09896"></a><span class="lineno"> 9896</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09897" name="l09897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2674c775182303ad6d91a68022bf76bf"> 9897</a></span><span class="preprocessor">#define USB_LPMFADDR_ADDR_M     0x0000007F  </span><span class="comment">// LPM Function Address</span></div>
<div class="line"><a id="l09898" name="l09898"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a275cda55e0c642b15ea9075d425970ae"> 9898</a></span><span class="preprocessor">#define USB_LPMFADDR_ADDR_S     0</span></div>
<div class="line"><a id="l09899" name="l09899"></a><span class="lineno"> 9899</span> </div>
<div class="line"><a id="l09900" name="l09900"></a><span class="lineno"> 9900</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09901" name="l09901"></a><span class="lineno"> 9901</span><span class="comment">//</span></div>
<div class="line"><a id="l09902" name="l09902"></a><span class="lineno"> 9902</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPC register.</span></div>
<div class="line"><a id="l09903" name="l09903"></a><span class="lineno"> 9903</span><span class="comment">//</span></div>
<div class="line"><a id="l09904" name="l09904"></a><span class="lineno"> 9904</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09905" name="l09905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed171996d72a2bb546a0067e89301cef"> 9905</a></span><span class="preprocessor">#define USB_EPC_PFLTACT_M       0x00000300  </span><span class="comment">// Power Fault Action</span></div>
<div class="line"><a id="l09906" name="l09906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3d35b7443d23df19ab4c3283a41d024"> 9906</a></span><span class="preprocessor">#define USB_EPC_PFLTACT_UNCHG   0x00000000  </span><span class="comment">// Unchanged</span></div>
<div class="line"><a id="l09907" name="l09907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5dfd38172e55f878bdc430fd73a067e"> 9907</a></span><span class="preprocessor">#define USB_EPC_PFLTACT_TRIS    0x00000100  </span><span class="comment">// Tristate</span></div>
<div class="line"><a id="l09908" name="l09908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e4a5ad44767d68149101514ef6a2c41"> 9908</a></span><span class="preprocessor">#define USB_EPC_PFLTACT_LOW     0x00000200  </span><span class="comment">// Low</span></div>
<div class="line"><a id="l09909" name="l09909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1eaa3c162413d11cb13d79639248c7b1"> 9909</a></span><span class="preprocessor">#define USB_EPC_PFLTACT_HIGH    0x00000300  </span><span class="comment">// High</span></div>
<div class="line"><a id="l09910" name="l09910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c680d055c02a8f8e5b5e89225db71e9"> 9910</a></span><span class="preprocessor">#define USB_EPC_PFLTAEN         0x00000040  </span><span class="comment">// Power Fault Action Enable</span></div>
<div class="line"><a id="l09911" name="l09911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca06e6970f593ca44a34b4657266ec71"> 9911</a></span><span class="preprocessor">#define USB_EPC_PFLTSEN_HIGH    0x00000020  </span><span class="comment">// Power Fault Sense</span></div>
<div class="line"><a id="l09912" name="l09912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c0d02d16edcc61571ec3da089f004ab"> 9912</a></span><span class="preprocessor">#define USB_EPC_PFLTEN          0x00000010  </span><span class="comment">// Power Fault Input Enable</span></div>
<div class="line"><a id="l09913" name="l09913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae24165a61d2fd18719e01fe9877fd3bd"> 9913</a></span><span class="preprocessor">#define USB_EPC_EPENDE          0x00000004  </span><span class="comment">// EPEN Drive Enable</span></div>
<div class="line"><a id="l09914" name="l09914"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60fa9b6198e4b97826d9e2595922aace"> 9914</a></span><span class="preprocessor">#define USB_EPC_EPEN_M          0x00000003  </span><span class="comment">// External Power Supply Enable</span></div>
<div class="line"><a id="l09915" name="l09915"></a><span class="lineno"> 9915</span>                                            <span class="comment">// Configuration</span></div>
<div class="line"><a id="l09916" name="l09916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a9b4896256e6b3a1b9220ad468c2523"> 9916</a></span><span class="preprocessor">#define USB_EPC_EPEN_LOW        0x00000000  </span><span class="comment">// Power Enable Active Low</span></div>
<div class="line"><a id="l09917" name="l09917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ac57cb22d074d18cb1047f156355549"> 9917</a></span><span class="preprocessor">#define USB_EPC_EPEN_HIGH       0x00000001  </span><span class="comment">// Power Enable Active High</span></div>
<div class="line"><a id="l09918" name="l09918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8607a8da99ad13ad40b7e10787cdf817"> 9918</a></span><span class="preprocessor">#define USB_EPC_EPEN_VBLOW      0x00000002  </span><span class="comment">// Power Enable High if VBUS Low</span></div>
<div class="line"><a id="l09919" name="l09919"></a><span class="lineno"> 9919</span>                                            <span class="comment">// (OTG only)</span></div>
<div class="line"><a id="l09920" name="l09920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb73579c01ad7ea333cf5e358907fb03"> 9920</a></span><span class="preprocessor">#define USB_EPC_EPEN_VBHIGH     0x00000003  </span><span class="comment">// Power Enable High if VBUS High</span></div>
<div class="line"><a id="l09921" name="l09921"></a><span class="lineno"> 9921</span>                                            <span class="comment">// (OTG only)</span></div>
<div class="line"><a id="l09922" name="l09922"></a><span class="lineno"> 9922</span> </div>
<div class="line"><a id="l09923" name="l09923"></a><span class="lineno"> 9923</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09924" name="l09924"></a><span class="lineno"> 9924</span><span class="comment">//</span></div>
<div class="line"><a id="l09925" name="l09925"></a><span class="lineno"> 9925</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPCRIS register.</span></div>
<div class="line"><a id="l09926" name="l09926"></a><span class="lineno"> 9926</span><span class="comment">//</span></div>
<div class="line"><a id="l09927" name="l09927"></a><span class="lineno"> 9927</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09928" name="l09928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4582af2a930f5a86401b7e26f81870fd"> 9928</a></span><span class="preprocessor">#define USB_EPCRIS_PF           0x00000001  </span><span class="comment">// USB Power Fault Interrupt Status</span></div>
<div class="line"><a id="l09929" name="l09929"></a><span class="lineno"> 9929</span> </div>
<div class="line"><a id="l09930" name="l09930"></a><span class="lineno"> 9930</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09931" name="l09931"></a><span class="lineno"> 9931</span><span class="comment">//</span></div>
<div class="line"><a id="l09932" name="l09932"></a><span class="lineno"> 9932</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPCIM register.</span></div>
<div class="line"><a id="l09933" name="l09933"></a><span class="lineno"> 9933</span><span class="comment">//</span></div>
<div class="line"><a id="l09934" name="l09934"></a><span class="lineno"> 9934</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09935" name="l09935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0ba01a76c0f169310fb2819bb537220"> 9935</a></span><span class="preprocessor">#define USB_EPCIM_PF            0x00000001  </span><span class="comment">// USB Power Fault Interrupt Mask</span></div>
<div class="line"><a id="l09936" name="l09936"></a><span class="lineno"> 9936</span> </div>
<div class="line"><a id="l09937" name="l09937"></a><span class="lineno"> 9937</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09938" name="l09938"></a><span class="lineno"> 9938</span><span class="comment">//</span></div>
<div class="line"><a id="l09939" name="l09939"></a><span class="lineno"> 9939</span><span class="comment">// The following are defines for the bit fields in the USB_O_EPCISC register.</span></div>
<div class="line"><a id="l09940" name="l09940"></a><span class="lineno"> 9940</span><span class="comment">//</span></div>
<div class="line"><a id="l09941" name="l09941"></a><span class="lineno"> 9941</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09942" name="l09942"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9f92c4601e8eb60b53d62c468794c50"> 9942</a></span><span class="preprocessor">#define USB_EPCISC_PF           0x00000001  </span><span class="comment">// USB Power Fault Interrupt Status</span></div>
<div class="line"><a id="l09943" name="l09943"></a><span class="lineno"> 9943</span>                                            <span class="comment">// and Clear</span></div>
<div class="line"><a id="l09944" name="l09944"></a><span class="lineno"> 9944</span> </div>
<div class="line"><a id="l09945" name="l09945"></a><span class="lineno"> 9945</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09946" name="l09946"></a><span class="lineno"> 9946</span><span class="comment">//</span></div>
<div class="line"><a id="l09947" name="l09947"></a><span class="lineno"> 9947</span><span class="comment">// The following are defines for the bit fields in the USB_O_DRRIS register.</span></div>
<div class="line"><a id="l09948" name="l09948"></a><span class="lineno"> 9948</span><span class="comment">//</span></div>
<div class="line"><a id="l09949" name="l09949"></a><span class="lineno"> 9949</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09950" name="l09950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64968f0eaacb51f2ba574ae7691dff83"> 9950</a></span><span class="preprocessor">#define USB_DRRIS_RESUME        0x00000001  </span><span class="comment">// RESUME Interrupt Status</span></div>
<div class="line"><a id="l09951" name="l09951"></a><span class="lineno"> 9951</span> </div>
<div class="line"><a id="l09952" name="l09952"></a><span class="lineno"> 9952</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09953" name="l09953"></a><span class="lineno"> 9953</span><span class="comment">//</span></div>
<div class="line"><a id="l09954" name="l09954"></a><span class="lineno"> 9954</span><span class="comment">// The following are defines for the bit fields in the USB_O_DRIM register.</span></div>
<div class="line"><a id="l09955" name="l09955"></a><span class="lineno"> 9955</span><span class="comment">//</span></div>
<div class="line"><a id="l09956" name="l09956"></a><span class="lineno"> 9956</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09957" name="l09957"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94d7abb9de415ca2387b3dffb10a4fe0"> 9957</a></span><span class="preprocessor">#define USB_DRIM_RESUME         0x00000001  </span><span class="comment">// RESUME Interrupt Mask</span></div>
<div class="line"><a id="l09958" name="l09958"></a><span class="lineno"> 9958</span> </div>
<div class="line"><a id="l09959" name="l09959"></a><span class="lineno"> 9959</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09960" name="l09960"></a><span class="lineno"> 9960</span><span class="comment">//</span></div>
<div class="line"><a id="l09961" name="l09961"></a><span class="lineno"> 9961</span><span class="comment">// The following are defines for the bit fields in the USB_O_DRISC register.</span></div>
<div class="line"><a id="l09962" name="l09962"></a><span class="lineno"> 9962</span><span class="comment">//</span></div>
<div class="line"><a id="l09963" name="l09963"></a><span class="lineno"> 9963</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09964" name="l09964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb49a37729f80d7ca8d7f9b241096522"> 9964</a></span><span class="preprocessor">#define USB_DRISC_RESUME        0x00000001  </span><span class="comment">// RESUME Interrupt Status and</span></div>
<div class="line"><a id="l09965" name="l09965"></a><span class="lineno"> 9965</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l09966" name="l09966"></a><span class="lineno"> 9966</span> </div>
<div class="line"><a id="l09967" name="l09967"></a><span class="lineno"> 9967</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09968" name="l09968"></a><span class="lineno"> 9968</span><span class="comment">//</span></div>
<div class="line"><a id="l09969" name="l09969"></a><span class="lineno"> 9969</span><span class="comment">// The following are defines for the bit fields in the USB_O_GPCS register.</span></div>
<div class="line"><a id="l09970" name="l09970"></a><span class="lineno"> 9970</span><span class="comment">//</span></div>
<div class="line"><a id="l09971" name="l09971"></a><span class="lineno"> 9971</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09972" name="l09972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6b8afc5f10b73aa87a0f3f1006431e0"> 9972</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_M       0x00000007  </span><span class="comment">// Device Mode</span></div>
<div class="line"><a id="l09973" name="l09973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d402ed816da3bed29053fad5e9e32c2"> 9973</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_OTG     0x00000000  </span><span class="comment">// Use USB0VBUS and USB0ID pin</span></div>
<div class="line"><a id="l09974" name="l09974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42435f3b8e4f825276670f2e95242969"> 9974</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_HOST    0x00000002  </span><span class="comment">// Force USB0VBUS and USB0ID low</span></div>
<div class="line"><a id="l09975" name="l09975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53e4e161c02a5cf9c2838bb6dceddf97"> 9975</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_DEV     0x00000003  </span><span class="comment">// Force USB0VBUS and USB0ID high</span></div>
<div class="line"><a id="l09976" name="l09976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee3d1919d379b818732de24cec1e01a2"> 9976</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_HOSTVBUS                                              \</span></div>
<div class="line"><a id="l09977" name="l09977"></a><span class="lineno"> 9977</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// Use USB0VBUS and force USB0ID</span></div>
<div class="line"><a id="l09978" name="l09978"></a><span class="lineno"> 9978</span>                                            <span class="comment">// low</span></div>
<div class="line"><a id="l09979" name="l09979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb125869873e0a6fec572af1dd82401"> 9979</a></span><span class="preprocessor">#define USB_GPCS_DEVMOD_DEVVBUS 0x00000005  </span><span class="comment">// Use USB0VBUS and force USB0ID</span></div>
<div class="line"><a id="l09980" name="l09980"></a><span class="lineno"> 9980</span>                                            <span class="comment">// high</span></div>
<div class="line"><a id="l09981" name="l09981"></a><span class="lineno"> 9981</span> </div>
<div class="line"><a id="l09982" name="l09982"></a><span class="lineno"> 9982</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09983" name="l09983"></a><span class="lineno"> 9983</span><span class="comment">//</span></div>
<div class="line"><a id="l09984" name="l09984"></a><span class="lineno"> 9984</span><span class="comment">// The following are defines for the bit fields in the USB_O_VDC register.</span></div>
<div class="line"><a id="l09985" name="l09985"></a><span class="lineno"> 9985</span><span class="comment">//</span></div>
<div class="line"><a id="l09986" name="l09986"></a><span class="lineno"> 9986</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09987" name="l09987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a209e8ade5ab3923fb71b35ce18a40a01"> 9987</a></span><span class="preprocessor">#define USB_VDC_VBDEN           0x00000001  </span><span class="comment">// VBUS Droop Enable</span></div>
<div class="line"><a id="l09988" name="l09988"></a><span class="lineno"> 9988</span> </div>
<div class="line"><a id="l09989" name="l09989"></a><span class="lineno"> 9989</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09990" name="l09990"></a><span class="lineno"> 9990</span><span class="comment">//</span></div>
<div class="line"><a id="l09991" name="l09991"></a><span class="lineno"> 9991</span><span class="comment">// The following are defines for the bit fields in the USB_O_VDCRIS register.</span></div>
<div class="line"><a id="l09992" name="l09992"></a><span class="lineno"> 9992</span><span class="comment">//</span></div>
<div class="line"><a id="l09993" name="l09993"></a><span class="lineno"> 9993</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09994" name="l09994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf779f7a3c4ead3d3e68eb047c27b555"> 9994</a></span><span class="preprocessor">#define USB_VDCRIS_VD           0x00000001  </span><span class="comment">// VBUS Droop Raw Interrupt Status</span></div>
<div class="line"><a id="l09995" name="l09995"></a><span class="lineno"> 9995</span> </div>
<div class="line"><a id="l09996" name="l09996"></a><span class="lineno"> 9996</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l09997" name="l09997"></a><span class="lineno"> 9997</span><span class="comment">//</span></div>
<div class="line"><a id="l09998" name="l09998"></a><span class="lineno"> 9998</span><span class="comment">// The following are defines for the bit fields in the USB_O_VDCIM register.</span></div>
<div class="line"><a id="l09999" name="l09999"></a><span class="lineno"> 9999</span><span class="comment">//</span></div>
<div class="line"><a id="l10000" name="l10000"></a><span class="lineno">10000</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10001" name="l10001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97ed02fff2e575bd7866c6893c11b54e">10001</a></span><span class="preprocessor">#define USB_VDCIM_VD            0x00000001  </span><span class="comment">// VBUS Droop Interrupt Mask</span></div>
<div class="line"><a id="l10002" name="l10002"></a><span class="lineno">10002</span> </div>
<div class="line"><a id="l10003" name="l10003"></a><span class="lineno">10003</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10004" name="l10004"></a><span class="lineno">10004</span><span class="comment">//</span></div>
<div class="line"><a id="l10005" name="l10005"></a><span class="lineno">10005</span><span class="comment">// The following are defines for the bit fields in the USB_O_VDCISC register.</span></div>
<div class="line"><a id="l10006" name="l10006"></a><span class="lineno">10006</span><span class="comment">//</span></div>
<div class="line"><a id="l10007" name="l10007"></a><span class="lineno">10007</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10008" name="l10008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e9154c507dcec124ecafdd9c2c9b59e">10008</a></span><span class="preprocessor">#define USB_VDCISC_VD           0x00000001  </span><span class="comment">// VBUS Droop Interrupt Status and</span></div>
<div class="line"><a id="l10009" name="l10009"></a><span class="lineno">10009</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l10010" name="l10010"></a><span class="lineno">10010</span> </div>
<div class="line"><a id="l10011" name="l10011"></a><span class="lineno">10011</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10012" name="l10012"></a><span class="lineno">10012</span><span class="comment">//</span></div>
<div class="line"><a id="l10013" name="l10013"></a><span class="lineno">10013</span><span class="comment">// The following are defines for the bit fields in the USB_O_PP register.</span></div>
<div class="line"><a id="l10014" name="l10014"></a><span class="lineno">10014</span><span class="comment">//</span></div>
<div class="line"><a id="l10015" name="l10015"></a><span class="lineno">10015</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10016" name="l10016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79c31b4fe981fc7ae923dd8ab7bbeb1d">10016</a></span><span class="preprocessor">#define USB_PP_ECNT_M           0x0000FF00  </span><span class="comment">// Endpoint Count</span></div>
<div class="line"><a id="l10017" name="l10017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1b7872c51b8c51abcf681c21ace6ff1">10017</a></span><span class="preprocessor">#define USB_PP_USB_M            0x000000C0  </span><span class="comment">// USB Capability</span></div>
<div class="line"><a id="l10018" name="l10018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a227db2fe354d138410c90000895bdb97">10018</a></span><span class="preprocessor">#define USB_PP_USB_DEVICE       0x00000040  </span><span class="comment">// DEVICE</span></div>
<div class="line"><a id="l10019" name="l10019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9dd12fb82cbaecfa38cd76f9f7a6f30">10019</a></span><span class="preprocessor">#define USB_PP_USB_HOSTDEVICE   0x00000080  </span><span class="comment">// HOST</span></div>
<div class="line"><a id="l10020" name="l10020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28caf357c58dc1fd14a751eb37591754">10020</a></span><span class="preprocessor">#define USB_PP_USB_OTG          0x000000C0  </span><span class="comment">// OTG</span></div>
<div class="line"><a id="l10021" name="l10021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae638eade27954a938b53fe951b9fa604">10021</a></span><span class="preprocessor">#define USB_PP_ULPI             0x00000020  </span><span class="comment">// ULPI Present</span></div>
<div class="line"><a id="l10022" name="l10022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54656f02a50d670f35ea6fc707ce956d">10022</a></span><span class="preprocessor">#define USB_PP_PHY              0x00000010  </span><span class="comment">// PHY Present</span></div>
<div class="line"><a id="l10023" name="l10023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c45bd00d8c917a15203ca46dde74089">10023</a></span><span class="preprocessor">#define USB_PP_TYPE_M           0x0000000F  </span><span class="comment">// Controller Type</span></div>
<div class="line"><a id="l10024" name="l10024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69b53cf16254ff2d1f5523f19a26b5a2">10024</a></span><span class="preprocessor">#define USB_PP_TYPE_0           0x00000000  </span><span class="comment">// The first-generation USB</span></div>
<div class="line"><a id="l10025" name="l10025"></a><span class="lineno">10025</span>                                            <span class="comment">// controller</span></div>
<div class="line"><a id="l10026" name="l10026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6a944a3a8cec1daa561570264ed8674">10026</a></span><span class="preprocessor">#define USB_PP_TYPE_1           0x00000001  </span><span class="comment">// Second-generation USB</span></div>
<div class="line"><a id="l10027" name="l10027"></a><span class="lineno">10027</span>                                            <span class="comment">// controller.The controller</span></div>
<div class="line"><a id="l10028" name="l10028"></a><span class="lineno">10028</span>                                            <span class="comment">// implemented in post Icestorm</span></div>
<div class="line"><a id="l10029" name="l10029"></a><span class="lineno">10029</span>                                            <span class="comment">// devices that use the 3.0 version</span></div>
<div class="line"><a id="l10030" name="l10030"></a><span class="lineno">10030</span>                                            <span class="comment">// of the Mentor controller</span></div>
<div class="line"><a id="l10031" name="l10031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addd51b34b08b85bd4baa35fc39b8dd30">10031</a></span><span class="preprocessor">#define USB_PP_ECNT_S           8</span></div>
<div class="line"><a id="l10032" name="l10032"></a><span class="lineno">10032</span> </div>
<div class="line"><a id="l10033" name="l10033"></a><span class="lineno">10033</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10034" name="l10034"></a><span class="lineno">10034</span><span class="comment">//</span></div>
<div class="line"><a id="l10035" name="l10035"></a><span class="lineno">10035</span><span class="comment">// The following are defines for the bit fields in the USB_O_PC register.</span></div>
<div class="line"><a id="l10036" name="l10036"></a><span class="lineno">10036</span><span class="comment">//</span></div>
<div class="line"><a id="l10037" name="l10037"></a><span class="lineno">10037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10038" name="l10038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1579d208382ab4985a1a4ebf2d146efc">10038</a></span><span class="preprocessor">#define USB_PC_ULPIEN           0x00010000  </span><span class="comment">// ULPI Enable</span></div>
<div class="line"><a id="l10039" name="l10039"></a><span class="lineno">10039</span> </div>
<div class="line"><a id="l10040" name="l10040"></a><span class="lineno">10040</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10041" name="l10041"></a><span class="lineno">10041</span><span class="comment">//</span></div>
<div class="line"><a id="l10042" name="l10042"></a><span class="lineno">10042</span><span class="comment">// The following are defines for the bit fields in the USB_O_CC register.</span></div>
<div class="line"><a id="l10043" name="l10043"></a><span class="lineno">10043</span><span class="comment">//</span></div>
<div class="line"><a id="l10044" name="l10044"></a><span class="lineno">10044</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10045" name="l10045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7aa31e44c5b55941242e09a190dac0e">10045</a></span><span class="preprocessor">#define USB_CC_CLKEN            0x00000200  </span><span class="comment">// USB Clock Enable</span></div>
<div class="line"><a id="l10046" name="l10046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a1d29604da037a35dfaef9852197ab1">10046</a></span><span class="preprocessor">#define USB_CC_CSD              0x00000100  </span><span class="comment">// Clock Source/Direction</span></div>
<div class="line"><a id="l10047" name="l10047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a334c63a76f411211ef7600180f84a937">10047</a></span><span class="preprocessor">#define USB_CC_CLKDIV_M         0x0000000F  </span><span class="comment">// PLL Clock Divisor</span></div>
<div class="line"><a id="l10048" name="l10048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a284126eac1dd225ff5c3e0aa09a6d59e">10048</a></span><span class="preprocessor">#define USB_CC_CLKDIV_S         0</span></div>
<div class="line"><a id="l10049" name="l10049"></a><span class="lineno">10049</span> </div>
<div class="line"><a id="l10050" name="l10050"></a><span class="lineno">10050</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10051" name="l10051"></a><span class="lineno">10051</span><span class="comment">//</span></div>
<div class="line"><a id="l10052" name="l10052"></a><span class="lineno">10052</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EESIZE register.</span></div>
<div class="line"><a id="l10053" name="l10053"></a><span class="lineno">10053</span><span class="comment">//</span></div>
<div class="line"><a id="l10054" name="l10054"></a><span class="lineno">10054</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10055" name="l10055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a663feac4d2005daadacdc53fbdfa2253">10055</a></span><span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_M  0x07FF0000  </span><span class="comment">// Number of 16-Word Blocks</span></div>
<div class="line"><a id="l10056" name="l10056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3792111ac8fe88f63358f4bf5712cf8">10056</a></span><span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_M 0x0000FFFF  </span><span class="comment">// Number of 32-Bit Words</span></div>
<div class="line"><a id="l10057" name="l10057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ab9092899e6440c15071751b870b430">10057</a></span><span class="preprocessor">#define EEPROM_EESIZE_BLKCNT_S  16</span></div>
<div class="line"><a id="l10058" name="l10058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98743ffb2c00d868a006e272bb0fc178">10058</a></span><span class="preprocessor">#define EEPROM_EESIZE_WORDCNT_S 0</span></div>
<div class="line"><a id="l10059" name="l10059"></a><span class="lineno">10059</span> </div>
<div class="line"><a id="l10060" name="l10060"></a><span class="lineno">10060</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10061" name="l10061"></a><span class="lineno">10061</span><span class="comment">//</span></div>
<div class="line"><a id="l10062" name="l10062"></a><span class="lineno">10062</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEBLOCK register.</span></div>
<div class="line"><a id="l10063" name="l10063"></a><span class="lineno">10063</span><span class="comment">//</span></div>
<div class="line"><a id="l10064" name="l10064"></a><span class="lineno">10064</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10065" name="l10065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37b10955b35058bcdceef9f7a2082db3">10065</a></span><span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_M  0x0000FFFF  </span><span class="comment">// Current Block</span></div>
<div class="line"><a id="l10066" name="l10066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6556794ff17253149559975a2ca687e">10066</a></span><span class="preprocessor">#define EEPROM_EEBLOCK_BLOCK_S  0</span></div>
<div class="line"><a id="l10067" name="l10067"></a><span class="lineno">10067</span> </div>
<div class="line"><a id="l10068" name="l10068"></a><span class="lineno">10068</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10069" name="l10069"></a><span class="lineno">10069</span><span class="comment">//</span></div>
<div class="line"><a id="l10070" name="l10070"></a><span class="lineno">10070</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEOFFSET</span></div>
<div class="line"><a id="l10071" name="l10071"></a><span class="lineno">10071</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10072" name="l10072"></a><span class="lineno">10072</span><span class="comment">//</span></div>
<div class="line"><a id="l10073" name="l10073"></a><span class="lineno">10073</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10074" name="l10074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace0ff0567cef1435b45a056b4e542491">10074</a></span><span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_M                                              \</span></div>
<div class="line"><a id="l10075" name="l10075"></a><span class="lineno">10075</span><span class="preprocessor">                                0x0000000F  </span><span class="comment">// Current Address Offset</span></div>
<div class="line"><a id="l10076" name="l10076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3417ba5f6266438217ae202acc1756ab">10076</a></span><span class="preprocessor">#define EEPROM_EEOFFSET_OFFSET_S                                              \</span></div>
<div class="line"><a id="l10077" name="l10077"></a><span class="lineno">10077</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l10078" name="l10078"></a><span class="lineno">10078</span> </div>
<div class="line"><a id="l10079" name="l10079"></a><span class="lineno">10079</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10080" name="l10080"></a><span class="lineno">10080</span><span class="comment">//</span></div>
<div class="line"><a id="l10081" name="l10081"></a><span class="lineno">10081</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWR register.</span></div>
<div class="line"><a id="l10082" name="l10082"></a><span class="lineno">10082</span><span class="comment">//</span></div>
<div class="line"><a id="l10083" name="l10083"></a><span class="lineno">10083</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10084" name="l10084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93dc80891176c228d0a2df789e5e6a73">10084</a></span><span class="preprocessor">#define EEPROM_EERDWR_VALUE_M   0xFFFFFFFF  </span><span class="comment">// EEPROM Read or Write Data</span></div>
<div class="line"><a id="l10085" name="l10085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fbd86d2308d12608440e7ef05bf2a76">10085</a></span><span class="preprocessor">#define EEPROM_EERDWR_VALUE_S   0</span></div>
<div class="line"><a id="l10086" name="l10086"></a><span class="lineno">10086</span> </div>
<div class="line"><a id="l10087" name="l10087"></a><span class="lineno">10087</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10088" name="l10088"></a><span class="lineno">10088</span><span class="comment">//</span></div>
<div class="line"><a id="l10089" name="l10089"></a><span class="lineno">10089</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EERDWRINC</span></div>
<div class="line"><a id="l10090" name="l10090"></a><span class="lineno">10090</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10091" name="l10091"></a><span class="lineno">10091</span><span class="comment">//</span></div>
<div class="line"><a id="l10092" name="l10092"></a><span class="lineno">10092</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10093" name="l10093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fccd12a996b4972a651a67abdde8a5c">10093</a></span><span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_M                                              \</span></div>
<div class="line"><a id="l10094" name="l10094"></a><span class="lineno">10094</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// EEPROM Read or Write Data with</span></div>
<div class="line"><a id="l10095" name="l10095"></a><span class="lineno">10095</span>                                            <span class="comment">// Increment</span></div>
<div class="line"><a id="l10096" name="l10096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3faccfb758302b39ce647cfb490a4f15">10096</a></span><span class="preprocessor">#define EEPROM_EERDWRINC_VALUE_S                                              \</span></div>
<div class="line"><a id="l10097" name="l10097"></a><span class="lineno">10097</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l10098" name="l10098"></a><span class="lineno">10098</span> </div>
<div class="line"><a id="l10099" name="l10099"></a><span class="lineno">10099</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10100" name="l10100"></a><span class="lineno">10100</span><span class="comment">//</span></div>
<div class="line"><a id="l10101" name="l10101"></a><span class="lineno">10101</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEDONE register.</span></div>
<div class="line"><a id="l10102" name="l10102"></a><span class="lineno">10102</span><span class="comment">//</span></div>
<div class="line"><a id="l10103" name="l10103"></a><span class="lineno">10103</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10104" name="l10104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2891b46bf21897624f6315edc8f88833">10104</a></span><span class="preprocessor">#define EEPROM_EEDONE_WRBUSY    0x00000020  </span><span class="comment">// Write Busy</span></div>
<div class="line"><a id="l10105" name="l10105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae98fae28219cb2d9291bf8718db12fab">10105</a></span><span class="preprocessor">#define EEPROM_EEDONE_NOPERM    0x00000010  </span><span class="comment">// Write Without Permission</span></div>
<div class="line"><a id="l10106" name="l10106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e9641af775ad6b0e5d4633ef84b4546">10106</a></span><span class="preprocessor">#define EEPROM_EEDONE_WKCOPY    0x00000008  </span><span class="comment">// Working on a Copy</span></div>
<div class="line"><a id="l10107" name="l10107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab07d8cebb72a753bd10008a4de5ff4e3">10107</a></span><span class="preprocessor">#define EEPROM_EEDONE_WKERASE   0x00000004  </span><span class="comment">// Working on an Erase</span></div>
<div class="line"><a id="l10108" name="l10108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a40b99bf5800a50f4d57c55f247a2d6ab">10108</a></span><span class="preprocessor">#define EEPROM_EEDONE_WORKING   0x00000001  </span><span class="comment">// EEPROM Working</span></div>
<div class="line"><a id="l10109" name="l10109"></a><span class="lineno">10109</span> </div>
<div class="line"><a id="l10110" name="l10110"></a><span class="lineno">10110</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10111" name="l10111"></a><span class="lineno">10111</span><span class="comment">//</span></div>
<div class="line"><a id="l10112" name="l10112"></a><span class="lineno">10112</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EESUPP register.</span></div>
<div class="line"><a id="l10113" name="l10113"></a><span class="lineno">10113</span><span class="comment">//</span></div>
<div class="line"><a id="l10114" name="l10114"></a><span class="lineno">10114</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10115" name="l10115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60174e6e964ffdf48aaa4340f93d1f23">10115</a></span><span class="preprocessor">#define EEPROM_EESUPP_PRETRY    0x00000008  </span><span class="comment">// Programming Must Be Retried</span></div>
<div class="line"><a id="l10116" name="l10116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a866e2d7e70bec5bff5d62c49a5808cce">10116</a></span><span class="preprocessor">#define EEPROM_EESUPP_ERETRY    0x00000004  </span><span class="comment">// Erase Must Be Retried</span></div>
<div class="line"><a id="l10117" name="l10117"></a><span class="lineno">10117</span> </div>
<div class="line"><a id="l10118" name="l10118"></a><span class="lineno">10118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10119" name="l10119"></a><span class="lineno">10119</span><span class="comment">//</span></div>
<div class="line"><a id="l10120" name="l10120"></a><span class="lineno">10120</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEUNLOCK</span></div>
<div class="line"><a id="l10121" name="l10121"></a><span class="lineno">10121</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10122" name="l10122"></a><span class="lineno">10122</span><span class="comment">//</span></div>
<div class="line"><a id="l10123" name="l10123"></a><span class="lineno">10123</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10124" name="l10124"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48cf963db6ba152ff342053cc83450b6">10124</a></span><span class="preprocessor">#define EEPROM_EEUNLOCK_UNLOCK_M                                              \</span></div>
<div class="line"><a id="l10125" name="l10125"></a><span class="lineno">10125</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// EEPROM Unlock</span></div>
<div class="line"><a id="l10126" name="l10126"></a><span class="lineno">10126</span> </div>
<div class="line"><a id="l10127" name="l10127"></a><span class="lineno">10127</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10128" name="l10128"></a><span class="lineno">10128</span><span class="comment">//</span></div>
<div class="line"><a id="l10129" name="l10129"></a><span class="lineno">10129</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEPROT register.</span></div>
<div class="line"><a id="l10130" name="l10130"></a><span class="lineno">10130</span><span class="comment">//</span></div>
<div class="line"><a id="l10131" name="l10131"></a><span class="lineno">10131</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10132" name="l10132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace9bae7d90927db7c4dc7f3bb0fc0ea3">10132</a></span><span class="preprocessor">#define EEPROM_EEPROT_ACC       0x00000008  </span><span class="comment">// Access Control</span></div>
<div class="line"><a id="l10133" name="l10133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bd2b3df96049c31f84b2626dec8ac25">10133</a></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_M    0x00000007  </span><span class="comment">// Protection Control</span></div>
<div class="line"><a id="l10134" name="l10134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a417d20d3ed3ef174322ea28e4ee1687f">10134</a></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_RWNPW                                              \</span></div>
<div class="line"><a id="l10135" name="l10135"></a><span class="lineno">10135</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// This setting is the default. If</span></div>
<div class="line"><a id="l10136" name="l10136"></a><span class="lineno">10136</span>                                            <span class="comment">// there is no password, the block</span></div>
<div class="line"><a id="l10137" name="l10137"></a><span class="lineno">10137</span>                                            <span class="comment">// is not protected and is readable</span></div>
<div class="line"><a id="l10138" name="l10138"></a><span class="lineno">10138</span>                                            <span class="comment">// and writable</span></div>
<div class="line"><a id="l10139" name="l10139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94d030ac699f626f334843c0de49805d">10139</a></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_RWPW 0x00000001  </span><span class="comment">// If there is a password, the</span></div>
<div class="line"><a id="l10140" name="l10140"></a><span class="lineno">10140</span>                                            <span class="comment">// block is readable or writable</span></div>
<div class="line"><a id="l10141" name="l10141"></a><span class="lineno">10141</span>                                            <span class="comment">// only when unlocked</span></div>
<div class="line"><a id="l10142" name="l10142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6eccc068921a2ecd4b1bb9b1ded2298e">10142</a></span><span class="preprocessor">#define EEPROM_EEPROT_PROT_RONPW                                              \</span></div>
<div class="line"><a id="l10143" name="l10143"></a><span class="lineno">10143</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// If there is no password, the</span></div>
<div class="line"><a id="l10144" name="l10144"></a><span class="lineno">10144</span>                                            <span class="comment">// block is readable, not writable</span></div>
<div class="line"><a id="l10145" name="l10145"></a><span class="lineno">10145</span> </div>
<div class="line"><a id="l10146" name="l10146"></a><span class="lineno">10146</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10147" name="l10147"></a><span class="lineno">10147</span><span class="comment">//</span></div>
<div class="line"><a id="l10148" name="l10148"></a><span class="lineno">10148</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS0 register.</span></div>
<div class="line"><a id="l10149" name="l10149"></a><span class="lineno">10149</span><span class="comment">//</span></div>
<div class="line"><a id="l10150" name="l10150"></a><span class="lineno">10150</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10151" name="l10151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af58706427c3debdeb72b7e0ed1dfe308">10151</a></span><span class="preprocessor">#define EEPROM_EEPASS0_PASS_M   0xFFFFFFFF  </span><span class="comment">// Password</span></div>
<div class="line"><a id="l10152" name="l10152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2259ea0fb407606cbafa0de712f6760">10152</a></span><span class="preprocessor">#define EEPROM_EEPASS0_PASS_S   0</span></div>
<div class="line"><a id="l10153" name="l10153"></a><span class="lineno">10153</span> </div>
<div class="line"><a id="l10154" name="l10154"></a><span class="lineno">10154</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10155" name="l10155"></a><span class="lineno">10155</span><span class="comment">//</span></div>
<div class="line"><a id="l10156" name="l10156"></a><span class="lineno">10156</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS1 register.</span></div>
<div class="line"><a id="l10157" name="l10157"></a><span class="lineno">10157</span><span class="comment">//</span></div>
<div class="line"><a id="l10158" name="l10158"></a><span class="lineno">10158</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10159" name="l10159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac726a80c5dcdb502141d8c08c246808c">10159</a></span><span class="preprocessor">#define EEPROM_EEPASS1_PASS_M   0xFFFFFFFF  </span><span class="comment">// Password</span></div>
<div class="line"><a id="l10160" name="l10160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01cff4d070bc6c14c552ceab0fa5089b">10160</a></span><span class="preprocessor">#define EEPROM_EEPASS1_PASS_S   0</span></div>
<div class="line"><a id="l10161" name="l10161"></a><span class="lineno">10161</span> </div>
<div class="line"><a id="l10162" name="l10162"></a><span class="lineno">10162</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10163" name="l10163"></a><span class="lineno">10163</span><span class="comment">//</span></div>
<div class="line"><a id="l10164" name="l10164"></a><span class="lineno">10164</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEPASS2 register.</span></div>
<div class="line"><a id="l10165" name="l10165"></a><span class="lineno">10165</span><span class="comment">//</span></div>
<div class="line"><a id="l10166" name="l10166"></a><span class="lineno">10166</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10167" name="l10167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b37340d0f350b9b86b9694a945766c8">10167</a></span><span class="preprocessor">#define EEPROM_EEPASS2_PASS_M   0xFFFFFFFF  </span><span class="comment">// Password</span></div>
<div class="line"><a id="l10168" name="l10168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1115af180f5187d02d473e58f19b332">10168</a></span><span class="preprocessor">#define EEPROM_EEPASS2_PASS_S   0</span></div>
<div class="line"><a id="l10169" name="l10169"></a><span class="lineno">10169</span> </div>
<div class="line"><a id="l10170" name="l10170"></a><span class="lineno">10170</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10171" name="l10171"></a><span class="lineno">10171</span><span class="comment">//</span></div>
<div class="line"><a id="l10172" name="l10172"></a><span class="lineno">10172</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEINT register.</span></div>
<div class="line"><a id="l10173" name="l10173"></a><span class="lineno">10173</span><span class="comment">//</span></div>
<div class="line"><a id="l10174" name="l10174"></a><span class="lineno">10174</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10175" name="l10175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a054e7559d0e161f9b981c7b1b66ef25c">10175</a></span><span class="preprocessor">#define EEPROM_EEINT_INT        0x00000001  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l10176" name="l10176"></a><span class="lineno">10176</span> </div>
<div class="line"><a id="l10177" name="l10177"></a><span class="lineno">10177</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10178" name="l10178"></a><span class="lineno">10178</span><span class="comment">//</span></div>
<div class="line"><a id="l10179" name="l10179"></a><span class="lineno">10179</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE0 register.</span></div>
<div class="line"><a id="l10180" name="l10180"></a><span class="lineno">10180</span><span class="comment">//</span></div>
<div class="line"><a id="l10181" name="l10181"></a><span class="lineno">10181</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10182" name="l10182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcba8bfc03abba997cba60911d767216">10182</a></span><span class="preprocessor">#define EEPROM_EEHIDE0_HN_M     0xFFFFFFFE  </span><span class="comment">// Hide Block</span></div>
<div class="line"><a id="l10183" name="l10183"></a><span class="lineno">10183</span> </div>
<div class="line"><a id="l10184" name="l10184"></a><span class="lineno">10184</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10185" name="l10185"></a><span class="lineno">10185</span><span class="comment">//</span></div>
<div class="line"><a id="l10186" name="l10186"></a><span class="lineno">10186</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE1 register.</span></div>
<div class="line"><a id="l10187" name="l10187"></a><span class="lineno">10187</span><span class="comment">//</span></div>
<div class="line"><a id="l10188" name="l10188"></a><span class="lineno">10188</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10189" name="l10189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4fe6a7bebfd4e315792ed23d016ea934">10189</a></span><span class="preprocessor">#define EEPROM_EEHIDE1_HN_M     0xFFFFFFFF  </span><span class="comment">// Hide Block</span></div>
<div class="line"><a id="l10190" name="l10190"></a><span class="lineno">10190</span> </div>
<div class="line"><a id="l10191" name="l10191"></a><span class="lineno">10191</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10192" name="l10192"></a><span class="lineno">10192</span><span class="comment">//</span></div>
<div class="line"><a id="l10193" name="l10193"></a><span class="lineno">10193</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEHIDE2 register.</span></div>
<div class="line"><a id="l10194" name="l10194"></a><span class="lineno">10194</span><span class="comment">//</span></div>
<div class="line"><a id="l10195" name="l10195"></a><span class="lineno">10195</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10196" name="l10196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a322f26f18883c219e6f247ee6cff6c10">10196</a></span><span class="preprocessor">#define EEPROM_EEHIDE2_HN_M     0xFFFFFFFF  </span><span class="comment">// Hide Block</span></div>
<div class="line"><a id="l10197" name="l10197"></a><span class="lineno">10197</span> </div>
<div class="line"><a id="l10198" name="l10198"></a><span class="lineno">10198</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10199" name="l10199"></a><span class="lineno">10199</span><span class="comment">//</span></div>
<div class="line"><a id="l10200" name="l10200"></a><span class="lineno">10200</span><span class="comment">// The following are defines for the bit fields in the EEPROM_EEDBGME register.</span></div>
<div class="line"><a id="l10201" name="l10201"></a><span class="lineno">10201</span><span class="comment">//</span></div>
<div class="line"><a id="l10202" name="l10202"></a><span class="lineno">10202</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10203" name="l10203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1b9adb4518acc5e7ec1e942154b91ba">10203</a></span><span class="preprocessor">#define EEPROM_EEDBGME_KEY_M    0xFFFF0000  </span><span class="comment">// Erase Key</span></div>
<div class="line"><a id="l10204" name="l10204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a339c5327396ca02e4be1ab337e7b65cd">10204</a></span><span class="preprocessor">#define EEPROM_EEDBGME_ME       0x00000001  </span><span class="comment">// Mass Erase</span></div>
<div class="line"><a id="l10205" name="l10205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac69d2d5e1040e7ca0ba79929a1b0d2dc">10205</a></span><span class="preprocessor">#define EEPROM_EEDBGME_KEY_S    16</span></div>
<div class="line"><a id="l10206" name="l10206"></a><span class="lineno">10206</span> </div>
<div class="line"><a id="l10207" name="l10207"></a><span class="lineno">10207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10208" name="l10208"></a><span class="lineno">10208</span><span class="comment">//</span></div>
<div class="line"><a id="l10209" name="l10209"></a><span class="lineno">10209</span><span class="comment">// The following are defines for the bit fields in the EEPROM_PP register.</span></div>
<div class="line"><a id="l10210" name="l10210"></a><span class="lineno">10210</span><span class="comment">//</span></div>
<div class="line"><a id="l10211" name="l10211"></a><span class="lineno">10211</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10212" name="l10212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad606a34b1bed4e1397fbfd089de8cb06">10212</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_M        0x0000FFFF  </span><span class="comment">// EEPROM Size</span></div>
<div class="line"><a id="l10213" name="l10213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8da21d08439feb0f32cff336b1ed61b">10213</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_64       0x00000000  </span><span class="comment">// 64 bytes of EEPROM</span></div>
<div class="line"><a id="l10214" name="l10214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca15cba129a57b718153ddb969199e15">10214</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_128      0x00000001  </span><span class="comment">// 128 bytes of EEPROM</span></div>
<div class="line"><a id="l10215" name="l10215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8af6a420a1303cfafc347f73fc9142bf">10215</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_256      0x00000003  </span><span class="comment">// 256 bytes of EEPROM</span></div>
<div class="line"><a id="l10216" name="l10216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a681411976a7ebfeda779ac2b3ea1813e">10216</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_512      0x00000007  </span><span class="comment">// 512 bytes of EEPROM</span></div>
<div class="line"><a id="l10217" name="l10217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adaeb30d7bbb09b0802e55044fe7c4463">10217</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_1K       0x0000000F  </span><span class="comment">// 1 KB of EEPROM</span></div>
<div class="line"><a id="l10218" name="l10218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7488a4b5e84ffca848b6c89483e7fbb">10218</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_2K       0x0000001F  </span><span class="comment">// 2 KB of EEPROM</span></div>
<div class="line"><a id="l10219" name="l10219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53e7c0e72c7c3dc5a31afaaebf5fba10">10219</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_3K       0x0000003F  </span><span class="comment">// 3 KB of EEPROM</span></div>
<div class="line"><a id="l10220" name="l10220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b839d4d2dbf3a55405837f3bdb8f0dc">10220</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_4K       0x0000007F  </span><span class="comment">// 4 KB of EEPROM</span></div>
<div class="line"><a id="l10221" name="l10221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae074e451b78ff830f25405c443fe6c60">10221</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_5K       0x000000FF  </span><span class="comment">// 5 KB of EEPROM</span></div>
<div class="line"><a id="l10222" name="l10222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fe38510dcd5460b5ec27b2b149b2cd8">10222</a></span><span class="preprocessor">#define EEPROM_PP_SIZE_6K       0x000001FF  </span><span class="comment">// 6 KB of EEPROM</span></div>
<div class="line"><a id="l10223" name="l10223"></a><span class="lineno">10223</span> </div>
<div class="line"><a id="l10224" name="l10224"></a><span class="lineno">10224</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10225" name="l10225"></a><span class="lineno">10225</span><span class="comment">//</span></div>
<div class="line"><a id="l10226" name="l10226"></a><span class="lineno">10226</span><span class="comment">// The following are defines for the bit fields in the EPI_O_CFG register.</span></div>
<div class="line"><a id="l10227" name="l10227"></a><span class="lineno">10227</span><span class="comment">//</span></div>
<div class="line"><a id="l10228" name="l10228"></a><span class="lineno">10228</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10229" name="l10229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb061ec7558996c53cf4f06a5afd220a">10229</a></span><span class="preprocessor">#define EPI_CFG_INTDIV          0x00000100  </span><span class="comment">// Integer Clock Divider Enable</span></div>
<div class="line"><a id="l10230" name="l10230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a9be6b4f52f39f0936307ef424cd47c">10230</a></span><span class="preprocessor">#define EPI_CFG_BLKEN           0x00000010  </span><span class="comment">// Block Enable</span></div>
<div class="line"><a id="l10231" name="l10231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e5255c139a85807c22ff29005267b0f">10231</a></span><span class="preprocessor">#define EPI_CFG_MODE_M          0x0000000F  </span><span class="comment">// Mode Select</span></div>
<div class="line"><a id="l10232" name="l10232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f0c706ca0ff5e9497caf7f65c0c348b">10232</a></span><span class="preprocessor">#define EPI_CFG_MODE_NONE       0x00000000  </span><span class="comment">// General Purpose</span></div>
<div class="line"><a id="l10233" name="l10233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a386f9f41d2b73decfaac63757dcd56">10233</a></span><span class="preprocessor">#define EPI_CFG_MODE_SDRAM      0x00000001  </span><span class="comment">// SDRAM</span></div>
<div class="line"><a id="l10234" name="l10234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37b2ad3679e2912166107e5a28dda23b">10234</a></span><span class="preprocessor">#define EPI_CFG_MODE_HB8        0x00000002  </span><span class="comment">// 8-Bit Host-Bus (HB8)</span></div>
<div class="line"><a id="l10235" name="l10235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac03561f81e944446ccc8cdc7b99f28b5">10235</a></span><span class="preprocessor">#define EPI_CFG_MODE_HB16       0x00000003  </span><span class="comment">// 16-Bit Host-Bus (HB16)</span></div>
<div class="line"><a id="l10236" name="l10236"></a><span class="lineno">10236</span> </div>
<div class="line"><a id="l10237" name="l10237"></a><span class="lineno">10237</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10238" name="l10238"></a><span class="lineno">10238</span><span class="comment">//</span></div>
<div class="line"><a id="l10239" name="l10239"></a><span class="lineno">10239</span><span class="comment">// The following are defines for the bit fields in the EPI_O_BAUD register.</span></div>
<div class="line"><a id="l10240" name="l10240"></a><span class="lineno">10240</span><span class="comment">//</span></div>
<div class="line"><a id="l10241" name="l10241"></a><span class="lineno">10241</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10242" name="l10242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08fe43404a3f8e2431fa09dc3f68ab9b">10242</a></span><span class="preprocessor">#define EPI_BAUD_COUNT1_M       0xFFFF0000  </span><span class="comment">// Baud Rate Counter 1</span></div>
<div class="line"><a id="l10243" name="l10243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4337ce9c79d4496148a68fcb2bdf4a0">10243</a></span><span class="preprocessor">#define EPI_BAUD_COUNT0_M       0x0000FFFF  </span><span class="comment">// Baud Rate Counter 0</span></div>
<div class="line"><a id="l10244" name="l10244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe6bd09baec48a61ce42b668240fd3a5">10244</a></span><span class="preprocessor">#define EPI_BAUD_COUNT1_S       16</span></div>
<div class="line"><a id="l10245" name="l10245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a703e43702207819a97317862505e4be8">10245</a></span><span class="preprocessor">#define EPI_BAUD_COUNT0_S       0</span></div>
<div class="line"><a id="l10246" name="l10246"></a><span class="lineno">10246</span> </div>
<div class="line"><a id="l10247" name="l10247"></a><span class="lineno">10247</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10248" name="l10248"></a><span class="lineno">10248</span><span class="comment">//</span></div>
<div class="line"><a id="l10249" name="l10249"></a><span class="lineno">10249</span><span class="comment">// The following are defines for the bit fields in the EPI_O_BAUD2 register.</span></div>
<div class="line"><a id="l10250" name="l10250"></a><span class="lineno">10250</span><span class="comment">//</span></div>
<div class="line"><a id="l10251" name="l10251"></a><span class="lineno">10251</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10252" name="l10252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a501a04befdc9a7afba89191023df31">10252</a></span><span class="preprocessor">#define EPI_BAUD2_COUNT1_M      0xFFFF0000  </span><span class="comment">// CS3n Baud Rate Counter 1</span></div>
<div class="line"><a id="l10253" name="l10253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6197b5f86926ae2c85ff4b8d010d85d6">10253</a></span><span class="preprocessor">#define EPI_BAUD2_COUNT0_M      0x0000FFFF  </span><span class="comment">// CS2n Baud Rate Counter 0</span></div>
<div class="line"><a id="l10254" name="l10254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac61fd480edc5f2b7018b59d9f20765da">10254</a></span><span class="preprocessor">#define EPI_BAUD2_COUNT1_S      16</span></div>
<div class="line"><a id="l10255" name="l10255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a6f23d70d227a0213bb1c0efb6ae921">10255</a></span><span class="preprocessor">#define EPI_BAUD2_COUNT0_S      0</span></div>
<div class="line"><a id="l10256" name="l10256"></a><span class="lineno">10256</span> </div>
<div class="line"><a id="l10257" name="l10257"></a><span class="lineno">10257</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10258" name="l10258"></a><span class="lineno">10258</span><span class="comment">//</span></div>
<div class="line"><a id="l10259" name="l10259"></a><span class="lineno">10259</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16CFG register.</span></div>
<div class="line"><a id="l10260" name="l10260"></a><span class="lineno">10260</span><span class="comment">//</span></div>
<div class="line"><a id="l10261" name="l10261"></a><span class="lineno">10261</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10262" name="l10262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8de7b13812d66cd903b2be49b67cb612">10262</a></span><span class="preprocessor">#define EPI_HB16CFG_CLKGATE     0x80000000  </span><span class="comment">// Clock Gated</span></div>
<div class="line"><a id="l10263" name="l10263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37b80dee119fce639658cfe8c419c597">10263</a></span><span class="preprocessor">#define EPI_HB16CFG_CLKGATEI    0x40000000  </span><span class="comment">// Clock Gated Idle</span></div>
<div class="line"><a id="l10264" name="l10264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0164fff530cc263268498369325af08f">10264</a></span><span class="preprocessor">#define EPI_HB16CFG_CLKINV      0x20000000  </span><span class="comment">// Invert Output Clock Enable</span></div>
<div class="line"><a id="l10265" name="l10265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfccecb565c947cf9bb7ed9e18c63961">10265</a></span><span class="preprocessor">#define EPI_HB16CFG_RDYEN       0x10000000  </span><span class="comment">// Input Ready Enable</span></div>
<div class="line"><a id="l10266" name="l10266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a229bc57abbddc5db97da36a5186fd2">10266</a></span><span class="preprocessor">#define EPI_HB16CFG_IRDYINV     0x08000000  </span><span class="comment">// Input Ready Invert</span></div>
<div class="line"><a id="l10267" name="l10267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af74caa8960d648afa1c5825296168f5e">10267</a></span><span class="preprocessor">#define EPI_HB16CFG_XFFEN       0x00800000  </span><span class="comment">// External FIFO FULL Enable</span></div>
<div class="line"><a id="l10268" name="l10268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ea8b6127c99c0c7cf07c42e7589357f">10268</a></span><span class="preprocessor">#define EPI_HB16CFG_XFEEN       0x00400000  </span><span class="comment">// External FIFO EMPTY Enable</span></div>
<div class="line"><a id="l10269" name="l10269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a191c3050bd33087b74f5a8bcb7c46cf0">10269</a></span><span class="preprocessor">#define EPI_HB16CFG_WRHIGH      0x00200000  </span><span class="comment">// WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10270" name="l10270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a728558682a955ccbee09c5c4fce5650e">10270</a></span><span class="preprocessor">#define EPI_HB16CFG_RDHIGH      0x00100000  </span><span class="comment">// READ Strobe Polarity</span></div>
<div class="line"><a id="l10271" name="l10271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71c0aea1314e74ec75265147d912929c">10271</a></span><span class="preprocessor">#define EPI_HB16CFG_ALEHIGH     0x00080000  </span><span class="comment">// ALE Strobe Polarity</span></div>
<div class="line"><a id="l10272" name="l10272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf137f9a17f0640dd8bc7b84c1f6e5e3">10272</a></span><span class="preprocessor">#define EPI_HB16CFG_WRCRE       0x00040000  </span><span class="comment">// PSRAM Configuration Register</span></div>
<div class="line"><a id="l10273" name="l10273"></a><span class="lineno">10273</span>                                            <span class="comment">// Write</span></div>
<div class="line"><a id="l10274" name="l10274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3708f4b546761cebcd7708a00863c019">10274</a></span><span class="preprocessor">#define EPI_HB16CFG_RDCRE       0x00020000  </span><span class="comment">// PSRAM Configuration Register</span></div>
<div class="line"><a id="l10275" name="l10275"></a><span class="lineno">10275</span>                                            <span class="comment">// Read</span></div>
<div class="line"><a id="l10276" name="l10276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3be29905db4d849d2f979bce63303b10">10276</a></span><span class="preprocessor">#define EPI_HB16CFG_BURST       0x00010000  </span><span class="comment">// Burst Mode</span></div>
<div class="line"><a id="l10277" name="l10277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a145f460d460294ab5664032d54b89a89">10277</a></span><span class="preprocessor">#define EPI_HB16CFG_MAXWAIT_M   0x0000FF00  </span><span class="comment">// Maximum Wait</span></div>
<div class="line"><a id="l10278" name="l10278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae846c7fe6e06035c815ca692c12a97d3">10278</a></span><span class="preprocessor">#define EPI_HB16CFG_WRWS_M      0x000000C0  </span><span class="comment">// Write Wait States</span></div>
<div class="line"><a id="l10279" name="l10279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5d21cd41ef900883150751537cf24a4">10279</a></span><span class="preprocessor">#define EPI_HB16CFG_WRWS_2      0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10280" name="l10280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae692c926f9f7495b2c0b8b6ff39c4dd3">10280</a></span><span class="preprocessor">#define EPI_HB16CFG_WRWS_4      0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10281" name="l10281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a163db39e525d6db4bba2e69b2046f714">10281</a></span><span class="preprocessor">#define EPI_HB16CFG_WRWS_6      0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10282" name="l10282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14863e2715fe8c3506a6e305c423e45a">10282</a></span><span class="preprocessor">#define EPI_HB16CFG_WRWS_8      0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10283" name="l10283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5de3d305d7d03702774e25ed4608fdbe">10283</a></span><span class="preprocessor">#define EPI_HB16CFG_RDWS_M      0x00000030  </span><span class="comment">// Read Wait States</span></div>
<div class="line"><a id="l10284" name="l10284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45bcc3d49df43eab95c3054592f94dee">10284</a></span><span class="preprocessor">#define EPI_HB16CFG_RDWS_2      0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10285" name="l10285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb27613c533dd4dd04bb754d8ba0ce0d">10285</a></span><span class="preprocessor">#define EPI_HB16CFG_RDWS_4      0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10286" name="l10286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9880373e31da9eb1f7ce49f9f6bfa9c">10286</a></span><span class="preprocessor">#define EPI_HB16CFG_RDWS_6      0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10287" name="l10287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9bc1d1fcb1a12165a25b6eb48ebd1136">10287</a></span><span class="preprocessor">#define EPI_HB16CFG_RDWS_8      0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10288" name="l10288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbbc891fc47d44f1d98f1e6f4891cfbd">10288</a></span><span class="preprocessor">#define EPI_HB16CFG_BSEL        0x00000004  </span><span class="comment">// Byte Select Configuration</span></div>
<div class="line"><a id="l10289" name="l10289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a259527eb4a15ad17b323558543c218f0">10289</a></span><span class="preprocessor">#define EPI_HB16CFG_MODE_M      0x00000003  </span><span class="comment">// Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10290" name="l10290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a993f74f53de36c3f83957fb524b7399f">10290</a></span><span class="preprocessor">#define EPI_HB16CFG_MODE_ADMUX  0x00000000  </span><span class="comment">// ADMUX - AD[15:0]</span></div>
<div class="line"><a id="l10291" name="l10291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10fc43c987153d32d155e6b995f3860b">10291</a></span><span class="preprocessor">#define EPI_HB16CFG_MODE_ADNMUX 0x00000001  </span><span class="comment">// ADNONMUX - D[15:0]</span></div>
<div class="line"><a id="l10292" name="l10292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a640895fc3caa49336c59b8f83331bd2a">10292</a></span><span class="preprocessor">#define EPI_HB16CFG_MODE_SRAM   0x00000002  </span><span class="comment">// Continuous Read - D[15:0]</span></div>
<div class="line"><a id="l10293" name="l10293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5a59b52b12c14252f7fbbad1f67b762">10293</a></span><span class="preprocessor">#define EPI_HB16CFG_MODE_XFIFO  0x00000003  </span><span class="comment">// XFIFO - D[15:0]</span></div>
<div class="line"><a id="l10294" name="l10294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae847c419bb220ebecac6392fb17dd4b6">10294</a></span><span class="preprocessor">#define EPI_HB16CFG_MAXWAIT_S   8</span></div>
<div class="line"><a id="l10295" name="l10295"></a><span class="lineno">10295</span> </div>
<div class="line"><a id="l10296" name="l10296"></a><span class="lineno">10296</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10297" name="l10297"></a><span class="lineno">10297</span><span class="comment">//</span></div>
<div class="line"><a id="l10298" name="l10298"></a><span class="lineno">10298</span><span class="comment">// The following are defines for the bit fields in the EPI_O_GPCFG register.</span></div>
<div class="line"><a id="l10299" name="l10299"></a><span class="lineno">10299</span><span class="comment">//</span></div>
<div class="line"><a id="l10300" name="l10300"></a><span class="lineno">10300</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10301" name="l10301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f56e78f3d8c45d2aa61d67bd73720d2">10301</a></span><span class="preprocessor">#define EPI_GPCFG_CLKPIN        0x80000000  </span><span class="comment">// Clock Pin</span></div>
<div class="line"><a id="l10302" name="l10302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b05a9bc4c8d677bd3e6d326cbc3bb47">10302</a></span><span class="preprocessor">#define EPI_GPCFG_CLKGATE       0x40000000  </span><span class="comment">// Clock Gated</span></div>
<div class="line"><a id="l10303" name="l10303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d823c0f04276ef1207e1bf2b600cf4d">10303</a></span><span class="preprocessor">#define EPI_GPCFG_FRM50         0x04000000  </span><span class="comment">// 50/50 Frame</span></div>
<div class="line"><a id="l10304" name="l10304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6c41669f6a6d6a1c3aec3b53e605f62">10304</a></span><span class="preprocessor">#define EPI_GPCFG_FRMCNT_M      0x03C00000  </span><span class="comment">// Frame Count</span></div>
<div class="line"><a id="l10305" name="l10305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67b3d551371f553b4de581c9ef94ea0f">10305</a></span><span class="preprocessor">#define EPI_GPCFG_WR2CYC        0x00080000  </span><span class="comment">// 2-Cycle Writes</span></div>
<div class="line"><a id="l10306" name="l10306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a8db6ed8d442661b088b1874f46aa69">10306</a></span><span class="preprocessor">#define EPI_GPCFG_ASIZE_M       0x00000030  </span><span class="comment">// Address Bus Size</span></div>
<div class="line"><a id="l10307" name="l10307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6553b4b8e708a77be35cc2b427a01319">10307</a></span><span class="preprocessor">#define EPI_GPCFG_ASIZE_NONE    0x00000000  </span><span class="comment">// No address</span></div>
<div class="line"><a id="l10308" name="l10308"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac76ae53d5bc7d9dcda4a15b9ef175814">10308</a></span><span class="preprocessor">#define EPI_GPCFG_ASIZE_4BIT    0x00000010  </span><span class="comment">// Up to 4 bits wide</span></div>
<div class="line"><a id="l10309" name="l10309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfbbf6720b7abb19e683680fe3aece50">10309</a></span><span class="preprocessor">#define EPI_GPCFG_ASIZE_12BIT   0x00000020  </span><span class="comment">// Up to 12 bits wide. This size</span></div>
<div class="line"><a id="l10310" name="l10310"></a><span class="lineno">10310</span>                                            <span class="comment">// cannot be used with 24-bit data</span></div>
<div class="line"><a id="l10311" name="l10311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8116ac2d5b7f2fe72afb394a7f496dd">10311</a></span><span class="preprocessor">#define EPI_GPCFG_ASIZE_20BIT   0x00000030  </span><span class="comment">// Up to 20 bits wide. This size</span></div>
<div class="line"><a id="l10312" name="l10312"></a><span class="lineno">10312</span>                                            <span class="comment">// cannot be used with data sizes</span></div>
<div class="line"><a id="l10313" name="l10313"></a><span class="lineno">10313</span>                                            <span class="comment">// other than 8</span></div>
<div class="line"><a id="l10314" name="l10314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9509d71e3274551df70b86621d469240">10314</a></span><span class="preprocessor">#define EPI_GPCFG_DSIZE_M       0x00000003  </span><span class="comment">// Size of Data Bus</span></div>
<div class="line"><a id="l10315" name="l10315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3ae87834608a53b5d913d4f1fa3da68">10315</a></span><span class="preprocessor">#define EPI_GPCFG_DSIZE_4BIT    0x00000000  </span><span class="comment">// 8 Bits Wide (EPI0S0 to EPI0S7)</span></div>
<div class="line"><a id="l10316" name="l10316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e2de30b67e5c26a77b1f691a00278af">10316</a></span><span class="preprocessor">#define EPI_GPCFG_DSIZE_16BIT   0x00000001  </span><span class="comment">// 16 Bits Wide (EPI0S0 to EPI0S15)</span></div>
<div class="line"><a id="l10317" name="l10317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ad7e5ed6aba3be26d1cdcf47c61ad82">10317</a></span><span class="preprocessor">#define EPI_GPCFG_DSIZE_24BIT   0x00000002  </span><span class="comment">// 24 Bits Wide (EPI0S0 to EPI0S23)</span></div>
<div class="line"><a id="l10318" name="l10318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fffb5d5cb62800c2407f74f4619eed8">10318</a></span><span class="preprocessor">#define EPI_GPCFG_DSIZE_32BIT   0x00000003  </span><span class="comment">// 32 Bits Wide (EPI0S0 to EPI0S31)</span></div>
<div class="line"><a id="l10319" name="l10319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69cdb65b7c0d9d61a6f6c22c68f12df6">10319</a></span><span class="preprocessor">#define EPI_GPCFG_FRMCNT_S      22</span></div>
<div class="line"><a id="l10320" name="l10320"></a><span class="lineno">10320</span> </div>
<div class="line"><a id="l10321" name="l10321"></a><span class="lineno">10321</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10322" name="l10322"></a><span class="lineno">10322</span><span class="comment">//</span></div>
<div class="line"><a id="l10323" name="l10323"></a><span class="lineno">10323</span><span class="comment">// The following are defines for the bit fields in the EPI_O_SDRAMCFG register.</span></div>
<div class="line"><a id="l10324" name="l10324"></a><span class="lineno">10324</span><span class="comment">//</span></div>
<div class="line"><a id="l10325" name="l10325"></a><span class="lineno">10325</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10326" name="l10326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1be48a6058bdd182d5cb3d34d7faedc">10326</a></span><span class="preprocessor">#define EPI_SDRAMCFG_FREQ_M     0xC0000000  </span><span class="comment">// EPI Frequency Range</span></div>
<div class="line"><a id="l10327" name="l10327"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac20ae0346b6a987d1de965e8d5ca6a20">10327</a></span><span class="preprocessor">#define EPI_SDRAMCFG_FREQ_NONE  0x00000000  </span><span class="comment">// 0 - 15 MHz</span></div>
<div class="line"><a id="l10328" name="l10328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad91b6e652f3b229beaa070c0cb8a6125">10328</a></span><span class="preprocessor">#define EPI_SDRAMCFG_FREQ_15MHZ 0x40000000  </span><span class="comment">// 15 - 30 MHz</span></div>
<div class="line"><a id="l10329" name="l10329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c52c33e14887f7863c0f3f65a88d2da">10329</a></span><span class="preprocessor">#define EPI_SDRAMCFG_FREQ_30MHZ 0x80000000  </span><span class="comment">// 30 - 50 MHz</span></div>
<div class="line"><a id="l10330" name="l10330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f92e058bce0738d303009917d8f21b5">10330</a></span><span class="preprocessor">#define EPI_SDRAMCFG_RFSH_M     0x07FF0000  </span><span class="comment">// Refresh Counter</span></div>
<div class="line"><a id="l10331" name="l10331"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac13b09a9d39b0cef68b07580308372c">10331</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SLEEP      0x00000200  </span><span class="comment">// Sleep Mode</span></div>
<div class="line"><a id="l10332" name="l10332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2147ebdf5e35b9af87c723789f48df3f">10332</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SIZE_M     0x00000003  </span><span class="comment">// Size of SDRAM</span></div>
<div class="line"><a id="l10333" name="l10333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24ab35d8a0820c257cb15e101ee1b488">10333</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SIZE_8MB   0x00000000  </span><span class="comment">// 64 megabits (8MB)</span></div>
<div class="line"><a id="l10334" name="l10334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1efbca3acdb9ed8d4b8da5da472b9b6f">10334</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SIZE_16MB  0x00000001  </span><span class="comment">// 128 megabits (16MB)</span></div>
<div class="line"><a id="l10335" name="l10335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9287b23b735cb2357ff3dd2359918446">10335</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SIZE_32MB  0x00000002  </span><span class="comment">// 256 megabits (32MB)</span></div>
<div class="line"><a id="l10336" name="l10336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a171844d89435d26b7569b306d90ec032">10336</a></span><span class="preprocessor">#define EPI_SDRAMCFG_SIZE_64MB  0x00000003  </span><span class="comment">// 512 megabits (64MB)</span></div>
<div class="line"><a id="l10337" name="l10337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a036dc7e81b774736d3f8c8a9b9c78871">10337</a></span><span class="preprocessor">#define EPI_SDRAMCFG_RFSH_S     16</span></div>
<div class="line"><a id="l10338" name="l10338"></a><span class="lineno">10338</span> </div>
<div class="line"><a id="l10339" name="l10339"></a><span class="lineno">10339</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10340" name="l10340"></a><span class="lineno">10340</span><span class="comment">//</span></div>
<div class="line"><a id="l10341" name="l10341"></a><span class="lineno">10341</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8CFG register.</span></div>
<div class="line"><a id="l10342" name="l10342"></a><span class="lineno">10342</span><span class="comment">//</span></div>
<div class="line"><a id="l10343" name="l10343"></a><span class="lineno">10343</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10344" name="l10344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85b94feecae5412a09d0ac112a6957ac">10344</a></span><span class="preprocessor">#define EPI_HB8CFG_CLKGATE      0x80000000  </span><span class="comment">// Clock Gated</span></div>
<div class="line"><a id="l10345" name="l10345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86d14476b02d7f021218fd8896b271d3">10345</a></span><span class="preprocessor">#define EPI_HB8CFG_CLKGATEI     0x40000000  </span><span class="comment">// Clock Gated when Idle</span></div>
<div class="line"><a id="l10346" name="l10346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad375d62da819e09b6cb4937f1c4c14a1">10346</a></span><span class="preprocessor">#define EPI_HB8CFG_CLKINV       0x20000000  </span><span class="comment">// Invert Output Clock Enable</span></div>
<div class="line"><a id="l10347" name="l10347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56b3355756ebac91cbdead88bda5c0f0">10347</a></span><span class="preprocessor">#define EPI_HB8CFG_RDYEN        0x10000000  </span><span class="comment">// Input Ready Enable</span></div>
<div class="line"><a id="l10348" name="l10348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1dbdc589d157f5f8d2f229d5e936764">10348</a></span><span class="preprocessor">#define EPI_HB8CFG_IRDYINV      0x08000000  </span><span class="comment">// Input Ready Invert</span></div>
<div class="line"><a id="l10349" name="l10349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a317aa4f6871e6d79edefd3c134b9c208">10349</a></span><span class="preprocessor">#define EPI_HB8CFG_XFFEN        0x00800000  </span><span class="comment">// External FIFO FULL Enable</span></div>
<div class="line"><a id="l10350" name="l10350"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ae9c00d6dada7aa9325e61d5ec60464">10350</a></span><span class="preprocessor">#define EPI_HB8CFG_XFEEN        0x00400000  </span><span class="comment">// External FIFO EMPTY Enable</span></div>
<div class="line"><a id="l10351" name="l10351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c4411030cd818f526d7350fda1ea7a5">10351</a></span><span class="preprocessor">#define EPI_HB8CFG_WRHIGH       0x00200000  </span><span class="comment">// WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10352" name="l10352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c3abd32623fc0439421256152eaf106">10352</a></span><span class="preprocessor">#define EPI_HB8CFG_RDHIGH       0x00100000  </span><span class="comment">// READ Strobe Polarity</span></div>
<div class="line"><a id="l10353" name="l10353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a917c41a117f98375c6c3780f371b271e">10353</a></span><span class="preprocessor">#define EPI_HB8CFG_ALEHIGH      0x00080000  </span><span class="comment">// ALE Strobe Polarity</span></div>
<div class="line"><a id="l10354" name="l10354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33d4bd8b3216d3b7640594224fe49d0a">10354</a></span><span class="preprocessor">#define EPI_HB8CFG_MAXWAIT_M    0x0000FF00  </span><span class="comment">// Maximum Wait</span></div>
<div class="line"><a id="l10355" name="l10355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acca6c3c0fd09cbf7185cf988aa197fe5">10355</a></span><span class="preprocessor">#define EPI_HB8CFG_WRWS_M       0x000000C0  </span><span class="comment">// Write Wait States</span></div>
<div class="line"><a id="l10356" name="l10356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2f65df68fb7c5a24e161dbc0e6765e9">10356</a></span><span class="preprocessor">#define EPI_HB8CFG_WRWS_2       0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10357" name="l10357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a244e6a2fe953464b1b640ba5c02d36c4">10357</a></span><span class="preprocessor">#define EPI_HB8CFG_WRWS_4       0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10358" name="l10358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb31e60b44a200a471bedea06d670655">10358</a></span><span class="preprocessor">#define EPI_HB8CFG_WRWS_6       0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10359" name="l10359"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a462abf787f485cce93a5fc1a84a42265">10359</a></span><span class="preprocessor">#define EPI_HB8CFG_WRWS_8       0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10360" name="l10360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0ec817653bef9b861a3ee2a36992ae7">10360</a></span><span class="preprocessor">#define EPI_HB8CFG_RDWS_M       0x00000030  </span><span class="comment">// Read Wait States</span></div>
<div class="line"><a id="l10361" name="l10361"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf237c189d47009bedefd0c5f4cdfa21">10361</a></span><span class="preprocessor">#define EPI_HB8CFG_RDWS_2       0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10362" name="l10362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72923833ac644907d997f5a419f0b700">10362</a></span><span class="preprocessor">#define EPI_HB8CFG_RDWS_4       0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10363" name="l10363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2861bf4a9ab45ee4b21121009e3c61e0">10363</a></span><span class="preprocessor">#define EPI_HB8CFG_RDWS_6       0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10364" name="l10364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b3dd0898afecef02aa00e8183183a81">10364</a></span><span class="preprocessor">#define EPI_HB8CFG_RDWS_8       0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10365" name="l10365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a308dba1f50552433a20efa5bf7099291">10365</a></span><span class="preprocessor">#define EPI_HB8CFG_MODE_M       0x00000003  </span><span class="comment">// Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10366" name="l10366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14baacb3e2209d8e3c88848d5af49230">10366</a></span><span class="preprocessor">#define EPI_HB8CFG_MODE_MUX     0x00000000  </span><span class="comment">// ADMUX - AD[7:0]</span></div>
<div class="line"><a id="l10367" name="l10367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9dd62e0efdbe9499596430c7324c3d9c">10367</a></span><span class="preprocessor">#define EPI_HB8CFG_MODE_NMUX    0x00000001  </span><span class="comment">// ADNONMUX - D[7:0]</span></div>
<div class="line"><a id="l10368" name="l10368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa04992658fcc4f51c0c9d6503e8feadc">10368</a></span><span class="preprocessor">#define EPI_HB8CFG_MODE_SRAM    0x00000002  </span><span class="comment">// Continuous Read - D[7:0]</span></div>
<div class="line"><a id="l10369" name="l10369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19b315a2087b7528a28eb4296fd0db2b">10369</a></span><span class="preprocessor">#define EPI_HB8CFG_MODE_FIFO    0x00000003  </span><span class="comment">// XFIFO - D[7:0]</span></div>
<div class="line"><a id="l10370" name="l10370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a409426476729a4e122c8052fd7b1fc8a">10370</a></span><span class="preprocessor">#define EPI_HB8CFG_MAXWAIT_S    8</span></div>
<div class="line"><a id="l10371" name="l10371"></a><span class="lineno">10371</span> </div>
<div class="line"><a id="l10372" name="l10372"></a><span class="lineno">10372</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10373" name="l10373"></a><span class="lineno">10373</span><span class="comment">//</span></div>
<div class="line"><a id="l10374" name="l10374"></a><span class="lineno">10374</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8CFG2 register.</span></div>
<div class="line"><a id="l10375" name="l10375"></a><span class="lineno">10375</span><span class="comment">//</span></div>
<div class="line"><a id="l10376" name="l10376"></a><span class="lineno">10376</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10377" name="l10377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe331c1f474fe4d2845c56d6fb704a45">10377</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFGEXT    0x08000000  </span><span class="comment">// Chip Select Extended</span></div>
<div class="line"><a id="l10378" name="l10378"></a><span class="lineno">10378</span>                                            <span class="comment">// Configuration</span></div>
<div class="line"><a id="l10379" name="l10379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2405bc6dcf30c3fd894760eaae87538">10379</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSBAUD      0x04000000  </span><span class="comment">// Chip Select Baud Rate and</span></div>
<div class="line"><a id="l10380" name="l10380"></a><span class="lineno">10380</span>                                            <span class="comment">// Multiple Sub-Mode Configuration</span></div>
<div class="line"><a id="l10381" name="l10381"></a><span class="lineno">10381</span>                                            <span class="comment">// enable</span></div>
<div class="line"><a id="l10382" name="l10382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc5130cff0f7b974ad2ddb8854422aa0">10382</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFG_M     0x03000000  </span><span class="comment">// Chip Select Configuration</span></div>
<div class="line"><a id="l10383" name="l10383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f573eee37fc25f67a44986b5f84c5ea">10383</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFG_ALE   0x00000000  </span><span class="comment">// ALE Configuration</span></div>
<div class="line"><a id="l10384" name="l10384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd0790d11b2f16b22f03dae96b854202">10384</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFG_CS    0x01000000  </span><span class="comment">// CSn Configuration</span></div>
<div class="line"><a id="l10385" name="l10385"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abaf8832602cb8cfa8e76dd433b631556">10385</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFG_DCS   0x02000000  </span><span class="comment">// Dual CSn Configuration</span></div>
<div class="line"><a id="l10386" name="l10386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaed8b3aff3ff7fd5ddd20dbf95fb8cce">10386</a></span><span class="preprocessor">#define EPI_HB8CFG2_CSCFG_ADCS  0x03000000  </span><span class="comment">// ALE with Dual CSn Configuration</span></div>
<div class="line"><a id="l10387" name="l10387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f5ced9f5a40dd90f1c47a192dd29e21">10387</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRHIGH      0x00200000  </span><span class="comment">// CS1n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10388" name="l10388"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff25caa593aec4d5fa62f06905b9c579">10388</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDHIGH      0x00100000  </span><span class="comment">// CS1n READ Strobe Polarity</span></div>
<div class="line"><a id="l10389" name="l10389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad17d9c359e467369c5746e4854e50dc5">10389</a></span><span class="preprocessor">#define EPI_HB8CFG2_ALEHIGH     0x00080000  </span><span class="comment">// CS1n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10390" name="l10390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46bd4e230df22c55e0f01320e6b7862d">10390</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRWS_M      0x000000C0  </span><span class="comment">// CS1n Write Wait States</span></div>
<div class="line"><a id="l10391" name="l10391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acdcd9f1157e46672876c24571cbf1fbc">10391</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRWS_2      0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10392" name="l10392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89e29f55bedcbb0d323c0af94f658ea7">10392</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRWS_4      0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10393" name="l10393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15a5bd96ef1ada6f9897d6126cb0d0b2">10393</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRWS_6      0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10394" name="l10394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa244d4bfeca657d97423df3abeaf1449">10394</a></span><span class="preprocessor">#define EPI_HB8CFG2_WRWS_8      0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10395" name="l10395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d50845ba01484b6f77c85842bc9a901">10395</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDWS_M      0x00000030  </span><span class="comment">// CS1n Read Wait States</span></div>
<div class="line"><a id="l10396" name="l10396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a1ba563fe376d7caddbdeedddb48b0f">10396</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDWS_2      0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10397" name="l10397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ec9dbcc79351acefc7fc195f7e0f8ad">10397</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDWS_4      0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10398" name="l10398"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add547eefb862624c6f7746ba13932e2e">10398</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDWS_6      0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10399" name="l10399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b75be54f146752aca1f7d0e3d4b8e00">10399</a></span><span class="preprocessor">#define EPI_HB8CFG2_RDWS_8      0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10400" name="l10400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4620dc1699c5e5adf844f20cbff6900d">10400</a></span><span class="preprocessor">#define EPI_HB8CFG2_MODE_M      0x00000003  </span><span class="comment">// CS1n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10401" name="l10401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65e12dee667808172f72373648099716">10401</a></span><span class="preprocessor">#define EPI_HB8CFG2_MODE_ADMUX  0x00000000  </span><span class="comment">// ADMUX - AD[7:0]</span></div>
<div class="line"><a id="l10402" name="l10402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e64b9ad941ed400dbd4cddafaa20f89">10402</a></span><span class="preprocessor">#define EPI_HB8CFG2_MODE_AD     0x00000001  </span><span class="comment">// ADNONMUX - D[7:0]</span></div>
<div class="line"><a id="l10403" name="l10403"></a><span class="lineno">10403</span> </div>
<div class="line"><a id="l10404" name="l10404"></a><span class="lineno">10404</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10405" name="l10405"></a><span class="lineno">10405</span><span class="comment">//</span></div>
<div class="line"><a id="l10406" name="l10406"></a><span class="lineno">10406</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16CFG2 register.</span></div>
<div class="line"><a id="l10407" name="l10407"></a><span class="lineno">10407</span><span class="comment">//</span></div>
<div class="line"><a id="l10408" name="l10408"></a><span class="lineno">10408</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10409" name="l10409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad18e8983a2e3bb29bd701b3f40f2e1f6">10409</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFGEXT   0x08000000  </span><span class="comment">// Chip Select Extended</span></div>
<div class="line"><a id="l10410" name="l10410"></a><span class="lineno">10410</span>                                            <span class="comment">// Configuration</span></div>
<div class="line"><a id="l10411" name="l10411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd34e71027e0baf18036bdef3d38caee">10411</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSBAUD     0x04000000  </span><span class="comment">// Chip Select Baud Rate and</span></div>
<div class="line"><a id="l10412" name="l10412"></a><span class="lineno">10412</span>                                            <span class="comment">// Multiple Sub-Mode Configuration</span></div>
<div class="line"><a id="l10413" name="l10413"></a><span class="lineno">10413</span>                                            <span class="comment">// enable</span></div>
<div class="line"><a id="l10414" name="l10414"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc13d1d0cfff1b3e468b53cc2690bdb6">10414</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFG_M    0x03000000  </span><span class="comment">// Chip Select Configuration</span></div>
<div class="line"><a id="l10415" name="l10415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9ec0218d75eaccf5bd3a846d61bae56">10415</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFG_ALE  0x00000000  </span><span class="comment">// ALE Configuration</span></div>
<div class="line"><a id="l10416" name="l10416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66a7a6380a5e0f6048c5347f75f026a0">10416</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFG_CS   0x01000000  </span><span class="comment">// CSn Configuration</span></div>
<div class="line"><a id="l10417" name="l10417"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff62cbb752aec2e14f0f223cb6e9d390">10417</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFG_DCS  0x02000000  </span><span class="comment">// Dual CSn Configuration</span></div>
<div class="line"><a id="l10418" name="l10418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00e71e6622e11f1df2f3e30b8b5063ce">10418</a></span><span class="preprocessor">#define EPI_HB16CFG2_CSCFG_ADCS 0x03000000  </span><span class="comment">// ALE with Dual CSn Configuration</span></div>
<div class="line"><a id="l10419" name="l10419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac22e52a2272fa9475f30a8cee1a4139">10419</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRHIGH     0x00200000  </span><span class="comment">// CS1n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10420" name="l10420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc4aac4320ffa3302f039b773f5497ad">10420</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDHIGH     0x00100000  </span><span class="comment">// CS1n READ Strobe Polarity</span></div>
<div class="line"><a id="l10421" name="l10421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae997fbfccc9d91f159820959c41f50d9">10421</a></span><span class="preprocessor">#define EPI_HB16CFG2_ALEHIGH    0x00080000  </span><span class="comment">// CS1n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10422" name="l10422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd62a2e2824c020b310a7d586448a22e">10422</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRCRE      0x00040000  </span><span class="comment">// CS1n PSRAM Configuration</span></div>
<div class="line"><a id="l10423" name="l10423"></a><span class="lineno">10423</span>                                            <span class="comment">// Register Write</span></div>
<div class="line"><a id="l10424" name="l10424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaae360388f98029d7afb1842ef0183f3">10424</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDCRE      0x00020000  </span><span class="comment">// CS1n PSRAM Configuration</span></div>
<div class="line"><a id="l10425" name="l10425"></a><span class="lineno">10425</span>                                            <span class="comment">// Register Read</span></div>
<div class="line"><a id="l10426" name="l10426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a503c654fbddd5ab7a8ac4cc55d0d99de">10426</a></span><span class="preprocessor">#define EPI_HB16CFG2_BURST      0x00010000  </span><span class="comment">// CS1n Burst Mode</span></div>
<div class="line"><a id="l10427" name="l10427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a850af9f8e37c53f709b9df90b4cbc65c">10427</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRWS_M     0x000000C0  </span><span class="comment">// CS1n Write Wait States</span></div>
<div class="line"><a id="l10428" name="l10428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ac3ed7049b0bf0ee16de59c065d07a2">10428</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRWS_2     0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10429" name="l10429"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac16b5a2a7b0cb3c53899e0d2cbf708e5">10429</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRWS_4     0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10430" name="l10430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a228aab8b11f4c016acf9d8fdb6b0674d">10430</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRWS_6     0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10431" name="l10431"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd8af58e247e8760733f15fec2d79f51">10431</a></span><span class="preprocessor">#define EPI_HB16CFG2_WRWS_8     0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10432" name="l10432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1058507f3b60c5d2e832a68217536486">10432</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDWS_M     0x00000030  </span><span class="comment">// CS1n Read Wait States</span></div>
<div class="line"><a id="l10433" name="l10433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4beb2e9a57bd2fc40ab2866003bf3fcb">10433</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDWS_2     0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10434" name="l10434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51e3664380dcff8fd517d7d39a2270f2">10434</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDWS_4     0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10435" name="l10435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0be891aa983af06f9e993fb05f247217">10435</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDWS_6     0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10436" name="l10436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b4dac65828b701b3f55a36cc089fae6">10436</a></span><span class="preprocessor">#define EPI_HB16CFG2_RDWS_8     0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10437" name="l10437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5828719ef7642dc7da868e064a05e3b7">10437</a></span><span class="preprocessor">#define EPI_HB16CFG2_MODE_M     0x00000003  </span><span class="comment">// CS1n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10438" name="l10438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab05b9b19f651942f7891a91741ee86d7">10438</a></span><span class="preprocessor">#define EPI_HB16CFG2_MODE_ADMUX 0x00000000  </span><span class="comment">// ADMUX - AD[15:0]</span></div>
<div class="line"><a id="l10439" name="l10439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab349cd563f876c211ece2486d51f9f7">10439</a></span><span class="preprocessor">#define EPI_HB16CFG2_MODE_AD    0x00000001  </span><span class="comment">// ADNONMUX - D[15:0]</span></div>
<div class="line"><a id="l10440" name="l10440"></a><span class="lineno">10440</span> </div>
<div class="line"><a id="l10441" name="l10441"></a><span class="lineno">10441</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10442" name="l10442"></a><span class="lineno">10442</span><span class="comment">//</span></div>
<div class="line"><a id="l10443" name="l10443"></a><span class="lineno">10443</span><span class="comment">// The following are defines for the bit fields in the EPI_O_ADDRMAP register.</span></div>
<div class="line"><a id="l10444" name="l10444"></a><span class="lineno">10444</span><span class="comment">//</span></div>
<div class="line"><a id="l10445" name="l10445"></a><span class="lineno">10445</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10446" name="l10446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07eeb93c04731561f2926fbb2e2696b1">10446</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECSZ_M      0x00000C00  </span><span class="comment">// External Code Size</span></div>
<div class="line"><a id="l10447" name="l10447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8765274f128e517c7feac680892873ca">10447</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECSZ_256B   0x00000000  </span><span class="comment">// 256 bytes; lower address range:</span></div>
<div class="line"><a id="l10448" name="l10448"></a><span class="lineno">10448</span>                                            <span class="comment">// 0x00 to 0xFF</span></div>
<div class="line"><a id="l10449" name="l10449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad658ca26c34b4309a49d67fa03b1ebfe">10449</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECSZ_64KB   0x00000400  </span><span class="comment">// 64 KB; lower address range:</span></div>
<div class="line"><a id="l10450" name="l10450"></a><span class="lineno">10450</span>                                            <span class="comment">// 0x0000 to 0xFFFF</span></div>
<div class="line"><a id="l10451" name="l10451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20a24613a9b27c16725f474c7b6bf8f3">10451</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECSZ_16MB   0x00000800  </span><span class="comment">// 16 MB; lower address range:</span></div>
<div class="line"><a id="l10452" name="l10452"></a><span class="lineno">10452</span>                                            <span class="comment">// 0x00.0000 to 0xFF.FFFF</span></div>
<div class="line"><a id="l10453" name="l10453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a171a27012774344ac7a2f6ad92336a58">10453</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECSZ_256MB  0x00000C00  </span><span class="comment">// 256MB; lower address range:</span></div>
<div class="line"><a id="l10454" name="l10454"></a><span class="lineno">10454</span>                                            <span class="comment">// 0x000.0000 to 0x0FFF.FFFF</span></div>
<div class="line"><a id="l10455" name="l10455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f56b36af854689991b5b6bf05f997af">10455</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECADR_M     0x00000300  </span><span class="comment">// External Code Address</span></div>
<div class="line"><a id="l10456" name="l10456"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1080656e7b653f675ee1fb378d737c02">10456</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECADR_NONE  0x00000000  </span><span class="comment">// Not mapped</span></div>
<div class="line"><a id="l10457" name="l10457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d694c63b324ad3c785ac09704d93caf">10457</a></span><span class="preprocessor">#define EPI_ADDRMAP_ECADR_1000  0x00000100  </span><span class="comment">// At 0x1000.0000</span></div>
<div class="line"><a id="l10458" name="l10458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a715b2572d4627e34af4398dc2bcab7a0">10458</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPSZ_M      0x000000C0  </span><span class="comment">// External Peripheral Size</span></div>
<div class="line"><a id="l10459" name="l10459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56dafad4902770afec8f73f872701641">10459</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPSZ_256B   0x00000000  </span><span class="comment">// 256 bytes; lower address range:</span></div>
<div class="line"><a id="l10460" name="l10460"></a><span class="lineno">10460</span>                                            <span class="comment">// 0x00 to 0xFF</span></div>
<div class="line"><a id="l10461" name="l10461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e58493f3f174caf7219e495438c637e">10461</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPSZ_64KB   0x00000040  </span><span class="comment">// 64 KB; lower address range:</span></div>
<div class="line"><a id="l10462" name="l10462"></a><span class="lineno">10462</span>                                            <span class="comment">// 0x0000 to 0xFFFF</span></div>
<div class="line"><a id="l10463" name="l10463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa11bcfd4dc1d55077378dfdc91db3abf">10463</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPSZ_16MB   0x00000080  </span><span class="comment">// 16 MB; lower address range:</span></div>
<div class="line"><a id="l10464" name="l10464"></a><span class="lineno">10464</span>                                            <span class="comment">// 0x00.0000 to 0xFF.FFFF</span></div>
<div class="line"><a id="l10465" name="l10465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f27491aa46767f391209dba66cf7081">10465</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPSZ_256MB  0x000000C0  </span><span class="comment">// 256 MB; lower address range:</span></div>
<div class="line"><a id="l10466" name="l10466"></a><span class="lineno">10466</span>                                            <span class="comment">// 0x000.0000 to 0xFFF.FFFF</span></div>
<div class="line"><a id="l10467" name="l10467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7742b9bae9f6c5cbd4996a5a1c0b4b85">10467</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPADR_M     0x00000030  </span><span class="comment">// External Peripheral Address</span></div>
<div class="line"><a id="l10468" name="l10468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43ee529bd2755a21b7f8f8ed1eb7453b">10468</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPADR_NONE  0x00000000  </span><span class="comment">// Not mapped</span></div>
<div class="line"><a id="l10469" name="l10469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8dd6679303348a6328c01d2ae73ca0f2">10469</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPADR_A000  0x00000010  </span><span class="comment">// At 0xA000.0000</span></div>
<div class="line"><a id="l10470" name="l10470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e96352bfc032f7492e61a9f23b64c66">10470</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPADR_C000  0x00000020  </span><span class="comment">// At 0xC000.0000</span></div>
<div class="line"><a id="l10471" name="l10471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71600384aa9e0cfc4c81c3a24308c062">10471</a></span><span class="preprocessor">#define EPI_ADDRMAP_EPADR_HBQS  0x00000030  </span><span class="comment">// Only to be used with Host Bus</span></div>
<div class="line"><a id="l10472" name="l10472"></a><span class="lineno">10472</span>                                            <span class="comment">// quad chip select. In quad chip</span></div>
<div class="line"><a id="l10473" name="l10473"></a><span class="lineno">10473</span>                                            <span class="comment">// select mode, CS2n maps to</span></div>
<div class="line"><a id="l10474" name="l10474"></a><span class="lineno">10474</span>                                            <span class="comment">// 0xA000.0000 and CS3n maps to</span></div>
<div class="line"><a id="l10475" name="l10475"></a><span class="lineno">10475</span>                                            <span class="comment">// 0xC000.0000</span></div>
<div class="line"><a id="l10476" name="l10476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19c374985e55027d4634478f97d2225f">10476</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERSZ_M      0x0000000C  </span><span class="comment">// External RAM Size</span></div>
<div class="line"><a id="l10477" name="l10477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a669ee95e0548b0fa3a8b622b467ce2e9">10477</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERSZ_256B   0x00000000  </span><span class="comment">// 256 bytes; lower address range:</span></div>
<div class="line"><a id="l10478" name="l10478"></a><span class="lineno">10478</span>                                            <span class="comment">// 0x00 to 0xFF</span></div>
<div class="line"><a id="l10479" name="l10479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7934b9754e031207816c7d7217248f0f">10479</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERSZ_64KB   0x00000004  </span><span class="comment">// 64 KB; lower address range:</span></div>
<div class="line"><a id="l10480" name="l10480"></a><span class="lineno">10480</span>                                            <span class="comment">// 0x0000 to 0xFFFF</span></div>
<div class="line"><a id="l10481" name="l10481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e93849249f1cbbd77aacf4212ce54ad">10481</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERSZ_16MB   0x00000008  </span><span class="comment">// 16 MB; lower address range:</span></div>
<div class="line"><a id="l10482" name="l10482"></a><span class="lineno">10482</span>                                            <span class="comment">// 0x00.0000 to 0xFF.FFFF</span></div>
<div class="line"><a id="l10483" name="l10483"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31148bed4503499821557a1546021e13">10483</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERSZ_256MB  0x0000000C  </span><span class="comment">// 256 MB; lower address range:</span></div>
<div class="line"><a id="l10484" name="l10484"></a><span class="lineno">10484</span>                                            <span class="comment">// 0x000.0000 to 0xFFF.FFFF</span></div>
<div class="line"><a id="l10485" name="l10485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acec7c1b48eca8fcd513be8211cf17f2e">10485</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERADR_M     0x00000003  </span><span class="comment">// External RAM Address</span></div>
<div class="line"><a id="l10486" name="l10486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bf4877fe0f45790fff7251995e128a1">10486</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERADR_NONE  0x00000000  </span><span class="comment">// Not mapped</span></div>
<div class="line"><a id="l10487" name="l10487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58ae4fc0083c7bcee961798838814df3">10487</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERADR_6000  0x00000001  </span><span class="comment">// At 0x6000.0000</span></div>
<div class="line"><a id="l10488" name="l10488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1504b239fc2f8409056619ac83b7ca04">10488</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERADR_8000  0x00000002  </span><span class="comment">// At 0x8000.0000</span></div>
<div class="line"><a id="l10489" name="l10489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7aa90cdf92fd994e63aa6700a0cfe943">10489</a></span><span class="preprocessor">#define EPI_ADDRMAP_ERADR_HBQS  0x00000003  </span><span class="comment">// Only to be used with Host Bus</span></div>
<div class="line"><a id="l10490" name="l10490"></a><span class="lineno">10490</span>                                            <span class="comment">// quad chip select. In quad chip</span></div>
<div class="line"><a id="l10491" name="l10491"></a><span class="lineno">10491</span>                                            <span class="comment">// select mode, CS0n maps to</span></div>
<div class="line"><a id="l10492" name="l10492"></a><span class="lineno">10492</span>                                            <span class="comment">// 0x6000.0000 and CS1n maps to</span></div>
<div class="line"><a id="l10493" name="l10493"></a><span class="lineno">10493</span>                                            <span class="comment">// 0x8000.0000</span></div>
<div class="line"><a id="l10494" name="l10494"></a><span class="lineno">10494</span> </div>
<div class="line"><a id="l10495" name="l10495"></a><span class="lineno">10495</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10496" name="l10496"></a><span class="lineno">10496</span><span class="comment">//</span></div>
<div class="line"><a id="l10497" name="l10497"></a><span class="lineno">10497</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RSIZE0 register.</span></div>
<div class="line"><a id="l10498" name="l10498"></a><span class="lineno">10498</span><span class="comment">//</span></div>
<div class="line"><a id="l10499" name="l10499"></a><span class="lineno">10499</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10500" name="l10500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a105ef93932f41e5e6801ec80dbb386da">10500</a></span><span class="preprocessor">#define EPI_RSIZE0_SIZE_M       0x00000003  </span><span class="comment">// Current Size</span></div>
<div class="line"><a id="l10501" name="l10501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75b15c5e530535e9ac0391cbae46daed">10501</a></span><span class="preprocessor">#define EPI_RSIZE0_SIZE_8BIT    0x00000001  </span><span class="comment">// Byte (8 bits)</span></div>
<div class="line"><a id="l10502" name="l10502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd16086a5ded57fcbb59cd827e6f05e2">10502</a></span><span class="preprocessor">#define EPI_RSIZE0_SIZE_16BIT   0x00000002  </span><span class="comment">// Half-word (16 bits)</span></div>
<div class="line"><a id="l10503" name="l10503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7af4b8852a574e93a3fa06576292cb3">10503</a></span><span class="preprocessor">#define EPI_RSIZE0_SIZE_32BIT   0x00000003  </span><span class="comment">// Word (32 bits)</span></div>
<div class="line"><a id="l10504" name="l10504"></a><span class="lineno">10504</span> </div>
<div class="line"><a id="l10505" name="l10505"></a><span class="lineno">10505</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10506" name="l10506"></a><span class="lineno">10506</span><span class="comment">//</span></div>
<div class="line"><a id="l10507" name="l10507"></a><span class="lineno">10507</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RADDR0 register.</span></div>
<div class="line"><a id="l10508" name="l10508"></a><span class="lineno">10508</span><span class="comment">//</span></div>
<div class="line"><a id="l10509" name="l10509"></a><span class="lineno">10509</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10510" name="l10510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4feae9e5e94672486e43e76118661c49">10510</a></span><span class="preprocessor">#define EPI_RADDR0_ADDR_M       0xFFFFFFFF  </span><span class="comment">// Current Address</span></div>
<div class="line"><a id="l10511" name="l10511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d73c92032814440dbab352709643776">10511</a></span><span class="preprocessor">#define EPI_RADDR0_ADDR_S       0</span></div>
<div class="line"><a id="l10512" name="l10512"></a><span class="lineno">10512</span> </div>
<div class="line"><a id="l10513" name="l10513"></a><span class="lineno">10513</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10514" name="l10514"></a><span class="lineno">10514</span><span class="comment">//</span></div>
<div class="line"><a id="l10515" name="l10515"></a><span class="lineno">10515</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RPSTD0 register.</span></div>
<div class="line"><a id="l10516" name="l10516"></a><span class="lineno">10516</span><span class="comment">//</span></div>
<div class="line"><a id="l10517" name="l10517"></a><span class="lineno">10517</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10518" name="l10518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa40925271af185d4606f6af243c72939">10518</a></span><span class="preprocessor">#define EPI_RPSTD0_POSTCNT_M    0x00001FFF  </span><span class="comment">// Post Count</span></div>
<div class="line"><a id="l10519" name="l10519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fb194d238f8454e8c8b812e8613cda5">10519</a></span><span class="preprocessor">#define EPI_RPSTD0_POSTCNT_S    0</span></div>
<div class="line"><a id="l10520" name="l10520"></a><span class="lineno">10520</span> </div>
<div class="line"><a id="l10521" name="l10521"></a><span class="lineno">10521</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10522" name="l10522"></a><span class="lineno">10522</span><span class="comment">//</span></div>
<div class="line"><a id="l10523" name="l10523"></a><span class="lineno">10523</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RSIZE1 register.</span></div>
<div class="line"><a id="l10524" name="l10524"></a><span class="lineno">10524</span><span class="comment">//</span></div>
<div class="line"><a id="l10525" name="l10525"></a><span class="lineno">10525</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10526" name="l10526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30b6c39c036f3fc910f68a7808f0ed92">10526</a></span><span class="preprocessor">#define EPI_RSIZE1_SIZE_M       0x00000003  </span><span class="comment">// Current Size</span></div>
<div class="line"><a id="l10527" name="l10527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84eca023958dcf208c292c653b8d4394">10527</a></span><span class="preprocessor">#define EPI_RSIZE1_SIZE_8BIT    0x00000001  </span><span class="comment">// Byte (8 bits)</span></div>
<div class="line"><a id="l10528" name="l10528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94342b63eb4761666a0f569acda15f34">10528</a></span><span class="preprocessor">#define EPI_RSIZE1_SIZE_16BIT   0x00000002  </span><span class="comment">// Half-word (16 bits)</span></div>
<div class="line"><a id="l10529" name="l10529"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4387795405d260a39f3e318dc050042">10529</a></span><span class="preprocessor">#define EPI_RSIZE1_SIZE_32BIT   0x00000003  </span><span class="comment">// Word (32 bits)</span></div>
<div class="line"><a id="l10530" name="l10530"></a><span class="lineno">10530</span> </div>
<div class="line"><a id="l10531" name="l10531"></a><span class="lineno">10531</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10532" name="l10532"></a><span class="lineno">10532</span><span class="comment">//</span></div>
<div class="line"><a id="l10533" name="l10533"></a><span class="lineno">10533</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RADDR1 register.</span></div>
<div class="line"><a id="l10534" name="l10534"></a><span class="lineno">10534</span><span class="comment">//</span></div>
<div class="line"><a id="l10535" name="l10535"></a><span class="lineno">10535</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10536" name="l10536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a142ff376dc6e03a06d3ec0a5fd761822">10536</a></span><span class="preprocessor">#define EPI_RADDR1_ADDR_M       0xFFFFFFFF  </span><span class="comment">// Current Address</span></div>
<div class="line"><a id="l10537" name="l10537"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fbbf5820a9b669e65961856071ef890">10537</a></span><span class="preprocessor">#define EPI_RADDR1_ADDR_S       0</span></div>
<div class="line"><a id="l10538" name="l10538"></a><span class="lineno">10538</span> </div>
<div class="line"><a id="l10539" name="l10539"></a><span class="lineno">10539</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10540" name="l10540"></a><span class="lineno">10540</span><span class="comment">//</span></div>
<div class="line"><a id="l10541" name="l10541"></a><span class="lineno">10541</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RPSTD1 register.</span></div>
<div class="line"><a id="l10542" name="l10542"></a><span class="lineno">10542</span><span class="comment">//</span></div>
<div class="line"><a id="l10543" name="l10543"></a><span class="lineno">10543</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10544" name="l10544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0157caf1f0510f398492415388f36ea2">10544</a></span><span class="preprocessor">#define EPI_RPSTD1_POSTCNT_M    0x00001FFF  </span><span class="comment">// Post Count</span></div>
<div class="line"><a id="l10545" name="l10545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aceb9291aa5bdcfaaf7f85cb210e13715">10545</a></span><span class="preprocessor">#define EPI_RPSTD1_POSTCNT_S    0</span></div>
<div class="line"><a id="l10546" name="l10546"></a><span class="lineno">10546</span> </div>
<div class="line"><a id="l10547" name="l10547"></a><span class="lineno">10547</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10548" name="l10548"></a><span class="lineno">10548</span><span class="comment">//</span></div>
<div class="line"><a id="l10549" name="l10549"></a><span class="lineno">10549</span><span class="comment">// The following are defines for the bit fields in the EPI_O_STAT register.</span></div>
<div class="line"><a id="l10550" name="l10550"></a><span class="lineno">10550</span><span class="comment">//</span></div>
<div class="line"><a id="l10551" name="l10551"></a><span class="lineno">10551</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10552" name="l10552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d53ea9b08833febd25b2bebc73b7950">10552</a></span><span class="preprocessor">#define EPI_STAT_XFFULL         0x00000100  </span><span class="comment">// External FIFO Full</span></div>
<div class="line"><a id="l10553" name="l10553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f64b336f3323e4ad746dc8789389917">10553</a></span><span class="preprocessor">#define EPI_STAT_XFEMPTY        0x00000080  </span><span class="comment">// External FIFO Empty</span></div>
<div class="line"><a id="l10554" name="l10554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a129db371ec65cde1dad5c406d9c16578">10554</a></span><span class="preprocessor">#define EPI_STAT_INITSEQ        0x00000040  </span><span class="comment">// Initialization Sequence</span></div>
<div class="line"><a id="l10555" name="l10555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5fff5d67fbde1c1a32bb1003d7683c5">10555</a></span><span class="preprocessor">#define EPI_STAT_WBUSY          0x00000020  </span><span class="comment">// Write Busy</span></div>
<div class="line"><a id="l10556" name="l10556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a64e45e8c7463b20a8f3db91cb89fba">10556</a></span><span class="preprocessor">#define EPI_STAT_NBRBUSY        0x00000010  </span><span class="comment">// Non-Blocking Read Busy</span></div>
<div class="line"><a id="l10557" name="l10557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a542f390740466139cfa01fa5cd54b9">10557</a></span><span class="preprocessor">#define EPI_STAT_ACTIVE         0x00000001  </span><span class="comment">// Register Active</span></div>
<div class="line"><a id="l10558" name="l10558"></a><span class="lineno">10558</span> </div>
<div class="line"><a id="l10559" name="l10559"></a><span class="lineno">10559</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10560" name="l10560"></a><span class="lineno">10560</span><span class="comment">//</span></div>
<div class="line"><a id="l10561" name="l10561"></a><span class="lineno">10561</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RFIFOCNT register.</span></div>
<div class="line"><a id="l10562" name="l10562"></a><span class="lineno">10562</span><span class="comment">//</span></div>
<div class="line"><a id="l10563" name="l10563"></a><span class="lineno">10563</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10564" name="l10564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcd549eb7b9f92f3d3e436399d311eb6">10564</a></span><span class="preprocessor">#define EPI_RFIFOCNT_COUNT_M    0x0000000F  </span><span class="comment">// FIFO Count</span></div>
<div class="line"><a id="l10565" name="l10565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5957dbeb36cd73ab94ed52b51f3af72c">10565</a></span><span class="preprocessor">#define EPI_RFIFOCNT_COUNT_S    0</span></div>
<div class="line"><a id="l10566" name="l10566"></a><span class="lineno">10566</span> </div>
<div class="line"><a id="l10567" name="l10567"></a><span class="lineno">10567</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10568" name="l10568"></a><span class="lineno">10568</span><span class="comment">//</span></div>
<div class="line"><a id="l10569" name="l10569"></a><span class="lineno">10569</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO0</span></div>
<div class="line"><a id="l10570" name="l10570"></a><span class="lineno">10570</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10571" name="l10571"></a><span class="lineno">10571</span><span class="comment">//</span></div>
<div class="line"><a id="l10572" name="l10572"></a><span class="lineno">10572</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10573" name="l10573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a327268d46a96f48418857b5934df4097">10573</a></span><span class="preprocessor">#define EPI_READFIFO0_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10574" name="l10574"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c07d2c0e092994d18a19fd6511d8c27">10574</a></span><span class="preprocessor">#define EPI_READFIFO0_DATA_S    0</span></div>
<div class="line"><a id="l10575" name="l10575"></a><span class="lineno">10575</span> </div>
<div class="line"><a id="l10576" name="l10576"></a><span class="lineno">10576</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10577" name="l10577"></a><span class="lineno">10577</span><span class="comment">//</span></div>
<div class="line"><a id="l10578" name="l10578"></a><span class="lineno">10578</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO1</span></div>
<div class="line"><a id="l10579" name="l10579"></a><span class="lineno">10579</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10580" name="l10580"></a><span class="lineno">10580</span><span class="comment">//</span></div>
<div class="line"><a id="l10581" name="l10581"></a><span class="lineno">10581</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10582" name="l10582"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcce9274ec6add990d48a323e0889681">10582</a></span><span class="preprocessor">#define EPI_READFIFO1_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10583" name="l10583"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb4cee5396321deea2fffb0c261ad821">10583</a></span><span class="preprocessor">#define EPI_READFIFO1_DATA_S    0</span></div>
<div class="line"><a id="l10584" name="l10584"></a><span class="lineno">10584</span> </div>
<div class="line"><a id="l10585" name="l10585"></a><span class="lineno">10585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10586" name="l10586"></a><span class="lineno">10586</span><span class="comment">//</span></div>
<div class="line"><a id="l10587" name="l10587"></a><span class="lineno">10587</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO2</span></div>
<div class="line"><a id="l10588" name="l10588"></a><span class="lineno">10588</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10589" name="l10589"></a><span class="lineno">10589</span><span class="comment">//</span></div>
<div class="line"><a id="l10590" name="l10590"></a><span class="lineno">10590</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10591" name="l10591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7899f3aa8ac7ca636722a0f49be889f">10591</a></span><span class="preprocessor">#define EPI_READFIFO2_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10592" name="l10592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c97ac0e6718e5cd8cee16581a39bc0c">10592</a></span><span class="preprocessor">#define EPI_READFIFO2_DATA_S    0</span></div>
<div class="line"><a id="l10593" name="l10593"></a><span class="lineno">10593</span> </div>
<div class="line"><a id="l10594" name="l10594"></a><span class="lineno">10594</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10595" name="l10595"></a><span class="lineno">10595</span><span class="comment">//</span></div>
<div class="line"><a id="l10596" name="l10596"></a><span class="lineno">10596</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO3</span></div>
<div class="line"><a id="l10597" name="l10597"></a><span class="lineno">10597</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10598" name="l10598"></a><span class="lineno">10598</span><span class="comment">//</span></div>
<div class="line"><a id="l10599" name="l10599"></a><span class="lineno">10599</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10600" name="l10600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a727fd768c1c54c2b11b059b59d5b6c65">10600</a></span><span class="preprocessor">#define EPI_READFIFO3_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10601" name="l10601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc6ddf97b8b98f0129e065eb0d73b20f">10601</a></span><span class="preprocessor">#define EPI_READFIFO3_DATA_S    0</span></div>
<div class="line"><a id="l10602" name="l10602"></a><span class="lineno">10602</span> </div>
<div class="line"><a id="l10603" name="l10603"></a><span class="lineno">10603</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10604" name="l10604"></a><span class="lineno">10604</span><span class="comment">//</span></div>
<div class="line"><a id="l10605" name="l10605"></a><span class="lineno">10605</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO4</span></div>
<div class="line"><a id="l10606" name="l10606"></a><span class="lineno">10606</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10607" name="l10607"></a><span class="lineno">10607</span><span class="comment">//</span></div>
<div class="line"><a id="l10608" name="l10608"></a><span class="lineno">10608</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10609" name="l10609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb6abe40b376f0b7a8da6f912ceeb55e">10609</a></span><span class="preprocessor">#define EPI_READFIFO4_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10610" name="l10610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a051d16e446871aa2005c9d9034ce70e6">10610</a></span><span class="preprocessor">#define EPI_READFIFO4_DATA_S    0</span></div>
<div class="line"><a id="l10611" name="l10611"></a><span class="lineno">10611</span> </div>
<div class="line"><a id="l10612" name="l10612"></a><span class="lineno">10612</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10613" name="l10613"></a><span class="lineno">10613</span><span class="comment">//</span></div>
<div class="line"><a id="l10614" name="l10614"></a><span class="lineno">10614</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO5</span></div>
<div class="line"><a id="l10615" name="l10615"></a><span class="lineno">10615</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10616" name="l10616"></a><span class="lineno">10616</span><span class="comment">//</span></div>
<div class="line"><a id="l10617" name="l10617"></a><span class="lineno">10617</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10618" name="l10618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60a80715ae3874e5047b47c280d9d563">10618</a></span><span class="preprocessor">#define EPI_READFIFO5_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10619" name="l10619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4976ca9bb631d92ffdb2b02fc5daf97c">10619</a></span><span class="preprocessor">#define EPI_READFIFO5_DATA_S    0</span></div>
<div class="line"><a id="l10620" name="l10620"></a><span class="lineno">10620</span> </div>
<div class="line"><a id="l10621" name="l10621"></a><span class="lineno">10621</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10622" name="l10622"></a><span class="lineno">10622</span><span class="comment">//</span></div>
<div class="line"><a id="l10623" name="l10623"></a><span class="lineno">10623</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO6</span></div>
<div class="line"><a id="l10624" name="l10624"></a><span class="lineno">10624</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10625" name="l10625"></a><span class="lineno">10625</span><span class="comment">//</span></div>
<div class="line"><a id="l10626" name="l10626"></a><span class="lineno">10626</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10627" name="l10627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d6d121491be4379e7af4ed18ffdc328">10627</a></span><span class="preprocessor">#define EPI_READFIFO6_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10628" name="l10628"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fcf821ae02cc3c55db4a196f7838156">10628</a></span><span class="preprocessor">#define EPI_READFIFO6_DATA_S    0</span></div>
<div class="line"><a id="l10629" name="l10629"></a><span class="lineno">10629</span> </div>
<div class="line"><a id="l10630" name="l10630"></a><span class="lineno">10630</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10631" name="l10631"></a><span class="lineno">10631</span><span class="comment">//</span></div>
<div class="line"><a id="l10632" name="l10632"></a><span class="lineno">10632</span><span class="comment">// The following are defines for the bit fields in the EPI_O_READFIFO7</span></div>
<div class="line"><a id="l10633" name="l10633"></a><span class="lineno">10633</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10634" name="l10634"></a><span class="lineno">10634</span><span class="comment">//</span></div>
<div class="line"><a id="l10635" name="l10635"></a><span class="lineno">10635</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10636" name="l10636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab554e92ae95ec107349eaf217613e10e">10636</a></span><span class="preprocessor">#define EPI_READFIFO7_DATA_M    0xFFFFFFFF  </span><span class="comment">// Reads Data</span></div>
<div class="line"><a id="l10637" name="l10637"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa74d28469a7e2e92eae1744ec21184b">10637</a></span><span class="preprocessor">#define EPI_READFIFO7_DATA_S    0</span></div>
<div class="line"><a id="l10638" name="l10638"></a><span class="lineno">10638</span> </div>
<div class="line"><a id="l10639" name="l10639"></a><span class="lineno">10639</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10640" name="l10640"></a><span class="lineno">10640</span><span class="comment">//</span></div>
<div class="line"><a id="l10641" name="l10641"></a><span class="lineno">10641</span><span class="comment">// The following are defines for the bit fields in the EPI_O_FIFOLVL register.</span></div>
<div class="line"><a id="l10642" name="l10642"></a><span class="lineno">10642</span><span class="comment">//</span></div>
<div class="line"><a id="l10643" name="l10643"></a><span class="lineno">10643</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10644" name="l10644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62f1cf9d76c5d6243f718c17705b2563">10644</a></span><span class="preprocessor">#define EPI_FIFOLVL_WFERR       0x00020000  </span><span class="comment">// Write Full Error</span></div>
<div class="line"><a id="l10645" name="l10645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad223bcb3ec55fecdff111294c3607a51">10645</a></span><span class="preprocessor">#define EPI_FIFOLVL_RSERR       0x00010000  </span><span class="comment">// Read Stall Error</span></div>
<div class="line"><a id="l10646" name="l10646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0df3484fd869d440fed897db8f17fbd7">10646</a></span><span class="preprocessor">#define EPI_FIFOLVL_WRFIFO_M    0x00000070  </span><span class="comment">// Write FIFO</span></div>
<div class="line"><a id="l10647" name="l10647"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a828a566822f67513b8c9bb555ba50968">10647</a></span><span class="preprocessor">#define EPI_FIFOLVL_WRFIFO_EMPT 0x00000000  </span><span class="comment">// Interrupt is triggered while</span></div>
<div class="line"><a id="l10648" name="l10648"></a><span class="lineno">10648</span>                                            <span class="comment">// WRFIFO is empty.</span></div>
<div class="line"><a id="l10649" name="l10649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada1ce32d925886aa88764b2089f38384">10649</a></span><span class="preprocessor">#define EPI_FIFOLVL_WRFIFO_2    0x00000020  </span><span class="comment">// Interrupt is triggered until</span></div>
<div class="line"><a id="l10650" name="l10650"></a><span class="lineno">10650</span>                                            <span class="comment">// there are only two slots</span></div>
<div class="line"><a id="l10651" name="l10651"></a><span class="lineno">10651</span>                                            <span class="comment">// available. Thus, trigger is</span></div>
<div class="line"><a id="l10652" name="l10652"></a><span class="lineno">10652</span>                                            <span class="comment">// deasserted when there are two</span></div>
<div class="line"><a id="l10653" name="l10653"></a><span class="lineno">10653</span>                                            <span class="comment">// WRFIFO entries present. This</span></div>
<div class="line"><a id="l10654" name="l10654"></a><span class="lineno">10654</span>                                            <span class="comment">// configuration is optimized for</span></div>
<div class="line"><a id="l10655" name="l10655"></a><span class="lineno">10655</span>                                            <span class="comment">// bursts of 2</span></div>
<div class="line"><a id="l10656" name="l10656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d8b78474b57f48e193b4cba6716fc15">10656</a></span><span class="preprocessor">#define EPI_FIFOLVL_WRFIFO_1    0x00000030  </span><span class="comment">// Interrupt is triggered until</span></div>
<div class="line"><a id="l10657" name="l10657"></a><span class="lineno">10657</span>                                            <span class="comment">// there is one WRFIFO entry</span></div>
<div class="line"><a id="l10658" name="l10658"></a><span class="lineno">10658</span>                                            <span class="comment">// available. This configuration</span></div>
<div class="line"><a id="l10659" name="l10659"></a><span class="lineno">10659</span>                                            <span class="comment">// expects only single writes</span></div>
<div class="line"><a id="l10660" name="l10660"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca42c9ea47d890e840c72a0ed40d6265">10660</a></span><span class="preprocessor">#define EPI_FIFOLVL_WRFIFO_NFULL                                              \</span></div>
<div class="line"><a id="l10661" name="l10661"></a><span class="lineno">10661</span><span class="preprocessor">                                0x00000040  </span><span class="comment">// Trigger interrupt when WRFIFO is</span></div>
<div class="line"><a id="l10662" name="l10662"></a><span class="lineno">10662</span>                                            <span class="comment">// not full, meaning trigger will</span></div>
<div class="line"><a id="l10663" name="l10663"></a><span class="lineno">10663</span>                                            <span class="comment">// continue to assert until there</span></div>
<div class="line"><a id="l10664" name="l10664"></a><span class="lineno">10664</span>                                            <span class="comment">// are four entries in the WRFIFO</span></div>
<div class="line"><a id="l10665" name="l10665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a772b9d9d773cb9eabb371dc84d791e8c">10665</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_M    0x00000007  </span><span class="comment">// Read FIFO</span></div>
<div class="line"><a id="l10666" name="l10666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a440f152e264d62ae2fd523449500b544">10666</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_1    0x00000001  </span><span class="comment">// Trigger when there are 1 or more</span></div>
<div class="line"><a id="l10667" name="l10667"></a><span class="lineno">10667</span>                                            <span class="comment">// entries in the NBRFIFO</span></div>
<div class="line"><a id="l10668" name="l10668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00e183ebcbf58a9473f1472e2764340a">10668</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_2    0x00000002  </span><span class="comment">// Trigger when there are 2 or more</span></div>
<div class="line"><a id="l10669" name="l10669"></a><span class="lineno">10669</span>                                            <span class="comment">// entries in the NBRFIFO</span></div>
<div class="line"><a id="l10670" name="l10670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae994de8b344af7bdc9e2c049b27044fb">10670</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_4    0x00000003  </span><span class="comment">// Trigger when there are 4 or more</span></div>
<div class="line"><a id="l10671" name="l10671"></a><span class="lineno">10671</span>                                            <span class="comment">// entries in the NBRFIFO</span></div>
<div class="line"><a id="l10672" name="l10672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a656f72730d7ba47c035ee892129ffee2">10672</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_6    0x00000004  </span><span class="comment">// Trigger when there are 6 or more</span></div>
<div class="line"><a id="l10673" name="l10673"></a><span class="lineno">10673</span>                                            <span class="comment">// entries in the NBRFIFO</span></div>
<div class="line"><a id="l10674" name="l10674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae11a7d5d84012a38fa99a662741f51c2">10674</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_7    0x00000005  </span><span class="comment">// Trigger when there are 7 or more</span></div>
<div class="line"><a id="l10675" name="l10675"></a><span class="lineno">10675</span>                                            <span class="comment">// entries in the NBRFIFO</span></div>
<div class="line"><a id="l10676" name="l10676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae901c547fecdd673faa9f45357b0a8c1">10676</a></span><span class="preprocessor">#define EPI_FIFOLVL_RDFIFO_8    0x00000006  </span><span class="comment">// Trigger when there are 8 entries</span></div>
<div class="line"><a id="l10677" name="l10677"></a><span class="lineno">10677</span>                                            <span class="comment">// in the NBRFIFO</span></div>
<div class="line"><a id="l10678" name="l10678"></a><span class="lineno">10678</span> </div>
<div class="line"><a id="l10679" name="l10679"></a><span class="lineno">10679</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10680" name="l10680"></a><span class="lineno">10680</span><span class="comment">//</span></div>
<div class="line"><a id="l10681" name="l10681"></a><span class="lineno">10681</span><span class="comment">// The following are defines for the bit fields in the EPI_O_WFIFOCNT register.</span></div>
<div class="line"><a id="l10682" name="l10682"></a><span class="lineno">10682</span><span class="comment">//</span></div>
<div class="line"><a id="l10683" name="l10683"></a><span class="lineno">10683</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10684" name="l10684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8bd2779efbf636e1c6520ee3c8aa80f">10684</a></span><span class="preprocessor">#define EPI_WFIFOCNT_WTAV_M     0x00000007  </span><span class="comment">// Available Write Transactions</span></div>
<div class="line"><a id="l10685" name="l10685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa71ebb4e5fd1bedbf5174212a8ecad41">10685</a></span><span class="preprocessor">#define EPI_WFIFOCNT_WTAV_S     0</span></div>
<div class="line"><a id="l10686" name="l10686"></a><span class="lineno">10686</span> </div>
<div class="line"><a id="l10687" name="l10687"></a><span class="lineno">10687</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10688" name="l10688"></a><span class="lineno">10688</span><span class="comment">//</span></div>
<div class="line"><a id="l10689" name="l10689"></a><span class="lineno">10689</span><span class="comment">// The following are defines for the bit fields in the EPI_O_DMATXCNT register.</span></div>
<div class="line"><a id="l10690" name="l10690"></a><span class="lineno">10690</span><span class="comment">//</span></div>
<div class="line"><a id="l10691" name="l10691"></a><span class="lineno">10691</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10692" name="l10692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50b4eaacc61663bcf5cf67f9542d2044">10692</a></span><span class="preprocessor">#define EPI_DMATXCNT_TXCNT_M    0x0000FFFF  </span><span class="comment">// DMA Count</span></div>
<div class="line"><a id="l10693" name="l10693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2b8ab2c4dc813f56d589e20581ca84c">10693</a></span><span class="preprocessor">#define EPI_DMATXCNT_TXCNT_S    0</span></div>
<div class="line"><a id="l10694" name="l10694"></a><span class="lineno">10694</span> </div>
<div class="line"><a id="l10695" name="l10695"></a><span class="lineno">10695</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10696" name="l10696"></a><span class="lineno">10696</span><span class="comment">//</span></div>
<div class="line"><a id="l10697" name="l10697"></a><span class="lineno">10697</span><span class="comment">// The following are defines for the bit fields in the EPI_O_IM register.</span></div>
<div class="line"><a id="l10698" name="l10698"></a><span class="lineno">10698</span><span class="comment">//</span></div>
<div class="line"><a id="l10699" name="l10699"></a><span class="lineno">10699</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10700" name="l10700"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e7f05c86b1b6378f4d3b7fdbd40c980">10700</a></span><span class="preprocessor">#define EPI_IM_DMAWRIM          0x00000010  </span><span class="comment">// Write uDMA Interrupt Mask</span></div>
<div class="line"><a id="l10701" name="l10701"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace0ae6f6020504dd2b1a3e6ca6ac8c2c">10701</a></span><span class="preprocessor">#define EPI_IM_DMARDIM          0x00000008  </span><span class="comment">// Read uDMA Interrupt Mask</span></div>
<div class="line"><a id="l10702" name="l10702"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cd01400636f9b9fac6c054a56613520">10702</a></span><span class="preprocessor">#define EPI_IM_WRIM             0x00000004  </span><span class="comment">// Write FIFO Empty Interrupt Mask</span></div>
<div class="line"><a id="l10703" name="l10703"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae632ebcf7a4a7aa4dfcc07a6e541b922">10703</a></span><span class="preprocessor">#define EPI_IM_RDIM             0x00000002  </span><span class="comment">// Read FIFO Full Interrupt Mask</span></div>
<div class="line"><a id="l10704" name="l10704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e4c27a6e93996a59c83784980165be1">10704</a></span><span class="preprocessor">#define EPI_IM_ERRIM            0x00000001  </span><span class="comment">// Error Interrupt Mask</span></div>
<div class="line"><a id="l10705" name="l10705"></a><span class="lineno">10705</span> </div>
<div class="line"><a id="l10706" name="l10706"></a><span class="lineno">10706</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10707" name="l10707"></a><span class="lineno">10707</span><span class="comment">//</span></div>
<div class="line"><a id="l10708" name="l10708"></a><span class="lineno">10708</span><span class="comment">// The following are defines for the bit fields in the EPI_O_RIS register.</span></div>
<div class="line"><a id="l10709" name="l10709"></a><span class="lineno">10709</span><span class="comment">//</span></div>
<div class="line"><a id="l10710" name="l10710"></a><span class="lineno">10710</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10711" name="l10711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee473ec7ca8df187e0ffaeda0e0ee4d5">10711</a></span><span class="preprocessor">#define EPI_RIS_DMAWRRIS        0x00000010  </span><span class="comment">// Write uDMA Raw Interrupt Status</span></div>
<div class="line"><a id="l10712" name="l10712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b1d29519f1ad20afeaad07617392243">10712</a></span><span class="preprocessor">#define EPI_RIS_DMARDRIS        0x00000008  </span><span class="comment">// Read uDMA Raw Interrupt Status</span></div>
<div class="line"><a id="l10713" name="l10713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35275492e4b341287505f52a5555f26c">10713</a></span><span class="preprocessor">#define EPI_RIS_WRRIS           0x00000004  </span><span class="comment">// Write Raw Interrupt Status</span></div>
<div class="line"><a id="l10714" name="l10714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65e17acf7232f100a9ebdeb280db561d">10714</a></span><span class="preprocessor">#define EPI_RIS_RDRIS           0x00000002  </span><span class="comment">// Read Raw Interrupt Status</span></div>
<div class="line"><a id="l10715" name="l10715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba3a355b2c6926b891b398c79ddf4179">10715</a></span><span class="preprocessor">#define EPI_RIS_ERRRIS          0x00000001  </span><span class="comment">// Error Raw Interrupt Status</span></div>
<div class="line"><a id="l10716" name="l10716"></a><span class="lineno">10716</span> </div>
<div class="line"><a id="l10717" name="l10717"></a><span class="lineno">10717</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10718" name="l10718"></a><span class="lineno">10718</span><span class="comment">//</span></div>
<div class="line"><a id="l10719" name="l10719"></a><span class="lineno">10719</span><span class="comment">// The following are defines for the bit fields in the EPI_O_MIS register.</span></div>
<div class="line"><a id="l10720" name="l10720"></a><span class="lineno">10720</span><span class="comment">//</span></div>
<div class="line"><a id="l10721" name="l10721"></a><span class="lineno">10721</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10722" name="l10722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a568c248f99bd45e600c7c74cfff4c7c8">10722</a></span><span class="preprocessor">#define EPI_MIS_DMAWRMIS        0x00000010  </span><span class="comment">// Write uDMA Masked Interrupt</span></div>
<div class="line"><a id="l10723" name="l10723"></a><span class="lineno">10723</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l10724" name="l10724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1056f6b2e1767ce0a8321021ea5d58f1">10724</a></span><span class="preprocessor">#define EPI_MIS_DMARDMIS        0x00000008  </span><span class="comment">// Read uDMA Masked Interrupt</span></div>
<div class="line"><a id="l10725" name="l10725"></a><span class="lineno">10725</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l10726" name="l10726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac59f15f0f80b268fff8aebbce8d921a1">10726</a></span><span class="preprocessor">#define EPI_MIS_WRMIS           0x00000004  </span><span class="comment">// Write Masked Interrupt Status</span></div>
<div class="line"><a id="l10727" name="l10727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2e8d0dcef8704fef88862c0601ce376">10727</a></span><span class="preprocessor">#define EPI_MIS_RDMIS           0x00000002  </span><span class="comment">// Read Masked Interrupt Status</span></div>
<div class="line"><a id="l10728" name="l10728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab419ebc50f7b139a10845a968723f262">10728</a></span><span class="preprocessor">#define EPI_MIS_ERRMIS          0x00000001  </span><span class="comment">// Error Masked Interrupt Status</span></div>
<div class="line"><a id="l10729" name="l10729"></a><span class="lineno">10729</span> </div>
<div class="line"><a id="l10730" name="l10730"></a><span class="lineno">10730</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10731" name="l10731"></a><span class="lineno">10731</span><span class="comment">//</span></div>
<div class="line"><a id="l10732" name="l10732"></a><span class="lineno">10732</span><span class="comment">// The following are defines for the bit fields in the EPI_O_EISC register.</span></div>
<div class="line"><a id="l10733" name="l10733"></a><span class="lineno">10733</span><span class="comment">//</span></div>
<div class="line"><a id="l10734" name="l10734"></a><span class="lineno">10734</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10735" name="l10735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8d22e5e4b49fa4a4854cdf5bbc59e88">10735</a></span><span class="preprocessor">#define EPI_EISC_DMAWRIC        0x00000010  </span><span class="comment">// Write uDMA Interrupt Clear</span></div>
<div class="line"><a id="l10736" name="l10736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01b447a23e53ec0c472d0af7a3e7718c">10736</a></span><span class="preprocessor">#define EPI_EISC_DMARDIC        0x00000008  </span><span class="comment">// Read uDMA Interrupt Clear</span></div>
<div class="line"><a id="l10737" name="l10737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4856b792a618797040c95727d9a725a6">10737</a></span><span class="preprocessor">#define EPI_EISC_WTFULL         0x00000004  </span><span class="comment">// Write FIFO Full Error</span></div>
<div class="line"><a id="l10738" name="l10738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a930cf616415bff6e8f5d36846fb034e1">10738</a></span><span class="preprocessor">#define EPI_EISC_RSTALL         0x00000002  </span><span class="comment">// Read Stalled Error</span></div>
<div class="line"><a id="l10739" name="l10739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c49406a22df0d706aa17fcff711a9b8">10739</a></span><span class="preprocessor">#define EPI_EISC_TOUT           0x00000001  </span><span class="comment">// Timeout Error</span></div>
<div class="line"><a id="l10740" name="l10740"></a><span class="lineno">10740</span> </div>
<div class="line"><a id="l10741" name="l10741"></a><span class="lineno">10741</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10742" name="l10742"></a><span class="lineno">10742</span><span class="comment">//</span></div>
<div class="line"><a id="l10743" name="l10743"></a><span class="lineno">10743</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8CFG3 register.</span></div>
<div class="line"><a id="l10744" name="l10744"></a><span class="lineno">10744</span><span class="comment">//</span></div>
<div class="line"><a id="l10745" name="l10745"></a><span class="lineno">10745</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10746" name="l10746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a696a4a1cdd3434098e1f97d6a8c113ae">10746</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRHIGH      0x00200000  </span><span class="comment">// CS2n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10747" name="l10747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef1dd0ae90de3d663c8c2e202d968cc0">10747</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDHIGH      0x00100000  </span><span class="comment">// CS2n READ Strobe Polarity</span></div>
<div class="line"><a id="l10748" name="l10748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f065250aa205abb839a8fe2acbc13fb">10748</a></span><span class="preprocessor">#define EPI_HB8CFG3_ALEHIGH     0x00080000  </span><span class="comment">// CS2n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10749" name="l10749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbc2f027fdf22559e11213d130b38ad7">10749</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRWS_M      0x000000C0  </span><span class="comment">// CS2n Write Wait States</span></div>
<div class="line"><a id="l10750" name="l10750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a239d0ff5f469450d0428ba83490ee0e2">10750</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRWS_2      0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10751" name="l10751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95da9e4c1f1cde71572e50f4b5c658c3">10751</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRWS_4      0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10752" name="l10752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7860f40713724fbe411b2017c0c3f15e">10752</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRWS_6      0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10753" name="l10753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a563799dbd10f871028e2d848a1797fca">10753</a></span><span class="preprocessor">#define EPI_HB8CFG3_WRWS_8      0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10754" name="l10754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78d0d55f581d3033003d96299022f30b">10754</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDWS_M      0x00000030  </span><span class="comment">// CS2n Read Wait States</span></div>
<div class="line"><a id="l10755" name="l10755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7606c32b72be50dc1ac72269525d18e4">10755</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDWS_2      0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10756" name="l10756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2cf160bf4f49d86eb0a7ca89f1bf024">10756</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDWS_4      0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10757" name="l10757"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5264cead446da12b35132c5e10670e3">10757</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDWS_6      0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10758" name="l10758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2d416811b25d287bc2a49e86ed68c0b">10758</a></span><span class="preprocessor">#define EPI_HB8CFG3_RDWS_8      0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10759" name="l10759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51d59dfe7e697466a991c864df02efec">10759</a></span><span class="preprocessor">#define EPI_HB8CFG3_MODE_M      0x00000003  </span><span class="comment">// CS2n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10760" name="l10760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee33a94d8a4e8c918cda99c902494a57">10760</a></span><span class="preprocessor">#define EPI_HB8CFG3_MODE_ADMUX  0x00000000  </span><span class="comment">// ADMUX - AD[7:0]</span></div>
<div class="line"><a id="l10761" name="l10761"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10243d0e1b9aabb47235fa14dc0474c3">10761</a></span><span class="preprocessor">#define EPI_HB8CFG3_MODE_AD     0x00000001  </span><span class="comment">// ADNONMUX - D[7:0]</span></div>
<div class="line"><a id="l10762" name="l10762"></a><span class="lineno">10762</span> </div>
<div class="line"><a id="l10763" name="l10763"></a><span class="lineno">10763</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10764" name="l10764"></a><span class="lineno">10764</span><span class="comment">//</span></div>
<div class="line"><a id="l10765" name="l10765"></a><span class="lineno">10765</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16CFG3 register.</span></div>
<div class="line"><a id="l10766" name="l10766"></a><span class="lineno">10766</span><span class="comment">//</span></div>
<div class="line"><a id="l10767" name="l10767"></a><span class="lineno">10767</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10768" name="l10768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb7dde98f7fcdd588c62e6939c0680b7">10768</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRHIGH     0x00200000  </span><span class="comment">// CS2n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10769" name="l10769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a080f54e3cd70124398136ae3a84c8d50">10769</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDHIGH     0x00100000  </span><span class="comment">// CS2n READ Strobe Polarity</span></div>
<div class="line"><a id="l10770" name="l10770"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a24bcf9ce688e3b90097d25045325d5">10770</a></span><span class="preprocessor">#define EPI_HB16CFG3_ALEHIGH    0x00080000  </span><span class="comment">// CS2n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10771" name="l10771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5624580e2f07944fe3a5719d00252108">10771</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRCRE      0x00040000  </span><span class="comment">// CS2n PSRAM Configuration</span></div>
<div class="line"><a id="l10772" name="l10772"></a><span class="lineno">10772</span>                                            <span class="comment">// Register Write</span></div>
<div class="line"><a id="l10773" name="l10773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fd8c3e1a63a7e133e78582413d9d64d">10773</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDCRE      0x00020000  </span><span class="comment">// CS2n PSRAM Configuration</span></div>
<div class="line"><a id="l10774" name="l10774"></a><span class="lineno">10774</span>                                            <span class="comment">// Register Read</span></div>
<div class="line"><a id="l10775" name="l10775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c132aea875496cdef27bd0863bb9082">10775</a></span><span class="preprocessor">#define EPI_HB16CFG3_BURST      0x00010000  </span><span class="comment">// CS2n Burst Mode</span></div>
<div class="line"><a id="l10776" name="l10776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc260db255ffb54132b973ceb1753a28">10776</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRWS_M     0x000000C0  </span><span class="comment">// CS2n Write Wait States</span></div>
<div class="line"><a id="l10777" name="l10777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ab0059fd5eae67ce004fe8511f14d49">10777</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRWS_2     0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10778" name="l10778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a517d73ab2f8fcdfea58e0cceec733ed2">10778</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRWS_4     0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10779" name="l10779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44a6f8d3d0ad8420542331f77ba78dab">10779</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRWS_6     0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10780" name="l10780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30314cb56b3ef55225e5e960992a4535">10780</a></span><span class="preprocessor">#define EPI_HB16CFG3_WRWS_8     0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10781" name="l10781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25d686ee17edec5056a88bf5127a558c">10781</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDWS_M     0x00000030  </span><span class="comment">// CS2n Read Wait States</span></div>
<div class="line"><a id="l10782" name="l10782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a526727e190ab9313324ef2845056b4b3">10782</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDWS_2     0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10783" name="l10783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b0f06ad22dd7beebc9da44d110dc8db">10783</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDWS_4     0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10784" name="l10784"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a598a7e9c2f7667816023451cdd450715">10784</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDWS_6     0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10785" name="l10785"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab5c4b05cc8cba79e7337d2bb90b63cf">10785</a></span><span class="preprocessor">#define EPI_HB16CFG3_RDWS_8     0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10786" name="l10786"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a9b7505dd53f017936ac3ea14054268">10786</a></span><span class="preprocessor">#define EPI_HB16CFG3_MODE_M     0x00000003  </span><span class="comment">// CS2n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10787" name="l10787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91c3287362c30617d88b48091e38bb07">10787</a></span><span class="preprocessor">#define EPI_HB16CFG3_MODE_ADMUX 0x00000000  </span><span class="comment">// ADMUX - AD[15:0]</span></div>
<div class="line"><a id="l10788" name="l10788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7bb60b4a7996833fb000236e3de31e4c">10788</a></span><span class="preprocessor">#define EPI_HB16CFG3_MODE_AD    0x00000001  </span><span class="comment">// ADNONMUX - D[15:0]</span></div>
<div class="line"><a id="l10789" name="l10789"></a><span class="lineno">10789</span> </div>
<div class="line"><a id="l10790" name="l10790"></a><span class="lineno">10790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10791" name="l10791"></a><span class="lineno">10791</span><span class="comment">//</span></div>
<div class="line"><a id="l10792" name="l10792"></a><span class="lineno">10792</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16CFG4 register.</span></div>
<div class="line"><a id="l10793" name="l10793"></a><span class="lineno">10793</span><span class="comment">//</span></div>
<div class="line"><a id="l10794" name="l10794"></a><span class="lineno">10794</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10795" name="l10795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae28d1f75730a16b83f9480d2c58be156">10795</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRHIGH     0x00200000  </span><span class="comment">// CS3n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10796" name="l10796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6be45f7cff2ad70b65d6ccc38e8573c9">10796</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDHIGH     0x00100000  </span><span class="comment">// CS3n READ Strobe Polarity</span></div>
<div class="line"><a id="l10797" name="l10797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affede1d55bbda46e9780cef70b309a8c">10797</a></span><span class="preprocessor">#define EPI_HB16CFG4_ALEHIGH    0x00080000  </span><span class="comment">// CS3n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10798" name="l10798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca994450e12e751fd511798aef95ded1">10798</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRCRE      0x00040000  </span><span class="comment">// CS3n PSRAM Configuration</span></div>
<div class="line"><a id="l10799" name="l10799"></a><span class="lineno">10799</span>                                            <span class="comment">// Register Write</span></div>
<div class="line"><a id="l10800" name="l10800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6e16dd1e1e666f6094f1a5422f0b494">10800</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDCRE      0x00020000  </span><span class="comment">// CS3n PSRAM Configuration</span></div>
<div class="line"><a id="l10801" name="l10801"></a><span class="lineno">10801</span>                                            <span class="comment">// Register Read</span></div>
<div class="line"><a id="l10802" name="l10802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab381f80383c828cc8db4275de1a270c9">10802</a></span><span class="preprocessor">#define EPI_HB16CFG4_BURST      0x00010000  </span><span class="comment">// CS3n Burst Mode</span></div>
<div class="line"><a id="l10803" name="l10803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98f30437a8c418a97fa8b3f6a5e7fc7d">10803</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRWS_M     0x000000C0  </span><span class="comment">// CS3n Write Wait States</span></div>
<div class="line"><a id="l10804" name="l10804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae76d35243069a13e0bdeaf173e245f8c">10804</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRWS_2     0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10805" name="l10805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a23186b7a451ebe4a77bcb0d565be1f">10805</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRWS_4     0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10806" name="l10806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb1156775044d9d0b60b46bb725926d7">10806</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRWS_6     0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10807" name="l10807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac614cf91eb9c54165bff9a54d4faffe3">10807</a></span><span class="preprocessor">#define EPI_HB16CFG4_WRWS_8     0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10808" name="l10808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a901519212141a4f90016b96a14c65546">10808</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDWS_M     0x00000030  </span><span class="comment">// CS3n Read Wait States</span></div>
<div class="line"><a id="l10809" name="l10809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7aaeaa3ea31c6b069feb8b1cf314edb">10809</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDWS_2     0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10810" name="l10810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0fddb850e7b718635c6ae5b9e35375cb">10810</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDWS_4     0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10811" name="l10811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab558294b39a1331debe84d33cae768f">10811</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDWS_6     0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10812" name="l10812"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a029003515f2a2cd9692b3f52ddafee62">10812</a></span><span class="preprocessor">#define EPI_HB16CFG4_RDWS_8     0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10813" name="l10813"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d9dfc882aada24836f6f9c8d7166fba">10813</a></span><span class="preprocessor">#define EPI_HB16CFG4_MODE_M     0x00000003  </span><span class="comment">// CS3n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10814" name="l10814"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91cd146a3a4d3e4db7f25cf5b45cd952">10814</a></span><span class="preprocessor">#define EPI_HB16CFG4_MODE_ADMUX 0x00000000  </span><span class="comment">// ADMUX - AD[15:0]</span></div>
<div class="line"><a id="l10815" name="l10815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a182c0d05404a4ac79be96c0b7f934a2f">10815</a></span><span class="preprocessor">#define EPI_HB16CFG4_MODE_AD    0x00000001  </span><span class="comment">// ADNONMUX - D[15:0]</span></div>
<div class="line"><a id="l10816" name="l10816"></a><span class="lineno">10816</span> </div>
<div class="line"><a id="l10817" name="l10817"></a><span class="lineno">10817</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10818" name="l10818"></a><span class="lineno">10818</span><span class="comment">//</span></div>
<div class="line"><a id="l10819" name="l10819"></a><span class="lineno">10819</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8CFG4 register.</span></div>
<div class="line"><a id="l10820" name="l10820"></a><span class="lineno">10820</span><span class="comment">//</span></div>
<div class="line"><a id="l10821" name="l10821"></a><span class="lineno">10821</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10822" name="l10822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48cfb297f3b18a05e5adc57f3b14c07f">10822</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRHIGH      0x00200000  </span><span class="comment">// CS3n WRITE Strobe Polarity</span></div>
<div class="line"><a id="l10823" name="l10823"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad92db326b79e629ebddcade3685ecd33">10823</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDHIGH      0x00100000  </span><span class="comment">// CS2n READ Strobe Polarity</span></div>
<div class="line"><a id="l10824" name="l10824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7d13ab38a0325ea90e9a0538df89a60">10824</a></span><span class="preprocessor">#define EPI_HB8CFG4_ALEHIGH     0x00080000  </span><span class="comment">// CS3n ALE Strobe Polarity</span></div>
<div class="line"><a id="l10825" name="l10825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e444b62ee9a72b0cc0f1e92d74f8801">10825</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRWS_M      0x000000C0  </span><span class="comment">// CS3n Write Wait States</span></div>
<div class="line"><a id="l10826" name="l10826"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57d2cae3756682e48151251fa7e4daac">10826</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRWS_2      0x00000000  </span><span class="comment">// Active WRn is 2 EPI clocks</span></div>
<div class="line"><a id="l10827" name="l10827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5264b62800c3150fd910890237900c8">10827</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRWS_4      0x00000040  </span><span class="comment">// Active WRn is 4 EPI clocks</span></div>
<div class="line"><a id="l10828" name="l10828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0e459c0ca7aa254117d71096f06cf09">10828</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRWS_6      0x00000080  </span><span class="comment">// Active WRn is 6 EPI clocks</span></div>
<div class="line"><a id="l10829" name="l10829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b46a8e822069b8351fdd68494628e21">10829</a></span><span class="preprocessor">#define EPI_HB8CFG4_WRWS_8      0x000000C0  </span><span class="comment">// Active WRn is 8 EPI clocks</span></div>
<div class="line"><a id="l10830" name="l10830"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4941befaa0ef9af8b2a9bc9940eb2600">10830</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDWS_M      0x00000030  </span><span class="comment">// CS3n Read Wait States</span></div>
<div class="line"><a id="l10831" name="l10831"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afeefd8e52b0c23e3f70dde83d6dc9d15">10831</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDWS_2      0x00000000  </span><span class="comment">// Active RDn is 2 EPI clocks</span></div>
<div class="line"><a id="l10832" name="l10832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a027cb55629ceba5f543ab1b4412df7">10832</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDWS_4      0x00000010  </span><span class="comment">// Active RDn is 4 EPI clocks</span></div>
<div class="line"><a id="l10833" name="l10833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c9df3450ac8f1315324be8d8e04164a">10833</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDWS_6      0x00000020  </span><span class="comment">// Active RDn is 6 EPI clocks</span></div>
<div class="line"><a id="l10834" name="l10834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98e065198fc224054b1bf2359c8db074">10834</a></span><span class="preprocessor">#define EPI_HB8CFG4_RDWS_8      0x00000030  </span><span class="comment">// Active RDn is 8 EPI clocks</span></div>
<div class="line"><a id="l10835" name="l10835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9ae78cf60d56eaa3f7d9c3f37ced2a9">10835</a></span><span class="preprocessor">#define EPI_HB8CFG4_MODE_M      0x00000003  </span><span class="comment">// CS3n Host Bus Sub-Mode</span></div>
<div class="line"><a id="l10836" name="l10836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a838b1eec1d70c7da2107ce264937eae7">10836</a></span><span class="preprocessor">#define EPI_HB8CFG4_MODE_ADMUX  0x00000000  </span><span class="comment">// ADMUX - AD[7:0]</span></div>
<div class="line"><a id="l10837" name="l10837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fd9a387bd8dd1f32bc231f02035c541">10837</a></span><span class="preprocessor">#define EPI_HB8CFG4_MODE_AD     0x00000001  </span><span class="comment">// ADNONMUX - D[7:0]</span></div>
<div class="line"><a id="l10838" name="l10838"></a><span class="lineno">10838</span> </div>
<div class="line"><a id="l10839" name="l10839"></a><span class="lineno">10839</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10840" name="l10840"></a><span class="lineno">10840</span><span class="comment">//</span></div>
<div class="line"><a id="l10841" name="l10841"></a><span class="lineno">10841</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8TIME register.</span></div>
<div class="line"><a id="l10842" name="l10842"></a><span class="lineno">10842</span><span class="comment">//</span></div>
<div class="line"><a id="l10843" name="l10843"></a><span class="lineno">10843</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10844" name="l10844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade6c0452269bf6bd245ab59c38c7f983">10844</a></span><span class="preprocessor">#define EPI_HB8TIME_IRDYDLY_M   0x03000000  </span><span class="comment">// CS0n Input Ready Delay</span></div>
<div class="line"><a id="l10845" name="l10845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a938785397c2cc78d951121acd79c5b2a">10845</a></span><span class="preprocessor">#define EPI_HB8TIME_CAPWIDTH_M  0x00003000  </span><span class="comment">// CS0n Inter-transfer Capture</span></div>
<div class="line"><a id="l10846" name="l10846"></a><span class="lineno">10846</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10847" name="l10847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc971d19e299c8eb9cdaefc8e79de997">10847</a></span><span class="preprocessor">#define EPI_HB8TIME_WRWSM       0x00000010  </span><span class="comment">// Write Wait State Minus One</span></div>
<div class="line"><a id="l10848" name="l10848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a83d8dd99ee4f8be1e988463a55c2f2">10848</a></span><span class="preprocessor">#define EPI_HB8TIME_RDWSM       0x00000001  </span><span class="comment">// Read Wait State Minus One</span></div>
<div class="line"><a id="l10849" name="l10849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bbbd6e2a576257b5081dc9ade498c14">10849</a></span><span class="preprocessor">#define EPI_HB8TIME_IRDYDLY_S   24</span></div>
<div class="line"><a id="l10850" name="l10850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8575cecb2459c98758e0216b60408677">10850</a></span><span class="preprocessor">#define EPI_HB8TIME_CAPWIDTH_S  12</span></div>
<div class="line"><a id="l10851" name="l10851"></a><span class="lineno">10851</span> </div>
<div class="line"><a id="l10852" name="l10852"></a><span class="lineno">10852</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10853" name="l10853"></a><span class="lineno">10853</span><span class="comment">//</span></div>
<div class="line"><a id="l10854" name="l10854"></a><span class="lineno">10854</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16TIME register.</span></div>
<div class="line"><a id="l10855" name="l10855"></a><span class="lineno">10855</span><span class="comment">//</span></div>
<div class="line"><a id="l10856" name="l10856"></a><span class="lineno">10856</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10857" name="l10857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a648f2e14189e45b65e2b2880bc4a245f">10857</a></span><span class="preprocessor">#define EPI_HB16TIME_IRDYDLY_M  0x03000000  </span><span class="comment">// CS0n Input Ready Delay</span></div>
<div class="line"><a id="l10858" name="l10858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97200db5877a18632cd73a140bca75b0">10858</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_M  0x00070000  </span><span class="comment">// PSRAM Row Size</span></div>
<div class="line"><a id="l10859" name="l10859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba01110ea5529288fc587f54f36dfa24">10859</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_0  0x00000000  </span><span class="comment">// No row size limitation</span></div>
<div class="line"><a id="l10860" name="l10860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a049af261cd874461f51c1d8d474f2049">10860</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_128B                                             \</span></div>
<div class="line"><a id="l10861" name="l10861"></a><span class="lineno">10861</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// 128 B</span></div>
<div class="line"><a id="l10862" name="l10862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa99e540dccba69e6ddb07b8c2ab2fc1f">10862</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_256B                                             \</span></div>
<div class="line"><a id="l10863" name="l10863"></a><span class="lineno">10863</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// 256 B</span></div>
<div class="line"><a id="l10864" name="l10864"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b5f27092ea1ff481ca5832a7111f299">10864</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_512B                                             \</span></div>
<div class="line"><a id="l10865" name="l10865"></a><span class="lineno">10865</span><span class="preprocessor">                                0x00030000  </span><span class="comment">// 512 B</span></div>
<div class="line"><a id="l10866" name="l10866"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3fe65df12d8e99f4d2e6b88419919c4">10866</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_1KB                                              \</span></div>
<div class="line"><a id="l10867" name="l10867"></a><span class="lineno">10867</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// 1024 B</span></div>
<div class="line"><a id="l10868" name="l10868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a126b8ddaead708d1e869a17b3a26e661">10868</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_2KB                                              \</span></div>
<div class="line"><a id="l10869" name="l10869"></a><span class="lineno">10869</span><span class="preprocessor">                                0x00050000  </span><span class="comment">// 2048 B</span></div>
<div class="line"><a id="l10870" name="l10870"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a559383be1269977a6a3a0d8214c45fdf">10870</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_4KB                                              \</span></div>
<div class="line"><a id="l10871" name="l10871"></a><span class="lineno">10871</span><span class="preprocessor">                                0x00060000  </span><span class="comment">// 4096 B</span></div>
<div class="line"><a id="l10872" name="l10872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf0e0045194577787a6c3afb8d220ab5">10872</a></span><span class="preprocessor">#define EPI_HB16TIME_PSRAMSZ_8KB                                              \</span></div>
<div class="line"><a id="l10873" name="l10873"></a><span class="lineno">10873</span><span class="preprocessor">                                0x00070000  </span><span class="comment">// 8192 B</span></div>
<div class="line"><a id="l10874" name="l10874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9f8f0af91361f3034778068c5615c4f">10874</a></span><span class="preprocessor">#define EPI_HB16TIME_CAPWIDTH_M 0x00003000  </span><span class="comment">// CS0n Inter-transfer Capture</span></div>
<div class="line"><a id="l10875" name="l10875"></a><span class="lineno">10875</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10876" name="l10876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cbfbb5c361f18bc7d6724fc3bb5e7b1">10876</a></span><span class="preprocessor">#define EPI_HB16TIME_WRWSM      0x00000010  </span><span class="comment">// Write Wait State Minus One</span></div>
<div class="line"><a id="l10877" name="l10877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada926b15e2bb17e47e539642645922b0">10877</a></span><span class="preprocessor">#define EPI_HB16TIME_RDWSM      0x00000001  </span><span class="comment">// Read Wait State Minus One</span></div>
<div class="line"><a id="l10878" name="l10878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b6cadfc8e473e90515bf232c32b11e1">10878</a></span><span class="preprocessor">#define EPI_HB16TIME_IRDYDLY_S  24</span></div>
<div class="line"><a id="l10879" name="l10879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac70486f5342645d0951e9b4753b2b07f">10879</a></span><span class="preprocessor">#define EPI_HB16TIME_CAPWIDTH_S 12</span></div>
<div class="line"><a id="l10880" name="l10880"></a><span class="lineno">10880</span> </div>
<div class="line"><a id="l10881" name="l10881"></a><span class="lineno">10881</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10882" name="l10882"></a><span class="lineno">10882</span><span class="comment">//</span></div>
<div class="line"><a id="l10883" name="l10883"></a><span class="lineno">10883</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8TIME2 register.</span></div>
<div class="line"><a id="l10884" name="l10884"></a><span class="lineno">10884</span><span class="comment">//</span></div>
<div class="line"><a id="l10885" name="l10885"></a><span class="lineno">10885</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10886" name="l10886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a710a4cd2843a33546b355af7a2bfb7e8">10886</a></span><span class="preprocessor">#define EPI_HB8TIME2_IRDYDLY_M  0x03000000  </span><span class="comment">// CS1n Input Ready Delay</span></div>
<div class="line"><a id="l10887" name="l10887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47ec0ede638cb83df96a910837a4dd05">10887</a></span><span class="preprocessor">#define EPI_HB8TIME2_CAPWIDTH_M 0x00003000  </span><span class="comment">// CS1n Inter-transfer Capture</span></div>
<div class="line"><a id="l10888" name="l10888"></a><span class="lineno">10888</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10889" name="l10889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6dd52073629d66314ebd52d3c8f82599">10889</a></span><span class="preprocessor">#define EPI_HB8TIME2_WRWSM      0x00000010  </span><span class="comment">// CS1n Write Wait State Minus One</span></div>
<div class="line"><a id="l10890" name="l10890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17bf6f7db030f0af9e92e3e4e9d10d72">10890</a></span><span class="preprocessor">#define EPI_HB8TIME2_RDWSM      0x00000001  </span><span class="comment">// CS1n Read Wait State Minus One</span></div>
<div class="line"><a id="l10891" name="l10891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa94e19795cb5dd1e53f2277bc341b5bc">10891</a></span><span class="preprocessor">#define EPI_HB8TIME2_IRDYDLY_S  24</span></div>
<div class="line"><a id="l10892" name="l10892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa31a74947d90404b35e3e2128335c64">10892</a></span><span class="preprocessor">#define EPI_HB8TIME2_CAPWIDTH_S 12</span></div>
<div class="line"><a id="l10893" name="l10893"></a><span class="lineno">10893</span> </div>
<div class="line"><a id="l10894" name="l10894"></a><span class="lineno">10894</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10895" name="l10895"></a><span class="lineno">10895</span><span class="comment">//</span></div>
<div class="line"><a id="l10896" name="l10896"></a><span class="lineno">10896</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16TIME2</span></div>
<div class="line"><a id="l10897" name="l10897"></a><span class="lineno">10897</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10898" name="l10898"></a><span class="lineno">10898</span><span class="comment">//</span></div>
<div class="line"><a id="l10899" name="l10899"></a><span class="lineno">10899</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10900" name="l10900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2fb2eb69eae5c4452c23d3d47ec1256">10900</a></span><span class="preprocessor">#define EPI_HB16TIME2_IRDYDLY_M 0x03000000  </span><span class="comment">// CS1n Input Ready Delay</span></div>
<div class="line"><a id="l10901" name="l10901"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b04d7679fe6436c05b6d1593efc6212">10901</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_M 0x00070000  </span><span class="comment">// PSRAM Row Size</span></div>
<div class="line"><a id="l10902" name="l10902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3599bfc0e4cd17bfb51ad58e874bec46">10902</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_0 0x00000000  </span><span class="comment">// No row size limitation</span></div>
<div class="line"><a id="l10903" name="l10903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ffff72fd24f897aa7992a7dd10a2214">10903</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_128B                                            \</span></div>
<div class="line"><a id="l10904" name="l10904"></a><span class="lineno">10904</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// 128 B</span></div>
<div class="line"><a id="l10905" name="l10905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1092a084892a6886ab2af3b41241c1aa">10905</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_256B                                            \</span></div>
<div class="line"><a id="l10906" name="l10906"></a><span class="lineno">10906</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// 256 B</span></div>
<div class="line"><a id="l10907" name="l10907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a756b5c7fcce289efb3193c353e56fb2c">10907</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_512B                                            \</span></div>
<div class="line"><a id="l10908" name="l10908"></a><span class="lineno">10908</span><span class="preprocessor">                                0x00030000  </span><span class="comment">// 512 B</span></div>
<div class="line"><a id="l10909" name="l10909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bd2166e5d55bb81443d790bbd616b26">10909</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_1KB                                             \</span></div>
<div class="line"><a id="l10910" name="l10910"></a><span class="lineno">10910</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// 1024 B</span></div>
<div class="line"><a id="l10911" name="l10911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5ebbc4df138d6f78ae31072cfe483fc">10911</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_2KB                                             \</span></div>
<div class="line"><a id="l10912" name="l10912"></a><span class="lineno">10912</span><span class="preprocessor">                                0x00050000  </span><span class="comment">// 2048 B</span></div>
<div class="line"><a id="l10913" name="l10913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77b6ef9f12bf915f1ba4adde004e613a">10913</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_4KB                                             \</span></div>
<div class="line"><a id="l10914" name="l10914"></a><span class="lineno">10914</span><span class="preprocessor">                                0x00060000  </span><span class="comment">// 4096 B</span></div>
<div class="line"><a id="l10915" name="l10915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9c56132c5309b86dd24b03b1519237a">10915</a></span><span class="preprocessor">#define EPI_HB16TIME2_PSRAMSZ_8KB                                             \</span></div>
<div class="line"><a id="l10916" name="l10916"></a><span class="lineno">10916</span><span class="preprocessor">                                0x00070000  </span><span class="comment">// 8192 B</span></div>
<div class="line"><a id="l10917" name="l10917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacd3438b279f1ec853457ba1327bf4d6">10917</a></span><span class="preprocessor">#define EPI_HB16TIME2_CAPWIDTH_M                                              \</span></div>
<div class="line"><a id="l10918" name="l10918"></a><span class="lineno">10918</span><span class="preprocessor">                                0x00003000  </span><span class="comment">// CS1n Inter-transfer Capture</span></div>
<div class="line"><a id="l10919" name="l10919"></a><span class="lineno">10919</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10920" name="l10920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af50ec538ddaa20dd90842a877922b0f0">10920</a></span><span class="preprocessor">#define EPI_HB16TIME2_WRWSM     0x00000010  </span><span class="comment">// CS1n Write Wait State Minus One</span></div>
<div class="line"><a id="l10921" name="l10921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa84d33642267cacf02a38cc1861728d8">10921</a></span><span class="preprocessor">#define EPI_HB16TIME2_RDWSM     0x00000001  </span><span class="comment">// CS1n Read Wait State Minus One</span></div>
<div class="line"><a id="l10922" name="l10922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a10790a5ed529fbab76bc1df1a2aa3d">10922</a></span><span class="preprocessor">#define EPI_HB16TIME2_IRDYDLY_S 24</span></div>
<div class="line"><a id="l10923" name="l10923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a817e82f1fd932835eeb1ae6782f67c12">10923</a></span><span class="preprocessor">#define EPI_HB16TIME2_CAPWIDTH_S                                              \</span></div>
<div class="line"><a id="l10924" name="l10924"></a><span class="lineno">10924</span><span class="preprocessor">                                12</span></div>
<div class="line"><a id="l10925" name="l10925"></a><span class="lineno">10925</span> </div>
<div class="line"><a id="l10926" name="l10926"></a><span class="lineno">10926</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10927" name="l10927"></a><span class="lineno">10927</span><span class="comment">//</span></div>
<div class="line"><a id="l10928" name="l10928"></a><span class="lineno">10928</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16TIME3</span></div>
<div class="line"><a id="l10929" name="l10929"></a><span class="lineno">10929</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10930" name="l10930"></a><span class="lineno">10930</span><span class="comment">//</span></div>
<div class="line"><a id="l10931" name="l10931"></a><span class="lineno">10931</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10932" name="l10932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4821f85f04c1e21ee8bda398549dfa0e">10932</a></span><span class="preprocessor">#define EPI_HB16TIME3_IRDYDLY_M 0x03000000  </span><span class="comment">// CS2n Input Ready Delay</span></div>
<div class="line"><a id="l10933" name="l10933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6ba7a5ef206d5790a43002768c3fd81">10933</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_M 0x00070000  </span><span class="comment">// PSRAM Row Size</span></div>
<div class="line"><a id="l10934" name="l10934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a65f3ee469d2329d64043f39338b2e1">10934</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_0 0x00000000  </span><span class="comment">// No row size limitation</span></div>
<div class="line"><a id="l10935" name="l10935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32cf02a96e52cab1ca8b3a5cbd2e6b03">10935</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_128B                                            \</span></div>
<div class="line"><a id="l10936" name="l10936"></a><span class="lineno">10936</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// 128 B</span></div>
<div class="line"><a id="l10937" name="l10937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1832af12929c143665470ee20c8d6a1">10937</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_256B                                            \</span></div>
<div class="line"><a id="l10938" name="l10938"></a><span class="lineno">10938</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// 256 B</span></div>
<div class="line"><a id="l10939" name="l10939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c75ac4b45dd11a02b07743c624015a0">10939</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_512B                                            \</span></div>
<div class="line"><a id="l10940" name="l10940"></a><span class="lineno">10940</span><span class="preprocessor">                                0x00030000  </span><span class="comment">// 512 B</span></div>
<div class="line"><a id="l10941" name="l10941"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ffa436f55be5370bd1212569e4df3ab">10941</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_1KB                                             \</span></div>
<div class="line"><a id="l10942" name="l10942"></a><span class="lineno">10942</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// 1024 B</span></div>
<div class="line"><a id="l10943" name="l10943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07fbb20391ca19ac9fc70bbaf766c7b1">10943</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_2KB                                             \</span></div>
<div class="line"><a id="l10944" name="l10944"></a><span class="lineno">10944</span><span class="preprocessor">                                0x00050000  </span><span class="comment">// 2048 B</span></div>
<div class="line"><a id="l10945" name="l10945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71831a30274d03ab05e7858118564fd1">10945</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_4KB                                             \</span></div>
<div class="line"><a id="l10946" name="l10946"></a><span class="lineno">10946</span><span class="preprocessor">                                0x00060000  </span><span class="comment">// 4096 B</span></div>
<div class="line"><a id="l10947" name="l10947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9f78528b79674ad518199b60188012b">10947</a></span><span class="preprocessor">#define EPI_HB16TIME3_PSRAMSZ_8KB                                             \</span></div>
<div class="line"><a id="l10948" name="l10948"></a><span class="lineno">10948</span><span class="preprocessor">                                0x00070000  </span><span class="comment">// 8192 B</span></div>
<div class="line"><a id="l10949" name="l10949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a339075ec3ff6f8ae1424bffa5caa3eb6">10949</a></span><span class="preprocessor">#define EPI_HB16TIME3_CAPWIDTH_M                                              \</span></div>
<div class="line"><a id="l10950" name="l10950"></a><span class="lineno">10950</span><span class="preprocessor">                                0x00003000  </span><span class="comment">// CS2n Inter-transfer Capture</span></div>
<div class="line"><a id="l10951" name="l10951"></a><span class="lineno">10951</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10952" name="l10952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bcfafd9559de5034e92bb9763173e9f">10952</a></span><span class="preprocessor">#define EPI_HB16TIME3_WRWSM     0x00000010  </span><span class="comment">// CS2n Write Wait State Minus One</span></div>
<div class="line"><a id="l10953" name="l10953"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6dcbac6a0f989b1c27c0aadeb18173a7">10953</a></span><span class="preprocessor">#define EPI_HB16TIME3_RDWSM     0x00000001  </span><span class="comment">// CS2n Read Wait State Minus One</span></div>
<div class="line"><a id="l10954" name="l10954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0ec7c1296954fc34a9af46fff2800a6">10954</a></span><span class="preprocessor">#define EPI_HB16TIME3_IRDYDLY_S 24</span></div>
<div class="line"><a id="l10955" name="l10955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdcf81236d29b7ff781be3b7dd4ed3bd">10955</a></span><span class="preprocessor">#define EPI_HB16TIME3_CAPWIDTH_S                                              \</span></div>
<div class="line"><a id="l10956" name="l10956"></a><span class="lineno">10956</span><span class="preprocessor">                                12</span></div>
<div class="line"><a id="l10957" name="l10957"></a><span class="lineno">10957</span> </div>
<div class="line"><a id="l10958" name="l10958"></a><span class="lineno">10958</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10959" name="l10959"></a><span class="lineno">10959</span><span class="comment">//</span></div>
<div class="line"><a id="l10960" name="l10960"></a><span class="lineno">10960</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8TIME3 register.</span></div>
<div class="line"><a id="l10961" name="l10961"></a><span class="lineno">10961</span><span class="comment">//</span></div>
<div class="line"><a id="l10962" name="l10962"></a><span class="lineno">10962</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10963" name="l10963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a014679b1200fd372498f5a0ea9e001e8">10963</a></span><span class="preprocessor">#define EPI_HB8TIME3_IRDYDLY_M  0x03000000  </span><span class="comment">// CS2n Input Ready Delay</span></div>
<div class="line"><a id="l10964" name="l10964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b994a960742c184e7153b117187319b">10964</a></span><span class="preprocessor">#define EPI_HB8TIME3_CAPWIDTH_M 0x00003000  </span><span class="comment">// CS2n Inter-transfer Capture</span></div>
<div class="line"><a id="l10965" name="l10965"></a><span class="lineno">10965</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10966" name="l10966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ca77a4b68f8a5adb452b264a2f9f168">10966</a></span><span class="preprocessor">#define EPI_HB8TIME3_WRWSM      0x00000010  </span><span class="comment">// CS2n Write Wait State Minus One</span></div>
<div class="line"><a id="l10967" name="l10967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af71f11ed55450ebe1140c83b0219e95a">10967</a></span><span class="preprocessor">#define EPI_HB8TIME3_RDWSM      0x00000001  </span><span class="comment">// CS2n Read Wait State Minus One</span></div>
<div class="line"><a id="l10968" name="l10968"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7993a5cd8292a2a0a9cc5b9ae1fa7e98">10968</a></span><span class="preprocessor">#define EPI_HB8TIME3_IRDYDLY_S  24</span></div>
<div class="line"><a id="l10969" name="l10969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0da536dd46523695b30a93a8db4e5a78">10969</a></span><span class="preprocessor">#define EPI_HB8TIME3_CAPWIDTH_S 12</span></div>
<div class="line"><a id="l10970" name="l10970"></a><span class="lineno">10970</span> </div>
<div class="line"><a id="l10971" name="l10971"></a><span class="lineno">10971</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10972" name="l10972"></a><span class="lineno">10972</span><span class="comment">//</span></div>
<div class="line"><a id="l10973" name="l10973"></a><span class="lineno">10973</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB8TIME4 register.</span></div>
<div class="line"><a id="l10974" name="l10974"></a><span class="lineno">10974</span><span class="comment">//</span></div>
<div class="line"><a id="l10975" name="l10975"></a><span class="lineno">10975</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10976" name="l10976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d0066aacecca095af4e9a5eadc62d96">10976</a></span><span class="preprocessor">#define EPI_HB8TIME4_IRDYDLY_M  0x03000000  </span><span class="comment">// CS3n Input Ready Delay</span></div>
<div class="line"><a id="l10977" name="l10977"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ab0bd0d1d8f3626cbe043f83129c5dc">10977</a></span><span class="preprocessor">#define EPI_HB8TIME4_CAPWIDTH_M 0x00003000  </span><span class="comment">// CS3n Inter-transfer Capture</span></div>
<div class="line"><a id="l10978" name="l10978"></a><span class="lineno">10978</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l10979" name="l10979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74cda1107d62884cdea07c0a264cf6cd">10979</a></span><span class="preprocessor">#define EPI_HB8TIME4_WRWSM      0x00000010  </span><span class="comment">// CS3n Write Wait State Minus One</span></div>
<div class="line"><a id="l10980" name="l10980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae08d2115b45c5c2ae2d4c28299b296cc">10980</a></span><span class="preprocessor">#define EPI_HB8TIME4_RDWSM      0x00000001  </span><span class="comment">// CS3n Read Wait State Minus One</span></div>
<div class="line"><a id="l10981" name="l10981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a509ffd47acaf83d1d0bed0d9261f85">10981</a></span><span class="preprocessor">#define EPI_HB8TIME4_IRDYDLY_S  24</span></div>
<div class="line"><a id="l10982" name="l10982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3f10fdca847da1d80af72ab0fc22c80">10982</a></span><span class="preprocessor">#define EPI_HB8TIME4_CAPWIDTH_S 12</span></div>
<div class="line"><a id="l10983" name="l10983"></a><span class="lineno">10983</span> </div>
<div class="line"><a id="l10984" name="l10984"></a><span class="lineno">10984</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10985" name="l10985"></a><span class="lineno">10985</span><span class="comment">//</span></div>
<div class="line"><a id="l10986" name="l10986"></a><span class="lineno">10986</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HB16TIME4</span></div>
<div class="line"><a id="l10987" name="l10987"></a><span class="lineno">10987</span><span class="comment">// register.</span></div>
<div class="line"><a id="l10988" name="l10988"></a><span class="lineno">10988</span><span class="comment">//</span></div>
<div class="line"><a id="l10989" name="l10989"></a><span class="lineno">10989</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l10990" name="l10990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63e70ba3de38305db8d60555af796ade">10990</a></span><span class="preprocessor">#define EPI_HB16TIME4_IRDYDLY_M 0x03000000  </span><span class="comment">// CS3n Input Ready Delay</span></div>
<div class="line"><a id="l10991" name="l10991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6372e18f3a6228ceca09dcec6dd23c9b">10991</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_M 0x00070000  </span><span class="comment">// PSRAM Row Size</span></div>
<div class="line"><a id="l10992" name="l10992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4c0ec34b50229d5929af1539fcbc184">10992</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_0 0x00000000  </span><span class="comment">// No row size limitation</span></div>
<div class="line"><a id="l10993" name="l10993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a411216aa57ea7918bcdb12c109fcee">10993</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_128B                                            \</span></div>
<div class="line"><a id="l10994" name="l10994"></a><span class="lineno">10994</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// 128 B</span></div>
<div class="line"><a id="l10995" name="l10995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd49cbd7d31bd5019181d565ad58acfc">10995</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_256B                                            \</span></div>
<div class="line"><a id="l10996" name="l10996"></a><span class="lineno">10996</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// 256 B</span></div>
<div class="line"><a id="l10997" name="l10997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ccf307cd0ac532cf711d1c0d6dd5fed">10997</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_512B                                            \</span></div>
<div class="line"><a id="l10998" name="l10998"></a><span class="lineno">10998</span><span class="preprocessor">                                0x00030000  </span><span class="comment">// 512 B</span></div>
<div class="line"><a id="l10999" name="l10999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adda1fb9e9bbfc3a63e12a99c330b7797">10999</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_1KB                                             \</span></div>
<div class="line"><a id="l11000" name="l11000"></a><span class="lineno">11000</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// 1024 B</span></div>
<div class="line"><a id="l11001" name="l11001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc72f1ada46ce5e440fe69dfa2671770">11001</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_2KB                                             \</span></div>
<div class="line"><a id="l11002" name="l11002"></a><span class="lineno">11002</span><span class="preprocessor">                                0x00050000  </span><span class="comment">// 2048 B</span></div>
<div class="line"><a id="l11003" name="l11003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a900d890c87079c63f9444852028cea5b">11003</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_4KB                                             \</span></div>
<div class="line"><a id="l11004" name="l11004"></a><span class="lineno">11004</span><span class="preprocessor">                                0x00060000  </span><span class="comment">// 4096 B</span></div>
<div class="line"><a id="l11005" name="l11005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53bdcd02b08aace92dddf65d779376fa">11005</a></span><span class="preprocessor">#define EPI_HB16TIME4_PSRAMSZ_8KB                                             \</span></div>
<div class="line"><a id="l11006" name="l11006"></a><span class="lineno">11006</span><span class="preprocessor">                                0x00070000  </span><span class="comment">// 8192 B</span></div>
<div class="line"><a id="l11007" name="l11007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4164fcfc34bc837dcbefc0c7b7058252">11007</a></span><span class="preprocessor">#define EPI_HB16TIME4_CAPWIDTH_M                                              \</span></div>
<div class="line"><a id="l11008" name="l11008"></a><span class="lineno">11008</span><span class="preprocessor">                                0x00003000  </span><span class="comment">// CS3n Inter-transfer Capture</span></div>
<div class="line"><a id="l11009" name="l11009"></a><span class="lineno">11009</span>                                            <span class="comment">// Width</span></div>
<div class="line"><a id="l11010" name="l11010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7259c403a9082cd3737e2ac7ba6aad7f">11010</a></span><span class="preprocessor">#define EPI_HB16TIME4_WRWSM     0x00000010  </span><span class="comment">// CS3n Write Wait State Minus One</span></div>
<div class="line"><a id="l11011" name="l11011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29b806d0c042557553c86a71f70810ba">11011</a></span><span class="preprocessor">#define EPI_HB16TIME4_RDWSM     0x00000001  </span><span class="comment">// CS3n Read Wait State Minus One</span></div>
<div class="line"><a id="l11012" name="l11012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6dad4b54070ea88bfbc8cb3cc054c68f">11012</a></span><span class="preprocessor">#define EPI_HB16TIME4_IRDYDLY_S 24</span></div>
<div class="line"><a id="l11013" name="l11013"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada5fa5e0e762e7fb5406aa37b88078d5">11013</a></span><span class="preprocessor">#define EPI_HB16TIME4_CAPWIDTH_S                                              \</span></div>
<div class="line"><a id="l11014" name="l11014"></a><span class="lineno">11014</span><span class="preprocessor">                                12</span></div>
<div class="line"><a id="l11015" name="l11015"></a><span class="lineno">11015</span> </div>
<div class="line"><a id="l11016" name="l11016"></a><span class="lineno">11016</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11017" name="l11017"></a><span class="lineno">11017</span><span class="comment">//</span></div>
<div class="line"><a id="l11018" name="l11018"></a><span class="lineno">11018</span><span class="comment">// The following are defines for the bit fields in the EPI_O_HBPSRAM register.</span></div>
<div class="line"><a id="l11019" name="l11019"></a><span class="lineno">11019</span><span class="comment">//</span></div>
<div class="line"><a id="l11020" name="l11020"></a><span class="lineno">11020</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11021" name="l11021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ef2b8a9d6c8c06003cbf2d2262260d2">11021</a></span><span class="preprocessor">#define EPI_HBPSRAM_CR_M        0x001FFFFF  </span><span class="comment">// PSRAM Config Register</span></div>
<div class="line"><a id="l11022" name="l11022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a893ec808e7c7cb43d3a9006b91dda3c1">11022</a></span><span class="preprocessor">#define EPI_HBPSRAM_CR_S        0</span></div>
<div class="line"><a id="l11023" name="l11023"></a><span class="lineno">11023</span> </div>
<div class="line"><a id="l11024" name="l11024"></a><span class="lineno">11024</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11025" name="l11025"></a><span class="lineno">11025</span><span class="comment">//</span></div>
<div class="line"><a id="l11026" name="l11026"></a><span class="lineno">11026</span><span class="comment">// The following are defines for the bit fields in the SYSEXC_RIS register.</span></div>
<div class="line"><a id="l11027" name="l11027"></a><span class="lineno">11027</span><span class="comment">//</span></div>
<div class="line"><a id="l11028" name="l11028"></a><span class="lineno">11028</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11029" name="l11029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e7031b8b354e1e4782f059dccadc201">11029</a></span><span class="preprocessor">#define SYSEXC_RIS_FPIXCRIS     0x00000020  </span><span class="comment">// Floating-Point Inexact Exception</span></div>
<div class="line"><a id="l11030" name="l11030"></a><span class="lineno">11030</span>                                            <span class="comment">// Raw Interrupt Status</span></div>
<div class="line"><a id="l11031" name="l11031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8aa789585949e068827eae1ac0a23327">11031</a></span><span class="preprocessor">#define SYSEXC_RIS_FPOFCRIS     0x00000010  </span><span class="comment">// Floating-Point Overflow</span></div>
<div class="line"><a id="l11032" name="l11032"></a><span class="lineno">11032</span>                                            <span class="comment">// Exception Raw Interrupt Status</span></div>
<div class="line"><a id="l11033" name="l11033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41a64aab7d733d1923aa65ad59d147de">11033</a></span><span class="preprocessor">#define SYSEXC_RIS_FPUFCRIS     0x00000008  </span><span class="comment">// Floating-Point Underflow</span></div>
<div class="line"><a id="l11034" name="l11034"></a><span class="lineno">11034</span>                                            <span class="comment">// Exception Raw Interrupt Status</span></div>
<div class="line"><a id="l11035" name="l11035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac57844aa400e06792bed3a2ff7909eee">11035</a></span><span class="preprocessor">#define SYSEXC_RIS_FPIOCRIS     0x00000004  </span><span class="comment">// Floating-Point Invalid Operation</span></div>
<div class="line"><a id="l11036" name="l11036"></a><span class="lineno">11036</span>                                            <span class="comment">// Raw Interrupt Status</span></div>
<div class="line"><a id="l11037" name="l11037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49cf3081df85f795c24ed3027c30186a">11037</a></span><span class="preprocessor">#define SYSEXC_RIS_FPDZCRIS     0x00000002  </span><span class="comment">// Floating-Point Divide By 0</span></div>
<div class="line"><a id="l11038" name="l11038"></a><span class="lineno">11038</span>                                            <span class="comment">// Exception Raw Interrupt Status</span></div>
<div class="line"><a id="l11039" name="l11039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54ea3aecea30b374fc424be595f24af4">11039</a></span><span class="preprocessor">#define SYSEXC_RIS_FPIDCRIS     0x00000001  </span><span class="comment">// Floating-Point Input Denormal</span></div>
<div class="line"><a id="l11040" name="l11040"></a><span class="lineno">11040</span>                                            <span class="comment">// Exception Raw Interrupt Status</span></div>
<div class="line"><a id="l11041" name="l11041"></a><span class="lineno">11041</span> </div>
<div class="line"><a id="l11042" name="l11042"></a><span class="lineno">11042</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11043" name="l11043"></a><span class="lineno">11043</span><span class="comment">//</span></div>
<div class="line"><a id="l11044" name="l11044"></a><span class="lineno">11044</span><span class="comment">// The following are defines for the bit fields in the SYSEXC_IM register.</span></div>
<div class="line"><a id="l11045" name="l11045"></a><span class="lineno">11045</span><span class="comment">//</span></div>
<div class="line"><a id="l11046" name="l11046"></a><span class="lineno">11046</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11047" name="l11047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a877587718c81e400b70fd133643eb2">11047</a></span><span class="preprocessor">#define SYSEXC_IM_FPIXCIM       0x00000020  </span><span class="comment">// Floating-Point Inexact Exception</span></div>
<div class="line"><a id="l11048" name="l11048"></a><span class="lineno">11048</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l11049" name="l11049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e6bc29bed7e07d25ad580b8342b7999">11049</a></span><span class="preprocessor">#define SYSEXC_IM_FPOFCIM       0x00000010  </span><span class="comment">// Floating-Point Overflow</span></div>
<div class="line"><a id="l11050" name="l11050"></a><span class="lineno">11050</span>                                            <span class="comment">// Exception Interrupt Mask</span></div>
<div class="line"><a id="l11051" name="l11051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91f6cf527824cef4e5cf96b1362aa640">11051</a></span><span class="preprocessor">#define SYSEXC_IM_FPUFCIM       0x00000008  </span><span class="comment">// Floating-Point Underflow</span></div>
<div class="line"><a id="l11052" name="l11052"></a><span class="lineno">11052</span>                                            <span class="comment">// Exception Interrupt Mask</span></div>
<div class="line"><a id="l11053" name="l11053"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff3553480dda70f183e4695d1127f5d3">11053</a></span><span class="preprocessor">#define SYSEXC_IM_FPIOCIM       0x00000004  </span><span class="comment">// Floating-Point Invalid Operation</span></div>
<div class="line"><a id="l11054" name="l11054"></a><span class="lineno">11054</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l11055" name="l11055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ea1b2d644706e91f81a575466468e96">11055</a></span><span class="preprocessor">#define SYSEXC_IM_FPDZCIM       0x00000002  </span><span class="comment">// Floating-Point Divide By 0</span></div>
<div class="line"><a id="l11056" name="l11056"></a><span class="lineno">11056</span>                                            <span class="comment">// Exception Interrupt Mask</span></div>
<div class="line"><a id="l11057" name="l11057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0b25d3d0c8b1970621d0a9b57cfe959">11057</a></span><span class="preprocessor">#define SYSEXC_IM_FPIDCIM       0x00000001  </span><span class="comment">// Floating-Point Input Denormal</span></div>
<div class="line"><a id="l11058" name="l11058"></a><span class="lineno">11058</span>                                            <span class="comment">// Exception Interrupt Mask</span></div>
<div class="line"><a id="l11059" name="l11059"></a><span class="lineno">11059</span> </div>
<div class="line"><a id="l11060" name="l11060"></a><span class="lineno">11060</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11061" name="l11061"></a><span class="lineno">11061</span><span class="comment">//</span></div>
<div class="line"><a id="l11062" name="l11062"></a><span class="lineno">11062</span><span class="comment">// The following are defines for the bit fields in the SYSEXC_MIS register.</span></div>
<div class="line"><a id="l11063" name="l11063"></a><span class="lineno">11063</span><span class="comment">//</span></div>
<div class="line"><a id="l11064" name="l11064"></a><span class="lineno">11064</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11065" name="l11065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37e96a74bf7ebedecf06e5ab21b56fa5">11065</a></span><span class="preprocessor">#define SYSEXC_MIS_FPIXCMIS     0x00000020  </span><span class="comment">// Floating-Point Inexact Exception</span></div>
<div class="line"><a id="l11066" name="l11066"></a><span class="lineno">11066</span>                                            <span class="comment">// Masked Interrupt Status</span></div>
<div class="line"><a id="l11067" name="l11067"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4a0367cfc4ee7593f005cd486a52ef8">11067</a></span><span class="preprocessor">#define SYSEXC_MIS_FPOFCMIS     0x00000010  </span><span class="comment">// Floating-Point Overflow</span></div>
<div class="line"><a id="l11068" name="l11068"></a><span class="lineno">11068</span>                                            <span class="comment">// Exception Masked Interrupt</span></div>
<div class="line"><a id="l11069" name="l11069"></a><span class="lineno">11069</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11070" name="l11070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3d35ad744a12d396b62922e25a7f6ca">11070</a></span><span class="preprocessor">#define SYSEXC_MIS_FPUFCMIS     0x00000008  </span><span class="comment">// Floating-Point Underflow</span></div>
<div class="line"><a id="l11071" name="l11071"></a><span class="lineno">11071</span>                                            <span class="comment">// Exception Masked Interrupt</span></div>
<div class="line"><a id="l11072" name="l11072"></a><span class="lineno">11072</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11073" name="l11073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af33a4b12f21485ab79238a296d93e856">11073</a></span><span class="preprocessor">#define SYSEXC_MIS_FPIOCMIS     0x00000004  </span><span class="comment">// Floating-Point Invalid Operation</span></div>
<div class="line"><a id="l11074" name="l11074"></a><span class="lineno">11074</span>                                            <span class="comment">// Masked Interrupt Status</span></div>
<div class="line"><a id="l11075" name="l11075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f2d1b3bd06ef6e2b38404180884f44b">11075</a></span><span class="preprocessor">#define SYSEXC_MIS_FPDZCMIS     0x00000002  </span><span class="comment">// Floating-Point Divide By 0</span></div>
<div class="line"><a id="l11076" name="l11076"></a><span class="lineno">11076</span>                                            <span class="comment">// Exception Masked Interrupt</span></div>
<div class="line"><a id="l11077" name="l11077"></a><span class="lineno">11077</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11078" name="l11078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6154e133b2cefd7044fdd36acea484ce">11078</a></span><span class="preprocessor">#define SYSEXC_MIS_FPIDCMIS     0x00000001  </span><span class="comment">// Floating-Point Input Denormal</span></div>
<div class="line"><a id="l11079" name="l11079"></a><span class="lineno">11079</span>                                            <span class="comment">// Exception Masked Interrupt</span></div>
<div class="line"><a id="l11080" name="l11080"></a><span class="lineno">11080</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11081" name="l11081"></a><span class="lineno">11081</span> </div>
<div class="line"><a id="l11082" name="l11082"></a><span class="lineno">11082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11083" name="l11083"></a><span class="lineno">11083</span><span class="comment">//</span></div>
<div class="line"><a id="l11084" name="l11084"></a><span class="lineno">11084</span><span class="comment">// The following are defines for the bit fields in the SYSEXC_IC register.</span></div>
<div class="line"><a id="l11085" name="l11085"></a><span class="lineno">11085</span><span class="comment">//</span></div>
<div class="line"><a id="l11086" name="l11086"></a><span class="lineno">11086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11087" name="l11087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae06455b7a7645cc66b3707ae7312f6fc">11087</a></span><span class="preprocessor">#define SYSEXC_IC_FPIXCIC       0x00000020  </span><span class="comment">// Floating-Point Inexact Exception</span></div>
<div class="line"><a id="l11088" name="l11088"></a><span class="lineno">11088</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l11089" name="l11089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac68dcc51ad24a03e9a77357da5bfd9bf">11089</a></span><span class="preprocessor">#define SYSEXC_IC_FPOFCIC       0x00000010  </span><span class="comment">// Floating-Point Overflow</span></div>
<div class="line"><a id="l11090" name="l11090"></a><span class="lineno">11090</span>                                            <span class="comment">// Exception Interrupt Clear</span></div>
<div class="line"><a id="l11091" name="l11091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add44cc9bee7dd9edabfa1e24e107ea6f">11091</a></span><span class="preprocessor">#define SYSEXC_IC_FPUFCIC       0x00000008  </span><span class="comment">// Floating-Point Underflow</span></div>
<div class="line"><a id="l11092" name="l11092"></a><span class="lineno">11092</span>                                            <span class="comment">// Exception Interrupt Clear</span></div>
<div class="line"><a id="l11093" name="l11093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71e9bc38257f174161a66478bcef4aca">11093</a></span><span class="preprocessor">#define SYSEXC_IC_FPIOCIC       0x00000004  </span><span class="comment">// Floating-Point Invalid Operation</span></div>
<div class="line"><a id="l11094" name="l11094"></a><span class="lineno">11094</span>                                            <span class="comment">// Interrupt Clear</span></div>
<div class="line"><a id="l11095" name="l11095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2972c605014aaed02643aa5ebdce9e9">11095</a></span><span class="preprocessor">#define SYSEXC_IC_FPDZCIC       0x00000002  </span><span class="comment">// Floating-Point Divide By 0</span></div>
<div class="line"><a id="l11096" name="l11096"></a><span class="lineno">11096</span>                                            <span class="comment">// Exception Interrupt Clear</span></div>
<div class="line"><a id="l11097" name="l11097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8d3faafdd89608946889a8daae6c54b">11097</a></span><span class="preprocessor">#define SYSEXC_IC_FPIDCIC       0x00000001  </span><span class="comment">// Floating-Point Input Denormal</span></div>
<div class="line"><a id="l11098" name="l11098"></a><span class="lineno">11098</span>                                            <span class="comment">// Exception Interrupt Clear</span></div>
<div class="line"><a id="l11099" name="l11099"></a><span class="lineno">11099</span> </div>
<div class="line"><a id="l11100" name="l11100"></a><span class="lineno">11100</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11101" name="l11101"></a><span class="lineno">11101</span><span class="comment">//</span></div>
<div class="line"><a id="l11102" name="l11102"></a><span class="lineno">11102</span><span class="comment">// The following are defines for the bit fields in the HIB_RTCC register.</span></div>
<div class="line"><a id="l11103" name="l11103"></a><span class="lineno">11103</span><span class="comment">//</span></div>
<div class="line"><a id="l11104" name="l11104"></a><span class="lineno">11104</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11105" name="l11105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf0d4dfb2645386117fc37f95ce544ff">11105</a></span><span class="preprocessor">#define HIB_RTCC_M              0xFFFFFFFF  </span><span class="comment">// RTC Counter</span></div>
<div class="line"><a id="l11106" name="l11106"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8db8f88ce498feb11defc5099cc97930">11106</a></span><span class="preprocessor">#define HIB_RTCC_S              0</span></div>
<div class="line"><a id="l11107" name="l11107"></a><span class="lineno">11107</span> </div>
<div class="line"><a id="l11108" name="l11108"></a><span class="lineno">11108</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11109" name="l11109"></a><span class="lineno">11109</span><span class="comment">//</span></div>
<div class="line"><a id="l11110" name="l11110"></a><span class="lineno">11110</span><span class="comment">// The following are defines for the bit fields in the HIB_RTCM0 register.</span></div>
<div class="line"><a id="l11111" name="l11111"></a><span class="lineno">11111</span><span class="comment">//</span></div>
<div class="line"><a id="l11112" name="l11112"></a><span class="lineno">11112</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11113" name="l11113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fee153663a462e493271d85e86ffaa3">11113</a></span><span class="preprocessor">#define HIB_RTCM0_M             0xFFFFFFFF  </span><span class="comment">// RTC Match 0</span></div>
<div class="line"><a id="l11114" name="l11114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92d69915f7f90c7ea0e5cfd04f216202">11114</a></span><span class="preprocessor">#define HIB_RTCM0_S             0</span></div>
<div class="line"><a id="l11115" name="l11115"></a><span class="lineno">11115</span> </div>
<div class="line"><a id="l11116" name="l11116"></a><span class="lineno">11116</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11117" name="l11117"></a><span class="lineno">11117</span><span class="comment">//</span></div>
<div class="line"><a id="l11118" name="l11118"></a><span class="lineno">11118</span><span class="comment">// The following are defines for the bit fields in the HIB_RTCLD register.</span></div>
<div class="line"><a id="l11119" name="l11119"></a><span class="lineno">11119</span><span class="comment">//</span></div>
<div class="line"><a id="l11120" name="l11120"></a><span class="lineno">11120</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11121" name="l11121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ca146e64ab793adbca0f92a70a4e06a">11121</a></span><span class="preprocessor">#define HIB_RTCLD_M             0xFFFFFFFF  </span><span class="comment">// RTC Load</span></div>
<div class="line"><a id="l11122" name="l11122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28e2953f7f95ef3a874d992e292bf043">11122</a></span><span class="preprocessor">#define HIB_RTCLD_S             0</span></div>
<div class="line"><a id="l11123" name="l11123"></a><span class="lineno">11123</span> </div>
<div class="line"><a id="l11124" name="l11124"></a><span class="lineno">11124</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11125" name="l11125"></a><span class="lineno">11125</span><span class="comment">//</span></div>
<div class="line"><a id="l11126" name="l11126"></a><span class="lineno">11126</span><span class="comment">// The following are defines for the bit fields in the HIB_CTL register.</span></div>
<div class="line"><a id="l11127" name="l11127"></a><span class="lineno">11127</span><span class="comment">//</span></div>
<div class="line"><a id="l11128" name="l11128"></a><span class="lineno">11128</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11129" name="l11129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c49e46b1954c1cff00b6332317e5025">11129</a></span><span class="preprocessor">#define HIB_CTL_WRC             0x80000000  </span><span class="comment">// Write Complete/Capable</span></div>
<div class="line"><a id="l11130" name="l11130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab16080d8549959f03f844f768ad0bc0d">11130</a></span><span class="preprocessor">#define HIB_CTL_RETCLR          0x40000000  </span><span class="comment">// GPIO Retention/Clear</span></div>
<div class="line"><a id="l11131" name="l11131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a570f178f92b453a75f903b4c0e4b119b">11131</a></span><span class="preprocessor">#define HIB_CTL_OSCSEL          0x00080000  </span><span class="comment">// Oscillator Select</span></div>
<div class="line"><a id="l11132" name="l11132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36a40e9e73502b90450267255b53d20d">11132</a></span><span class="preprocessor">#define HIB_CTL_OSCDRV          0x00020000  </span><span class="comment">// Oscillator Drive Capability</span></div>
<div class="line"><a id="l11133" name="l11133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e6a20d13bcb526191c629520c2d1b90">11133</a></span><span class="preprocessor">#define HIB_CTL_OSCBYP          0x00010000  </span><span class="comment">// Oscillator Bypass</span></div>
<div class="line"><a id="l11134" name="l11134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c02fcc9e48a99fcfb99ec671ba8a7b3">11134</a></span><span class="preprocessor">#define HIB_CTL_VBATSEL_M       0x00006000  </span><span class="comment">// Select for Low-Battery</span></div>
<div class="line"><a id="l11135" name="l11135"></a><span class="lineno">11135</span>                                            <span class="comment">// Comparator</span></div>
<div class="line"><a id="l11136" name="l11136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49221b619ecfaea194e228de31b60380">11136</a></span><span class="preprocessor">#define HIB_CTL_VBATSEL_1_9V    0x00000000  </span><span class="comment">// 1.9 Volts</span></div>
<div class="line"><a id="l11137" name="l11137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac7ddb63e3aedd7986f4bf890ae78db3">11137</a></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_1V    0x00002000  </span><span class="comment">// 2.1 Volts (default)</span></div>
<div class="line"><a id="l11138" name="l11138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48d2289252a83c605c41d4406fb6299a">11138</a></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_3V    0x00004000  </span><span class="comment">// 2.3 Volts</span></div>
<div class="line"><a id="l11139" name="l11139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d20bd8b6687180a6d6f0dd0606d6b8e">11139</a></span><span class="preprocessor">#define HIB_CTL_VBATSEL_2_5V    0x00006000  </span><span class="comment">// 2.5 Volts</span></div>
<div class="line"><a id="l11140" name="l11140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68aecd0e3644788e2c046e95b42ca1b6">11140</a></span><span class="preprocessor">#define HIB_CTL_BATCHK          0x00000400  </span><span class="comment">// Check Battery Status</span></div>
<div class="line"><a id="l11141" name="l11141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a32c692aa86b641cfe4d46d5095c569">11141</a></span><span class="preprocessor">#define HIB_CTL_BATWKEN         0x00000200  </span><span class="comment">// Wake on Low Battery</span></div>
<div class="line"><a id="l11142" name="l11142"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acee9eab87b2bc6c61eeb1367e575a5f0">11142</a></span><span class="preprocessor">#define HIB_CTL_VDD3ON          0x00000100  </span><span class="comment">// VDD Powered</span></div>
<div class="line"><a id="l11143" name="l11143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7edc33841545c5e9a806811aef6336ec">11143</a></span><span class="preprocessor">#define HIB_CTL_VABORT          0x00000080  </span><span class="comment">// Power Cut Abort Enable</span></div>
<div class="line"><a id="l11144" name="l11144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a389a116460787f9e251e4a5bbbe5478a">11144</a></span><span class="preprocessor">#define HIB_CTL_CLK32EN         0x00000040  </span><span class="comment">// Clocking Enable</span></div>
<div class="line"><a id="l11145" name="l11145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfc80b3664a581e32beb337da088a784">11145</a></span><span class="preprocessor">#define HIB_CTL_PINWEN          0x00000010  </span><span class="comment">// External Wake Pin Enable</span></div>
<div class="line"><a id="l11146" name="l11146"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a506295272e647cee680ec8ae3f78b916">11146</a></span><span class="preprocessor">#define HIB_CTL_RTCWEN          0x00000008  </span><span class="comment">// RTC Wake-up Enable</span></div>
<div class="line"><a id="l11147" name="l11147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19c01a0bb333aee45c343e682d52b17e">11147</a></span><span class="preprocessor">#define HIB_CTL_HIBREQ          0x00000002  </span><span class="comment">// Hibernation Request</span></div>
<div class="line"><a id="l11148" name="l11148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a151ee0f4b57deab25eea1ec0bc441f10">11148</a></span><span class="preprocessor">#define HIB_CTL_RTCEN           0x00000001  </span><span class="comment">// RTC Timer Enable</span></div>
<div class="line"><a id="l11149" name="l11149"></a><span class="lineno">11149</span> </div>
<div class="line"><a id="l11150" name="l11150"></a><span class="lineno">11150</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11151" name="l11151"></a><span class="lineno">11151</span><span class="comment">//</span></div>
<div class="line"><a id="l11152" name="l11152"></a><span class="lineno">11152</span><span class="comment">// The following are defines for the bit fields in the HIB_IM register.</span></div>
<div class="line"><a id="l11153" name="l11153"></a><span class="lineno">11153</span><span class="comment">//</span></div>
<div class="line"><a id="l11154" name="l11154"></a><span class="lineno">11154</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11155" name="l11155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36145640287f60807e6988073cc53137">11155</a></span><span class="preprocessor">#define HIB_IM_VDDFAIL          0x00000080  </span><span class="comment">// VDD Fail Interrupt Mask</span></div>
<div class="line"><a id="l11156" name="l11156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a3f3643461936b653470951f8fe14b9">11156</a></span><span class="preprocessor">#define HIB_IM_RSTWK            0x00000040  </span><span class="comment">// Reset Pad I/O Wake-Up Interrupt</span></div>
<div class="line"><a id="l11157" name="l11157"></a><span class="lineno">11157</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l11158" name="l11158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2fdee257b9770818bf8d4c8bae6a8a9">11158</a></span><span class="preprocessor">#define HIB_IM_PADIOWK          0x00000020  </span><span class="comment">// Pad I/O Wake-Up Interrupt Mask</span></div>
<div class="line"><a id="l11159" name="l11159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9be53fade7ea8b4120e1d0375cce3dcf">11159</a></span><span class="preprocessor">#define HIB_IM_WC               0x00000010  </span><span class="comment">// External Write Complete/Capable</span></div>
<div class="line"><a id="l11160" name="l11160"></a><span class="lineno">11160</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l11161" name="l11161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a5348c9700a495d3ce842065bbf3c03">11161</a></span><span class="preprocessor">#define HIB_IM_EXTW             0x00000008  </span><span class="comment">// External Wake-Up Interrupt Mask</span></div>
<div class="line"><a id="l11162" name="l11162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f179d1fc536a903056cf0b1d6193656">11162</a></span><span class="preprocessor">#define HIB_IM_LOWBAT           0x00000004  </span><span class="comment">// Low Battery Voltage Interrupt</span></div>
<div class="line"><a id="l11163" name="l11163"></a><span class="lineno">11163</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l11164" name="l11164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac860f5ffa4bbb8c2aad78e26e31b7dbe">11164</a></span><span class="preprocessor">#define HIB_IM_RTCALT0          0x00000001  </span><span class="comment">// RTC Alert 0 Interrupt Mask</span></div>
<div class="line"><a id="l11165" name="l11165"></a><span class="lineno">11165</span> </div>
<div class="line"><a id="l11166" name="l11166"></a><span class="lineno">11166</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11167" name="l11167"></a><span class="lineno">11167</span><span class="comment">//</span></div>
<div class="line"><a id="l11168" name="l11168"></a><span class="lineno">11168</span><span class="comment">// The following are defines for the bit fields in the HIB_RIS register.</span></div>
<div class="line"><a id="l11169" name="l11169"></a><span class="lineno">11169</span><span class="comment">//</span></div>
<div class="line"><a id="l11170" name="l11170"></a><span class="lineno">11170</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11171" name="l11171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfc84fa573993284691f2be3eef8b141">11171</a></span><span class="preprocessor">#define HIB_RIS_VDDFAIL         0x00000080  </span><span class="comment">// VDD Fail Raw Interrupt Status</span></div>
<div class="line"><a id="l11172" name="l11172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95bf02892bbd4f10c2ef83ba81e00ce8">11172</a></span><span class="preprocessor">#define HIB_RIS_RSTWK           0x00000040  </span><span class="comment">// Reset Pad I/O Wake-Up Raw</span></div>
<div class="line"><a id="l11173" name="l11173"></a><span class="lineno">11173</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11174" name="l11174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa272b1436ededb45e21b934f6634cea5">11174</a></span><span class="preprocessor">#define HIB_RIS_PADIOWK         0x00000020  </span><span class="comment">// Pad I/O Wake-Up Raw Interrupt</span></div>
<div class="line"><a id="l11175" name="l11175"></a><span class="lineno">11175</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11176" name="l11176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4fbcb1b11e0152276fae2bf72e1adc7">11176</a></span><span class="preprocessor">#define HIB_RIS_WC              0x00000010  </span><span class="comment">// Write Complete/Capable Raw</span></div>
<div class="line"><a id="l11177" name="l11177"></a><span class="lineno">11177</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11178" name="l11178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e7bd1033f53f9974d01b80e85e6a62b">11178</a></span><span class="preprocessor">#define HIB_RIS_EXTW            0x00000008  </span><span class="comment">// External Wake-Up Raw Interrupt</span></div>
<div class="line"><a id="l11179" name="l11179"></a><span class="lineno">11179</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11180" name="l11180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ae80bd3fdec7d8b9b7fc45ccf0ac60b">11180</a></span><span class="preprocessor">#define HIB_RIS_LOWBAT          0x00000004  </span><span class="comment">// Low Battery Voltage Raw</span></div>
<div class="line"><a id="l11181" name="l11181"></a><span class="lineno">11181</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11182" name="l11182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a339e29023b3098b76698f5a4b36d9b2c">11182</a></span><span class="preprocessor">#define HIB_RIS_RTCALT0         0x00000001  </span><span class="comment">// RTC Alert 0 Raw Interrupt Status</span></div>
<div class="line"><a id="l11183" name="l11183"></a><span class="lineno">11183</span> </div>
<div class="line"><a id="l11184" name="l11184"></a><span class="lineno">11184</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11185" name="l11185"></a><span class="lineno">11185</span><span class="comment">//</span></div>
<div class="line"><a id="l11186" name="l11186"></a><span class="lineno">11186</span><span class="comment">// The following are defines for the bit fields in the HIB_MIS register.</span></div>
<div class="line"><a id="l11187" name="l11187"></a><span class="lineno">11187</span><span class="comment">//</span></div>
<div class="line"><a id="l11188" name="l11188"></a><span class="lineno">11188</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11189" name="l11189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5be5c63fb64399ff3b4f4dbd3f0e665d">11189</a></span><span class="preprocessor">#define HIB_MIS_VDDFAIL         0x00000080  </span><span class="comment">// VDD Fail Interrupt Mask</span></div>
<div class="line"><a id="l11190" name="l11190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac080593791fb47be22d89e8819c78ca7">11190</a></span><span class="preprocessor">#define HIB_MIS_RSTWK           0x00000040  </span><span class="comment">// Reset Pad I/O Wake-Up Interrupt</span></div>
<div class="line"><a id="l11191" name="l11191"></a><span class="lineno">11191</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l11192" name="l11192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa02b898b1f319d2194fc32cbe3b8f705">11192</a></span><span class="preprocessor">#define HIB_MIS_PADIOWK         0x00000020  </span><span class="comment">// Pad I/O Wake-Up Interrupt Mask</span></div>
<div class="line"><a id="l11193" name="l11193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d4b8d0f1d8bbac5c8793f986ee51108">11193</a></span><span class="preprocessor">#define HIB_MIS_WC              0x00000010  </span><span class="comment">// Write Complete/Capable Masked</span></div>
<div class="line"><a id="l11194" name="l11194"></a><span class="lineno">11194</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11195" name="l11195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7508450bd7ac78026a6f2457c46ef0fb">11195</a></span><span class="preprocessor">#define HIB_MIS_EXTW            0x00000008  </span><span class="comment">// External Wake-Up Masked</span></div>
<div class="line"><a id="l11196" name="l11196"></a><span class="lineno">11196</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11197" name="l11197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18b109f31add40dc48699da47f52447c">11197</a></span><span class="preprocessor">#define HIB_MIS_LOWBAT          0x00000004  </span><span class="comment">// Low Battery Voltage Masked</span></div>
<div class="line"><a id="l11198" name="l11198"></a><span class="lineno">11198</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11199" name="l11199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8aa3cac13ddc54d281a28e3a1eb4155">11199</a></span><span class="preprocessor">#define HIB_MIS_RTCALT0         0x00000001  </span><span class="comment">// RTC Alert 0 Masked Interrupt</span></div>
<div class="line"><a id="l11200" name="l11200"></a><span class="lineno">11200</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11201" name="l11201"></a><span class="lineno">11201</span> </div>
<div class="line"><a id="l11202" name="l11202"></a><span class="lineno">11202</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11203" name="l11203"></a><span class="lineno">11203</span><span class="comment">//</span></div>
<div class="line"><a id="l11204" name="l11204"></a><span class="lineno">11204</span><span class="comment">// The following are defines for the bit fields in the HIB_IC register.</span></div>
<div class="line"><a id="l11205" name="l11205"></a><span class="lineno">11205</span><span class="comment">//</span></div>
<div class="line"><a id="l11206" name="l11206"></a><span class="lineno">11206</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11207" name="l11207"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad675552ece552deacad01ab335b93685">11207</a></span><span class="preprocessor">#define HIB_IC_VDDFAIL          0x00000080  </span><span class="comment">// VDD Fail Interrupt Clear</span></div>
<div class="line"><a id="l11208" name="l11208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afedbbcefaaf5fc058cbd9cc6397b6b65">11208</a></span><span class="preprocessor">#define HIB_IC_RSTWK            0x00000040  </span><span class="comment">// Reset Pad I/O Wake-Up Interrupt</span></div>
<div class="line"><a id="l11209" name="l11209"></a><span class="lineno">11209</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l11210" name="l11210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a064201b5f0469735bbe6322727ef2714">11210</a></span><span class="preprocessor">#define HIB_IC_PADIOWK          0x00000020  </span><span class="comment">// Pad I/O Wake-Up Interrupt Clear</span></div>
<div class="line"><a id="l11211" name="l11211"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76a50c2d951f26d157ca0e52a54960c2">11211</a></span><span class="preprocessor">#define HIB_IC_WC               0x00000010  </span><span class="comment">// Write Complete/Capable Interrupt</span></div>
<div class="line"><a id="l11212" name="l11212"></a><span class="lineno">11212</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l11213" name="l11213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc145e1ea496a1e40762b7709589426e">11213</a></span><span class="preprocessor">#define HIB_IC_EXTW             0x00000008  </span><span class="comment">// External Wake-Up Interrupt Clear</span></div>
<div class="line"><a id="l11214" name="l11214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a449c3f3b696e60e2d18c23016bfd9342">11214</a></span><span class="preprocessor">#define HIB_IC_LOWBAT           0x00000004  </span><span class="comment">// Low Battery Voltage Interrupt</span></div>
<div class="line"><a id="l11215" name="l11215"></a><span class="lineno">11215</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l11216" name="l11216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6ac685f8d22742c21cf46d3b49ed1f7">11216</a></span><span class="preprocessor">#define HIB_IC_RTCALT0          0x00000001  </span><span class="comment">// RTC Alert0 Masked Interrupt</span></div>
<div class="line"><a id="l11217" name="l11217"></a><span class="lineno">11217</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l11218" name="l11218"></a><span class="lineno">11218</span> </div>
<div class="line"><a id="l11219" name="l11219"></a><span class="lineno">11219</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11220" name="l11220"></a><span class="lineno">11220</span><span class="comment">//</span></div>
<div class="line"><a id="l11221" name="l11221"></a><span class="lineno">11221</span><span class="comment">// The following are defines for the bit fields in the HIB_RTCT register.</span></div>
<div class="line"><a id="l11222" name="l11222"></a><span class="lineno">11222</span><span class="comment">//</span></div>
<div class="line"><a id="l11223" name="l11223"></a><span class="lineno">11223</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11224" name="l11224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af16748b79165040f312f17865656c7a6">11224</a></span><span class="preprocessor">#define HIB_RTCT_TRIM_M         0x0000FFFF  </span><span class="comment">// RTC Trim Value</span></div>
<div class="line"><a id="l11225" name="l11225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9894869d67e729b79c3f930c254da311">11225</a></span><span class="preprocessor">#define HIB_RTCT_TRIM_S         0</span></div>
<div class="line"><a id="l11226" name="l11226"></a><span class="lineno">11226</span> </div>
<div class="line"><a id="l11227" name="l11227"></a><span class="lineno">11227</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11228" name="l11228"></a><span class="lineno">11228</span><span class="comment">//</span></div>
<div class="line"><a id="l11229" name="l11229"></a><span class="lineno">11229</span><span class="comment">// The following are defines for the bit fields in the HIB_RTCSS register.</span></div>
<div class="line"><a id="l11230" name="l11230"></a><span class="lineno">11230</span><span class="comment">//</span></div>
<div class="line"><a id="l11231" name="l11231"></a><span class="lineno">11231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11232" name="l11232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3286809cff9f948810b69a3c44b912f4">11232</a></span><span class="preprocessor">#define HIB_RTCSS_RTCSSM_M      0x7FFF0000  </span><span class="comment">// RTC Sub Seconds Match</span></div>
<div class="line"><a id="l11233" name="l11233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3118db236965e8b9031de78f44b92f4">11233</a></span><span class="preprocessor">#define HIB_RTCSS_RTCSSC_M      0x00007FFF  </span><span class="comment">// RTC Sub Seconds Count</span></div>
<div class="line"><a id="l11234" name="l11234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fa1023eafd3f7767e4d769018b06a4d">11234</a></span><span class="preprocessor">#define HIB_RTCSS_RTCSSM_S      16</span></div>
<div class="line"><a id="l11235" name="l11235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b7d11c05c2005626d6ea471b90ee64e">11235</a></span><span class="preprocessor">#define HIB_RTCSS_RTCSSC_S      0</span></div>
<div class="line"><a id="l11236" name="l11236"></a><span class="lineno">11236</span> </div>
<div class="line"><a id="l11237" name="l11237"></a><span class="lineno">11237</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11238" name="l11238"></a><span class="lineno">11238</span><span class="comment">//</span></div>
<div class="line"><a id="l11239" name="l11239"></a><span class="lineno">11239</span><span class="comment">// The following are defines for the bit fields in the HIB_IO register.</span></div>
<div class="line"><a id="l11240" name="l11240"></a><span class="lineno">11240</span><span class="comment">//</span></div>
<div class="line"><a id="l11241" name="l11241"></a><span class="lineno">11241</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11242" name="l11242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05c902400c12220e8701cd4df198f5b7">11242</a></span><span class="preprocessor">#define HIB_IO_IOWRC            0x80000000  </span><span class="comment">// I/O Write Complete</span></div>
<div class="line"><a id="l11243" name="l11243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4af2ada4a830bced205e3d43182bbd8">11243</a></span><span class="preprocessor">#define HIB_IO_WURSTEN          0x00000010  </span><span class="comment">// Reset Wake Source Enable</span></div>
<div class="line"><a id="l11244" name="l11244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad757d141ab0549aa180092f91abfb73e">11244</a></span><span class="preprocessor">#define HIB_IO_WUUNLK           0x00000001  </span><span class="comment">// I/O Wake Pad Configuration</span></div>
<div class="line"><a id="l11245" name="l11245"></a><span class="lineno">11245</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l11246" name="l11246"></a><span class="lineno">11246</span> </div>
<div class="line"><a id="l11247" name="l11247"></a><span class="lineno">11247</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11248" name="l11248"></a><span class="lineno">11248</span><span class="comment">//</span></div>
<div class="line"><a id="l11249" name="l11249"></a><span class="lineno">11249</span><span class="comment">// The following are defines for the bit fields in the HIB_DATA register.</span></div>
<div class="line"><a id="l11250" name="l11250"></a><span class="lineno">11250</span><span class="comment">//</span></div>
<div class="line"><a id="l11251" name="l11251"></a><span class="lineno">11251</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11252" name="l11252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a7aca69c08a30303a97495f0ba71554">11252</a></span><span class="preprocessor">#define HIB_DATA_RTD_M          0xFFFFFFFF  </span><span class="comment">// Hibernation Module NV Data</span></div>
<div class="line"><a id="l11253" name="l11253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bba7e38cccf2eca23aa15bdc03cac05">11253</a></span><span class="preprocessor">#define HIB_DATA_RTD_S          0</span></div>
<div class="line"><a id="l11254" name="l11254"></a><span class="lineno">11254</span> </div>
<div class="line"><a id="l11255" name="l11255"></a><span class="lineno">11255</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11256" name="l11256"></a><span class="lineno">11256</span><span class="comment">//</span></div>
<div class="line"><a id="l11257" name="l11257"></a><span class="lineno">11257</span><span class="comment">// The following are defines for the bit fields in the HIB_CALCTL register.</span></div>
<div class="line"><a id="l11258" name="l11258"></a><span class="lineno">11258</span><span class="comment">//</span></div>
<div class="line"><a id="l11259" name="l11259"></a><span class="lineno">11259</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11260" name="l11260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22bf0b2e1f8ee8964bb68a924071b1b5">11260</a></span><span class="preprocessor">#define HIB_CALCTL_CAL24        0x00000004  </span><span class="comment">// Calendar Mode</span></div>
<div class="line"><a id="l11261" name="l11261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf3db8325a59b23bd057f6a31f6704fb">11261</a></span><span class="preprocessor">#define HIB_CALCTL_CALEN        0x00000001  </span><span class="comment">// RTC Calendar/Counter Mode Select</span></div>
<div class="line"><a id="l11262" name="l11262"></a><span class="lineno">11262</span> </div>
<div class="line"><a id="l11263" name="l11263"></a><span class="lineno">11263</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11264" name="l11264"></a><span class="lineno">11264</span><span class="comment">//</span></div>
<div class="line"><a id="l11265" name="l11265"></a><span class="lineno">11265</span><span class="comment">// The following are defines for the bit fields in the HIB_CAL0 register.</span></div>
<div class="line"><a id="l11266" name="l11266"></a><span class="lineno">11266</span><span class="comment">//</span></div>
<div class="line"><a id="l11267" name="l11267"></a><span class="lineno">11267</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11268" name="l11268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7f151281eb7977244b52567c2331210">11268</a></span><span class="preprocessor">#define HIB_CAL0_VALID          0x80000000  </span><span class="comment">// Valid Calendar Load</span></div>
<div class="line"><a id="l11269" name="l11269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8f6b78c53eb198ccd143f86ff7b1782">11269</a></span><span class="preprocessor">#define HIB_CAL0_AMPM           0x00400000  </span><span class="comment">// AM/PM Designation</span></div>
<div class="line"><a id="l11270" name="l11270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a343717e21f529e985e5efc8091f041f9">11270</a></span><span class="preprocessor">#define HIB_CAL0_HR_M           0x001F0000  </span><span class="comment">// Hours</span></div>
<div class="line"><a id="l11271" name="l11271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a90ce3189d238f895a52e124f9f501c">11271</a></span><span class="preprocessor">#define HIB_CAL0_MIN_M          0x00003F00  </span><span class="comment">// Minutes</span></div>
<div class="line"><a id="l11272" name="l11272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b0d83ca7dae48440aed395380f453e1">11272</a></span><span class="preprocessor">#define HIB_CAL0_SEC_M          0x0000003F  </span><span class="comment">// Seconds</span></div>
<div class="line"><a id="l11273" name="l11273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0c36bca08f6856d96cd56c76ba73a29">11273</a></span><span class="preprocessor">#define HIB_CAL0_HR_S           16</span></div>
<div class="line"><a id="l11274" name="l11274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aedd1742f64e3df6e18725e5b05cf8df7">11274</a></span><span class="preprocessor">#define HIB_CAL0_MIN_S          8</span></div>
<div class="line"><a id="l11275" name="l11275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2900f48f2fa5146afa87fd61ac7688a3">11275</a></span><span class="preprocessor">#define HIB_CAL0_SEC_S          0</span></div>
<div class="line"><a id="l11276" name="l11276"></a><span class="lineno">11276</span> </div>
<div class="line"><a id="l11277" name="l11277"></a><span class="lineno">11277</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11278" name="l11278"></a><span class="lineno">11278</span><span class="comment">//</span></div>
<div class="line"><a id="l11279" name="l11279"></a><span class="lineno">11279</span><span class="comment">// The following are defines for the bit fields in the HIB_CAL1 register.</span></div>
<div class="line"><a id="l11280" name="l11280"></a><span class="lineno">11280</span><span class="comment">//</span></div>
<div class="line"><a id="l11281" name="l11281"></a><span class="lineno">11281</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11282" name="l11282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea21a8155cb10bfdd4908a3e4bd3e7c5">11282</a></span><span class="preprocessor">#define HIB_CAL1_VALID          0x80000000  </span><span class="comment">// Valid Calendar Load</span></div>
<div class="line"><a id="l11283" name="l11283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a163594d9044843b67d5c70e1887d6f99">11283</a></span><span class="preprocessor">#define HIB_CAL1_DOW_M          0x07000000  </span><span class="comment">// Day of Week</span></div>
<div class="line"><a id="l11284" name="l11284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adac36cb630e30490c3e831dff63b361e">11284</a></span><span class="preprocessor">#define HIB_CAL1_YEAR_M         0x007F0000  </span><span class="comment">// Year Value</span></div>
<div class="line"><a id="l11285" name="l11285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fcb8afc3c08ae10a51ed27cd2e2249d">11285</a></span><span class="preprocessor">#define HIB_CAL1_MON_M          0x00000F00  </span><span class="comment">// Month</span></div>
<div class="line"><a id="l11286" name="l11286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa09d3556f1b951fc8626e3ac086f70a6">11286</a></span><span class="preprocessor">#define HIB_CAL1_DOM_M          0x0000001F  </span><span class="comment">// Day of Month</span></div>
<div class="line"><a id="l11287" name="l11287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab7018bc996f4c7b4c4c9f9be8c38faa1">11287</a></span><span class="preprocessor">#define HIB_CAL1_DOW_S          24</span></div>
<div class="line"><a id="l11288" name="l11288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ead15cd7697ca0d19c3c3fd90585766">11288</a></span><span class="preprocessor">#define HIB_CAL1_YEAR_S         16</span></div>
<div class="line"><a id="l11289" name="l11289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c250299b1d395a0cb9e06ed57210a5f">11289</a></span><span class="preprocessor">#define HIB_CAL1_MON_S          8</span></div>
<div class="line"><a id="l11290" name="l11290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a275b6cc04c569c3b96af9a4d35114604">11290</a></span><span class="preprocessor">#define HIB_CAL1_DOM_S          0</span></div>
<div class="line"><a id="l11291" name="l11291"></a><span class="lineno">11291</span> </div>
<div class="line"><a id="l11292" name="l11292"></a><span class="lineno">11292</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11293" name="l11293"></a><span class="lineno">11293</span><span class="comment">//</span></div>
<div class="line"><a id="l11294" name="l11294"></a><span class="lineno">11294</span><span class="comment">// The following are defines for the bit fields in the HIB_CALLD0 register.</span></div>
<div class="line"><a id="l11295" name="l11295"></a><span class="lineno">11295</span><span class="comment">//</span></div>
<div class="line"><a id="l11296" name="l11296"></a><span class="lineno">11296</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11297" name="l11297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ea3902614ffcd674ffa14818d7e0c4b">11297</a></span><span class="preprocessor">#define HIB_CALLD0_AMPM         0x00400000  </span><span class="comment">// AM/PM Designation</span></div>
<div class="line"><a id="l11298" name="l11298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a105d4cb0cf7541a00a34dfec9f964f3f">11298</a></span><span class="preprocessor">#define HIB_CALLD0_HR_M         0x001F0000  </span><span class="comment">// Hours</span></div>
<div class="line"><a id="l11299" name="l11299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab73d66dc9f9b2b96b275484d4561de8">11299</a></span><span class="preprocessor">#define HIB_CALLD0_MIN_M        0x00003F00  </span><span class="comment">// Minutes</span></div>
<div class="line"><a id="l11300" name="l11300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae160c4a7d1cfb8646a184c5a4a042047">11300</a></span><span class="preprocessor">#define HIB_CALLD0_SEC_M        0x0000003F  </span><span class="comment">// Seconds</span></div>
<div class="line"><a id="l11301" name="l11301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f2f6034aaa1fe29907458eb66a739d3">11301</a></span><span class="preprocessor">#define HIB_CALLD0_HR_S         16</span></div>
<div class="line"><a id="l11302" name="l11302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe4295f396d0e2f63b161fe927c9b855">11302</a></span><span class="preprocessor">#define HIB_CALLD0_MIN_S        8</span></div>
<div class="line"><a id="l11303" name="l11303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72338944f968439e4a254daebcbc80e3">11303</a></span><span class="preprocessor">#define HIB_CALLD0_SEC_S        0</span></div>
<div class="line"><a id="l11304" name="l11304"></a><span class="lineno">11304</span> </div>
<div class="line"><a id="l11305" name="l11305"></a><span class="lineno">11305</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11306" name="l11306"></a><span class="lineno">11306</span><span class="comment">//</span></div>
<div class="line"><a id="l11307" name="l11307"></a><span class="lineno">11307</span><span class="comment">// The following are defines for the bit fields in the HIB_CALLD1 register.</span></div>
<div class="line"><a id="l11308" name="l11308"></a><span class="lineno">11308</span><span class="comment">//</span></div>
<div class="line"><a id="l11309" name="l11309"></a><span class="lineno">11309</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11310" name="l11310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d6d86add4f6ad0ef49ef975fff48acd">11310</a></span><span class="preprocessor">#define HIB_CALLD1_DOW_M        0x07000000  </span><span class="comment">// Day of Week</span></div>
<div class="line"><a id="l11311" name="l11311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19eabcda41ac973f58058539e19a35c4">11311</a></span><span class="preprocessor">#define HIB_CALLD1_YEAR_M       0x007F0000  </span><span class="comment">// Year Value</span></div>
<div class="line"><a id="l11312" name="l11312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafa6037f835ad8513dfe1c7344d7a2eb">11312</a></span><span class="preprocessor">#define HIB_CALLD1_MON_M        0x00000F00  </span><span class="comment">// Month</span></div>
<div class="line"><a id="l11313" name="l11313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88057706a8f9d83e54a468428e909277">11313</a></span><span class="preprocessor">#define HIB_CALLD1_DOM_M        0x0000001F  </span><span class="comment">// Day of Month</span></div>
<div class="line"><a id="l11314" name="l11314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a639bc413b8c575097d368b58ce159155">11314</a></span><span class="preprocessor">#define HIB_CALLD1_DOW_S        24</span></div>
<div class="line"><a id="l11315" name="l11315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d5a5ad870fdc451a719b1c802ab5f81">11315</a></span><span class="preprocessor">#define HIB_CALLD1_YEAR_S       16</span></div>
<div class="line"><a id="l11316" name="l11316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcaa264b7733d95b09b519f7439dde0c">11316</a></span><span class="preprocessor">#define HIB_CALLD1_MON_S        8</span></div>
<div class="line"><a id="l11317" name="l11317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a069fc953169593e4de8d868925cb8d8a">11317</a></span><span class="preprocessor">#define HIB_CALLD1_DOM_S        0</span></div>
<div class="line"><a id="l11318" name="l11318"></a><span class="lineno">11318</span> </div>
<div class="line"><a id="l11319" name="l11319"></a><span class="lineno">11319</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11320" name="l11320"></a><span class="lineno">11320</span><span class="comment">//</span></div>
<div class="line"><a id="l11321" name="l11321"></a><span class="lineno">11321</span><span class="comment">// The following are defines for the bit fields in the HIB_CALM0 register.</span></div>
<div class="line"><a id="l11322" name="l11322"></a><span class="lineno">11322</span><span class="comment">//</span></div>
<div class="line"><a id="l11323" name="l11323"></a><span class="lineno">11323</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11324" name="l11324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39d70d5e1341ad1f546167b91f41b53a">11324</a></span><span class="preprocessor">#define HIB_CALM0_AMPM          0x00400000  </span><span class="comment">// AM/PM Designation</span></div>
<div class="line"><a id="l11325" name="l11325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca6d4b3291744ee7fe01727a6e429ec4">11325</a></span><span class="preprocessor">#define HIB_CALM0_HR_M          0x001F0000  </span><span class="comment">// Hours</span></div>
<div class="line"><a id="l11326" name="l11326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5229d0b91d473f834cbb872f5ad524d">11326</a></span><span class="preprocessor">#define HIB_CALM0_MIN_M         0x00003F00  </span><span class="comment">// Minutes</span></div>
<div class="line"><a id="l11327" name="l11327"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a2413b5844b331ca4f983e2a546e98b">11327</a></span><span class="preprocessor">#define HIB_CALM0_SEC_M         0x0000003F  </span><span class="comment">// Seconds</span></div>
<div class="line"><a id="l11328" name="l11328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0a613e94e6c1b4dbc6bf73757201613">11328</a></span><span class="preprocessor">#define HIB_CALM0_HR_S          16</span></div>
<div class="line"><a id="l11329" name="l11329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8576d89f2e23cb3cfafda823e43ad73">11329</a></span><span class="preprocessor">#define HIB_CALM0_MIN_S         8</span></div>
<div class="line"><a id="l11330" name="l11330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ce362c15f95ff584e58db058b6e1b35">11330</a></span><span class="preprocessor">#define HIB_CALM0_SEC_S         0</span></div>
<div class="line"><a id="l11331" name="l11331"></a><span class="lineno">11331</span> </div>
<div class="line"><a id="l11332" name="l11332"></a><span class="lineno">11332</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11333" name="l11333"></a><span class="lineno">11333</span><span class="comment">//</span></div>
<div class="line"><a id="l11334" name="l11334"></a><span class="lineno">11334</span><span class="comment">// The following are defines for the bit fields in the HIB_CALM1 register.</span></div>
<div class="line"><a id="l11335" name="l11335"></a><span class="lineno">11335</span><span class="comment">//</span></div>
<div class="line"><a id="l11336" name="l11336"></a><span class="lineno">11336</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11337" name="l11337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71f087ca6037a9f834300d698244854e">11337</a></span><span class="preprocessor">#define HIB_CALM1_DOM_M         0x0000001F  </span><span class="comment">// Day of Month</span></div>
<div class="line"><a id="l11338" name="l11338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48b07c04768c545e5a9a5f3aad131b90">11338</a></span><span class="preprocessor">#define HIB_CALM1_DOM_S         0</span></div>
<div class="line"><a id="l11339" name="l11339"></a><span class="lineno">11339</span> </div>
<div class="line"><a id="l11340" name="l11340"></a><span class="lineno">11340</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11341" name="l11341"></a><span class="lineno">11341</span><span class="comment">//</span></div>
<div class="line"><a id="l11342" name="l11342"></a><span class="lineno">11342</span><span class="comment">// The following are defines for the bit fields in the HIB_LOCK register.</span></div>
<div class="line"><a id="l11343" name="l11343"></a><span class="lineno">11343</span><span class="comment">//</span></div>
<div class="line"><a id="l11344" name="l11344"></a><span class="lineno">11344</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11345" name="l11345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1c94fbc5d363450d60b78d537f5037b">11345</a></span><span class="preprocessor">#define HIB_LOCK_HIBLOCK_M      0xFFFFFFFF  </span><span class="comment">// HIbernate Lock</span></div>
<div class="line"><a id="l11346" name="l11346"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3fce754f02696e7770fd811b2a1baf01">11346</a></span><span class="preprocessor">#define HIB_LOCK_HIBLOCK_S      0</span></div>
<div class="line"><a id="l11347" name="l11347"></a><span class="lineno">11347</span> </div>
<div class="line"><a id="l11348" name="l11348"></a><span class="lineno">11348</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11349" name="l11349"></a><span class="lineno">11349</span><span class="comment">//</span></div>
<div class="line"><a id="l11350" name="l11350"></a><span class="lineno">11350</span><span class="comment">// The following are defines for the bit fields in the HIB_TPCTL register.</span></div>
<div class="line"><a id="l11351" name="l11351"></a><span class="lineno">11351</span><span class="comment">//</span></div>
<div class="line"><a id="l11352" name="l11352"></a><span class="lineno">11352</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11353" name="l11353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab95a389fc2800c7bfc1536951d380ae2">11353</a></span><span class="preprocessor">#define HIB_TPCTL_WAKE          0x00000800  </span><span class="comment">// Wake from Hibernate on a Tamper</span></div>
<div class="line"><a id="l11354" name="l11354"></a><span class="lineno">11354</span>                                            <span class="comment">// Event</span></div>
<div class="line"><a id="l11355" name="l11355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae80a279d967e5c86265b4acf2929b155">11355</a></span><span class="preprocessor">#define HIB_TPCTL_MEMCLR_M      0x00000300  </span><span class="comment">// HIB Memory Clear on Tamper Event</span></div>
<div class="line"><a id="l11356" name="l11356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7f499a0bcf8132429f36c723fa265f8">11356</a></span><span class="preprocessor">#define HIB_TPCTL_MEMCLR_NONE   0x00000000  </span><span class="comment">// Do not Clear HIB memory on</span></div>
<div class="line"><a id="l11357" name="l11357"></a><span class="lineno">11357</span>                                            <span class="comment">// tamper event</span></div>
<div class="line"><a id="l11358" name="l11358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c261dc50de0f655870b16a69ce61405">11358</a></span><span class="preprocessor">#define HIB_TPCTL_MEMCLR_LOW32  0x00000100  </span><span class="comment">// Clear Lower 32 Bytes of HIB</span></div>
<div class="line"><a id="l11359" name="l11359"></a><span class="lineno">11359</span>                                            <span class="comment">// memory on tamper event</span></div>
<div class="line"><a id="l11360" name="l11360"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5c1e1fb4d45ed97bfd59debaa490f4d">11360</a></span><span class="preprocessor">#define HIB_TPCTL_MEMCLR_HIGH32 0x00000200  </span><span class="comment">// Clear upper 32 Bytes of HIB</span></div>
<div class="line"><a id="l11361" name="l11361"></a><span class="lineno">11361</span>                                            <span class="comment">// memory on tamper event</span></div>
<div class="line"><a id="l11362" name="l11362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bb1a210ea7c060e1609c4fbd7dea243">11362</a></span><span class="preprocessor">#define HIB_TPCTL_MEMCLR_ALL    0x00000300  </span><span class="comment">// Clear all HIB memory on tamper</span></div>
<div class="line"><a id="l11363" name="l11363"></a><span class="lineno">11363</span>                                            <span class="comment">// event</span></div>
<div class="line"><a id="l11364" name="l11364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a3f0f5d8e6b21670342db3c90061a43">11364</a></span><span class="preprocessor">#define HIB_TPCTL_TPCLR         0x00000010  </span><span class="comment">// Tamper Event Clear</span></div>
<div class="line"><a id="l11365" name="l11365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c6e5ada43dcaeb96e72655681fd4dff">11365</a></span><span class="preprocessor">#define HIB_TPCTL_TPEN          0x00000001  </span><span class="comment">// Tamper Module Enable</span></div>
<div class="line"><a id="l11366" name="l11366"></a><span class="lineno">11366</span> </div>
<div class="line"><a id="l11367" name="l11367"></a><span class="lineno">11367</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11368" name="l11368"></a><span class="lineno">11368</span><span class="comment">//</span></div>
<div class="line"><a id="l11369" name="l11369"></a><span class="lineno">11369</span><span class="comment">// The following are defines for the bit fields in the HIB_TPSTAT register.</span></div>
<div class="line"><a id="l11370" name="l11370"></a><span class="lineno">11370</span><span class="comment">//</span></div>
<div class="line"><a id="l11371" name="l11371"></a><span class="lineno">11371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11372" name="l11372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5a2bd1128c870e48cc53fec9198b50c">11372</a></span><span class="preprocessor">#define HIB_TPSTAT_STATE_M      0x0000000C  </span><span class="comment">// Tamper Module Status</span></div>
<div class="line"><a id="l11373" name="l11373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0daab090701510674db3b5dc599258ca">11373</a></span><span class="preprocessor">#define HIB_TPSTAT_STATE_DISABLED                                             \</span></div>
<div class="line"><a id="l11374" name="l11374"></a><span class="lineno">11374</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Tamper disabled</span></div>
<div class="line"><a id="l11375" name="l11375"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8e8fd3a4564e0b5e6ab867b5e5082dd">11375</a></span><span class="preprocessor">#define HIB_TPSTAT_STATE_CONFIGED                                             \</span></div>
<div class="line"><a id="l11376" name="l11376"></a><span class="lineno">11376</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// Tamper configured</span></div>
<div class="line"><a id="l11377" name="l11377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34fd6eb9b99ef3fbb6362533f3267a86">11377</a></span><span class="preprocessor">#define HIB_TPSTAT_STATE_ERROR  0x00000008  </span><span class="comment">// Tamper pin event occurred</span></div>
<div class="line"><a id="l11378" name="l11378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bf9d3437982557262480129a632a1bd">11378</a></span><span class="preprocessor">#define HIB_TPSTAT_XOSCST       0x00000002  </span><span class="comment">// External Oscillator Status</span></div>
<div class="line"><a id="l11379" name="l11379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3ca03dfd3e6f31e1df976f5cf99c646">11379</a></span><span class="preprocessor">#define HIB_TPSTAT_XOSCFAIL     0x00000001  </span><span class="comment">// External Oscillator Failure</span></div>
<div class="line"><a id="l11380" name="l11380"></a><span class="lineno">11380</span> </div>
<div class="line"><a id="l11381" name="l11381"></a><span class="lineno">11381</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11382" name="l11382"></a><span class="lineno">11382</span><span class="comment">//</span></div>
<div class="line"><a id="l11383" name="l11383"></a><span class="lineno">11383</span><span class="comment">// The following are defines for the bit fields in the HIB_TPIO register.</span></div>
<div class="line"><a id="l11384" name="l11384"></a><span class="lineno">11384</span><span class="comment">//</span></div>
<div class="line"><a id="l11385" name="l11385"></a><span class="lineno">11385</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11386" name="l11386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0777571f68646766b52602848d479c22">11386</a></span><span class="preprocessor">#define HIB_TPIO_GFLTR3         0x08000000  </span><span class="comment">// TMPR3 Glitch Filtering</span></div>
<div class="line"><a id="l11387" name="l11387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4bcdd98abfb7c84336ee95ccc2bd908">11387</a></span><span class="preprocessor">#define HIB_TPIO_PUEN3          0x04000000  </span><span class="comment">// TMPR3 Internal Weak Pull-up</span></div>
<div class="line"><a id="l11388" name="l11388"></a><span class="lineno">11388</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l11389" name="l11389"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5ad1dcee54c7d59622b80ccc1c4a43d">11389</a></span><span class="preprocessor">#define HIB_TPIO_LEV3           0x02000000  </span><span class="comment">// TMPR3 Trigger Level</span></div>
<div class="line"><a id="l11390" name="l11390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72b3ebd657eaaa0f8836ca4fc79ef75e">11390</a></span><span class="preprocessor">#define HIB_TPIO_EN3            0x01000000  </span><span class="comment">// TMPR3 Enable</span></div>
<div class="line"><a id="l11391" name="l11391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa38e758e7c411e5d8ed0834167d839df">11391</a></span><span class="preprocessor">#define HIB_TPIO_GFLTR2         0x00080000  </span><span class="comment">// TMPR2 Glitch Filtering</span></div>
<div class="line"><a id="l11392" name="l11392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d20c0e0839c345329e747ea128962cb">11392</a></span><span class="preprocessor">#define HIB_TPIO_PUEN2          0x00040000  </span><span class="comment">// TMPR2 Internal Weak Pull-up</span></div>
<div class="line"><a id="l11393" name="l11393"></a><span class="lineno">11393</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l11394" name="l11394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cabd773367ab03b2c8fbfbcf38101a8">11394</a></span><span class="preprocessor">#define HIB_TPIO_LEV2           0x00020000  </span><span class="comment">// TMPR2 Trigger Level</span></div>
<div class="line"><a id="l11395" name="l11395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a584c66a0db68e860a271a19abdbe6742">11395</a></span><span class="preprocessor">#define HIB_TPIO_EN2            0x00010000  </span><span class="comment">// TMPR2 Enable</span></div>
<div class="line"><a id="l11396" name="l11396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d38a471866d26e3bcfdd83223120ea1">11396</a></span><span class="preprocessor">#define HIB_TPIO_GFLTR1         0x00000800  </span><span class="comment">// TMPR1 Glitch Filtering</span></div>
<div class="line"><a id="l11397" name="l11397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa875d39aa6d70f27ca4e7753d52ebe3e">11397</a></span><span class="preprocessor">#define HIB_TPIO_PUEN1          0x00000400  </span><span class="comment">// TMPR1 Internal Weak Pull-up</span></div>
<div class="line"><a id="l11398" name="l11398"></a><span class="lineno">11398</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l11399" name="l11399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a6ddaa8bf1fb32f3e8c517c88409480">11399</a></span><span class="preprocessor">#define HIB_TPIO_LEV1           0x00000200  </span><span class="comment">// TMPR1 Trigger Level</span></div>
<div class="line"><a id="l11400" name="l11400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b5004aa3dbee79efc088a1964c4d685">11400</a></span><span class="preprocessor">#define HIB_TPIO_EN1            0x00000100  </span><span class="comment">// TMPR1Enable</span></div>
<div class="line"><a id="l11401" name="l11401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa58011d06c36a45cff247038b0736118">11401</a></span><span class="preprocessor">#define HIB_TPIO_GFLTR0         0x00000008  </span><span class="comment">// TMPR0 Glitch Filtering</span></div>
<div class="line"><a id="l11402" name="l11402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abee663cb898bd0ba9ea57252b1876113">11402</a></span><span class="preprocessor">#define HIB_TPIO_PUEN0          0x00000004  </span><span class="comment">// TMPR0 Internal Weak Pull-up</span></div>
<div class="line"><a id="l11403" name="l11403"></a><span class="lineno">11403</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l11404" name="l11404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3a5a42c3a3e5e509a76e23b9c605f10">11404</a></span><span class="preprocessor">#define HIB_TPIO_LEV0           0x00000002  </span><span class="comment">// TMPR0 Trigger Level</span></div>
<div class="line"><a id="l11405" name="l11405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a0195da1cd5835de3cbf35d329f0065">11405</a></span><span class="preprocessor">#define HIB_TPIO_EN0            0x00000001  </span><span class="comment">// TMPR0 Enable</span></div>
<div class="line"><a id="l11406" name="l11406"></a><span class="lineno">11406</span> </div>
<div class="line"><a id="l11407" name="l11407"></a><span class="lineno">11407</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11408" name="l11408"></a><span class="lineno">11408</span><span class="comment">//</span></div>
<div class="line"><a id="l11409" name="l11409"></a><span class="lineno">11409</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG0 register.</span></div>
<div class="line"><a id="l11410" name="l11410"></a><span class="lineno">11410</span><span class="comment">//</span></div>
<div class="line"><a id="l11411" name="l11411"></a><span class="lineno">11411</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11412" name="l11412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebbcffe66f16c644190562a8e3379c55">11412</a></span><span class="preprocessor">#define HIB_TPLOG0_TIME_M       0xFFFFFFFF  </span><span class="comment">// Tamper Log Calendar Information</span></div>
<div class="line"><a id="l11413" name="l11413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1877a0bb8948592fdaf16076f920c7ac">11413</a></span><span class="preprocessor">#define HIB_TPLOG0_TIME_S       0</span></div>
<div class="line"><a id="l11414" name="l11414"></a><span class="lineno">11414</span> </div>
<div class="line"><a id="l11415" name="l11415"></a><span class="lineno">11415</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11416" name="l11416"></a><span class="lineno">11416</span><span class="comment">//</span></div>
<div class="line"><a id="l11417" name="l11417"></a><span class="lineno">11417</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG1 register.</span></div>
<div class="line"><a id="l11418" name="l11418"></a><span class="lineno">11418</span><span class="comment">//</span></div>
<div class="line"><a id="l11419" name="l11419"></a><span class="lineno">11419</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11420" name="l11420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac49be543692c14852ffb74ec49f663ef">11420</a></span><span class="preprocessor">#define HIB_TPLOG1_XOSC         0x00010000  </span><span class="comment">// Status of external 32</span></div>
<div class="line"><a id="l11421" name="l11421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ab4d2bacc113397da0d3a2ff67f949b">11421</a></span><span class="preprocessor">#define HIB_TPLOG1_TRIG3        0x00000008  </span><span class="comment">// Status of TMPR[3] Trigger</span></div>
<div class="line"><a id="l11422" name="l11422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af08361c4d85bf21f576b26f627b91835">11422</a></span><span class="preprocessor">#define HIB_TPLOG1_TRIG2        0x00000004  </span><span class="comment">// Status of TMPR[2] Trigger</span></div>
<div class="line"><a id="l11423" name="l11423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adade6919cc711a9cfdb4321849790a07">11423</a></span><span class="preprocessor">#define HIB_TPLOG1_TRIG1        0x00000002  </span><span class="comment">// Status of TMPR[1] Trigger</span></div>
<div class="line"><a id="l11424" name="l11424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a084b9af0f5d41261410cb387f879bc94">11424</a></span><span class="preprocessor">#define HIB_TPLOG1_TRIG0        0x00000001  </span><span class="comment">// Status of TMPR[0] Trigger</span></div>
<div class="line"><a id="l11425" name="l11425"></a><span class="lineno">11425</span> </div>
<div class="line"><a id="l11426" name="l11426"></a><span class="lineno">11426</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11427" name="l11427"></a><span class="lineno">11427</span><span class="comment">//</span></div>
<div class="line"><a id="l11428" name="l11428"></a><span class="lineno">11428</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG2 register.</span></div>
<div class="line"><a id="l11429" name="l11429"></a><span class="lineno">11429</span><span class="comment">//</span></div>
<div class="line"><a id="l11430" name="l11430"></a><span class="lineno">11430</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11431" name="l11431"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf835e0d512b07cc8245faaab1c53ff5">11431</a></span><span class="preprocessor">#define HIB_TPLOG2_TIME_M       0xFFFFFFFF  </span><span class="comment">// Tamper Log Calendar Information</span></div>
<div class="line"><a id="l11432" name="l11432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68e95ff65e02f9776fc53a6db1963dbb">11432</a></span><span class="preprocessor">#define HIB_TPLOG2_TIME_S       0</span></div>
<div class="line"><a id="l11433" name="l11433"></a><span class="lineno">11433</span> </div>
<div class="line"><a id="l11434" name="l11434"></a><span class="lineno">11434</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11435" name="l11435"></a><span class="lineno">11435</span><span class="comment">//</span></div>
<div class="line"><a id="l11436" name="l11436"></a><span class="lineno">11436</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG3 register.</span></div>
<div class="line"><a id="l11437" name="l11437"></a><span class="lineno">11437</span><span class="comment">//</span></div>
<div class="line"><a id="l11438" name="l11438"></a><span class="lineno">11438</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11439" name="l11439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdaebb49dc0c39e3173934b814903408">11439</a></span><span class="preprocessor">#define HIB_TPLOG3_XOSC         0x00010000  </span><span class="comment">// Status of external 32</span></div>
<div class="line"><a id="l11440" name="l11440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50dbed2c0ec35e975fa2557acb3cd5f9">11440</a></span><span class="preprocessor">#define HIB_TPLOG3_TRIG3        0x00000008  </span><span class="comment">// Status of TMPR[3] Trigger</span></div>
<div class="line"><a id="l11441" name="l11441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ad8a9a6fa69e69420365846d30a309c">11441</a></span><span class="preprocessor">#define HIB_TPLOG3_TRIG2        0x00000004  </span><span class="comment">// Status of TMPR[2] Trigger</span></div>
<div class="line"><a id="l11442" name="l11442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f0f7b523187a877cc5095d9c5cd97d6">11442</a></span><span class="preprocessor">#define HIB_TPLOG3_TRIG1        0x00000002  </span><span class="comment">// Status of TMPR[1] Trigger</span></div>
<div class="line"><a id="l11443" name="l11443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a739af8815e47ddcfeb9032d07fda56e2">11443</a></span><span class="preprocessor">#define HIB_TPLOG3_TRIG0        0x00000001  </span><span class="comment">// Status of TMPR[0] Trigger</span></div>
<div class="line"><a id="l11444" name="l11444"></a><span class="lineno">11444</span> </div>
<div class="line"><a id="l11445" name="l11445"></a><span class="lineno">11445</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11446" name="l11446"></a><span class="lineno">11446</span><span class="comment">//</span></div>
<div class="line"><a id="l11447" name="l11447"></a><span class="lineno">11447</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG4 register.</span></div>
<div class="line"><a id="l11448" name="l11448"></a><span class="lineno">11448</span><span class="comment">//</span></div>
<div class="line"><a id="l11449" name="l11449"></a><span class="lineno">11449</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11450" name="l11450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a747be349ef3367f94db3d22d763d4e24">11450</a></span><span class="preprocessor">#define HIB_TPLOG4_TIME_M       0xFFFFFFFF  </span><span class="comment">// Tamper Log Calendar Information</span></div>
<div class="line"><a id="l11451" name="l11451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a98ac93426b09f05435e0b8a0118c7b">11451</a></span><span class="preprocessor">#define HIB_TPLOG4_TIME_S       0</span></div>
<div class="line"><a id="l11452" name="l11452"></a><span class="lineno">11452</span> </div>
<div class="line"><a id="l11453" name="l11453"></a><span class="lineno">11453</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11454" name="l11454"></a><span class="lineno">11454</span><span class="comment">//</span></div>
<div class="line"><a id="l11455" name="l11455"></a><span class="lineno">11455</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG5 register.</span></div>
<div class="line"><a id="l11456" name="l11456"></a><span class="lineno">11456</span><span class="comment">//</span></div>
<div class="line"><a id="l11457" name="l11457"></a><span class="lineno">11457</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11458" name="l11458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafacf331769a90c686a910f1de31a382">11458</a></span><span class="preprocessor">#define HIB_TPLOG5_XOSC         0x00010000  </span><span class="comment">// Status of external 32</span></div>
<div class="line"><a id="l11459" name="l11459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbe56d65d485d8cbfe4900f993a5f5d0">11459</a></span><span class="preprocessor">#define HIB_TPLOG5_TRIG3        0x00000008  </span><span class="comment">// Status of TMPR[3] Trigger</span></div>
<div class="line"><a id="l11460" name="l11460"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9197a7b3e2709a4f3a5dc49f498bb7b8">11460</a></span><span class="preprocessor">#define HIB_TPLOG5_TRIG2        0x00000004  </span><span class="comment">// Status of TMPR[2] Trigger</span></div>
<div class="line"><a id="l11461" name="l11461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeaac773ff013bbd61a8be70c0cbd61b5">11461</a></span><span class="preprocessor">#define HIB_TPLOG5_TRIG1        0x00000002  </span><span class="comment">// Status of TMPR[1] Trigger</span></div>
<div class="line"><a id="l11462" name="l11462"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0aecd691ef182f929154b0b01333f9fb">11462</a></span><span class="preprocessor">#define HIB_TPLOG5_TRIG0        0x00000001  </span><span class="comment">// Status of TMPR[0] Trigger</span></div>
<div class="line"><a id="l11463" name="l11463"></a><span class="lineno">11463</span> </div>
<div class="line"><a id="l11464" name="l11464"></a><span class="lineno">11464</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11465" name="l11465"></a><span class="lineno">11465</span><span class="comment">//</span></div>
<div class="line"><a id="l11466" name="l11466"></a><span class="lineno">11466</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG6 register.</span></div>
<div class="line"><a id="l11467" name="l11467"></a><span class="lineno">11467</span><span class="comment">//</span></div>
<div class="line"><a id="l11468" name="l11468"></a><span class="lineno">11468</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11469" name="l11469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8f12fbac94d33b1ef7cda49f088f894">11469</a></span><span class="preprocessor">#define HIB_TPLOG6_TIME_M       0xFFFFFFFF  </span><span class="comment">// Tamper Log Calendar Information</span></div>
<div class="line"><a id="l11470" name="l11470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6cfa614a9dc0fd3cdc6c8a1f35c8ba0">11470</a></span><span class="preprocessor">#define HIB_TPLOG6_TIME_S       0</span></div>
<div class="line"><a id="l11471" name="l11471"></a><span class="lineno">11471</span> </div>
<div class="line"><a id="l11472" name="l11472"></a><span class="lineno">11472</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11473" name="l11473"></a><span class="lineno">11473</span><span class="comment">//</span></div>
<div class="line"><a id="l11474" name="l11474"></a><span class="lineno">11474</span><span class="comment">// The following are defines for the bit fields in the HIB_TPLOG7 register.</span></div>
<div class="line"><a id="l11475" name="l11475"></a><span class="lineno">11475</span><span class="comment">//</span></div>
<div class="line"><a id="l11476" name="l11476"></a><span class="lineno">11476</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11477" name="l11477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73665e9a7a0ee1a6508f55ab6e478a27">11477</a></span><span class="preprocessor">#define HIB_TPLOG7_XOSC         0x00010000  </span><span class="comment">// Status of external 32</span></div>
<div class="line"><a id="l11478" name="l11478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a182aab3d1737e43038d49e514ae7b442">11478</a></span><span class="preprocessor">#define HIB_TPLOG7_TRIG3        0x00000008  </span><span class="comment">// Status of TMPR[3] Trigger</span></div>
<div class="line"><a id="l11479" name="l11479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70d6763f0b585cf7c1b818599706115f">11479</a></span><span class="preprocessor">#define HIB_TPLOG7_TRIG2        0x00000004  </span><span class="comment">// Status of TMPR[2] Trigger</span></div>
<div class="line"><a id="l11480" name="l11480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a690ba6ba59e9993b35f76a8db5f4ce69">11480</a></span><span class="preprocessor">#define HIB_TPLOG7_TRIG1        0x00000002  </span><span class="comment">// Status of TMPR[1] Trigger</span></div>
<div class="line"><a id="l11481" name="l11481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2c68e11543650753b001c4b697869cb">11481</a></span><span class="preprocessor">#define HIB_TPLOG7_TRIG0        0x00000001  </span><span class="comment">// Status of TMPR[0] Trigger</span></div>
<div class="line"><a id="l11482" name="l11482"></a><span class="lineno">11482</span> </div>
<div class="line"><a id="l11483" name="l11483"></a><span class="lineno">11483</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11484" name="l11484"></a><span class="lineno">11484</span><span class="comment">//</span></div>
<div class="line"><a id="l11485" name="l11485"></a><span class="lineno">11485</span><span class="comment">// The following are defines for the bit fields in the HIB_PP register.</span></div>
<div class="line"><a id="l11486" name="l11486"></a><span class="lineno">11486</span><span class="comment">//</span></div>
<div class="line"><a id="l11487" name="l11487"></a><span class="lineno">11487</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11488" name="l11488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7892b2ffdba95626630807682c8c092d">11488</a></span><span class="preprocessor">#define HIB_PP_TAMPER           0x00000002  </span><span class="comment">// Tamper Pin Presence</span></div>
<div class="line"><a id="l11489" name="l11489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad01b19c22a7ef611dd0e47053122cdc4">11489</a></span><span class="preprocessor">#define HIB_PP_WAKENC           0x00000001  </span><span class="comment">// Wake Pin Presence</span></div>
<div class="line"><a id="l11490" name="l11490"></a><span class="lineno">11490</span> </div>
<div class="line"><a id="l11491" name="l11491"></a><span class="lineno">11491</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11492" name="l11492"></a><span class="lineno">11492</span><span class="comment">//</span></div>
<div class="line"><a id="l11493" name="l11493"></a><span class="lineno">11493</span><span class="comment">// The following are defines for the bit fields in the HIB_CC register.</span></div>
<div class="line"><a id="l11494" name="l11494"></a><span class="lineno">11494</span><span class="comment">//</span></div>
<div class="line"><a id="l11495" name="l11495"></a><span class="lineno">11495</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11496" name="l11496"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad63b6b6072d950bf7648983d0e7a707a">11496</a></span><span class="preprocessor">#define HIB_CC_SYSCLKEN         0x00000001  </span><span class="comment">// RTCOSC to System Clock Enable</span></div>
<div class="line"><a id="l11497" name="l11497"></a><span class="lineno">11497</span> </div>
<div class="line"><a id="l11498" name="l11498"></a><span class="lineno">11498</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11499" name="l11499"></a><span class="lineno">11499</span><span class="comment">//</span></div>
<div class="line"><a id="l11500" name="l11500"></a><span class="lineno">11500</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMA register.</span></div>
<div class="line"><a id="l11501" name="l11501"></a><span class="lineno">11501</span><span class="comment">//</span></div>
<div class="line"><a id="l11502" name="l11502"></a><span class="lineno">11502</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11503" name="l11503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad336a0ec160d3146e7e20054ba60e5b1">11503</a></span><span class="preprocessor">#define FLASH_FMA_OFFSET_M      0x000FFFFF  </span><span class="comment">// Address Offset</span></div>
<div class="line"><a id="l11504" name="l11504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a458329cf018b54b24df85e6de7937c74">11504</a></span><span class="preprocessor">#define FLASH_FMA_OFFSET_S      0</span></div>
<div class="line"><a id="l11505" name="l11505"></a><span class="lineno">11505</span> </div>
<div class="line"><a id="l11506" name="l11506"></a><span class="lineno">11506</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11507" name="l11507"></a><span class="lineno">11507</span><span class="comment">//</span></div>
<div class="line"><a id="l11508" name="l11508"></a><span class="lineno">11508</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMD register.</span></div>
<div class="line"><a id="l11509" name="l11509"></a><span class="lineno">11509</span><span class="comment">//</span></div>
<div class="line"><a id="l11510" name="l11510"></a><span class="lineno">11510</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11511" name="l11511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a012da7995efe1cf42568997b4b5eef63">11511</a></span><span class="preprocessor">#define FLASH_FMD_DATA_M        0xFFFFFFFF  </span><span class="comment">// Data Value</span></div>
<div class="line"><a id="l11512" name="l11512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42a9077338767b0f5e1a803a4832f4d6">11512</a></span><span class="preprocessor">#define FLASH_FMD_DATA_S        0</span></div>
<div class="line"><a id="l11513" name="l11513"></a><span class="lineno">11513</span> </div>
<div class="line"><a id="l11514" name="l11514"></a><span class="lineno">11514</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11515" name="l11515"></a><span class="lineno">11515</span><span class="comment">//</span></div>
<div class="line"><a id="l11516" name="l11516"></a><span class="lineno">11516</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMC register.</span></div>
<div class="line"><a id="l11517" name="l11517"></a><span class="lineno">11517</span><span class="comment">//</span></div>
<div class="line"><a id="l11518" name="l11518"></a><span class="lineno">11518</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11519" name="l11519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad459e0bf007541fd064f4a6f85651ede">11519</a></span><span class="preprocessor">#define FLASH_FMC_WRKEY         0xA4420000  </span><span class="comment">// FLASH write key</span></div>
<div class="line"><a id="l11520" name="l11520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c7c67a4856820820fe1843e2507774f">11520</a></span><span class="preprocessor">#define FLASH_FMC_COMT          0x00000008  </span><span class="comment">// Commit Register Value</span></div>
<div class="line"><a id="l11521" name="l11521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4dc76dfc9af2c46696e6515a2e3c7d2">11521</a></span><span class="preprocessor">#define FLASH_FMC_MERASE        0x00000004  </span><span class="comment">// Mass Erase Flash Memory</span></div>
<div class="line"><a id="l11522" name="l11522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4467d81c06e58e0058ba9bd7ce9a1fa8">11522</a></span><span class="preprocessor">#define FLASH_FMC_ERASE         0x00000002  </span><span class="comment">// Erase a Page of Flash Memory</span></div>
<div class="line"><a id="l11523" name="l11523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb6812b38d327b9b27dc6634b38d1c14">11523</a></span><span class="preprocessor">#define FLASH_FMC_WRITE         0x00000001  </span><span class="comment">// Write a Word into Flash Memory</span></div>
<div class="line"><a id="l11524" name="l11524"></a><span class="lineno">11524</span> </div>
<div class="line"><a id="l11525" name="l11525"></a><span class="lineno">11525</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11526" name="l11526"></a><span class="lineno">11526</span><span class="comment">//</span></div>
<div class="line"><a id="l11527" name="l11527"></a><span class="lineno">11527</span><span class="comment">// The following are defines for the bit fields in the FLASH_FCRIS register.</span></div>
<div class="line"><a id="l11528" name="l11528"></a><span class="lineno">11528</span><span class="comment">//</span></div>
<div class="line"><a id="l11529" name="l11529"></a><span class="lineno">11529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11530" name="l11530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad40d08bc39c563b2a51a41379d760dcc">11530</a></span><span class="preprocessor">#define FLASH_FCRIS_PROGRIS     0x00002000  </span><span class="comment">// Program Verify Error Raw</span></div>
<div class="line"><a id="l11531" name="l11531"></a><span class="lineno">11531</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l11532" name="l11532"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ed8621b4617b19532f18e0e4b63a19f">11532</a></span><span class="preprocessor">#define FLASH_FCRIS_ERRIS       0x00000800  </span><span class="comment">// Erase Verify Error Raw Interrupt</span></div>
<div class="line"><a id="l11533" name="l11533"></a><span class="lineno">11533</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11534" name="l11534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5ee1b730a711807d68624ceeb0cfd9d">11534</a></span><span class="preprocessor">#define FLASH_FCRIS_INVDRIS     0x00000400  </span><span class="comment">// Invalid Data Raw Interrupt</span></div>
<div class="line"><a id="l11535" name="l11535"></a><span class="lineno">11535</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11536" name="l11536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d083252492ed45f95e8d7fc351319ad">11536</a></span><span class="preprocessor">#define FLASH_FCRIS_VOLTRIS     0x00000200  </span><span class="comment">// Pump Voltage Raw Interrupt</span></div>
<div class="line"><a id="l11537" name="l11537"></a><span class="lineno">11537</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l11538" name="l11538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ee4460b7907fe849327591c5d618e1d">11538</a></span><span class="preprocessor">#define FLASH_FCRIS_ERIS        0x00000004  </span><span class="comment">// EEPROM Raw Interrupt Status</span></div>
<div class="line"><a id="l11539" name="l11539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51eb3d35354f631f347c43831565ed4f">11539</a></span><span class="preprocessor">#define FLASH_FCRIS_PRIS        0x00000002  </span><span class="comment">// Programming Raw Interrupt Status</span></div>
<div class="line"><a id="l11540" name="l11540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09d50b5c6779f705a495c165914d1bd1">11540</a></span><span class="preprocessor">#define FLASH_FCRIS_ARIS        0x00000001  </span><span class="comment">// Access Raw Interrupt Status</span></div>
<div class="line"><a id="l11541" name="l11541"></a><span class="lineno">11541</span> </div>
<div class="line"><a id="l11542" name="l11542"></a><span class="lineno">11542</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11543" name="l11543"></a><span class="lineno">11543</span><span class="comment">//</span></div>
<div class="line"><a id="l11544" name="l11544"></a><span class="lineno">11544</span><span class="comment">// The following are defines for the bit fields in the FLASH_FCIM register.</span></div>
<div class="line"><a id="l11545" name="l11545"></a><span class="lineno">11545</span><span class="comment">//</span></div>
<div class="line"><a id="l11546" name="l11546"></a><span class="lineno">11546</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11547" name="l11547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54b69e7e24651a792c58b4845681604b">11547</a></span><span class="preprocessor">#define FLASH_FCIM_PROGMASK     0x00002000  </span><span class="comment">// PROGVER Interrupt Mask</span></div>
<div class="line"><a id="l11548" name="l11548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cb62b82bd53c2a8e3ec6dd3ecce6fe2">11548</a></span><span class="preprocessor">#define FLASH_FCIM_ERMASK       0x00000800  </span><span class="comment">// ERVER Interrupt Mask</span></div>
<div class="line"><a id="l11549" name="l11549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58693959b2b34ab82db4ee4ec6b71eeb">11549</a></span><span class="preprocessor">#define FLASH_FCIM_INVDMASK     0x00000400  </span><span class="comment">// Invalid Data Interrupt Mask</span></div>
<div class="line"><a id="l11550" name="l11550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9cfae37e8b34f32a066e75fed22d31a">11550</a></span><span class="preprocessor">#define FLASH_FCIM_VOLTMASK     0x00000200  </span><span class="comment">// VOLT Interrupt Mask</span></div>
<div class="line"><a id="l11551" name="l11551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3468f1e5833ca39ee65557e26247793">11551</a></span><span class="preprocessor">#define FLASH_FCIM_EMASK        0x00000004  </span><span class="comment">// EEPROM Interrupt Mask</span></div>
<div class="line"><a id="l11552" name="l11552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d823b71d9fc04180cd3d25b4d336fb8">11552</a></span><span class="preprocessor">#define FLASH_FCIM_PMASK        0x00000002  </span><span class="comment">// Programming Interrupt Mask</span></div>
<div class="line"><a id="l11553" name="l11553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71bc3960bba1199cd4d6a1b79252fa24">11553</a></span><span class="preprocessor">#define FLASH_FCIM_AMASK        0x00000001  </span><span class="comment">// Access Interrupt Mask</span></div>
<div class="line"><a id="l11554" name="l11554"></a><span class="lineno">11554</span> </div>
<div class="line"><a id="l11555" name="l11555"></a><span class="lineno">11555</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11556" name="l11556"></a><span class="lineno">11556</span><span class="comment">//</span></div>
<div class="line"><a id="l11557" name="l11557"></a><span class="lineno">11557</span><span class="comment">// The following are defines for the bit fields in the FLASH_FCMISC register.</span></div>
<div class="line"><a id="l11558" name="l11558"></a><span class="lineno">11558</span><span class="comment">//</span></div>
<div class="line"><a id="l11559" name="l11559"></a><span class="lineno">11559</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11560" name="l11560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3caebbaeb5be18fda4cff44199bf928">11560</a></span><span class="preprocessor">#define FLASH_FCMISC_PROGMISC   0x00002000  </span><span class="comment">// PROGVER Masked Interrupt Status</span></div>
<div class="line"><a id="l11561" name="l11561"></a><span class="lineno">11561</span>                                            <span class="comment">// and Clear</span></div>
<div class="line"><a id="l11562" name="l11562"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5971da07bbccd52896cffe0cf9d00c42">11562</a></span><span class="preprocessor">#define FLASH_FCMISC_ERMISC     0x00000800  </span><span class="comment">// ERVER Masked Interrupt Status</span></div>
<div class="line"><a id="l11563" name="l11563"></a><span class="lineno">11563</span>                                            <span class="comment">// and Clear</span></div>
<div class="line"><a id="l11564" name="l11564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add6b9efaed181828f6d85c2f0359895f">11564</a></span><span class="preprocessor">#define FLASH_FCMISC_INVDMISC   0x00000400  </span><span class="comment">// Invalid Data Masked Interrupt</span></div>
<div class="line"><a id="l11565" name="l11565"></a><span class="lineno">11565</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l11566" name="l11566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a221dab551cd1c8c2c20b52597d3490ae">11566</a></span><span class="preprocessor">#define FLASH_FCMISC_VOLTMISC   0x00000200  </span><span class="comment">// VOLT Masked Interrupt Status and</span></div>
<div class="line"><a id="l11567" name="l11567"></a><span class="lineno">11567</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l11568" name="l11568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97794cd0fa78643646464d09b4352abc">11568</a></span><span class="preprocessor">#define FLASH_FCMISC_EMISC      0x00000004  </span><span class="comment">// EEPROM Masked Interrupt Status</span></div>
<div class="line"><a id="l11569" name="l11569"></a><span class="lineno">11569</span>                                            <span class="comment">// and Clear</span></div>
<div class="line"><a id="l11570" name="l11570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2b3d29b15019a56c3f688bfd6022008">11570</a></span><span class="preprocessor">#define FLASH_FCMISC_PMISC      0x00000002  </span><span class="comment">// Programming Masked Interrupt</span></div>
<div class="line"><a id="l11571" name="l11571"></a><span class="lineno">11571</span>                                            <span class="comment">// Status and Clear</span></div>
<div class="line"><a id="l11572" name="l11572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad93ec424487167f9ff9e603c5b7bbea3">11572</a></span><span class="preprocessor">#define FLASH_FCMISC_AMISC      0x00000001  </span><span class="comment">// Access Masked Interrupt Status</span></div>
<div class="line"><a id="l11573" name="l11573"></a><span class="lineno">11573</span>                                            <span class="comment">// and Clear</span></div>
<div class="line"><a id="l11574" name="l11574"></a><span class="lineno">11574</span> </div>
<div class="line"><a id="l11575" name="l11575"></a><span class="lineno">11575</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11576" name="l11576"></a><span class="lineno">11576</span><span class="comment">//</span></div>
<div class="line"><a id="l11577" name="l11577"></a><span class="lineno">11577</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMC2 register.</span></div>
<div class="line"><a id="l11578" name="l11578"></a><span class="lineno">11578</span><span class="comment">//</span></div>
<div class="line"><a id="l11579" name="l11579"></a><span class="lineno">11579</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11580" name="l11580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3420da5261a77ac75ff954616425cc25">11580</a></span><span class="preprocessor">#define FLASH_FMC2_WRBUF        0x00000001  </span><span class="comment">// Buffered Flash Memory Write</span></div>
<div class="line"><a id="l11581" name="l11581"></a><span class="lineno">11581</span> </div>
<div class="line"><a id="l11582" name="l11582"></a><span class="lineno">11582</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11583" name="l11583"></a><span class="lineno">11583</span><span class="comment">//</span></div>
<div class="line"><a id="l11584" name="l11584"></a><span class="lineno">11584</span><span class="comment">// The following are defines for the bit fields in the FLASH_FWBVAL register.</span></div>
<div class="line"><a id="l11585" name="l11585"></a><span class="lineno">11585</span><span class="comment">//</span></div>
<div class="line"><a id="l11586" name="l11586"></a><span class="lineno">11586</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11587" name="l11587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32f2a230bb2e86387af6f76faa175b82">11587</a></span><span class="preprocessor">#define FLASH_FWBVAL_FWB_M      0xFFFFFFFF  </span><span class="comment">// Flash Memory Write Buffer</span></div>
<div class="line"><a id="l11588" name="l11588"></a><span class="lineno">11588</span> </div>
<div class="line"><a id="l11589" name="l11589"></a><span class="lineno">11589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11590" name="l11590"></a><span class="lineno">11590</span><span class="comment">//</span></div>
<div class="line"><a id="l11591" name="l11591"></a><span class="lineno">11591</span><span class="comment">// The following are defines for the bit fields in the FLASH_FLPEKEY register.</span></div>
<div class="line"><a id="l11592" name="l11592"></a><span class="lineno">11592</span><span class="comment">//</span></div>
<div class="line"><a id="l11593" name="l11593"></a><span class="lineno">11593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11594" name="l11594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac59248e8ef60017679437435d4109516">11594</a></span><span class="preprocessor">#define FLASH_FLPEKEY_PEKEY_M   0x0000FFFF  </span><span class="comment">// Key Value</span></div>
<div class="line"><a id="l11595" name="l11595"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68dadb3c4bbba177ec3c06b04f7bf428">11595</a></span><span class="preprocessor">#define FLASH_FLPEKEY_PEKEY_S   0</span></div>
<div class="line"><a id="l11596" name="l11596"></a><span class="lineno">11596</span> </div>
<div class="line"><a id="l11597" name="l11597"></a><span class="lineno">11597</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11598" name="l11598"></a><span class="lineno">11598</span><span class="comment">//</span></div>
<div class="line"><a id="l11599" name="l11599"></a><span class="lineno">11599</span><span class="comment">// The following are defines for the bit fields in the FLASH_FWBN register.</span></div>
<div class="line"><a id="l11600" name="l11600"></a><span class="lineno">11600</span><span class="comment">//</span></div>
<div class="line"><a id="l11601" name="l11601"></a><span class="lineno">11601</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11602" name="l11602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5f6c7474415c0ff0ed927e8e696e072">11602</a></span><span class="preprocessor">#define FLASH_FWBN_DATA_M       0xFFFFFFFF  </span><span class="comment">// Data</span></div>
<div class="line"><a id="l11603" name="l11603"></a><span class="lineno">11603</span> </div>
<div class="line"><a id="l11604" name="l11604"></a><span class="lineno">11604</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11605" name="l11605"></a><span class="lineno">11605</span><span class="comment">//</span></div>
<div class="line"><a id="l11606" name="l11606"></a><span class="lineno">11606</span><span class="comment">// The following are defines for the bit fields in the FLASH_PP register.</span></div>
<div class="line"><a id="l11607" name="l11607"></a><span class="lineno">11607</span><span class="comment">//</span></div>
<div class="line"><a id="l11608" name="l11608"></a><span class="lineno">11608</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11609" name="l11609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a729ff4d3861579b01b3065e9a82b335b">11609</a></span><span class="preprocessor">#define FLASH_PP_PFC            0x40000000  </span><span class="comment">// Prefetch Buffer Mode</span></div>
<div class="line"><a id="l11610" name="l11610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf0eea5457fdc5f7e34b90054e0fce5f">11610</a></span><span class="preprocessor">#define FLASH_PP_FMM            0x20000000  </span><span class="comment">// Flash Mirror Mode</span></div>
<div class="line"><a id="l11611" name="l11611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a880b76f4f9f1eebed692f70afb7f1445">11611</a></span><span class="preprocessor">#define FLASH_PP_DFA            0x10000000  </span><span class="comment">// DMA Flash Access</span></div>
<div class="line"><a id="l11612" name="l11612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a673f65763ce5da23a496f91a17d2fb2a">11612</a></span><span class="preprocessor">#define FLASH_PP_EESS_M         0x00780000  </span><span class="comment">// EEPROM Sector Size of the</span></div>
<div class="line"><a id="l11613" name="l11613"></a><span class="lineno">11613</span>                                            <span class="comment">// physical bank</span></div>
<div class="line"><a id="l11614" name="l11614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c30942aafdabd4cfbffd29a96bc4431">11614</a></span><span class="preprocessor">#define FLASH_PP_EESS_1KB       0x00000000  </span><span class="comment">// 1 KB</span></div>
<div class="line"><a id="l11615" name="l11615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2159de81fbda2617ae6e8d83cdd2e4d">11615</a></span><span class="preprocessor">#define FLASH_PP_EESS_2KB       0x00080000  </span><span class="comment">// 2 KB</span></div>
<div class="line"><a id="l11616" name="l11616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2147128e5c03354a9b2b1c31b7a295a9">11616</a></span><span class="preprocessor">#define FLASH_PP_EESS_4KB       0x00100000  </span><span class="comment">// 4 KB</span></div>
<div class="line"><a id="l11617" name="l11617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a3d2b04de929643e4762c961437d371">11617</a></span><span class="preprocessor">#define FLASH_PP_EESS_8KB       0x00180000  </span><span class="comment">// 8 KB</span></div>
<div class="line"><a id="l11618" name="l11618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76bf6e9e2dafb46042e459fd4306a2ee">11618</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_M       0x00070000  </span><span class="comment">// Flash Sector Size of the</span></div>
<div class="line"><a id="l11619" name="l11619"></a><span class="lineno">11619</span>                                            <span class="comment">// physical bank</span></div>
<div class="line"><a id="l11620" name="l11620"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3077ad02cc31c0ea089870ee1b9d2786">11620</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_1KB     0x00000000  </span><span class="comment">// 1 KB</span></div>
<div class="line"><a id="l11621" name="l11621"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f5c69fb4d1e3c209f0798547dad9aa9">11621</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_2KB     0x00010000  </span><span class="comment">// 2 KB</span></div>
<div class="line"><a id="l11622" name="l11622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9544543cf136858b5446a3e97036595d">11622</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_4KB     0x00020000  </span><span class="comment">// 4 KB</span></div>
<div class="line"><a id="l11623" name="l11623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4458fb052e46c97812373eb944d4acb">11623</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_8KB     0x00030000  </span><span class="comment">// 8 KB</span></div>
<div class="line"><a id="l11624" name="l11624"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc5399839dc8a6da7e154c92bc7f1a6f">11624</a></span><span class="preprocessor">#define FLASH_PP_MAINSS_16KB    0x00040000  </span><span class="comment">// 16 KB</span></div>
<div class="line"><a id="l11625" name="l11625"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cd314491cb6935247613deeab3fbc4b">11625</a></span><span class="preprocessor">#define FLASH_PP_SIZE_M         0x0000FFFF  </span><span class="comment">// Flash Size</span></div>
<div class="line"><a id="l11626" name="l11626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9de10ced88ca83753e11e2f71f9cb895">11626</a></span><span class="preprocessor">#define FLASH_PP_SIZE_1MB       0x000001FF  </span><span class="comment">// 1024 KB of Flash</span></div>
<div class="line"><a id="l11627" name="l11627"></a><span class="lineno">11627</span> </div>
<div class="line"><a id="l11628" name="l11628"></a><span class="lineno">11628</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11629" name="l11629"></a><span class="lineno">11629</span><span class="comment">//</span></div>
<div class="line"><a id="l11630" name="l11630"></a><span class="lineno">11630</span><span class="comment">// The following are defines for the bit fields in the FLASH_SSIZE register.</span></div>
<div class="line"><a id="l11631" name="l11631"></a><span class="lineno">11631</span><span class="comment">//</span></div>
<div class="line"><a id="l11632" name="l11632"></a><span class="lineno">11632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11633" name="l11633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d174376f88683f6e19c486db03a5577">11633</a></span><span class="preprocessor">#define FLASH_SSIZE_SIZE_M      0x0000FFFF  </span><span class="comment">// SRAM Size</span></div>
<div class="line"><a id="l11634" name="l11634"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb1ebba2f5419abe88c858977ec895fe">11634</a></span><span class="preprocessor">#define FLASH_SSIZE_SIZE_256KB  0x000003FF  </span><span class="comment">// 256 KB of SRAM</span></div>
<div class="line"><a id="l11635" name="l11635"></a><span class="lineno">11635</span> </div>
<div class="line"><a id="l11636" name="l11636"></a><span class="lineno">11636</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11637" name="l11637"></a><span class="lineno">11637</span><span class="comment">//</span></div>
<div class="line"><a id="l11638" name="l11638"></a><span class="lineno">11638</span><span class="comment">// The following are defines for the bit fields in the FLASH_CONF register.</span></div>
<div class="line"><a id="l11639" name="l11639"></a><span class="lineno">11639</span><span class="comment">//</span></div>
<div class="line"><a id="l11640" name="l11640"></a><span class="lineno">11640</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11641" name="l11641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc1af63eca94c9dbf5580602ff0b79e5">11641</a></span><span class="preprocessor">#define FLASH_CONF_FMME         0x40000000  </span><span class="comment">// Flash Mirror Mode Enable</span></div>
<div class="line"><a id="l11642" name="l11642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b8c45d04541b74e82b0917b78b7ebab">11642</a></span><span class="preprocessor">#define FLASH_CONF_SPFE         0x20000000  </span><span class="comment">// Single Prefetch Mode Enable</span></div>
<div class="line"><a id="l11643" name="l11643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26165daaa3ed702db80d6fd5614ae4f8">11643</a></span><span class="preprocessor">#define FLASH_CONF_CLRTV        0x00100000  </span><span class="comment">// Clear Valid Tags</span></div>
<div class="line"><a id="l11644" name="l11644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b60353fb25e3c336d0bc40cee322d8c">11644</a></span><span class="preprocessor">#define FLASH_CONF_FPFON        0x00020000  </span><span class="comment">// Force Prefetch On</span></div>
<div class="line"><a id="l11645" name="l11645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e35576506ad29eec2aab08657eea51c">11645</a></span><span class="preprocessor">#define FLASH_CONF_FPFOFF       0x00010000  </span><span class="comment">// Force Prefetch Off</span></div>
<div class="line"><a id="l11646" name="l11646"></a><span class="lineno">11646</span> </div>
<div class="line"><a id="l11647" name="l11647"></a><span class="lineno">11647</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11648" name="l11648"></a><span class="lineno">11648</span><span class="comment">//</span></div>
<div class="line"><a id="l11649" name="l11649"></a><span class="lineno">11649</span><span class="comment">// The following are defines for the bit fields in the FLASH_ROMSWMAP register.</span></div>
<div class="line"><a id="l11650" name="l11650"></a><span class="lineno">11650</span><span class="comment">//</span></div>
<div class="line"><a id="l11651" name="l11651"></a><span class="lineno">11651</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11652" name="l11652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab00a14715650ad624e682a12bfb046cd">11652</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW7EN_M  0x0000C000  </span><span class="comment">// ROM SW Region 7 Availability</span></div>
<div class="line"><a id="l11653" name="l11653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d20f2570f109acc2f7a205c787e77eb">11653</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW7EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11654" name="l11654"></a><span class="lineno">11654</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11655" name="l11655"></a><span class="lineno">11655</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11656" name="l11656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa62d4a1a83137964abccbbcdbbecf6f2">11656</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW7EN_CORE                                             \</span></div>
<div class="line"><a id="l11657" name="l11657"></a><span class="lineno">11657</span><span class="preprocessor">                                0x00004000  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11658" name="l11658"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acb1f79531423361bfd7751e92c46f3f6">11658</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW6EN_M  0x00003000  </span><span class="comment">// ROM SW Region 6 Availability</span></div>
<div class="line"><a id="l11659" name="l11659"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a019afaf7c9b5f82c5ff0195579ab6114">11659</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW6EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11660" name="l11660"></a><span class="lineno">11660</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11661" name="l11661"></a><span class="lineno">11661</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11662" name="l11662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4265e775918312fd6cedc0eada7454f">11662</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW6EN_CORE                                             \</span></div>
<div class="line"><a id="l11663" name="l11663"></a><span class="lineno">11663</span><span class="preprocessor">                                0x00001000  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11664" name="l11664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba408c84dca5c025d4ada6fb673cfcec">11664</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW5EN_M  0x00000C00  </span><span class="comment">// ROM SW Region 5 Availability</span></div>
<div class="line"><a id="l11665" name="l11665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad94020f1fa2c875ec4fcf1a18be7776b">11665</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW5EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11666" name="l11666"></a><span class="lineno">11666</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11667" name="l11667"></a><span class="lineno">11667</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11668" name="l11668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae56dd1a87e8e00bfb8f5b12884dc9af1">11668</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW5EN_CORE                                             \</span></div>
<div class="line"><a id="l11669" name="l11669"></a><span class="lineno">11669</span><span class="preprocessor">                                0x00000400  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11670" name="l11670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefe9b0740f9b74a1fa2d54dafad12ab6">11670</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW4EN_M  0x00000300  </span><span class="comment">// ROM SW Region 4 Availability</span></div>
<div class="line"><a id="l11671" name="l11671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5c1097fa1cc7cec7e1f04a4ba259b7ee">11671</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW4EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11672" name="l11672"></a><span class="lineno">11672</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11673" name="l11673"></a><span class="lineno">11673</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11674" name="l11674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba5cc46cfec2b8cbdf16d2d45fe3b599">11674</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW4EN_CORE                                             \</span></div>
<div class="line"><a id="l11675" name="l11675"></a><span class="lineno">11675</span><span class="preprocessor">                                0x00000100  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11676" name="l11676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d6b434eb37f72e1db56092d72186360">11676</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW3EN_M  0x000000C0  </span><span class="comment">// ROM SW Region 3 Availability</span></div>
<div class="line"><a id="l11677" name="l11677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a845e40f0897946a0ea8b8d5fd1023829">11677</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW3EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11678" name="l11678"></a><span class="lineno">11678</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11679" name="l11679"></a><span class="lineno">11679</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11680" name="l11680"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae4a59b366e7d5301406a22a6eba0625">11680</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW3EN_CORE                                             \</span></div>
<div class="line"><a id="l11681" name="l11681"></a><span class="lineno">11681</span><span class="preprocessor">                                0x00000040  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11682" name="l11682"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a278067e94144d9893e413ca9e6b32f9c">11682</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW2EN_M  0x00000030  </span><span class="comment">// ROM SW Region 2 Availability</span></div>
<div class="line"><a id="l11683" name="l11683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c57bb1101935d270f2cae7f3b346306">11683</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW2EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11684" name="l11684"></a><span class="lineno">11684</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11685" name="l11685"></a><span class="lineno">11685</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11686" name="l11686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeab45ffee1f50d71081abd5f9031826f">11686</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW2EN_CORE                                             \</span></div>
<div class="line"><a id="l11687" name="l11687"></a><span class="lineno">11687</span><span class="preprocessor">                                0x00000010  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11688" name="l11688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e1a8ce831df7f12bd5e7aed15f73cc2">11688</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW1EN_M  0x0000000C  </span><span class="comment">// ROM SW Region 1 Availability</span></div>
<div class="line"><a id="l11689" name="l11689"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbd2fec78d94a35e3114ba42f0b4248b">11689</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW1EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11690" name="l11690"></a><span class="lineno">11690</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11691" name="l11691"></a><span class="lineno">11691</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11692" name="l11692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55f6de1800ed3b187691e9f01d0ebe7b">11692</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW1EN_CORE                                             \</span></div>
<div class="line"><a id="l11693" name="l11693"></a><span class="lineno">11693</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11694" name="l11694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74a8adcd5d978e51de4fc1a64b8a33b3">11694</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW0EN_M  0x00000003  </span><span class="comment">// ROM SW Region 0 Availability</span></div>
<div class="line"><a id="l11695" name="l11695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a706653a81379d89a719cfc387860f357">11695</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW0EN_NOTVIS                                           \</span></div>
<div class="line"><a id="l11696" name="l11696"></a><span class="lineno">11696</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Software region not available to</span></div>
<div class="line"><a id="l11697" name="l11697"></a><span class="lineno">11697</span>                                            <span class="comment">// the core</span></div>
<div class="line"><a id="l11698" name="l11698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cc961d510327168c0e3326fa2621d93">11698</a></span><span class="preprocessor">#define FLASH_ROMSWMAP_SW0EN_CORE                                             \</span></div>
<div class="line"><a id="l11699" name="l11699"></a><span class="lineno">11699</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Region available to core</span></div>
<div class="line"><a id="l11700" name="l11700"></a><span class="lineno">11700</span> </div>
<div class="line"><a id="l11701" name="l11701"></a><span class="lineno">11701</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11702" name="l11702"></a><span class="lineno">11702</span><span class="comment">//</span></div>
<div class="line"><a id="l11703" name="l11703"></a><span class="lineno">11703</span><span class="comment">// The following are defines for the bit fields in the FLASH_DMASZ register.</span></div>
<div class="line"><a id="l11704" name="l11704"></a><span class="lineno">11704</span><span class="comment">//</span></div>
<div class="line"><a id="l11705" name="l11705"></a><span class="lineno">11705</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11706" name="l11706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fe4c7f2e722a6bc4f892dec5bc586c4">11706</a></span><span class="preprocessor">#define FLASH_DMASZ_SIZE_M      0x0003FFFF  </span><span class="comment">// uDMA-accessible Memory Size</span></div>
<div class="line"><a id="l11707" name="l11707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5571b1ce673e05151601cae9b1865a98">11707</a></span><span class="preprocessor">#define FLASH_DMASZ_SIZE_S      0</span></div>
<div class="line"><a id="l11708" name="l11708"></a><span class="lineno">11708</span> </div>
<div class="line"><a id="l11709" name="l11709"></a><span class="lineno">11709</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11710" name="l11710"></a><span class="lineno">11710</span><span class="comment">//</span></div>
<div class="line"><a id="l11711" name="l11711"></a><span class="lineno">11711</span><span class="comment">// The following are defines for the bit fields in the FLASH_DMAST register.</span></div>
<div class="line"><a id="l11712" name="l11712"></a><span class="lineno">11712</span><span class="comment">//</span></div>
<div class="line"><a id="l11713" name="l11713"></a><span class="lineno">11713</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11714" name="l11714"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af83bd427b4473a13d9fa193d4e695a43">11714</a></span><span class="preprocessor">#define FLASH_DMAST_ADDR_M      0x1FFFF800  </span><span class="comment">// Contains the starting address of</span></div>
<div class="line"><a id="l11715" name="l11715"></a><span class="lineno">11715</span>                                            <span class="comment">// the flash region accessible by</span></div>
<div class="line"><a id="l11716" name="l11716"></a><span class="lineno">11716</span>                                            <span class="comment">// uDMA if the FLASHPP register DFA</span></div>
<div class="line"><a id="l11717" name="l11717"></a><span class="lineno">11717</span>                                            <span class="comment">// bit is set</span></div>
<div class="line"><a id="l11718" name="l11718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1dda60bf5134f83973cf54691baac6c">11718</a></span><span class="preprocessor">#define FLASH_DMAST_ADDR_S      11</span></div>
<div class="line"><a id="l11719" name="l11719"></a><span class="lineno">11719</span> </div>
<div class="line"><a id="l11720" name="l11720"></a><span class="lineno">11720</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11721" name="l11721"></a><span class="lineno">11721</span><span class="comment">//</span></div>
<div class="line"><a id="l11722" name="l11722"></a><span class="lineno">11722</span><span class="comment">// The following are defines for the bit fields in the FLASH_RVP register.</span></div>
<div class="line"><a id="l11723" name="l11723"></a><span class="lineno">11723</span><span class="comment">//</span></div>
<div class="line"><a id="l11724" name="l11724"></a><span class="lineno">11724</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11725" name="l11725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f28b82bfbe411488b7eb5bf491ab302">11725</a></span><span class="preprocessor">#define FLASH_RVP_RV_M          0xFFFFFFFF  </span><span class="comment">// Reset Vector Pointer Address</span></div>
<div class="line"><a id="l11726" name="l11726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d093de13c8af94246fb89821fbb5e32">11726</a></span><span class="preprocessor">#define FLASH_RVP_RV_S          0</span></div>
<div class="line"><a id="l11727" name="l11727"></a><span class="lineno">11727</span> </div>
<div class="line"><a id="l11728" name="l11728"></a><span class="lineno">11728</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11729" name="l11729"></a><span class="lineno">11729</span><span class="comment">//</span></div>
<div class="line"><a id="l11730" name="l11730"></a><span class="lineno">11730</span><span class="comment">// The following are defines for the bit fields in the FLASH_BOOTCFG register.</span></div>
<div class="line"><a id="l11731" name="l11731"></a><span class="lineno">11731</span><span class="comment">//</span></div>
<div class="line"><a id="l11732" name="l11732"></a><span class="lineno">11732</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11733" name="l11733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97918ab88183c8929228ad2d40d129a4">11733</a></span><span class="preprocessor">#define FLASH_BOOTCFG_NW        0x80000000  </span><span class="comment">// Not Written</span></div>
<div class="line"><a id="l11734" name="l11734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6fd3ce4c4a7d5a168d9fe2167ffd3dea">11734</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_M    0x0000E000  </span><span class="comment">// Boot GPIO Port</span></div>
<div class="line"><a id="l11735" name="l11735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed8c102bac3b489b17af1e81349ba9aa">11735</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_A    0x00000000  </span><span class="comment">// Port A</span></div>
<div class="line"><a id="l11736" name="l11736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac19c5b11cb497714da293ab3b21e7e7f">11736</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_B    0x00002000  </span><span class="comment">// Port B</span></div>
<div class="line"><a id="l11737" name="l11737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4787a468d130159dabf61e64e98f9997">11737</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_C    0x00004000  </span><span class="comment">// Port C</span></div>
<div class="line"><a id="l11738" name="l11738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5c2152cd87629cf1035bb7e9a6f2385">11738</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_D    0x00006000  </span><span class="comment">// Port D</span></div>
<div class="line"><a id="l11739" name="l11739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94796a0e7006b13dd166f997855f9b95">11739</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_E    0x00008000  </span><span class="comment">// Port E</span></div>
<div class="line"><a id="l11740" name="l11740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27e752dc37601ddfca28fad367a693d6">11740</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_F    0x0000A000  </span><span class="comment">// Port F</span></div>
<div class="line"><a id="l11741" name="l11741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f9c6e9ef7501214ccced85f0ccfc146">11741</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_G    0x0000C000  </span><span class="comment">// Port G</span></div>
<div class="line"><a id="l11742" name="l11742"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66fe589ca08e500a0088fed960e8922d">11742</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PORT_H    0x0000E000  </span><span class="comment">// Port H</span></div>
<div class="line"><a id="l11743" name="l11743"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb433b5477e763ce2b230d6bfd34596a">11743</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_M     0x00001C00  </span><span class="comment">// Boot GPIO Pin</span></div>
<div class="line"><a id="l11744" name="l11744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f070d7df5e74de4a9b28c251d31b2d8">11744</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_0     0x00000000  </span><span class="comment">// Pin 0</span></div>
<div class="line"><a id="l11745" name="l11745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4371fc7f3851b647364114021d786cf8">11745</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_1     0x00000400  </span><span class="comment">// Pin 1</span></div>
<div class="line"><a id="l11746" name="l11746"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b19f741cd3974620751400525adf3ac">11746</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_2     0x00000800  </span><span class="comment">// Pin 2</span></div>
<div class="line"><a id="l11747" name="l11747"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f0518c36d59f34129b52ae0b85d3fba">11747</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_3     0x00000C00  </span><span class="comment">// Pin 3</span></div>
<div class="line"><a id="l11748" name="l11748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bb17c23ac5fda371f8e094f73e45312">11748</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_4     0x00001000  </span><span class="comment">// Pin 4</span></div>
<div class="line"><a id="l11749" name="l11749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a4669f093b335fb19e574f0e763d2dd">11749</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_5     0x00001400  </span><span class="comment">// Pin 5</span></div>
<div class="line"><a id="l11750" name="l11750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10d01e2cf5c58ea935cce09060468a19">11750</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_6     0x00001800  </span><span class="comment">// Pin 6</span></div>
<div class="line"><a id="l11751" name="l11751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a36bd83a3c83cef500ccf226928e48f">11751</a></span><span class="preprocessor">#define FLASH_BOOTCFG_PIN_7     0x00001C00  </span><span class="comment">// Pin 7</span></div>
<div class="line"><a id="l11752" name="l11752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac384e9806780188e756756e39a3ca464">11752</a></span><span class="preprocessor">#define FLASH_BOOTCFG_POL       0x00000200  </span><span class="comment">// Boot GPIO Polarity</span></div>
<div class="line"><a id="l11753" name="l11753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50728a9c53fe4950e0e7b7d960d33a9d">11753</a></span><span class="preprocessor">#define FLASH_BOOTCFG_EN        0x00000100  </span><span class="comment">// Boot GPIO Enable</span></div>
<div class="line"><a id="l11754" name="l11754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b1648b162642fd3108b38f35090ceeb">11754</a></span><span class="preprocessor">#define FLASH_BOOTCFG_KEY       0x00000010  </span><span class="comment">// KEY Select</span></div>
<div class="line"><a id="l11755" name="l11755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c6e985ea83b7b2ca6490bc8c09f6dd5">11755</a></span><span class="preprocessor">#define FLASH_BOOTCFG_DBG1      0x00000002  </span><span class="comment">// Debug Control 1</span></div>
<div class="line"><a id="l11756" name="l11756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adba8abcddd058345e849ceb1d7e88397">11756</a></span><span class="preprocessor">#define FLASH_BOOTCFG_DBG0      0x00000001  </span><span class="comment">// Debug Control 0</span></div>
<div class="line"><a id="l11757" name="l11757"></a><span class="lineno">11757</span> </div>
<div class="line"><a id="l11758" name="l11758"></a><span class="lineno">11758</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11759" name="l11759"></a><span class="lineno">11759</span><span class="comment">//</span></div>
<div class="line"><a id="l11760" name="l11760"></a><span class="lineno">11760</span><span class="comment">// The following are defines for the bit fields in the FLASH_USERREG0 register.</span></div>
<div class="line"><a id="l11761" name="l11761"></a><span class="lineno">11761</span><span class="comment">//</span></div>
<div class="line"><a id="l11762" name="l11762"></a><span class="lineno">11762</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11763" name="l11763"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59fd4932d79a762691eb019638d0c534">11763</a></span><span class="preprocessor">#define FLASH_USERREG0_DATA_M   0xFFFFFFFF  </span><span class="comment">// User Data</span></div>
<div class="line"><a id="l11764" name="l11764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43271842ba7036e4019f1f18dd975c9f">11764</a></span><span class="preprocessor">#define FLASH_USERREG0_DATA_S   0</span></div>
<div class="line"><a id="l11765" name="l11765"></a><span class="lineno">11765</span> </div>
<div class="line"><a id="l11766" name="l11766"></a><span class="lineno">11766</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11767" name="l11767"></a><span class="lineno">11767</span><span class="comment">//</span></div>
<div class="line"><a id="l11768" name="l11768"></a><span class="lineno">11768</span><span class="comment">// The following are defines for the bit fields in the FLASH_USERREG1 register.</span></div>
<div class="line"><a id="l11769" name="l11769"></a><span class="lineno">11769</span><span class="comment">//</span></div>
<div class="line"><a id="l11770" name="l11770"></a><span class="lineno">11770</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11771" name="l11771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03f1e4af83da644daf98110a7841b440">11771</a></span><span class="preprocessor">#define FLASH_USERREG1_DATA_M   0xFFFFFFFF  </span><span class="comment">// User Data</span></div>
<div class="line"><a id="l11772" name="l11772"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77a1cf727685fed344ca8118369862a7">11772</a></span><span class="preprocessor">#define FLASH_USERREG1_DATA_S   0</span></div>
<div class="line"><a id="l11773" name="l11773"></a><span class="lineno">11773</span> </div>
<div class="line"><a id="l11774" name="l11774"></a><span class="lineno">11774</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11775" name="l11775"></a><span class="lineno">11775</span><span class="comment">//</span></div>
<div class="line"><a id="l11776" name="l11776"></a><span class="lineno">11776</span><span class="comment">// The following are defines for the bit fields in the FLASH_USERREG2 register.</span></div>
<div class="line"><a id="l11777" name="l11777"></a><span class="lineno">11777</span><span class="comment">//</span></div>
<div class="line"><a id="l11778" name="l11778"></a><span class="lineno">11778</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11779" name="l11779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d8f265ff4eed5915ab83af9064284a4">11779</a></span><span class="preprocessor">#define FLASH_USERREG2_DATA_M   0xFFFFFFFF  </span><span class="comment">// User Data</span></div>
<div class="line"><a id="l11780" name="l11780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6353726804099424b0fc36b28db3d51">11780</a></span><span class="preprocessor">#define FLASH_USERREG2_DATA_S   0</span></div>
<div class="line"><a id="l11781" name="l11781"></a><span class="lineno">11781</span> </div>
<div class="line"><a id="l11782" name="l11782"></a><span class="lineno">11782</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11783" name="l11783"></a><span class="lineno">11783</span><span class="comment">//</span></div>
<div class="line"><a id="l11784" name="l11784"></a><span class="lineno">11784</span><span class="comment">// The following are defines for the bit fields in the FLASH_USERREG3 register.</span></div>
<div class="line"><a id="l11785" name="l11785"></a><span class="lineno">11785</span><span class="comment">//</span></div>
<div class="line"><a id="l11786" name="l11786"></a><span class="lineno">11786</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11787" name="l11787"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae210af4ed4464d29a987f449537f3a82">11787</a></span><span class="preprocessor">#define FLASH_USERREG3_DATA_M   0xFFFFFFFF  </span><span class="comment">// User Data</span></div>
<div class="line"><a id="l11788" name="l11788"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31f8527b70807a1f3671423cf80567cb">11788</a></span><span class="preprocessor">#define FLASH_USERREG3_DATA_S   0</span></div>
<div class="line"><a id="l11789" name="l11789"></a><span class="lineno">11789</span> </div>
<div class="line"><a id="l11790" name="l11790"></a><span class="lineno">11790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11791" name="l11791"></a><span class="lineno">11791</span><span class="comment">//</span></div>
<div class="line"><a id="l11792" name="l11792"></a><span class="lineno">11792</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE8 register.</span></div>
<div class="line"><a id="l11793" name="l11793"></a><span class="lineno">11793</span><span class="comment">//</span></div>
<div class="line"><a id="l11794" name="l11794"></a><span class="lineno">11794</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11795" name="l11795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af75af9b8ad41275938b34dd2e98f2871">11795</a></span><span class="preprocessor">#define FLASH_FMPRE8_READ_ENABLE_M                                            \</span></div>
<div class="line"><a id="l11796" name="l11796"></a><span class="lineno">11796</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11797" name="l11797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade4772313a78dc999088c423739dd995">11797</a></span><span class="preprocessor">#define FLASH_FMPRE8_READ_ENABLE_S                                            \</span></div>
<div class="line"><a id="l11798" name="l11798"></a><span class="lineno">11798</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11799" name="l11799"></a><span class="lineno">11799</span> </div>
<div class="line"><a id="l11800" name="l11800"></a><span class="lineno">11800</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11801" name="l11801"></a><span class="lineno">11801</span><span class="comment">//</span></div>
<div class="line"><a id="l11802" name="l11802"></a><span class="lineno">11802</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE9 register.</span></div>
<div class="line"><a id="l11803" name="l11803"></a><span class="lineno">11803</span><span class="comment">//</span></div>
<div class="line"><a id="l11804" name="l11804"></a><span class="lineno">11804</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11805" name="l11805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f84bd56314911505b1091e2da7fe53b">11805</a></span><span class="preprocessor">#define FLASH_FMPRE9_READ_ENABLE_M                                            \</span></div>
<div class="line"><a id="l11806" name="l11806"></a><span class="lineno">11806</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11807" name="l11807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade0d88f06c7453ec378c16fd81a2a7ee">11807</a></span><span class="preprocessor">#define FLASH_FMPRE9_READ_ENABLE_S                                            \</span></div>
<div class="line"><a id="l11808" name="l11808"></a><span class="lineno">11808</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11809" name="l11809"></a><span class="lineno">11809</span> </div>
<div class="line"><a id="l11810" name="l11810"></a><span class="lineno">11810</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11811" name="l11811"></a><span class="lineno">11811</span><span class="comment">//</span></div>
<div class="line"><a id="l11812" name="l11812"></a><span class="lineno">11812</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE10 register.</span></div>
<div class="line"><a id="l11813" name="l11813"></a><span class="lineno">11813</span><span class="comment">//</span></div>
<div class="line"><a id="l11814" name="l11814"></a><span class="lineno">11814</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11815" name="l11815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b9c32b682a1f5f1e9877de61825574b">11815</a></span><span class="preprocessor">#define FLASH_FMPRE10_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11816" name="l11816"></a><span class="lineno">11816</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11817" name="l11817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa635893588aefec72694504111882511">11817</a></span><span class="preprocessor">#define FLASH_FMPRE10_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11818" name="l11818"></a><span class="lineno">11818</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11819" name="l11819"></a><span class="lineno">11819</span> </div>
<div class="line"><a id="l11820" name="l11820"></a><span class="lineno">11820</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11821" name="l11821"></a><span class="lineno">11821</span><span class="comment">//</span></div>
<div class="line"><a id="l11822" name="l11822"></a><span class="lineno">11822</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE11 register.</span></div>
<div class="line"><a id="l11823" name="l11823"></a><span class="lineno">11823</span><span class="comment">//</span></div>
<div class="line"><a id="l11824" name="l11824"></a><span class="lineno">11824</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11825" name="l11825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0ac11077b56b07853ed9243075017f0">11825</a></span><span class="preprocessor">#define FLASH_FMPRE11_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11826" name="l11826"></a><span class="lineno">11826</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11827" name="l11827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15026a923383de6aa53a636a0a5c55da">11827</a></span><span class="preprocessor">#define FLASH_FMPRE11_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11828" name="l11828"></a><span class="lineno">11828</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11829" name="l11829"></a><span class="lineno">11829</span> </div>
<div class="line"><a id="l11830" name="l11830"></a><span class="lineno">11830</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11831" name="l11831"></a><span class="lineno">11831</span><span class="comment">//</span></div>
<div class="line"><a id="l11832" name="l11832"></a><span class="lineno">11832</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE12 register.</span></div>
<div class="line"><a id="l11833" name="l11833"></a><span class="lineno">11833</span><span class="comment">//</span></div>
<div class="line"><a id="l11834" name="l11834"></a><span class="lineno">11834</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11835" name="l11835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad38f3850bd2146a17a4ef34e7866ca53">11835</a></span><span class="preprocessor">#define FLASH_FMPRE12_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11836" name="l11836"></a><span class="lineno">11836</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11837" name="l11837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae44239a63a3206cb1d6423b1bdd4c0d2">11837</a></span><span class="preprocessor">#define FLASH_FMPRE12_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11838" name="l11838"></a><span class="lineno">11838</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11839" name="l11839"></a><span class="lineno">11839</span> </div>
<div class="line"><a id="l11840" name="l11840"></a><span class="lineno">11840</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11841" name="l11841"></a><span class="lineno">11841</span><span class="comment">//</span></div>
<div class="line"><a id="l11842" name="l11842"></a><span class="lineno">11842</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE13 register.</span></div>
<div class="line"><a id="l11843" name="l11843"></a><span class="lineno">11843</span><span class="comment">//</span></div>
<div class="line"><a id="l11844" name="l11844"></a><span class="lineno">11844</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11845" name="l11845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8393acb5ad65656dd27a118c906839b">11845</a></span><span class="preprocessor">#define FLASH_FMPRE13_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11846" name="l11846"></a><span class="lineno">11846</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11847" name="l11847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a342c5e282282034d7807b5b5dcfd79d4">11847</a></span><span class="preprocessor">#define FLASH_FMPRE13_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11848" name="l11848"></a><span class="lineno">11848</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11849" name="l11849"></a><span class="lineno">11849</span> </div>
<div class="line"><a id="l11850" name="l11850"></a><span class="lineno">11850</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11851" name="l11851"></a><span class="lineno">11851</span><span class="comment">//</span></div>
<div class="line"><a id="l11852" name="l11852"></a><span class="lineno">11852</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE14 register.</span></div>
<div class="line"><a id="l11853" name="l11853"></a><span class="lineno">11853</span><span class="comment">//</span></div>
<div class="line"><a id="l11854" name="l11854"></a><span class="lineno">11854</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11855" name="l11855"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00b4e7e929a4aa65fe9c664b20d562f7">11855</a></span><span class="preprocessor">#define FLASH_FMPRE14_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11856" name="l11856"></a><span class="lineno">11856</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11857" name="l11857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9289f9270e8def68717e181854c66ec">11857</a></span><span class="preprocessor">#define FLASH_FMPRE14_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11858" name="l11858"></a><span class="lineno">11858</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11859" name="l11859"></a><span class="lineno">11859</span> </div>
<div class="line"><a id="l11860" name="l11860"></a><span class="lineno">11860</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11861" name="l11861"></a><span class="lineno">11861</span><span class="comment">//</span></div>
<div class="line"><a id="l11862" name="l11862"></a><span class="lineno">11862</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPRE15 register.</span></div>
<div class="line"><a id="l11863" name="l11863"></a><span class="lineno">11863</span><span class="comment">//</span></div>
<div class="line"><a id="l11864" name="l11864"></a><span class="lineno">11864</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11865" name="l11865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06b9be8ea3519b640f74087275ab6a2e">11865</a></span><span class="preprocessor">#define FLASH_FMPRE15_READ_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11866" name="l11866"></a><span class="lineno">11866</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Read Enable</span></div>
<div class="line"><a id="l11867" name="l11867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5af245098aaeecebd6e48280e4540dd3">11867</a></span><span class="preprocessor">#define FLASH_FMPRE15_READ_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11868" name="l11868"></a><span class="lineno">11868</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11869" name="l11869"></a><span class="lineno">11869</span> </div>
<div class="line"><a id="l11870" name="l11870"></a><span class="lineno">11870</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11871" name="l11871"></a><span class="lineno">11871</span><span class="comment">//</span></div>
<div class="line"><a id="l11872" name="l11872"></a><span class="lineno">11872</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE8 register.</span></div>
<div class="line"><a id="l11873" name="l11873"></a><span class="lineno">11873</span><span class="comment">//</span></div>
<div class="line"><a id="l11874" name="l11874"></a><span class="lineno">11874</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11875" name="l11875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0923a89889ff11f994db4356788fd37">11875</a></span><span class="preprocessor">#define FLASH_FMPPE8_PROG_ENABLE_M                                            \</span></div>
<div class="line"><a id="l11876" name="l11876"></a><span class="lineno">11876</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11877" name="l11877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7e10dff575e7b12796b94b4a808e65b">11877</a></span><span class="preprocessor">#define FLASH_FMPPE8_PROG_ENABLE_S                                            \</span></div>
<div class="line"><a id="l11878" name="l11878"></a><span class="lineno">11878</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11879" name="l11879"></a><span class="lineno">11879</span> </div>
<div class="line"><a id="l11880" name="l11880"></a><span class="lineno">11880</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11881" name="l11881"></a><span class="lineno">11881</span><span class="comment">//</span></div>
<div class="line"><a id="l11882" name="l11882"></a><span class="lineno">11882</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE9 register.</span></div>
<div class="line"><a id="l11883" name="l11883"></a><span class="lineno">11883</span><span class="comment">//</span></div>
<div class="line"><a id="l11884" name="l11884"></a><span class="lineno">11884</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11885" name="l11885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a92f91eeea193fcb1e6293f0b7b22751a">11885</a></span><span class="preprocessor">#define FLASH_FMPPE9_PROG_ENABLE_M                                            \</span></div>
<div class="line"><a id="l11886" name="l11886"></a><span class="lineno">11886</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11887" name="l11887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe90d6339bb191a9856f7e66203e28e5">11887</a></span><span class="preprocessor">#define FLASH_FMPPE9_PROG_ENABLE_S                                            \</span></div>
<div class="line"><a id="l11888" name="l11888"></a><span class="lineno">11888</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11889" name="l11889"></a><span class="lineno">11889</span> </div>
<div class="line"><a id="l11890" name="l11890"></a><span class="lineno">11890</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11891" name="l11891"></a><span class="lineno">11891</span><span class="comment">//</span></div>
<div class="line"><a id="l11892" name="l11892"></a><span class="lineno">11892</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE10 register.</span></div>
<div class="line"><a id="l11893" name="l11893"></a><span class="lineno">11893</span><span class="comment">//</span></div>
<div class="line"><a id="l11894" name="l11894"></a><span class="lineno">11894</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11895" name="l11895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c401e4ef6e4188bdfc5218c43b9c03b">11895</a></span><span class="preprocessor">#define FLASH_FMPPE10_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11896" name="l11896"></a><span class="lineno">11896</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11897" name="l11897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a736796058e728909e17d129bb49308c3">11897</a></span><span class="preprocessor">#define FLASH_FMPPE10_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11898" name="l11898"></a><span class="lineno">11898</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11899" name="l11899"></a><span class="lineno">11899</span> </div>
<div class="line"><a id="l11900" name="l11900"></a><span class="lineno">11900</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11901" name="l11901"></a><span class="lineno">11901</span><span class="comment">//</span></div>
<div class="line"><a id="l11902" name="l11902"></a><span class="lineno">11902</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE11 register.</span></div>
<div class="line"><a id="l11903" name="l11903"></a><span class="lineno">11903</span><span class="comment">//</span></div>
<div class="line"><a id="l11904" name="l11904"></a><span class="lineno">11904</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11905" name="l11905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39510688384badafb2a7dc4a3bc49cc5">11905</a></span><span class="preprocessor">#define FLASH_FMPPE11_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11906" name="l11906"></a><span class="lineno">11906</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11907" name="l11907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ec206757bf2bc9a7db39a50bec7dd2d">11907</a></span><span class="preprocessor">#define FLASH_FMPPE11_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11908" name="l11908"></a><span class="lineno">11908</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11909" name="l11909"></a><span class="lineno">11909</span> </div>
<div class="line"><a id="l11910" name="l11910"></a><span class="lineno">11910</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11911" name="l11911"></a><span class="lineno">11911</span><span class="comment">//</span></div>
<div class="line"><a id="l11912" name="l11912"></a><span class="lineno">11912</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE12 register.</span></div>
<div class="line"><a id="l11913" name="l11913"></a><span class="lineno">11913</span><span class="comment">//</span></div>
<div class="line"><a id="l11914" name="l11914"></a><span class="lineno">11914</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11915" name="l11915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c408928f808f3ed38bf63705542d5d1">11915</a></span><span class="preprocessor">#define FLASH_FMPPE12_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11916" name="l11916"></a><span class="lineno">11916</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11917" name="l11917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46f22c9cdf6344b696adb92ebcb36bd6">11917</a></span><span class="preprocessor">#define FLASH_FMPPE12_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11918" name="l11918"></a><span class="lineno">11918</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11919" name="l11919"></a><span class="lineno">11919</span> </div>
<div class="line"><a id="l11920" name="l11920"></a><span class="lineno">11920</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11921" name="l11921"></a><span class="lineno">11921</span><span class="comment">//</span></div>
<div class="line"><a id="l11922" name="l11922"></a><span class="lineno">11922</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE13 register.</span></div>
<div class="line"><a id="l11923" name="l11923"></a><span class="lineno">11923</span><span class="comment">//</span></div>
<div class="line"><a id="l11924" name="l11924"></a><span class="lineno">11924</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11925" name="l11925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a196a70f4e06b8a5605ddb5b98126d458">11925</a></span><span class="preprocessor">#define FLASH_FMPPE13_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11926" name="l11926"></a><span class="lineno">11926</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11927" name="l11927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d68ddc4a099c03c8dffb20ab3f0e7c5">11927</a></span><span class="preprocessor">#define FLASH_FMPPE13_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11928" name="l11928"></a><span class="lineno">11928</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11929" name="l11929"></a><span class="lineno">11929</span> </div>
<div class="line"><a id="l11930" name="l11930"></a><span class="lineno">11930</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11931" name="l11931"></a><span class="lineno">11931</span><span class="comment">//</span></div>
<div class="line"><a id="l11932" name="l11932"></a><span class="lineno">11932</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE14 register.</span></div>
<div class="line"><a id="l11933" name="l11933"></a><span class="lineno">11933</span><span class="comment">//</span></div>
<div class="line"><a id="l11934" name="l11934"></a><span class="lineno">11934</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11935" name="l11935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebd126377f8740baf763c4ce17b41bfd">11935</a></span><span class="preprocessor">#define FLASH_FMPPE14_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11936" name="l11936"></a><span class="lineno">11936</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11937" name="l11937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1342cce41e1c72321763359bdcb31faa">11937</a></span><span class="preprocessor">#define FLASH_FMPPE14_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11938" name="l11938"></a><span class="lineno">11938</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11939" name="l11939"></a><span class="lineno">11939</span> </div>
<div class="line"><a id="l11940" name="l11940"></a><span class="lineno">11940</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11941" name="l11941"></a><span class="lineno">11941</span><span class="comment">//</span></div>
<div class="line"><a id="l11942" name="l11942"></a><span class="lineno">11942</span><span class="comment">// The following are defines for the bit fields in the FLASH_FMPPE15 register.</span></div>
<div class="line"><a id="l11943" name="l11943"></a><span class="lineno">11943</span><span class="comment">//</span></div>
<div class="line"><a id="l11944" name="l11944"></a><span class="lineno">11944</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11945" name="l11945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ac6a79c1456097a42c1f23bea4f64d9">11945</a></span><span class="preprocessor">#define FLASH_FMPPE15_PROG_ENABLE_M                                           \</span></div>
<div class="line"><a id="l11946" name="l11946"></a><span class="lineno">11946</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Flash Programming Enable</span></div>
<div class="line"><a id="l11947" name="l11947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f58d21d76f2afea192e99d4e22052eb">11947</a></span><span class="preprocessor">#define FLASH_FMPPE15_PROG_ENABLE_S                                           \</span></div>
<div class="line"><a id="l11948" name="l11948"></a><span class="lineno">11948</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l11949" name="l11949"></a><span class="lineno">11949</span> </div>
<div class="line"><a id="l11950" name="l11950"></a><span class="lineno">11950</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11951" name="l11951"></a><span class="lineno">11951</span><span class="comment">//</span></div>
<div class="line"><a id="l11952" name="l11952"></a><span class="lineno">11952</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DID0 register.</span></div>
<div class="line"><a id="l11953" name="l11953"></a><span class="lineno">11953</span><span class="comment">//</span></div>
<div class="line"><a id="l11954" name="l11954"></a><span class="lineno">11954</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11955" name="l11955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab466336c0cd87c6913afb9f7a2878ec4">11955</a></span><span class="preprocessor">#define SYSCTL_DID0_VER_M       0x70000000  </span><span class="comment">// DID0 Version</span></div>
<div class="line"><a id="l11956" name="l11956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62328c1b77cc83d0a61c8c5f2733e097">11956</a></span><span class="preprocessor">#define SYSCTL_DID0_VER_1       0x10000000  </span><span class="comment">// Second version of the DID0</span></div>
<div class="line"><a id="l11957" name="l11957"></a><span class="lineno">11957</span>                                            <span class="comment">// register format.</span></div>
<div class="line"><a id="l11958" name="l11958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81456ae326990b64237ef22141db4659">11958</a></span><span class="preprocessor">#define SYSCTL_DID0_CLASS_M     0x00FF0000  </span><span class="comment">// Device Class</span></div>
<div class="line"><a id="l11959" name="l11959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f90a2fd638afd16a2dba2ff3f5c11c0">11959</a></span><span class="preprocessor">#define SYSCTL_DID0_CLASS_TM4C129                                             \</span></div>
<div class="line"><a id="l11960" name="l11960"></a><span class="lineno">11960</span><span class="preprocessor">                                0x000A0000  </span><span class="comment">// Tiva(TM) TM4C129-class</span></div>
<div class="line"><a id="l11961" name="l11961"></a><span class="lineno">11961</span>                                            <span class="comment">// microcontrollers</span></div>
<div class="line"><a id="l11962" name="l11962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a94a6962fb6c0f3199f28564b9fefe6">11962</a></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_M       0x0000FF00  </span><span class="comment">// Major Revision</span></div>
<div class="line"><a id="l11963" name="l11963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a922bcf92bc6cfad3ed08bc94e18b2b72">11963</a></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_REVA    0x00000000  </span><span class="comment">// Revision A (initial device)</span></div>
<div class="line"><a id="l11964" name="l11964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77bc08fc8d5743cde824ecb95d316003">11964</a></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_REVB    0x00000100  </span><span class="comment">// Revision B (first base layer</span></div>
<div class="line"><a id="l11965" name="l11965"></a><span class="lineno">11965</span>                                            <span class="comment">// revision)</span></div>
<div class="line"><a id="l11966" name="l11966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a829ce1c125c9b97aa2617ab664800fc7">11966</a></span><span class="preprocessor">#define SYSCTL_DID0_MAJ_REVC    0x00000200  </span><span class="comment">// Revision C (second base layer</span></div>
<div class="line"><a id="l11967" name="l11967"></a><span class="lineno">11967</span>                                            <span class="comment">// revision)</span></div>
<div class="line"><a id="l11968" name="l11968"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1acdadb2a6c5bdb077fac43df32c0d10">11968</a></span><span class="preprocessor">#define SYSCTL_DID0_MIN_M       0x000000FF  </span><span class="comment">// Minor Revision</span></div>
<div class="line"><a id="l11969" name="l11969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37493d8ad10950c13d0d587a15034329">11969</a></span><span class="preprocessor">#define SYSCTL_DID0_MIN_0       0x00000000  </span><span class="comment">// Initial device, or a major</span></div>
<div class="line"><a id="l11970" name="l11970"></a><span class="lineno">11970</span>                                            <span class="comment">// revision update</span></div>
<div class="line"><a id="l11971" name="l11971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a64a98a7ad6468fa2d577d1f7db9c1ce7">11971</a></span><span class="preprocessor">#define SYSCTL_DID0_MIN_1       0x00000001  </span><span class="comment">// First metal layer change</span></div>
<div class="line"><a id="l11972" name="l11972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b6c1995b698148675d0193b62163c55">11972</a></span><span class="preprocessor">#define SYSCTL_DID0_MIN_2       0x00000002  </span><span class="comment">// Second metal layer change</span></div>
<div class="line"><a id="l11973" name="l11973"></a><span class="lineno">11973</span> </div>
<div class="line"><a id="l11974" name="l11974"></a><span class="lineno">11974</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11975" name="l11975"></a><span class="lineno">11975</span><span class="comment">//</span></div>
<div class="line"><a id="l11976" name="l11976"></a><span class="lineno">11976</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DID1 register.</span></div>
<div class="line"><a id="l11977" name="l11977"></a><span class="lineno">11977</span><span class="comment">//</span></div>
<div class="line"><a id="l11978" name="l11978"></a><span class="lineno">11978</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l11979" name="l11979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac52df887e1d6c1af874cffd48b06112b">11979</a></span><span class="preprocessor">#define SYSCTL_DID1_VER_M       0xF0000000  </span><span class="comment">// DID1 Version</span></div>
<div class="line"><a id="l11980" name="l11980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97266442577389dd01e159e7d66e58ce">11980</a></span><span class="preprocessor">#define SYSCTL_DID1_VER_1       0x10000000  </span><span class="comment">// fury_ib</span></div>
<div class="line"><a id="l11981" name="l11981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa641d2046d97b71e8f4fa25935a8eab5">11981</a></span><span class="preprocessor">#define SYSCTL_DID1_FAM_M       0x0F000000  </span><span class="comment">// Family</span></div>
<div class="line"><a id="l11982" name="l11982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03add12f868f8fb9dd51860fb1b5729d">11982</a></span><span class="preprocessor">#define SYSCTL_DID1_FAM_TIVA    0x00000000  </span><span class="comment">// Tiva family of microcontollers</span></div>
<div class="line"><a id="l11983" name="l11983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4a0bb81debc66dbcc0ac9cdb319f181">11983</a></span><span class="preprocessor">#define SYSCTL_DID1_PRTNO_M     0x00FF0000  </span><span class="comment">// Part Number</span></div>
<div class="line"><a id="l11984" name="l11984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4255083b27027316f2e06a4e1aa1ac5c">11984</a></span><span class="preprocessor">#define SYSCTL_DID1_PRTNO_TM4C129CNCPDT                                       \</span></div>
<div class="line"><a id="l11985" name="l11985"></a><span class="lineno">11985</span><span class="preprocessor">                                0x00240000  </span><span class="comment">// TM4C129CNCPDT</span></div>
<div class="line"><a id="l11986" name="l11986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35582f0d2a4df6194ccc26f8c271f820">11986</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_M    0x0000E000  </span><span class="comment">// Package Pin Count</span></div>
<div class="line"><a id="l11987" name="l11987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31b67b9e27c3d77eef2858c2d47c10ff">11987</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_100  0x00004000  </span><span class="comment">// 100-pin LQFP package</span></div>
<div class="line"><a id="l11988" name="l11988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99c16abcd07845b518b42b227ae67a41">11988</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_64   0x00006000  </span><span class="comment">// 64-pin LQFP package</span></div>
<div class="line"><a id="l11989" name="l11989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b7b8820d26ace1ba259e669806a41b6">11989</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_144  0x00008000  </span><span class="comment">// 144-pin LQFP package</span></div>
<div class="line"><a id="l11990" name="l11990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d6eb6992442d29fa93e8a601cebf485">11990</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_157  0x0000A000  </span><span class="comment">// 157-pin BGA package</span></div>
<div class="line"><a id="l11991" name="l11991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3ea8cc114aff1456827ae557dc9f84e">11991</a></span><span class="preprocessor">#define SYSCTL_DID1_PINCNT_128  0x0000C000  </span><span class="comment">// 128-pin TQFP package</span></div>
<div class="line"><a id="l11992" name="l11992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a369d314444e620e38e419af113ad8ad3">11992</a></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_M      0x000000E0  </span><span class="comment">// Temperature Range</span></div>
<div class="line"><a id="l11993" name="l11993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35e6bdec374a55d78ef775b4381331a4">11993</a></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_C      0x00000000  </span><span class="comment">// Commercial temperature range</span></div>
<div class="line"><a id="l11994" name="l11994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97413308c62b66006ce9bf907f2cd13f">11994</a></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_I      0x00000020  </span><span class="comment">// Industrial temperature range</span></div>
<div class="line"><a id="l11995" name="l11995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8f7a29630c2348a41bb4fa37478c99b">11995</a></span><span class="preprocessor">#define SYSCTL_DID1_TEMP_E      0x00000040  </span><span class="comment">// Extended temperature range</span></div>
<div class="line"><a id="l11996" name="l11996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abeb9aa9f7722e844f027aff7ddecc3c5">11996</a></span><span class="preprocessor">#define SYSCTL_DID1_PKG_M       0x00000018  </span><span class="comment">// Package Type</span></div>
<div class="line"><a id="l11997" name="l11997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad375249744fbfa25f6b1514dd9505bee">11997</a></span><span class="preprocessor">#define SYSCTL_DID1_PKG_QFP     0x00000008  </span><span class="comment">// QFP package</span></div>
<div class="line"><a id="l11998" name="l11998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1883c4b05238910aebe405d2b58a3db0">11998</a></span><span class="preprocessor">#define SYSCTL_DID1_PKG_BGA     0x00000010  </span><span class="comment">// BGA package</span></div>
<div class="line"><a id="l11999" name="l11999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0ae95623f9e30aea72f842faf4be39e">11999</a></span><span class="preprocessor">#define SYSCTL_DID1_ROHS        0x00000004  </span><span class="comment">// RoHS-Compliance</span></div>
<div class="line"><a id="l12000" name="l12000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7e4807a32d7d941036bb0dce3b8238e">12000</a></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_M      0x00000003  </span><span class="comment">// Qualification Status</span></div>
<div class="line"><a id="l12001" name="l12001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6005afac3da615ffcca03df1afaf7a4">12001</a></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_ES     0x00000000  </span><span class="comment">// Engineering Sample (unqualified)</span></div>
<div class="line"><a id="l12002" name="l12002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9eecfc144c66f6039b0284704c8dafd">12002</a></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_PP     0x00000001  </span><span class="comment">// Pilot Production (unqualified)</span></div>
<div class="line"><a id="l12003" name="l12003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae54d440217054f9ea8f6eb8842a4ca9f">12003</a></span><span class="preprocessor">#define SYSCTL_DID1_QUAL_FQ     0x00000002  </span><span class="comment">// Fully Qualified</span></div>
<div class="line"><a id="l12004" name="l12004"></a><span class="lineno">12004</span> </div>
<div class="line"><a id="l12005" name="l12005"></a><span class="lineno">12005</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12006" name="l12006"></a><span class="lineno">12006</span><span class="comment">//</span></div>
<div class="line"><a id="l12007" name="l12007"></a><span class="lineno">12007</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PTBOCTL register.</span></div>
<div class="line"><a id="l12008" name="l12008"></a><span class="lineno">12008</span><span class="comment">//</span></div>
<div class="line"><a id="l12009" name="l12009"></a><span class="lineno">12009</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12010" name="l12010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae12284c8a693ac5b966a99d0eeaca6ac">12010</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_M                                            \</span></div>
<div class="line"><a id="l12011" name="l12011"></a><span class="lineno">12011</span><span class="preprocessor">                                0x00000300  </span><span class="comment">// VDDA under BOR Event Action</span></div>
<div class="line"><a id="l12012" name="l12012"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc9661a6cd400990a2147abd5ffc20f0">12012</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NONE                                         \</span></div>
<div class="line"><a id="l12013" name="l12013"></a><span class="lineno">12013</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// No Action</span></div>
<div class="line"><a id="l12014" name="l12014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3bbb4a2dc7774815a15ef9dd436687c">12014</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_SYSINT                                       \</span></div>
<div class="line"><a id="l12015" name="l12015"></a><span class="lineno">12015</span><span class="preprocessor">                                0x00000100  </span><span class="comment">// System control interrupt</span></div>
<div class="line"><a id="l12016" name="l12016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34ec5ce38dfbe3da4fd2c506e83679a1">12016</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_NMI                                          \</span></div>
<div class="line"><a id="l12017" name="l12017"></a><span class="lineno">12017</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// NMI</span></div>
<div class="line"><a id="l12018" name="l12018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47a5d09cad7af1630ff078880b30674b">12018</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDDA_UBOR_RST                                          \</span></div>
<div class="line"><a id="l12019" name="l12019"></a><span class="lineno">12019</span><span class="preprocessor">                                0x00000300  </span><span class="comment">// Reset</span></div>
<div class="line"><a id="l12020" name="l12020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5f73e06cc09555ee4118fe6ed77d3af">12020</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_M                                             \</span></div>
<div class="line"><a id="l12021" name="l12021"></a><span class="lineno">12021</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// VDD (VDDS) under BOR Event</span></div>
<div class="line"><a id="l12022" name="l12022"></a><span class="lineno">12022</span>                                            <span class="comment">// Action</span></div>
<div class="line"><a id="l12023" name="l12023"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a574b7aace39cdaa486fec3ab2afe95">12023</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NONE                                          \</span></div>
<div class="line"><a id="l12024" name="l12024"></a><span class="lineno">12024</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// No Action</span></div>
<div class="line"><a id="l12025" name="l12025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e868f34fd54868129f45f5338479e9f">12025</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_SYSINT                                        \</span></div>
<div class="line"><a id="l12026" name="l12026"></a><span class="lineno">12026</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// System control interrupt</span></div>
<div class="line"><a id="l12027" name="l12027"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb832aa5a5a55c3720abd040448ddf93">12027</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_NMI                                           \</span></div>
<div class="line"><a id="l12028" name="l12028"></a><span class="lineno">12028</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// NMI</span></div>
<div class="line"><a id="l12029" name="l12029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b84704323e8fcf545f47c0da4e10bce">12029</a></span><span class="preprocessor">#define SYSCTL_PTBOCTL_VDD_UBOR_RST                                           \</span></div>
<div class="line"><a id="l12030" name="l12030"></a><span class="lineno">12030</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Reset</span></div>
<div class="line"><a id="l12031" name="l12031"></a><span class="lineno">12031</span> </div>
<div class="line"><a id="l12032" name="l12032"></a><span class="lineno">12032</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12033" name="l12033"></a><span class="lineno">12033</span><span class="comment">//</span></div>
<div class="line"><a id="l12034" name="l12034"></a><span class="lineno">12034</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RIS register.</span></div>
<div class="line"><a id="l12035" name="l12035"></a><span class="lineno">12035</span><span class="comment">//</span></div>
<div class="line"><a id="l12036" name="l12036"></a><span class="lineno">12036</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12037" name="l12037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0bfa3bae579b53620e5c32eeea9754c">12037</a></span><span class="preprocessor">#define SYSCTL_RIS_MOSCPUPRIS   0x00000100  </span><span class="comment">// MOSC Power Up Raw Interrupt</span></div>
<div class="line"><a id="l12038" name="l12038"></a><span class="lineno">12038</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l12039" name="l12039"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4b46aa0c168f00095a5a4994467c539">12039</a></span><span class="preprocessor">#define SYSCTL_RIS_PLLLRIS      0x00000040  </span><span class="comment">// PLL Lock Raw Interrupt Status</span></div>
<div class="line"><a id="l12040" name="l12040"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a043a18036c8a16fa3c72fc2823af8a5c">12040</a></span><span class="preprocessor">#define SYSCTL_RIS_MOFRIS       0x00000008  </span><span class="comment">// Main Oscillator Failure Raw</span></div>
<div class="line"><a id="l12041" name="l12041"></a><span class="lineno">12041</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l12042" name="l12042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8830434fff930be690343b1a506c5802">12042</a></span><span class="preprocessor">#define SYSCTL_RIS_BORRIS       0x00000002  </span><span class="comment">// Brown-Out Reset Raw Interrupt</span></div>
<div class="line"><a id="l12043" name="l12043"></a><span class="lineno">12043</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l12044" name="l12044"></a><span class="lineno">12044</span> </div>
<div class="line"><a id="l12045" name="l12045"></a><span class="lineno">12045</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12046" name="l12046"></a><span class="lineno">12046</span><span class="comment">//</span></div>
<div class="line"><a id="l12047" name="l12047"></a><span class="lineno">12047</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_IMC register.</span></div>
<div class="line"><a id="l12048" name="l12048"></a><span class="lineno">12048</span><span class="comment">//</span></div>
<div class="line"><a id="l12049" name="l12049"></a><span class="lineno">12049</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12050" name="l12050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e9e13a620e765e7736850ab7679eefc">12050</a></span><span class="preprocessor">#define SYSCTL_IMC_MOSCPUPIM    0x00000100  </span><span class="comment">// MOSC Power Up Interrupt Mask</span></div>
<div class="line"><a id="l12051" name="l12051"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af73977c87d091aa6159296f472745bf1">12051</a></span><span class="preprocessor">#define SYSCTL_IMC_PLLLIM       0x00000040  </span><span class="comment">// PLL Lock Interrupt Mask</span></div>
<div class="line"><a id="l12052" name="l12052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54fa62dfa94ad6fe4cf33584b92b1840">12052</a></span><span class="preprocessor">#define SYSCTL_IMC_MOFIM        0x00000008  </span><span class="comment">// Main Oscillator Failure</span></div>
<div class="line"><a id="l12053" name="l12053"></a><span class="lineno">12053</span>                                            <span class="comment">// Interrupt Mask</span></div>
<div class="line"><a id="l12054" name="l12054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e2b48e339478299a6d07294ca3979bf">12054</a></span><span class="preprocessor">#define SYSCTL_IMC_BORIM        0x00000002  </span><span class="comment">// Brown-Out Reset Interrupt Mask</span></div>
<div class="line"><a id="l12055" name="l12055"></a><span class="lineno">12055</span> </div>
<div class="line"><a id="l12056" name="l12056"></a><span class="lineno">12056</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12057" name="l12057"></a><span class="lineno">12057</span><span class="comment">//</span></div>
<div class="line"><a id="l12058" name="l12058"></a><span class="lineno">12058</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_MISC register.</span></div>
<div class="line"><a id="l12059" name="l12059"></a><span class="lineno">12059</span><span class="comment">//</span></div>
<div class="line"><a id="l12060" name="l12060"></a><span class="lineno">12060</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12061" name="l12061"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39b53fa64655b23d0a0fdbf9f604dd46">12061</a></span><span class="preprocessor">#define SYSCTL_MISC_MOSCPUPMIS  0x00000100  </span><span class="comment">// MOSC Power Up Masked Interrupt</span></div>
<div class="line"><a id="l12062" name="l12062"></a><span class="lineno">12062</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l12063" name="l12063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a393020f45f93446f69823444302de1b4">12063</a></span><span class="preprocessor">#define SYSCTL_MISC_PLLLMIS     0x00000040  </span><span class="comment">// PLL Lock Masked Interrupt Status</span></div>
<div class="line"><a id="l12064" name="l12064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cd11060075cd940baa520848f9092d8">12064</a></span><span class="preprocessor">#define SYSCTL_MISC_MOFMIS      0x00000008  </span><span class="comment">// Main Oscillator Failure Masked</span></div>
<div class="line"><a id="l12065" name="l12065"></a><span class="lineno">12065</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l12066" name="l12066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3ca5b7ac46ab12145d4f7f2d29cc0bd">12066</a></span><span class="preprocessor">#define SYSCTL_MISC_BORMIS      0x00000002  </span><span class="comment">// BOR Masked Interrupt Status</span></div>
<div class="line"><a id="l12067" name="l12067"></a><span class="lineno">12067</span> </div>
<div class="line"><a id="l12068" name="l12068"></a><span class="lineno">12068</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12069" name="l12069"></a><span class="lineno">12069</span><span class="comment">//</span></div>
<div class="line"><a id="l12070" name="l12070"></a><span class="lineno">12070</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RESC register.</span></div>
<div class="line"><a id="l12071" name="l12071"></a><span class="lineno">12071</span><span class="comment">//</span></div>
<div class="line"><a id="l12072" name="l12072"></a><span class="lineno">12072</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12073" name="l12073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a78a489a3461f0a1030166f2eb457b01a">12073</a></span><span class="preprocessor">#define SYSCTL_RESC_MOSCFAIL    0x00010000  </span><span class="comment">// MOSC Failure Reset</span></div>
<div class="line"><a id="l12074" name="l12074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7055257bd4a2d54a87f3964b796286f7">12074</a></span><span class="preprocessor">#define SYSCTL_RESC_HSSR        0x00001000  </span><span class="comment">// HSSR Reset</span></div>
<div class="line"><a id="l12075" name="l12075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5259680ab0eede32935d6b6ee12744f6">12075</a></span><span class="preprocessor">#define SYSCTL_RESC_WDT1        0x00000020  </span><span class="comment">// Watchdog Timer 1 Reset</span></div>
<div class="line"><a id="l12076" name="l12076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8083764645fb2f1c454121a9cd6c280">12076</a></span><span class="preprocessor">#define SYSCTL_RESC_SW          0x00000010  </span><span class="comment">// Software Reset</span></div>
<div class="line"><a id="l12077" name="l12077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5ef0182c55f62f02947303b53f6faea">12077</a></span><span class="preprocessor">#define SYSCTL_RESC_WDT0        0x00000008  </span><span class="comment">// Watchdog Timer 0 Reset</span></div>
<div class="line"><a id="l12078" name="l12078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09aa727dc2aff547d05a0acd47b2887a">12078</a></span><span class="preprocessor">#define SYSCTL_RESC_BOR         0x00000004  </span><span class="comment">// Brown-Out Reset</span></div>
<div class="line"><a id="l12079" name="l12079"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e84c488a026bab3831a04c55f3b7f27">12079</a></span><span class="preprocessor">#define SYSCTL_RESC_POR         0x00000002  </span><span class="comment">// Power-On Reset</span></div>
<div class="line"><a id="l12080" name="l12080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ac589004611f905c614ba65329f91ca">12080</a></span><span class="preprocessor">#define SYSCTL_RESC_EXT         0x00000001  </span><span class="comment">// External Reset</span></div>
<div class="line"><a id="l12081" name="l12081"></a><span class="lineno">12081</span> </div>
<div class="line"><a id="l12082" name="l12082"></a><span class="lineno">12082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12083" name="l12083"></a><span class="lineno">12083</span><span class="comment">//</span></div>
<div class="line"><a id="l12084" name="l12084"></a><span class="lineno">12084</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PWRTC register.</span></div>
<div class="line"><a id="l12085" name="l12085"></a><span class="lineno">12085</span><span class="comment">//</span></div>
<div class="line"><a id="l12086" name="l12086"></a><span class="lineno">12086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12087" name="l12087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26fc521d1b1e45904d764e6a7a52bda9">12087</a></span><span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR  0x00000010  </span><span class="comment">// VDDA Under BOR Status</span></div>
<div class="line"><a id="l12088" name="l12088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe89bb7615dbc7de84cc52a8c8485f4b">12088</a></span><span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR   0x00000001  </span><span class="comment">// VDD Under BOR Status</span></div>
<div class="line"><a id="l12089" name="l12089"></a><span class="lineno">12089</span> </div>
<div class="line"><a id="l12090" name="l12090"></a><span class="lineno">12090</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12091" name="l12091"></a><span class="lineno">12091</span><span class="comment">//</span></div>
<div class="line"><a id="l12092" name="l12092"></a><span class="lineno">12092</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_NMIC register.</span></div>
<div class="line"><a id="l12093" name="l12093"></a><span class="lineno">12093</span><span class="comment">//</span></div>
<div class="line"><a id="l12094" name="l12094"></a><span class="lineno">12094</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12095" name="l12095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5facb719a9eb0ca5bc3f428c342a8467">12095</a></span><span class="preprocessor">#define SYSCTL_NMIC_MOSCFAIL    0x00010000  </span><span class="comment">// MOSC Failure NMI</span></div>
<div class="line"><a id="l12096" name="l12096"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30bb14edaa91cbf72a2ea156cec57be6">12096</a></span><span class="preprocessor">#define SYSCTL_NMIC_TAMPER      0x00000200  </span><span class="comment">// Tamper Event NMI</span></div>
<div class="line"><a id="l12097" name="l12097"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27709edba364317bf9a64550d44e65a3">12097</a></span><span class="preprocessor">#define SYSCTL_NMIC_WDT1        0x00000020  </span><span class="comment">// Watch Dog Timer (WDT) 1 NMI</span></div>
<div class="line"><a id="l12098" name="l12098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d4abcc6b84c76e82d0c3beb7b5d11e4">12098</a></span><span class="preprocessor">#define SYSCTL_NMIC_WDT0        0x00000008  </span><span class="comment">// Watch Dog Timer (WDT) 0 NMI</span></div>
<div class="line"><a id="l12099" name="l12099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb4e609a42130dfd0654396f8215457e">12099</a></span><span class="preprocessor">#define SYSCTL_NMIC_POWER       0x00000004  </span><span class="comment">// Power/Brown Out Event NMI</span></div>
<div class="line"><a id="l12100" name="l12100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a980f26481f03eb1ae05425821dc181f7">12100</a></span><span class="preprocessor">#define SYSCTL_NMIC_EXTERNAL    0x00000001  </span><span class="comment">// External Pin NMI</span></div>
<div class="line"><a id="l12101" name="l12101"></a><span class="lineno">12101</span> </div>
<div class="line"><a id="l12102" name="l12102"></a><span class="lineno">12102</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12103" name="l12103"></a><span class="lineno">12103</span><span class="comment">//</span></div>
<div class="line"><a id="l12104" name="l12104"></a><span class="lineno">12104</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_MOSCCTL register.</span></div>
<div class="line"><a id="l12105" name="l12105"></a><span class="lineno">12105</span><span class="comment">//</span></div>
<div class="line"><a id="l12106" name="l12106"></a><span class="lineno">12106</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12107" name="l12107"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6e8884fee0dd53336ff1d16039642fc">12107</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_OSCRNG   0x00000010  </span><span class="comment">// Oscillator Range</span></div>
<div class="line"><a id="l12108" name="l12108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab179bbf07de9a14680180d927f80bb30">12108</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_PWRDN    0x00000008  </span><span class="comment">// Power Down</span></div>
<div class="line"><a id="l12109" name="l12109"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad290593a7a5690ac2f0515a1ef83cb8">12109</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_NOXTAL   0x00000004  </span><span class="comment">// No Crystal Connected</span></div>
<div class="line"><a id="l12110" name="l12110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7a5cb84236f5c8c176ed467c578dbd2">12110</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_MOSCIM   0x00000002  </span><span class="comment">// MOSC Failure Action</span></div>
<div class="line"><a id="l12111" name="l12111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a092e760a4bc66d3544f29ff175df9366">12111</a></span><span class="preprocessor">#define SYSCTL_MOSCCTL_CVAL     0x00000001  </span><span class="comment">// Clock Validation for MOSC</span></div>
<div class="line"><a id="l12112" name="l12112"></a><span class="lineno">12112</span> </div>
<div class="line"><a id="l12113" name="l12113"></a><span class="lineno">12113</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12114" name="l12114"></a><span class="lineno">12114</span><span class="comment">//</span></div>
<div class="line"><a id="l12115" name="l12115"></a><span class="lineno">12115</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RSCLKCFG</span></div>
<div class="line"><a id="l12116" name="l12116"></a><span class="lineno">12116</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12117" name="l12117"></a><span class="lineno">12117</span><span class="comment">//</span></div>
<div class="line"><a id="l12118" name="l12118"></a><span class="lineno">12118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12119" name="l12119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a320d4b1615bb0535625bc95508f8090f">12119</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_MEMTIMU 0x80000000  </span><span class="comment">// Memory Timing Register Update</span></div>
<div class="line"><a id="l12120" name="l12120"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16918678dcf63749488d25c7b1a8c1c5">12120</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_NEWFREQ 0x40000000  </span><span class="comment">// New PLLFREQ Accept</span></div>
<div class="line"><a id="l12121" name="l12121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addd1e308ba0e77bf8bdbac43086bb55a">12121</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_ACG     0x20000000  </span><span class="comment">// Auto Clock Gating</span></div>
<div class="line"><a id="l12122" name="l12122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a4cd2f1b8e43126380b44f569321236">12122</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_USEPLL  0x10000000  </span><span class="comment">// Use PLL</span></div>
<div class="line"><a id="l12123" name="l12123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fd8e56d8d617ac113ff8145fc5cc68e">12123</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_M                                              \</span></div>
<div class="line"><a id="l12124" name="l12124"></a><span class="lineno">12124</span><span class="preprocessor">                                0x0F000000  </span><span class="comment">// PLL Source</span></div>
<div class="line"><a id="l12125" name="l12125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae305421a2d99204a6b53a355b4e315b7">12125</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_PIOSC                                          \</span></div>
<div class="line"><a id="l12126" name="l12126"></a><span class="lineno">12126</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// PIOSC is PLL input clock source</span></div>
<div class="line"><a id="l12127" name="l12127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5cedd49a20397d9a407bc2146ebe6f86">12127</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_PLLSRC_MOSC                                           \</span></div>
<div class="line"><a id="l12128" name="l12128"></a><span class="lineno">12128</span><span class="preprocessor">                                0x03000000  </span><span class="comment">// MOSC is the PLL input clock</span></div>
<div class="line"><a id="l12129" name="l12129"></a><span class="lineno">12129</span>                                            <span class="comment">// source</span></div>
<div class="line"><a id="l12130" name="l12130"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f64a99ff99898ef764e90fb7f4b744a">12130</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_M                                              \</span></div>
<div class="line"><a id="l12131" name="l12131"></a><span class="lineno">12131</span><span class="preprocessor">                                0x00F00000  </span><span class="comment">// Oscillator Source</span></div>
<div class="line"><a id="l12132" name="l12132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81df0865eb6a0cd2505356ebed046c7d">12132</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_PIOSC                                          \</span></div>
<div class="line"><a id="l12133" name="l12133"></a><span class="lineno">12133</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// PIOSC is oscillator source</span></div>
<div class="line"><a id="l12134" name="l12134"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac42648f3999f5c1544920a2a1bde84e">12134</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_LFIOSC                                         \</span></div>
<div class="line"><a id="l12135" name="l12135"></a><span class="lineno">12135</span><span class="preprocessor">                                0x00200000  </span><span class="comment">// LFIOSC is oscillator source</span></div>
<div class="line"><a id="l12136" name="l12136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a533dd46fdc3103682b4c1fd88bc1d37f">12136</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_MOSC                                           \</span></div>
<div class="line"><a id="l12137" name="l12137"></a><span class="lineno">12137</span><span class="preprocessor">                                0x00300000  </span><span class="comment">// MOSC is oscillator source</span></div>
<div class="line"><a id="l12138" name="l12138"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa86a34dfecf1a7dfece6c36161563f15">12138</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSCSRC_RTC                                            \</span></div>
<div class="line"><a id="l12139" name="l12139"></a><span class="lineno">12139</span><span class="preprocessor">                                0x00400000  </span><span class="comment">// Hibernation Module RTC</span></div>
<div class="line"><a id="l12140" name="l12140"></a><span class="lineno">12140</span>                                            <span class="comment">// Oscillator (RTCOSC)</span></div>
<div class="line"><a id="l12141" name="l12141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e8b21bfa3486207d03e5b9ecad17eaa">12141</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_M                                             \</span></div>
<div class="line"><a id="l12142" name="l12142"></a><span class="lineno">12142</span><span class="preprocessor">                                0x000FFC00  </span><span class="comment">// Oscillator System Clock Divisor</span></div>
<div class="line"><a id="l12143" name="l12143"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c79546cde10307f87b13c64a675899">12143</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_M                                             \</span></div>
<div class="line"><a id="l12144" name="l12144"></a><span class="lineno">12144</span><span class="preprocessor">                                0x000003FF  </span><span class="comment">// PLL System Clock Divisor</span></div>
<div class="line"><a id="l12145" name="l12145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a590dacc9fd90f16f71c1fca27e6e5302">12145</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_OSYSDIV_S                                             \</span></div>
<div class="line"><a id="l12146" name="l12146"></a><span class="lineno">12146</span><span class="preprocessor">                                10</span></div>
<div class="line"><a id="l12147" name="l12147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96aecbc9a186fe7b2ec9404b28900be4">12147</a></span><span class="preprocessor">#define SYSCTL_RSCLKCFG_PSYSDIV_S                                             \</span></div>
<div class="line"><a id="l12148" name="l12148"></a><span class="lineno">12148</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l12149" name="l12149"></a><span class="lineno">12149</span> </div>
<div class="line"><a id="l12150" name="l12150"></a><span class="lineno">12150</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12151" name="l12151"></a><span class="lineno">12151</span><span class="comment">//</span></div>
<div class="line"><a id="l12152" name="l12152"></a><span class="lineno">12152</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_MEMTIM0 register.</span></div>
<div class="line"><a id="l12153" name="l12153"></a><span class="lineno">12153</span><span class="comment">//</span></div>
<div class="line"><a id="l12154" name="l12154"></a><span class="lineno">12154</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12155" name="l12155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a40aee4422ed25247ab3125520b31ec">12155</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_M  0x03C00000  </span><span class="comment">// EEPROM Clock High Time</span></div>
<div class="line"><a id="l12156" name="l12156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad04dac1c6e109bfc22b359ce3c9f0987">12156</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_0_5                                              \</span></div>
<div class="line"><a id="l12157" name="l12157"></a><span class="lineno">12157</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// 1/2 system clock period</span></div>
<div class="line"><a id="l12158" name="l12158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28c4e80fc991dcee56cf6656ccb47fcc">12158</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1  0x00400000  </span><span class="comment">// 1 system clock period</span></div>
<div class="line"><a id="l12159" name="l12159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15fb93afb665ba65736c3b8a8dfa8908">12159</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_1_5                                              \</span></div>
<div class="line"><a id="l12160" name="l12160"></a><span class="lineno">12160</span><span class="preprocessor">                                0x00800000  </span><span class="comment">// 1.5 system clock periods</span></div>
<div class="line"><a id="l12161" name="l12161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a71de1f15f8632a3412741167a92fc565">12161</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2  0x00C00000  </span><span class="comment">// 2 system clock periods</span></div>
<div class="line"><a id="l12162" name="l12162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb01539cad4384afbcd16fed520162eb">12162</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_2_5                                              \</span></div>
<div class="line"><a id="l12163" name="l12163"></a><span class="lineno">12163</span><span class="preprocessor">                                0x01000000  </span><span class="comment">// 2.5 system clock periods</span></div>
<div class="line"><a id="l12164" name="l12164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa0bb11b3b5a2455626e642d15de6fee8">12164</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3  0x01400000  </span><span class="comment">// 3 system clock periods</span></div>
<div class="line"><a id="l12165" name="l12165"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8360f8f7610fb8edd8e6fd1b01daec5a">12165</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_3_5                                              \</span></div>
<div class="line"><a id="l12166" name="l12166"></a><span class="lineno">12166</span><span class="preprocessor">                                0x01800000  </span><span class="comment">// 3.5 system clock periods</span></div>
<div class="line"><a id="l12167" name="l12167"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43ec78532f2d660a68654dcd8f083ba9">12167</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4  0x01C00000  </span><span class="comment">// 4 system clock periods</span></div>
<div class="line"><a id="l12168" name="l12168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abeb5153f1c095b08fa071f10c7e2b6d4">12168</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCHT_4_5                                              \</span></div>
<div class="line"><a id="l12169" name="l12169"></a><span class="lineno">12169</span><span class="preprocessor">                                0x02000000  </span><span class="comment">// 4.5 system clock periods</span></div>
<div class="line"><a id="l12170" name="l12170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a036c76013448af439f3c83fb6d99f8b9">12170</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EBCE     0x00200000  </span><span class="comment">// EEPROM Bank Clock Edge</span></div>
<div class="line"><a id="l12171" name="l12171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6539cdbe8ebda95c3ee4c6dc2f56d0c5">12171</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_M    0x000F0000  </span><span class="comment">// EEPROM Wait States</span></div>
<div class="line"><a id="l12172" name="l12172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a057a07f739633615cc15804827917896">12172</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_M  0x000003C0  </span><span class="comment">// Flash Bank Clock High Time</span></div>
<div class="line"><a id="l12173" name="l12173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7397f7ca00ba6c3b9920eb6f0d82769f">12173</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_0_5                                              \</span></div>
<div class="line"><a id="l12174" name="l12174"></a><span class="lineno">12174</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// 1/2 system clock period</span></div>
<div class="line"><a id="l12175" name="l12175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9942789ae3aa57794c1bf466552fc8b">12175</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1  0x00000040  </span><span class="comment">// 1 system clock period</span></div>
<div class="line"><a id="l12176" name="l12176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace78e93f8f553b88c88aac0e593626d3">12176</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_1_5                                              \</span></div>
<div class="line"><a id="l12177" name="l12177"></a><span class="lineno">12177</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// 1.5 system clock periods</span></div>
<div class="line"><a id="l12178" name="l12178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59719326b79911356319d599a80619d2">12178</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2  0x000000C0  </span><span class="comment">// 2 system clock periods</span></div>
<div class="line"><a id="l12179" name="l12179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88ba0d44923028159185a8954292116d">12179</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_2_5                                              \</span></div>
<div class="line"><a id="l12180" name="l12180"></a><span class="lineno">12180</span><span class="preprocessor">                                0x00000100  </span><span class="comment">// 2.5 system clock periods</span></div>
<div class="line"><a id="l12181" name="l12181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaad4a7293e51ff745f767dd7dbb8cac3">12181</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3  0x00000140  </span><span class="comment">// 3 system clock periods</span></div>
<div class="line"><a id="l12182" name="l12182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fcea888f3e703ad4d3a639ffae1fb14">12182</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_3_5                                              \</span></div>
<div class="line"><a id="l12183" name="l12183"></a><span class="lineno">12183</span><span class="preprocessor">                                0x00000180  </span><span class="comment">// 3.5 system clock periods</span></div>
<div class="line"><a id="l12184" name="l12184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1400cd2b4cccf53ea2700f54a6941b4a">12184</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4  0x000001C0  </span><span class="comment">// 4 system clock periods</span></div>
<div class="line"><a id="l12185" name="l12185"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa84d02ec301c79b8606ce033fcf1283d">12185</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCHT_4_5                                              \</span></div>
<div class="line"><a id="l12186" name="l12186"></a><span class="lineno">12186</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// 4.5 system clock periods</span></div>
<div class="line"><a id="l12187" name="l12187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b9e49abbac627a444b2c645b264412e">12187</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FBCE     0x00000020  </span><span class="comment">// Flash Bank Clock Edge</span></div>
<div class="line"><a id="l12188" name="l12188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5570afc5410a1b9a298f656e54967677">12188</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_M    0x0000000F  </span><span class="comment">// Flash Wait State</span></div>
<div class="line"><a id="l12189" name="l12189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5a375e2a2a1bc25a5a25e5064076266">12189</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_EWS_S    16</span></div>
<div class="line"><a id="l12190" name="l12190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7a2e9ffc52b97bfc02ad6eb78dbb863">12190</a></span><span class="preprocessor">#define SYSCTL_MEMTIM0_FWS_S    0</span></div>
<div class="line"><a id="l12191" name="l12191"></a><span class="lineno">12191</span> </div>
<div class="line"><a id="l12192" name="l12192"></a><span class="lineno">12192</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12193" name="l12193"></a><span class="lineno">12193</span><span class="comment">//</span></div>
<div class="line"><a id="l12194" name="l12194"></a><span class="lineno">12194</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_ALTCLKCFG</span></div>
<div class="line"><a id="l12195" name="l12195"></a><span class="lineno">12195</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12196" name="l12196"></a><span class="lineno">12196</span><span class="comment">//</span></div>
<div class="line"><a id="l12197" name="l12197"></a><span class="lineno">12197</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12198" name="l12198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36f85a1372ea677c910aea1a1df2d009">12198</a></span><span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_M                                             \</span></div>
<div class="line"><a id="l12199" name="l12199"></a><span class="lineno">12199</span><span class="preprocessor">                                0x0000000F  </span><span class="comment">// Alternate Clock Source</span></div>
<div class="line"><a id="l12200" name="l12200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada8c2826c52abd7ed9b27d8436c88ef8">12200</a></span><span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_PIOSC                                         \</span></div>
<div class="line"><a id="l12201" name="l12201"></a><span class="lineno">12201</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l12202" name="l12202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6307a71483ffaefe64769de8d079feaf">12202</a></span><span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_RTCOSC                                        \</span></div>
<div class="line"><a id="l12203" name="l12203"></a><span class="lineno">12203</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Hibernation Module Real-time</span></div>
<div class="line"><a id="l12204" name="l12204"></a><span class="lineno">12204</span>                                            <span class="comment">// clock output (RTCOSC)</span></div>
<div class="line"><a id="l12205" name="l12205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad92d81d25396c3751bc841dcdcd71398">12205</a></span><span class="preprocessor">#define SYSCTL_ALTCLKCFG_ALTCLK_LFIOSC                                        \</span></div>
<div class="line"><a id="l12206" name="l12206"></a><span class="lineno">12206</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// Low-frequency internal</span></div>
<div class="line"><a id="l12207" name="l12207"></a><span class="lineno">12207</span>                                            <span class="comment">// oscillator (LFIOSC)</span></div>
<div class="line"><a id="l12208" name="l12208"></a><span class="lineno">12208</span> </div>
<div class="line"><a id="l12209" name="l12209"></a><span class="lineno">12209</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12210" name="l12210"></a><span class="lineno">12210</span><span class="comment">//</span></div>
<div class="line"><a id="l12211" name="l12211"></a><span class="lineno">12211</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DSCLKCFG</span></div>
<div class="line"><a id="l12212" name="l12212"></a><span class="lineno">12212</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12213" name="l12213"></a><span class="lineno">12213</span><span class="comment">//</span></div>
<div class="line"><a id="l12214" name="l12214"></a><span class="lineno">12214</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12215" name="l12215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe3637fe8f54d98207e7f304b77c142f">12215</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_PIOSCPD 0x80000000  </span><span class="comment">// PIOSC Power Down</span></div>
<div class="line"><a id="l12216" name="l12216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81a85a9c8f0c88d18e6279b9409572ab">12216</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_MOSCDPD 0x40000000  </span><span class="comment">// MOSC Disable Power Down</span></div>
<div class="line"><a id="l12217" name="l12217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9815df36bb0974b960bb6a2ab79460e5">12217</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_M                                            \</span></div>
<div class="line"><a id="l12218" name="l12218"></a><span class="lineno">12218</span><span class="preprocessor">                                0x00F00000  </span><span class="comment">// Deep Sleep Oscillator Source</span></div>
<div class="line"><a id="l12219" name="l12219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06dccb250ffcc143e950ee4cbea5899d">12219</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_PIOSC                                        \</span></div>
<div class="line"><a id="l12220" name="l12220"></a><span class="lineno">12220</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l12221" name="l12221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a96e8e7aa23434a123b688ef9bfc81b99">12221</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_LFIOSC                                       \</span></div>
<div class="line"><a id="l12222" name="l12222"></a><span class="lineno">12222</span><span class="preprocessor">                                0x00200000  </span><span class="comment">// LFIOSC</span></div>
<div class="line"><a id="l12223" name="l12223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1eabec8dd7a5a36122afa04f059c22c4">12223</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_MOSC                                         \</span></div>
<div class="line"><a id="l12224" name="l12224"></a><span class="lineno">12224</span><span class="preprocessor">                                0x00300000  </span><span class="comment">// MOSC</span></div>
<div class="line"><a id="l12225" name="l12225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a959b46bd1cdf3a5ffb8c7028a018079e">12225</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSOSCSRC_RTC                                          \</span></div>
<div class="line"><a id="l12226" name="l12226"></a><span class="lineno">12226</span><span class="preprocessor">                                0x00400000  </span><span class="comment">// Hibernation Module RTCOSC</span></div>
<div class="line"><a id="l12227" name="l12227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a1bd99b54391fcf79bbb4e43cc0fb09">12227</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_M                                            \</span></div>
<div class="line"><a id="l12228" name="l12228"></a><span class="lineno">12228</span><span class="preprocessor">                                0x000003FF  </span><span class="comment">// Deep Sleep Clock Divisor</span></div>
<div class="line"><a id="l12229" name="l12229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acad37c0fddfa7f18a50bf83dc86a93c6">12229</a></span><span class="preprocessor">#define SYSCTL_DSCLKCFG_DSSYSDIV_S                                            \</span></div>
<div class="line"><a id="l12230" name="l12230"></a><span class="lineno">12230</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l12231" name="l12231"></a><span class="lineno">12231</span> </div>
<div class="line"><a id="l12232" name="l12232"></a><span class="lineno">12232</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12233" name="l12233"></a><span class="lineno">12233</span><span class="comment">//</span></div>
<div class="line"><a id="l12234" name="l12234"></a><span class="lineno">12234</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DIVSCLK register.</span></div>
<div class="line"><a id="l12235" name="l12235"></a><span class="lineno">12235</span><span class="comment">//</span></div>
<div class="line"><a id="l12236" name="l12236"></a><span class="lineno">12236</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12237" name="l12237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac722d5eb2d8df843388025c2eaa598c3">12237</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_EN       0x80000000  </span><span class="comment">// DIVSCLK Enable</span></div>
<div class="line"><a id="l12238" name="l12238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70432a0b934111308b7b3c4fb1169011">12238</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_M    0x00030000  </span><span class="comment">// Clock Source</span></div>
<div class="line"><a id="l12239" name="l12239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a735bc79458f393d82fea6df8006b553b">12239</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_SYSCLK                                             \</span></div>
<div class="line"><a id="l12240" name="l12240"></a><span class="lineno">12240</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// System Clock</span></div>
<div class="line"><a id="l12241" name="l12241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3452242f80422434bd6f5e9831026d1d">12241</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_PIOSC                                              \</span></div>
<div class="line"><a id="l12242" name="l12242"></a><span class="lineno">12242</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// PIOSC</span></div>
<div class="line"><a id="l12243" name="l12243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9ffcd8e67ef60f6f9d9e6995c654f22">12243</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_SRC_MOSC 0x00020000  </span><span class="comment">// MOSC</span></div>
<div class="line"><a id="l12244" name="l12244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e9b7b332d5568683c37bcb8067e6c57">12244</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_M    0x000000FF  </span><span class="comment">// Divisor Value</span></div>
<div class="line"><a id="l12245" name="l12245"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a449535b4e12ce7bb725e819f5f343113">12245</a></span><span class="preprocessor">#define SYSCTL_DIVSCLK_DIV_S    0</span></div>
<div class="line"><a id="l12246" name="l12246"></a><span class="lineno">12246</span> </div>
<div class="line"><a id="l12247" name="l12247"></a><span class="lineno">12247</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12248" name="l12248"></a><span class="lineno">12248</span><span class="comment">//</span></div>
<div class="line"><a id="l12249" name="l12249"></a><span class="lineno">12249</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SYSPROP register.</span></div>
<div class="line"><a id="l12250" name="l12250"></a><span class="lineno">12250</span><span class="comment">//</span></div>
<div class="line"><a id="l12251" name="l12251"></a><span class="lineno">12251</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12252" name="l12252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23fe88bea7d69df255daedf476353743">12252</a></span><span class="preprocessor">#define SYSCTL_SYSPROP_FPU      0x00000001  </span><span class="comment">// FPU Present</span></div>
<div class="line"><a id="l12253" name="l12253"></a><span class="lineno">12253</span> </div>
<div class="line"><a id="l12254" name="l12254"></a><span class="lineno">12254</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12255" name="l12255"></a><span class="lineno">12255</span><span class="comment">//</span></div>
<div class="line"><a id="l12256" name="l12256"></a><span class="lineno">12256</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCCAL</span></div>
<div class="line"><a id="l12257" name="l12257"></a><span class="lineno">12257</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12258" name="l12258"></a><span class="lineno">12258</span><span class="comment">//</span></div>
<div class="line"><a id="l12259" name="l12259"></a><span class="lineno">12259</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12260" name="l12260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abe8883f93985822cf049113037a37158">12260</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UTEN    0x80000000  </span><span class="comment">// Use User Trim Value</span></div>
<div class="line"><a id="l12261" name="l12261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b7490f14b79ecf8591ed125410c3b91">12261</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_CAL     0x00000200  </span><span class="comment">// Start Calibration</span></div>
<div class="line"><a id="l12262" name="l12262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5cae7d8761f0d7acde6a1a5ca285d3e5">12262</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UPDATE  0x00000100  </span><span class="comment">// Update Trim</span></div>
<div class="line"><a id="l12263" name="l12263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90a55644ee915ecbec011e27cd7811ba">12263</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_M    0x0000007F  </span><span class="comment">// User Trim Value</span></div>
<div class="line"><a id="l12264" name="l12264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8c57369d862cdcc95680f165bc2c963">12264</a></span><span class="preprocessor">#define SYSCTL_PIOSCCAL_UT_S    0</span></div>
<div class="line"><a id="l12265" name="l12265"></a><span class="lineno">12265</span> </div>
<div class="line"><a id="l12266" name="l12266"></a><span class="lineno">12266</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12267" name="l12267"></a><span class="lineno">12267</span><span class="comment">//</span></div>
<div class="line"><a id="l12268" name="l12268"></a><span class="lineno">12268</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PIOSCSTAT</span></div>
<div class="line"><a id="l12269" name="l12269"></a><span class="lineno">12269</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12270" name="l12270"></a><span class="lineno">12270</span><span class="comment">//</span></div>
<div class="line"><a id="l12271" name="l12271"></a><span class="lineno">12271</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12272" name="l12272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2af2bc00a2a44ac8a7896ebc6607239c">12272</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_M   0x007F0000  </span><span class="comment">// Default Trim Value</span></div>
<div class="line"><a id="l12273" name="l12273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44ca577d83c7d3ab213c6d167b72fcfd">12273</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CR_M   0x00000300  </span><span class="comment">// Calibration Result</span></div>
<div class="line"><a id="l12274" name="l12274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdf0d5f5291f6b7d90d9e07e51cd6b65">12274</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRNONE 0x00000000  </span><span class="comment">// Calibration has not been</span></div>
<div class="line"><a id="l12275" name="l12275"></a><span class="lineno">12275</span>                                            <span class="comment">// attempted</span></div>
<div class="line"><a id="l12276" name="l12276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21ba5d553e4388eca1e6f889afd5adf6">12276</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRPASS 0x00000100  </span><span class="comment">// The last calibration operation</span></div>
<div class="line"><a id="l12277" name="l12277"></a><span class="lineno">12277</span>                                            <span class="comment">// completed to meet 1% accuracy</span></div>
<div class="line"><a id="l12278" name="l12278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d43d2bbf8113c11892d6724160f25a8">12278</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CRFAIL 0x00000200  </span><span class="comment">// The last calibration operation</span></div>
<div class="line"><a id="l12279" name="l12279"></a><span class="lineno">12279</span>                                            <span class="comment">// failed to meet 1% accuracy</span></div>
<div class="line"><a id="l12280" name="l12280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa992d6d3707a3b716b341b2fd94ee829">12280</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_M   0x0000007F  </span><span class="comment">// Calibration Trim Value</span></div>
<div class="line"><a id="l12281" name="l12281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afda061fee0d481ac8a52b6cf3c7119a3">12281</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_DT_S   16</span></div>
<div class="line"><a id="l12282" name="l12282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ae7787ca4296d295cab0c8f32cffc65">12282</a></span><span class="preprocessor">#define SYSCTL_PIOSCSTAT_CT_S   0</span></div>
<div class="line"><a id="l12283" name="l12283"></a><span class="lineno">12283</span> </div>
<div class="line"><a id="l12284" name="l12284"></a><span class="lineno">12284</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12285" name="l12285"></a><span class="lineno">12285</span><span class="comment">//</span></div>
<div class="line"><a id="l12286" name="l12286"></a><span class="lineno">12286</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ0</span></div>
<div class="line"><a id="l12287" name="l12287"></a><span class="lineno">12287</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12288" name="l12288"></a><span class="lineno">12288</span><span class="comment">//</span></div>
<div class="line"><a id="l12289" name="l12289"></a><span class="lineno">12289</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12290" name="l12290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c2901a94699025653a8f22ed33de653">12290</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_PLLPWR  0x00800000  </span><span class="comment">// PLL Power</span></div>
<div class="line"><a id="l12291" name="l12291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afef9d1e924a08a717cd2a179415f87ee">12291</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_M 0x000FFC00  </span><span class="comment">// PLL M Fractional Value</span></div>
<div class="line"><a id="l12292" name="l12292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06f10c3bb3998d174a15051fed182d22">12292</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_M  0x000003FF  </span><span class="comment">// PLL M Integer Value</span></div>
<div class="line"><a id="l12293" name="l12293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a74a0cb30677d19f64ab7e3f34b093759">12293</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MFRAC_S 10</span></div>
<div class="line"><a id="l12294" name="l12294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a886a4cecfba3b1123f6d99a6b0312775">12294</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ0_MINT_S  0</span></div>
<div class="line"><a id="l12295" name="l12295"></a><span class="lineno">12295</span> </div>
<div class="line"><a id="l12296" name="l12296"></a><span class="lineno">12296</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12297" name="l12297"></a><span class="lineno">12297</span><span class="comment">//</span></div>
<div class="line"><a id="l12298" name="l12298"></a><span class="lineno">12298</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLFREQ1</span></div>
<div class="line"><a id="l12299" name="l12299"></a><span class="lineno">12299</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12300" name="l12300"></a><span class="lineno">12300</span><span class="comment">//</span></div>
<div class="line"><a id="l12301" name="l12301"></a><span class="lineno">12301</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12302" name="l12302"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0ca8ac3afaa8c388e33a8691fbf9159">12302</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_M     0x00001F00  </span><span class="comment">// PLL Q Value</span></div>
<div class="line"><a id="l12303" name="l12303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2b299d2ba238cbead1ac1fdc034e01f">12303</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_N_M     0x0000001F  </span><span class="comment">// PLL N Value</span></div>
<div class="line"><a id="l12304" name="l12304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace8575577d0a4037333a38f97adb9f7b">12304</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_Q_S     8</span></div>
<div class="line"><a id="l12305" name="l12305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0b5adbda9a48cfb7702d281fbcbd833">12305</a></span><span class="preprocessor">#define SYSCTL_PLLFREQ1_N_S     0</span></div>
<div class="line"><a id="l12306" name="l12306"></a><span class="lineno">12306</span> </div>
<div class="line"><a id="l12307" name="l12307"></a><span class="lineno">12307</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12308" name="l12308"></a><span class="lineno">12308</span><span class="comment">//</span></div>
<div class="line"><a id="l12309" name="l12309"></a><span class="lineno">12309</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PLLSTAT register.</span></div>
<div class="line"><a id="l12310" name="l12310"></a><span class="lineno">12310</span><span class="comment">//</span></div>
<div class="line"><a id="l12311" name="l12311"></a><span class="lineno">12311</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12312" name="l12312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b453f1ca6c5b4cb11e25d7639fb7999">12312</a></span><span class="preprocessor">#define SYSCTL_PLLSTAT_LOCK     0x00000001  </span><span class="comment">// PLL Lock</span></div>
<div class="line"><a id="l12313" name="l12313"></a><span class="lineno">12313</span> </div>
<div class="line"><a id="l12314" name="l12314"></a><span class="lineno">12314</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12315" name="l12315"></a><span class="lineno">12315</span><span class="comment">//</span></div>
<div class="line"><a id="l12316" name="l12316"></a><span class="lineno">12316</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SLPPWRCFG</span></div>
<div class="line"><a id="l12317" name="l12317"></a><span class="lineno">12317</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12318" name="l12318"></a><span class="lineno">12318</span><span class="comment">//</span></div>
<div class="line"><a id="l12319" name="l12319"></a><span class="lineno">12319</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12320" name="l12320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab67f866ac6fc56594833eeff8707ea88">12320</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_M                                            \</span></div>
<div class="line"><a id="l12321" name="l12321"></a><span class="lineno">12321</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Flash Power Modes</span></div>
<div class="line"><a id="l12322" name="l12322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdde4b7921432e10736323ab57c855ed">12322</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_NRM                                          \</span></div>
<div class="line"><a id="l12323" name="l12323"></a><span class="lineno">12323</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Active Mode</span></div>
<div class="line"><a id="l12324" name="l12324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56ff14fe15fa0f44a16629b01acc6460">12324</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_FLASHPM_SLP                                          \</span></div>
<div class="line"><a id="l12325" name="l12325"></a><span class="lineno">12325</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Low Power Mode</span></div>
<div class="line"><a id="l12326" name="l12326"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95e9f34d65a8e7eb42b886d8b274b557">12326</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_M                                             \</span></div>
<div class="line"><a id="l12327" name="l12327"></a><span class="lineno">12327</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// SRAM Power Modes</span></div>
<div class="line"><a id="l12328" name="l12328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac638a8a04f1400788d60654334508564">12328</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_NRM                                           \</span></div>
<div class="line"><a id="l12329" name="l12329"></a><span class="lineno">12329</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Active Mode</span></div>
<div class="line"><a id="l12330" name="l12330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbb37a243f5be5239ff3fd50f6ecdfd1">12330</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_SBY                                           \</span></div>
<div class="line"><a id="l12331" name="l12331"></a><span class="lineno">12331</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Standby Mode</span></div>
<div class="line"><a id="l12332" name="l12332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b61c8fe368735a0536084c82a8e3054">12332</a></span><span class="preprocessor">#define SYSCTL_SLPPWRCFG_SRAMPM_LP                                            \</span></div>
<div class="line"><a id="l12333" name="l12333"></a><span class="lineno">12333</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Low Power Mode</span></div>
<div class="line"><a id="l12334" name="l12334"></a><span class="lineno">12334</span> </div>
<div class="line"><a id="l12335" name="l12335"></a><span class="lineno">12335</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12336" name="l12336"></a><span class="lineno">12336</span><span class="comment">//</span></div>
<div class="line"><a id="l12337" name="l12337"></a><span class="lineno">12337</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DSLPPWRCFG</span></div>
<div class="line"><a id="l12338" name="l12338"></a><span class="lineno">12338</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12339" name="l12339"></a><span class="lineno">12339</span><span class="comment">//</span></div>
<div class="line"><a id="l12340" name="l12340"></a><span class="lineno">12340</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12341" name="l12341"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a11c525a2eb8a123b6fc203b5ddbe0940">12341</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_LDOSM 0x00000200  </span><span class="comment">// LDO Sleep Mode</span></div>
<div class="line"><a id="l12342" name="l12342"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e1c3a23e285a35217e632226ef90d0b">12342</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_TSPD  0x00000100  </span><span class="comment">// Temperature Sense Power Down</span></div>
<div class="line"><a id="l12343" name="l12343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fc23d5eddbfae0d19ab1da6d821870f">12343</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_M                                           \</span></div>
<div class="line"><a id="l12344" name="l12344"></a><span class="lineno">12344</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Flash Power Modes</span></div>
<div class="line"><a id="l12345" name="l12345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37f3a8da719ec32f05d84166ea1b86cd">12345</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_NRM                                         \</span></div>
<div class="line"><a id="l12346" name="l12346"></a><span class="lineno">12346</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Active Mode</span></div>
<div class="line"><a id="l12347" name="l12347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3003961e03ecd775e955790ee2556c92">12347</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_FLASHPM_SLP                                         \</span></div>
<div class="line"><a id="l12348" name="l12348"></a><span class="lineno">12348</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Low Power Mode</span></div>
<div class="line"><a id="l12349" name="l12349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addfc419babba3f8b53e7010db547a07b">12349</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_M                                            \</span></div>
<div class="line"><a id="l12350" name="l12350"></a><span class="lineno">12350</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// SRAM Power Modes</span></div>
<div class="line"><a id="l12351" name="l12351"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f52a8afe5fd038125249011c16e02c3">12351</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_NRM                                          \</span></div>
<div class="line"><a id="l12352" name="l12352"></a><span class="lineno">12352</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Active Mode</span></div>
<div class="line"><a id="l12353" name="l12353"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a294cd130ee909656b572394806404db9">12353</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_SBY                                          \</span></div>
<div class="line"><a id="l12354" name="l12354"></a><span class="lineno">12354</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Standby Mode</span></div>
<div class="line"><a id="l12355" name="l12355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88d248706f0735eb04aa6edcbaaa67d6">12355</a></span><span class="preprocessor">#define SYSCTL_DSLPPWRCFG_SRAMPM_LP                                           \</span></div>
<div class="line"><a id="l12356" name="l12356"></a><span class="lineno">12356</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Low Power Mode</span></div>
<div class="line"><a id="l12357" name="l12357"></a><span class="lineno">12357</span> </div>
<div class="line"><a id="l12358" name="l12358"></a><span class="lineno">12358</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12359" name="l12359"></a><span class="lineno">12359</span><span class="comment">//</span></div>
<div class="line"><a id="l12360" name="l12360"></a><span class="lineno">12360</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_NVMSTAT register.</span></div>
<div class="line"><a id="l12361" name="l12361"></a><span class="lineno">12361</span><span class="comment">//</span></div>
<div class="line"><a id="l12362" name="l12362"></a><span class="lineno">12362</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12363" name="l12363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8148e5b120af0a979d059d9efe1cd047">12363</a></span><span class="preprocessor">#define SYSCTL_NVMSTAT_FWB      0x00000001  </span><span class="comment">// 32 Word Flash Write Buffer</span></div>
<div class="line"><a id="l12364" name="l12364"></a><span class="lineno">12364</span>                                            <span class="comment">// Available</span></div>
<div class="line"><a id="l12365" name="l12365"></a><span class="lineno">12365</span> </div>
<div class="line"><a id="l12366" name="l12366"></a><span class="lineno">12366</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12367" name="l12367"></a><span class="lineno">12367</span><span class="comment">//</span></div>
<div class="line"><a id="l12368" name="l12368"></a><span class="lineno">12368</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_LDOSPCTL</span></div>
<div class="line"><a id="l12369" name="l12369"></a><span class="lineno">12369</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12370" name="l12370"></a><span class="lineno">12370</span><span class="comment">//</span></div>
<div class="line"><a id="l12371" name="l12371"></a><span class="lineno">12371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12372" name="l12372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b6105077e80ecfbcf665970eb248018">12372</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VADJEN  0x80000000  </span><span class="comment">// Voltage Adjust Enable</span></div>
<div class="line"><a id="l12373" name="l12373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c856190bf291c358f0b1f8a3cb149f">12373</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_M  0x000000FF  </span><span class="comment">// LDO Output Voltage</span></div>
<div class="line"><a id="l12374" name="l12374"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a17a48be45f908c45021f5bf640ef58">12374</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_90V                                            \</span></div>
<div class="line"><a id="l12375" name="l12375"></a><span class="lineno">12375</span><span class="preprocessor">                                0x00000012  </span><span class="comment">// 0.90 V</span></div>
<div class="line"><a id="l12376" name="l12376"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5db851ab9cc1238da874484971ed31f">12376</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_0_95V                                            \</span></div>
<div class="line"><a id="l12377" name="l12377"></a><span class="lineno">12377</span><span class="preprocessor">                                0x00000013  </span><span class="comment">// 0.95 V</span></div>
<div class="line"><a id="l12378" name="l12378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89b9eb06bfb91b3669b61851c2ea2ac3">12378</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_00V                                            \</span></div>
<div class="line"><a id="l12379" name="l12379"></a><span class="lineno">12379</span><span class="preprocessor">                                0x00000014  </span><span class="comment">// 1.00 V</span></div>
<div class="line"><a id="l12380" name="l12380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62b4819447ca64c5d467357e19910bfc">12380</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_05V                                            \</span></div>
<div class="line"><a id="l12381" name="l12381"></a><span class="lineno">12381</span><span class="preprocessor">                                0x00000015  </span><span class="comment">// 1.05 V</span></div>
<div class="line"><a id="l12382" name="l12382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1bd5c0a9778948ee6c2f2b28b7a5d962">12382</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_10V                                            \</span></div>
<div class="line"><a id="l12383" name="l12383"></a><span class="lineno">12383</span><span class="preprocessor">                                0x00000016  </span><span class="comment">// 1.10 V</span></div>
<div class="line"><a id="l12384" name="l12384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7ed3d3d9caf10ee5269a49cbcbb8615">12384</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_15V                                            \</span></div>
<div class="line"><a id="l12385" name="l12385"></a><span class="lineno">12385</span><span class="preprocessor">                                0x00000017  </span><span class="comment">// 1.15 V</span></div>
<div class="line"><a id="l12386" name="l12386"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59b14745f5f3ac02e10242f5f04c6bb4">12386</a></span><span class="preprocessor">#define SYSCTL_LDOSPCTL_VLDO_1_20V                                            \</span></div>
<div class="line"><a id="l12387" name="l12387"></a><span class="lineno">12387</span><span class="preprocessor">                                0x00000018  </span><span class="comment">// 1.20 V</span></div>
<div class="line"><a id="l12388" name="l12388"></a><span class="lineno">12388</span> </div>
<div class="line"><a id="l12389" name="l12389"></a><span class="lineno">12389</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12390" name="l12390"></a><span class="lineno">12390</span><span class="comment">//</span></div>
<div class="line"><a id="l12391" name="l12391"></a><span class="lineno">12391</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_LDODPCTL</span></div>
<div class="line"><a id="l12392" name="l12392"></a><span class="lineno">12392</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12393" name="l12393"></a><span class="lineno">12393</span><span class="comment">//</span></div>
<div class="line"><a id="l12394" name="l12394"></a><span class="lineno">12394</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12395" name="l12395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a346f22921c3290d2cda7b5e86749de51">12395</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VADJEN  0x80000000  </span><span class="comment">// Voltage Adjust Enable</span></div>
<div class="line"><a id="l12396" name="l12396"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95e8ab8c0aac9993e0a9d7c5515ee420">12396</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_M  0x000000FF  </span><span class="comment">// LDO Output Voltage</span></div>
<div class="line"><a id="l12397" name="l12397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a571ecab472f34af2ff50937d66807310">12397</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_90V                                            \</span></div>
<div class="line"><a id="l12398" name="l12398"></a><span class="lineno">12398</span><span class="preprocessor">                                0x00000012  </span><span class="comment">// 0.90 V</span></div>
<div class="line"><a id="l12399" name="l12399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4cc578248a0d958c57f1ab728604a8f">12399</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_0_95V                                            \</span></div>
<div class="line"><a id="l12400" name="l12400"></a><span class="lineno">12400</span><span class="preprocessor">                                0x00000013  </span><span class="comment">// 0.95 V</span></div>
<div class="line"><a id="l12401" name="l12401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adcda33f7fdd653caef7d48154f13f8e7">12401</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_00V                                            \</span></div>
<div class="line"><a id="l12402" name="l12402"></a><span class="lineno">12402</span><span class="preprocessor">                                0x00000014  </span><span class="comment">// 1.00 V</span></div>
<div class="line"><a id="l12403" name="l12403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62f5a8c9edbaff980749d7b8f99811e6">12403</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_05V                                            \</span></div>
<div class="line"><a id="l12404" name="l12404"></a><span class="lineno">12404</span><span class="preprocessor">                                0x00000015  </span><span class="comment">// 1.05 V</span></div>
<div class="line"><a id="l12405" name="l12405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada21278d48310be3106252fca82b9334">12405</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_10V                                            \</span></div>
<div class="line"><a id="l12406" name="l12406"></a><span class="lineno">12406</span><span class="preprocessor">                                0x00000016  </span><span class="comment">// 1.10 V</span></div>
<div class="line"><a id="l12407" name="l12407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a092e46905effdef59b8616f8bcaefcec">12407</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_15V                                            \</span></div>
<div class="line"><a id="l12408" name="l12408"></a><span class="lineno">12408</span><span class="preprocessor">                                0x00000017  </span><span class="comment">// 1.15 V</span></div>
<div class="line"><a id="l12409" name="l12409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adfcc7520e274b6b1b858aa2878f25ccf">12409</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_20V                                            \</span></div>
<div class="line"><a id="l12410" name="l12410"></a><span class="lineno">12410</span><span class="preprocessor">                                0x00000018  </span><span class="comment">// 1.20 V</span></div>
<div class="line"><a id="l12411" name="l12411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c7e563dfb93d7c7c84393205cf048a4">12411</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_25V                                            \</span></div>
<div class="line"><a id="l12412" name="l12412"></a><span class="lineno">12412</span><span class="preprocessor">                                0x00000019  </span><span class="comment">// 1.25 V</span></div>
<div class="line"><a id="l12413" name="l12413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d5207dfca53469e4f90f23cd25a7d37">12413</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_30V                                            \</span></div>
<div class="line"><a id="l12414" name="l12414"></a><span class="lineno">12414</span><span class="preprocessor">                                0x0000001A  </span><span class="comment">// 1.30 V</span></div>
<div class="line"><a id="l12415" name="l12415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f2977e7d0070205cad1cf28a3ad1509">12415</a></span><span class="preprocessor">#define SYSCTL_LDODPCTL_VLDO_1_35V                                            \</span></div>
<div class="line"><a id="l12416" name="l12416"></a><span class="lineno">12416</span><span class="preprocessor">                                0x0000001B  </span><span class="comment">// 1.35 V</span></div>
<div class="line"><a id="l12417" name="l12417"></a><span class="lineno">12417</span> </div>
<div class="line"><a id="l12418" name="l12418"></a><span class="lineno">12418</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12419" name="l12419"></a><span class="lineno">12419</span><span class="comment">//</span></div>
<div class="line"><a id="l12420" name="l12420"></a><span class="lineno">12420</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RESBEHAVCTL</span></div>
<div class="line"><a id="l12421" name="l12421"></a><span class="lineno">12421</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12422" name="l12422"></a><span class="lineno">12422</span><span class="comment">//</span></div>
<div class="line"><a id="l12423" name="l12423"></a><span class="lineno">12423</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12424" name="l12424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59054d4f2d2fd589171891f8495adc50">12424</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_M                                            \</span></div>
<div class="line"><a id="l12425" name="l12425"></a><span class="lineno">12425</span><span class="preprocessor">                                0x000000C0  </span><span class="comment">// Watchdog 1 Reset Operation</span></div>
<div class="line"><a id="l12426" name="l12426"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54b9b4d818929410feb3c18361b068e5">12426</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_SYSRST                                       \</span></div>
<div class="line"><a id="l12427" name="l12427"></a><span class="lineno">12427</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Watchdog 1 issues a system</span></div>
<div class="line"><a id="l12428" name="l12428"></a><span class="lineno">12428</span>                                            <span class="comment">// reset. The application starts</span></div>
<div class="line"><a id="l12429" name="l12429"></a><span class="lineno">12429</span>                                            <span class="comment">// within 10 us</span></div>
<div class="line"><a id="l12430" name="l12430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4b7c02897cc6e6dd3bdf61a8cf76f6c">12430</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG1_POR                                          \</span></div>
<div class="line"><a id="l12431" name="l12431"></a><span class="lineno">12431</span><span class="preprocessor">                                0x000000C0  </span><span class="comment">// Watchdog 1 issues a simulated</span></div>
<div class="line"><a id="l12432" name="l12432"></a><span class="lineno">12432</span>                                            <span class="comment">// POR sequence. Application starts</span></div>
<div class="line"><a id="l12433" name="l12433"></a><span class="lineno">12433</span>                                            <span class="comment">// less than 500 us after</span></div>
<div class="line"><a id="l12434" name="l12434"></a><span class="lineno">12434</span>                                            <span class="comment">// deassertion (Default)</span></div>
<div class="line"><a id="l12435" name="l12435"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a059a5b7bd45207a1884736e24c583fc6">12435</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_M                                            \</span></div>
<div class="line"><a id="l12436" name="l12436"></a><span class="lineno">12436</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Watchdog 0 Reset Operation</span></div>
<div class="line"><a id="l12437" name="l12437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7446669a7e3f70ad288123d74f265428">12437</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_SYSRST                                       \</span></div>
<div class="line"><a id="l12438" name="l12438"></a><span class="lineno">12438</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Watchdog 0 issues a system</span></div>
<div class="line"><a id="l12439" name="l12439"></a><span class="lineno">12439</span>                                            <span class="comment">// reset. The application starts</span></div>
<div class="line"><a id="l12440" name="l12440"></a><span class="lineno">12440</span>                                            <span class="comment">// within 10 us</span></div>
<div class="line"><a id="l12441" name="l12441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4abc8a0eba0ce8cb8155a0c09fa5996a">12441</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_WDOG0_POR                                          \</span></div>
<div class="line"><a id="l12442" name="l12442"></a><span class="lineno">12442</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Watchdog 0 issues a simulated</span></div>
<div class="line"><a id="l12443" name="l12443"></a><span class="lineno">12443</span>                                            <span class="comment">// POR sequence. Application starts</span></div>
<div class="line"><a id="l12444" name="l12444"></a><span class="lineno">12444</span>                                            <span class="comment">// less than 500 us after</span></div>
<div class="line"><a id="l12445" name="l12445"></a><span class="lineno">12445</span>                                            <span class="comment">// deassertion (Default)</span></div>
<div class="line"><a id="l12446" name="l12446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a22c8518d7e583c2f8ab62b600290b7">12446</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_M                                              \</span></div>
<div class="line"><a id="l12447" name="l12447"></a><span class="lineno">12447</span><span class="preprocessor">                                0x0000000C  </span><span class="comment">// BOR Reset operation</span></div>
<div class="line"><a id="l12448" name="l12448"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab192d216738c50b584a492c9863abe66">12448</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_SYSRST                                         \</span></div>
<div class="line"><a id="l12449" name="l12449"></a><span class="lineno">12449</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// Brown Out Reset issues system</span></div>
<div class="line"><a id="l12450" name="l12450"></a><span class="lineno">12450</span>                                            <span class="comment">// reset. The application starts</span></div>
<div class="line"><a id="l12451" name="l12451"></a><span class="lineno">12451</span>                                            <span class="comment">// within 10 us</span></div>
<div class="line"><a id="l12452" name="l12452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4734f9b8c9eb18edaebc38b7514c8896">12452</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_BOR_POR                                            \</span></div>
<div class="line"><a id="l12453" name="l12453"></a><span class="lineno">12453</span><span class="preprocessor">                                0x0000000C  </span><span class="comment">// Brown Out Reset issues a</span></div>
<div class="line"><a id="l12454" name="l12454"></a><span class="lineno">12454</span>                                            <span class="comment">// simulated POR sequence. The</span></div>
<div class="line"><a id="l12455" name="l12455"></a><span class="lineno">12455</span>                                            <span class="comment">// application starts less than 500</span></div>
<div class="line"><a id="l12456" name="l12456"></a><span class="lineno">12456</span>                                            <span class="comment">// us after deassertion (Default)</span></div>
<div class="line"><a id="l12457" name="l12457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf23151fd4aff88f35086e0bb4de69c7">12457</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_M                                           \</span></div>
<div class="line"><a id="l12458" name="l12458"></a><span class="lineno">12458</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// External RST Pin Operation</span></div>
<div class="line"><a id="l12459" name="l12459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e6bb6a88a443e2d7b642f5639f52bff">12459</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_SYSRST                                      \</span></div>
<div class="line"><a id="l12460" name="l12460"></a><span class="lineno">12460</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// External RST assertion issues a</span></div>
<div class="line"><a id="l12461" name="l12461"></a><span class="lineno">12461</span>                                            <span class="comment">// system reset. The application</span></div>
<div class="line"><a id="l12462" name="l12462"></a><span class="lineno">12462</span>                                            <span class="comment">// starts within 10 us</span></div>
<div class="line"><a id="l12463" name="l12463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bedbbb5495c51f4dd246360d37c10bb">12463</a></span><span class="preprocessor">#define SYSCTL_RESBEHAVCTL_EXTRES_POR                                         \</span></div>
<div class="line"><a id="l12464" name="l12464"></a><span class="lineno">12464</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// External RST assertion issues a</span></div>
<div class="line"><a id="l12465" name="l12465"></a><span class="lineno">12465</span>                                            <span class="comment">// simulated POR sequence.</span></div>
<div class="line"><a id="l12466" name="l12466"></a><span class="lineno">12466</span>                                            <span class="comment">// Application starts less than 500</span></div>
<div class="line"><a id="l12467" name="l12467"></a><span class="lineno">12467</span>                                            <span class="comment">// us after deassertion (Default)</span></div>
<div class="line"><a id="l12468" name="l12468"></a><span class="lineno">12468</span> </div>
<div class="line"><a id="l12469" name="l12469"></a><span class="lineno">12469</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12470" name="l12470"></a><span class="lineno">12470</span><span class="comment">//</span></div>
<div class="line"><a id="l12471" name="l12471"></a><span class="lineno">12471</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_HSSR register.</span></div>
<div class="line"><a id="l12472" name="l12472"></a><span class="lineno">12472</span><span class="comment">//</span></div>
<div class="line"><a id="l12473" name="l12473"></a><span class="lineno">12473</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12474" name="l12474"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8800449b3d52960d41bb602a9b47d0c1">12474</a></span><span class="preprocessor">#define SYSCTL_HSSR_KEY_M       0xFF000000  </span><span class="comment">// Write Key</span></div>
<div class="line"><a id="l12475" name="l12475"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d9f231c232aedf89a586227feb4931b">12475</a></span><span class="preprocessor">#define SYSCTL_HSSR_CDOFF_M     0x00FFFFFF  </span><span class="comment">// Command Descriptor Pointer</span></div>
<div class="line"><a id="l12476" name="l12476"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a251e92a1943a71ed24dac38f75bf6e74">12476</a></span><span class="preprocessor">#define SYSCTL_HSSR_KEY_S       24</span></div>
<div class="line"><a id="l12477" name="l12477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d5a1c2814f6ad828950777704e2fd6d">12477</a></span><span class="preprocessor">#define SYSCTL_HSSR_CDOFF_S     0</span></div>
<div class="line"><a id="l12478" name="l12478"></a><span class="lineno">12478</span> </div>
<div class="line"><a id="l12479" name="l12479"></a><span class="lineno">12479</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12480" name="l12480"></a><span class="lineno">12480</span><span class="comment">//</span></div>
<div class="line"><a id="l12481" name="l12481"></a><span class="lineno">12481</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_USBPDS register.</span></div>
<div class="line"><a id="l12482" name="l12482"></a><span class="lineno">12482</span><span class="comment">//</span></div>
<div class="line"><a id="l12483" name="l12483"></a><span class="lineno">12483</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12484" name="l12484"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b369daceb1cb573e8e04f2252a52022">12484</a></span><span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_M 0x0000000C  </span><span class="comment">// Memory Array Power Status</span></div>
<div class="line"><a id="l12485" name="l12485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c1998afe181c20bccbea84cd7cfcd40">12485</a></span><span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_OFF                                             \</span></div>
<div class="line"><a id="l12486" name="l12486"></a><span class="lineno">12486</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Array OFF</span></div>
<div class="line"><a id="l12487" name="l12487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a4ff7772a307ab4ad1f4db09e714452">12487</a></span><span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_RETAIN                                          \</span></div>
<div class="line"><a id="l12488" name="l12488"></a><span class="lineno">12488</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// SRAM Retention</span></div>
<div class="line"><a id="l12489" name="l12489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27e24bbfe95ab5bd8626d7c401a1163f">12489</a></span><span class="preprocessor">#define SYSCTL_USBPDS_MEMSTAT_ON                                              \</span></div>
<div class="line"><a id="l12490" name="l12490"></a><span class="lineno">12490</span><span class="preprocessor">                                0x0000000C  </span><span class="comment">// Array On</span></div>
<div class="line"><a id="l12491" name="l12491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a66f26d807c169f79399782bc7497ab01">12491</a></span><span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_M 0x00000003  </span><span class="comment">// Power Domain Status</span></div>
<div class="line"><a id="l12492" name="l12492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b839177e53fdd6f2849030f2906823c">12492</a></span><span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_OFF                                             \</span></div>
<div class="line"><a id="l12493" name="l12493"></a><span class="lineno">12493</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// OFF</span></div>
<div class="line"><a id="l12494" name="l12494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab40e60bd65516e15fe03e042b1df1041">12494</a></span><span class="preprocessor">#define SYSCTL_USBPDS_PWRSTAT_ON                                              \</span></div>
<div class="line"><a id="l12495" name="l12495"></a><span class="lineno">12495</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// ON</span></div>
<div class="line"><a id="l12496" name="l12496"></a><span class="lineno">12496</span> </div>
<div class="line"><a id="l12497" name="l12497"></a><span class="lineno">12497</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12498" name="l12498"></a><span class="lineno">12498</span><span class="comment">//</span></div>
<div class="line"><a id="l12499" name="l12499"></a><span class="lineno">12499</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_USBMPC register.</span></div>
<div class="line"><a id="l12500" name="l12500"></a><span class="lineno">12500</span><span class="comment">//</span></div>
<div class="line"><a id="l12501" name="l12501"></a><span class="lineno">12501</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12502" name="l12502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0750c1fbb3ee6268b6096c7e03d6d159">12502</a></span><span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_M  0x00000003  </span><span class="comment">// Memory Array Power Control</span></div>
<div class="line"><a id="l12503" name="l12503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea8ce022860cd4cdb80bef685a335f99">12503</a></span><span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_OFF                                              \</span></div>
<div class="line"><a id="l12504" name="l12504"></a><span class="lineno">12504</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Array OFF</span></div>
<div class="line"><a id="l12505" name="l12505"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33154e76b88f780ec88db8cd180e6ab0">12505</a></span><span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_RETAIN                                           \</span></div>
<div class="line"><a id="l12506" name="l12506"></a><span class="lineno">12506</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// SRAM Retention</span></div>
<div class="line"><a id="l12507" name="l12507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf37e4d43ac178fcbf4814ade67d2637">12507</a></span><span class="preprocessor">#define SYSCTL_USBMPC_PWRCTL_ON 0x00000003  </span><span class="comment">// Array On</span></div>
<div class="line"><a id="l12508" name="l12508"></a><span class="lineno">12508</span> </div>
<div class="line"><a id="l12509" name="l12509"></a><span class="lineno">12509</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12510" name="l12510"></a><span class="lineno">12510</span><span class="comment">//</span></div>
<div class="line"><a id="l12511" name="l12511"></a><span class="lineno">12511</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWD register.</span></div>
<div class="line"><a id="l12512" name="l12512"></a><span class="lineno">12512</span><span class="comment">//</span></div>
<div class="line"><a id="l12513" name="l12513"></a><span class="lineno">12513</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12514" name="l12514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90b09c042aa163b6fd24130bcc219996">12514</a></span><span class="preprocessor">#define SYSCTL_PPWD_P1          0x00000002  </span><span class="comment">// Watchdog Timer 1 Present</span></div>
<div class="line"><a id="l12515" name="l12515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aefe18a6378bc7dbe996cfb4b141aa9f8">12515</a></span><span class="preprocessor">#define SYSCTL_PPWD_P0          0x00000001  </span><span class="comment">// Watchdog Timer 0 Present</span></div>
<div class="line"><a id="l12516" name="l12516"></a><span class="lineno">12516</span> </div>
<div class="line"><a id="l12517" name="l12517"></a><span class="lineno">12517</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12518" name="l12518"></a><span class="lineno">12518</span><span class="comment">//</span></div>
<div class="line"><a id="l12519" name="l12519"></a><span class="lineno">12519</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPTIMER register.</span></div>
<div class="line"><a id="l12520" name="l12520"></a><span class="lineno">12520</span><span class="comment">//</span></div>
<div class="line"><a id="l12521" name="l12521"></a><span class="lineno">12521</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12522" name="l12522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7c950b7bd64ae1a547fa33c92da3e1e">12522</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P7       0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12523" name="l12523"></a><span class="lineno">12523</span>                                            <span class="comment">// 7 Present</span></div>
<div class="line"><a id="l12524" name="l12524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19d105b398b8a1d013347ed4d32c443c">12524</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P6       0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12525" name="l12525"></a><span class="lineno">12525</span>                                            <span class="comment">// 6 Present</span></div>
<div class="line"><a id="l12526" name="l12526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e616dac231d29dc5eec3809f5fac803">12526</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P5       0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12527" name="l12527"></a><span class="lineno">12527</span>                                            <span class="comment">// 5 Present</span></div>
<div class="line"><a id="l12528" name="l12528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5f43b07947974e24e75ad4f02aafd55">12528</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P4       0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12529" name="l12529"></a><span class="lineno">12529</span>                                            <span class="comment">// 4 Present</span></div>
<div class="line"><a id="l12530" name="l12530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99e9455ce0f41b27877c5b841dc1ff27">12530</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P3       0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12531" name="l12531"></a><span class="lineno">12531</span>                                            <span class="comment">// 3 Present</span></div>
<div class="line"><a id="l12532" name="l12532"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a35689a7036a5c60fa236779f4b99e9">12532</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P2       0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12533" name="l12533"></a><span class="lineno">12533</span>                                            <span class="comment">// 2 Present</span></div>
<div class="line"><a id="l12534" name="l12534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34bd26cb33f16716026ff65b753e4f0f">12534</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P1       0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12535" name="l12535"></a><span class="lineno">12535</span>                                            <span class="comment">// 1 Present</span></div>
<div class="line"><a id="l12536" name="l12536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c7268bb9cc90bccc091c0694fa93c15">12536</a></span><span class="preprocessor">#define SYSCTL_PPTIMER_P0       0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12537" name="l12537"></a><span class="lineno">12537</span>                                            <span class="comment">// 0 Present</span></div>
<div class="line"><a id="l12538" name="l12538"></a><span class="lineno">12538</span> </div>
<div class="line"><a id="l12539" name="l12539"></a><span class="lineno">12539</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12540" name="l12540"></a><span class="lineno">12540</span><span class="comment">//</span></div>
<div class="line"><a id="l12541" name="l12541"></a><span class="lineno">12541</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPGPIO register.</span></div>
<div class="line"><a id="l12542" name="l12542"></a><span class="lineno">12542</span><span class="comment">//</span></div>
<div class="line"><a id="l12543" name="l12543"></a><span class="lineno">12543</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12544" name="l12544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89a3ad1c909f8848d67afaf8e40110c4">12544</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P14       0x00004000  </span><span class="comment">// GPIO Port Q Present</span></div>
<div class="line"><a id="l12545" name="l12545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ae02f8727f152fb21b1b0e832a06314">12545</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P13       0x00002000  </span><span class="comment">// GPIO Port P Present</span></div>
<div class="line"><a id="l12546" name="l12546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeeb2464d44e406120664cd09084e71dc">12546</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P12       0x00001000  </span><span class="comment">// GPIO Port N Present</span></div>
<div class="line"><a id="l12547" name="l12547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cd47b8a2dd4460cc78014e0119b40b3">12547</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P11       0x00000800  </span><span class="comment">// GPIO Port M Present</span></div>
<div class="line"><a id="l12548" name="l12548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac03e0a2d9fadc2adfc4b3a4e714de122">12548</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P10       0x00000400  </span><span class="comment">// GPIO Port L Present</span></div>
<div class="line"><a id="l12549" name="l12549"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecca0653da880079821b0a473fdac7fc">12549</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P9        0x00000200  </span><span class="comment">// GPIO Port K Present</span></div>
<div class="line"><a id="l12550" name="l12550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab906feed955485d78f466c00efbb92d5">12550</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P8        0x00000100  </span><span class="comment">// GPIO Port J Present</span></div>
<div class="line"><a id="l12551" name="l12551"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabb534b05b6f76f494b130745a5be6d2">12551</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P7        0x00000080  </span><span class="comment">// GPIO Port H Present</span></div>
<div class="line"><a id="l12552" name="l12552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01c4b5398bb33769ed6f5b3e5566d4fa">12552</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P6        0x00000040  </span><span class="comment">// GPIO Port G Present</span></div>
<div class="line"><a id="l12553" name="l12553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8993781f4955434ded871ae139871990">12553</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P5        0x00000020  </span><span class="comment">// GPIO Port F Present</span></div>
<div class="line"><a id="l12554" name="l12554"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ad16d6b5499f8b9d7c65ffe99094b1d">12554</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P4        0x00000010  </span><span class="comment">// GPIO Port E Present</span></div>
<div class="line"><a id="l12555" name="l12555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99038c4b3035c5bd0d7797a25900adf2">12555</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P3        0x00000008  </span><span class="comment">// GPIO Port D Present</span></div>
<div class="line"><a id="l12556" name="l12556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50f39445396c83438145a04395c0d63a">12556</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P2        0x00000004  </span><span class="comment">// GPIO Port C Present</span></div>
<div class="line"><a id="l12557" name="l12557"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a77a02f715385acfd57c6ccc596016d38">12557</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P1        0x00000002  </span><span class="comment">// GPIO Port B Present</span></div>
<div class="line"><a id="l12558" name="l12558"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fe6b0006564455c203d13fca2d55573">12558</a></span><span class="preprocessor">#define SYSCTL_PPGPIO_P0        0x00000001  </span><span class="comment">// GPIO Port A Present</span></div>
<div class="line"><a id="l12559" name="l12559"></a><span class="lineno">12559</span> </div>
<div class="line"><a id="l12560" name="l12560"></a><span class="lineno">12560</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12561" name="l12561"></a><span class="lineno">12561</span><span class="comment">//</span></div>
<div class="line"><a id="l12562" name="l12562"></a><span class="lineno">12562</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPDMA register.</span></div>
<div class="line"><a id="l12563" name="l12563"></a><span class="lineno">12563</span><span class="comment">//</span></div>
<div class="line"><a id="l12564" name="l12564"></a><span class="lineno">12564</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12565" name="l12565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a82acc850b9feef3b6be28dc2169f4576">12565</a></span><span class="preprocessor">#define SYSCTL_PPDMA_P0         0x00000001  </span><span class="comment">// uDMA Module Present</span></div>
<div class="line"><a id="l12566" name="l12566"></a><span class="lineno">12566</span> </div>
<div class="line"><a id="l12567" name="l12567"></a><span class="lineno">12567</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12568" name="l12568"></a><span class="lineno">12568</span><span class="comment">//</span></div>
<div class="line"><a id="l12569" name="l12569"></a><span class="lineno">12569</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPI register.</span></div>
<div class="line"><a id="l12570" name="l12570"></a><span class="lineno">12570</span><span class="comment">//</span></div>
<div class="line"><a id="l12571" name="l12571"></a><span class="lineno">12571</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12572" name="l12572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa8b9ff972085a3c1e00f0a987dd5356d">12572</a></span><span class="preprocessor">#define SYSCTL_PPEPI_P0         0x00000001  </span><span class="comment">// EPI Module Present</span></div>
<div class="line"><a id="l12573" name="l12573"></a><span class="lineno">12573</span> </div>
<div class="line"><a id="l12574" name="l12574"></a><span class="lineno">12574</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12575" name="l12575"></a><span class="lineno">12575</span><span class="comment">//</span></div>
<div class="line"><a id="l12576" name="l12576"></a><span class="lineno">12576</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIB register.</span></div>
<div class="line"><a id="l12577" name="l12577"></a><span class="lineno">12577</span><span class="comment">//</span></div>
<div class="line"><a id="l12578" name="l12578"></a><span class="lineno">12578</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12579" name="l12579"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5762a632c4fd05deb673e4c70fd9743e">12579</a></span><span class="preprocessor">#define SYSCTL_PPHIB_P0         0x00000001  </span><span class="comment">// Hibernation Module Present</span></div>
<div class="line"><a id="l12580" name="l12580"></a><span class="lineno">12580</span> </div>
<div class="line"><a id="l12581" name="l12581"></a><span class="lineno">12581</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12582" name="l12582"></a><span class="lineno">12582</span><span class="comment">//</span></div>
<div class="line"><a id="l12583" name="l12583"></a><span class="lineno">12583</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUART register.</span></div>
<div class="line"><a id="l12584" name="l12584"></a><span class="lineno">12584</span><span class="comment">//</span></div>
<div class="line"><a id="l12585" name="l12585"></a><span class="lineno">12585</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12586" name="l12586"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a271b6af30ea9957d044d30a33e3481f2">12586</a></span><span class="preprocessor">#define SYSCTL_PPUART_P7        0x00000080  </span><span class="comment">// UART Module 7 Present</span></div>
<div class="line"><a id="l12587" name="l12587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01a73b5b0dbc73df47522ed14af940a8">12587</a></span><span class="preprocessor">#define SYSCTL_PPUART_P6        0x00000040  </span><span class="comment">// UART Module 6 Present</span></div>
<div class="line"><a id="l12588" name="l12588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72f24e220af92008979f65456e84b525">12588</a></span><span class="preprocessor">#define SYSCTL_PPUART_P5        0x00000020  </span><span class="comment">// UART Module 5 Present</span></div>
<div class="line"><a id="l12589" name="l12589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3fcbbc4efc2e55b43f54d962163d097">12589</a></span><span class="preprocessor">#define SYSCTL_PPUART_P4        0x00000010  </span><span class="comment">// UART Module 4 Present</span></div>
<div class="line"><a id="l12590" name="l12590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab950d847981f17ff1a31ed11da55d8f1">12590</a></span><span class="preprocessor">#define SYSCTL_PPUART_P3        0x00000008  </span><span class="comment">// UART Module 3 Present</span></div>
<div class="line"><a id="l12591" name="l12591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ce52fbff9a991e371dcbbbaeadc5fbf">12591</a></span><span class="preprocessor">#define SYSCTL_PPUART_P2        0x00000004  </span><span class="comment">// UART Module 2 Present</span></div>
<div class="line"><a id="l12592" name="l12592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc625a060b5e6bab5292765c82918b0b">12592</a></span><span class="preprocessor">#define SYSCTL_PPUART_P1        0x00000002  </span><span class="comment">// UART Module 1 Present</span></div>
<div class="line"><a id="l12593" name="l12593"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36c6ebd93a3f80bfc01bfc304135d054">12593</a></span><span class="preprocessor">#define SYSCTL_PPUART_P0        0x00000001  </span><span class="comment">// UART Module 0 Present</span></div>
<div class="line"><a id="l12594" name="l12594"></a><span class="lineno">12594</span> </div>
<div class="line"><a id="l12595" name="l12595"></a><span class="lineno">12595</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12596" name="l12596"></a><span class="lineno">12596</span><span class="comment">//</span></div>
<div class="line"><a id="l12597" name="l12597"></a><span class="lineno">12597</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPSSI register.</span></div>
<div class="line"><a id="l12598" name="l12598"></a><span class="lineno">12598</span><span class="comment">//</span></div>
<div class="line"><a id="l12599" name="l12599"></a><span class="lineno">12599</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12600" name="l12600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c706cf7ec6a7a48507b8eb9b2e534c9">12600</a></span><span class="preprocessor">#define SYSCTL_PPSSI_P3         0x00000008  </span><span class="comment">// SSI Module 3 Present</span></div>
<div class="line"><a id="l12601" name="l12601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f1fdab57ad36b4ab6e36bbe3b538db1">12601</a></span><span class="preprocessor">#define SYSCTL_PPSSI_P2         0x00000004  </span><span class="comment">// SSI Module 2 Present</span></div>
<div class="line"><a id="l12602" name="l12602"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaa247b7358ab3079befc87229583761">12602</a></span><span class="preprocessor">#define SYSCTL_PPSSI_P1         0x00000002  </span><span class="comment">// SSI Module 1 Present</span></div>
<div class="line"><a id="l12603" name="l12603"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a002b0792826e7b4a3abe6e9ba3372b7a">12603</a></span><span class="preprocessor">#define SYSCTL_PPSSI_P0         0x00000001  </span><span class="comment">// SSI Module 0 Present</span></div>
<div class="line"><a id="l12604" name="l12604"></a><span class="lineno">12604</span> </div>
<div class="line"><a id="l12605" name="l12605"></a><span class="lineno">12605</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12606" name="l12606"></a><span class="lineno">12606</span><span class="comment">//</span></div>
<div class="line"><a id="l12607" name="l12607"></a><span class="lineno">12607</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPI2C register.</span></div>
<div class="line"><a id="l12608" name="l12608"></a><span class="lineno">12608</span><span class="comment">//</span></div>
<div class="line"><a id="l12609" name="l12609"></a><span class="lineno">12609</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12610" name="l12610"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07a588a314e0bfec737974a2a3fbe2a2">12610</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P9         0x00000200  </span><span class="comment">// I2C Module 9 Present</span></div>
<div class="line"><a id="l12611" name="l12611"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62438f36115f2eec14dca9782c6d9fc2">12611</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P8         0x00000100  </span><span class="comment">// I2C Module 8 Present</span></div>
<div class="line"><a id="l12612" name="l12612"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a781c99d423240201d2d7f033f4a2a699">12612</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P7         0x00000080  </span><span class="comment">// I2C Module 7 Present</span></div>
<div class="line"><a id="l12613" name="l12613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abeff84ac7889e763695668720965842e">12613</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P6         0x00000040  </span><span class="comment">// I2C Module 6 Present</span></div>
<div class="line"><a id="l12614" name="l12614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac85a66ab0f6a20895c0d65298ba583ca">12614</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P5         0x00000020  </span><span class="comment">// I2C Module 5 Present</span></div>
<div class="line"><a id="l12615" name="l12615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2846ad8d11dde92f3eec1955bc2eba0">12615</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P4         0x00000010  </span><span class="comment">// I2C Module 4 Present</span></div>
<div class="line"><a id="l12616" name="l12616"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a706f2b4a0d6cd434889d702f4a30beb9">12616</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P3         0x00000008  </span><span class="comment">// I2C Module 3 Present</span></div>
<div class="line"><a id="l12617" name="l12617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1eb35132ccdb6785696993d959997c6">12617</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P2         0x00000004  </span><span class="comment">// I2C Module 2 Present</span></div>
<div class="line"><a id="l12618" name="l12618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c225306c71e1feb872fbd1a2c17057f">12618</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P1         0x00000002  </span><span class="comment">// I2C Module 1 Present</span></div>
<div class="line"><a id="l12619" name="l12619"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63155942a08eaa9c6c0aa6877f01a070">12619</a></span><span class="preprocessor">#define SYSCTL_PPI2C_P0         0x00000001  </span><span class="comment">// I2C Module 0 Present</span></div>
<div class="line"><a id="l12620" name="l12620"></a><span class="lineno">12620</span> </div>
<div class="line"><a id="l12621" name="l12621"></a><span class="lineno">12621</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12622" name="l12622"></a><span class="lineno">12622</span><span class="comment">//</span></div>
<div class="line"><a id="l12623" name="l12623"></a><span class="lineno">12623</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPUSB register.</span></div>
<div class="line"><a id="l12624" name="l12624"></a><span class="lineno">12624</span><span class="comment">//</span></div>
<div class="line"><a id="l12625" name="l12625"></a><span class="lineno">12625</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12626" name="l12626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9218dc1aef12c45b0e05a40cc6fac1d9">12626</a></span><span class="preprocessor">#define SYSCTL_PPUSB_P0         0x00000001  </span><span class="comment">// USB Module Present</span></div>
<div class="line"><a id="l12627" name="l12627"></a><span class="lineno">12627</span> </div>
<div class="line"><a id="l12628" name="l12628"></a><span class="lineno">12628</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12629" name="l12629"></a><span class="lineno">12629</span><span class="comment">//</span></div>
<div class="line"><a id="l12630" name="l12630"></a><span class="lineno">12630</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEPHY register.</span></div>
<div class="line"><a id="l12631" name="l12631"></a><span class="lineno">12631</span><span class="comment">//</span></div>
<div class="line"><a id="l12632" name="l12632"></a><span class="lineno">12632</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12633" name="l12633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef1302db575a6f95c59c5127d012127e">12633</a></span><span class="preprocessor">#define SYSCTL_PPEPHY_P0        0x00000001  </span><span class="comment">// Ethernet PHY Module Present</span></div>
<div class="line"><a id="l12634" name="l12634"></a><span class="lineno">12634</span> </div>
<div class="line"><a id="l12635" name="l12635"></a><span class="lineno">12635</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12636" name="l12636"></a><span class="lineno">12636</span><span class="comment">//</span></div>
<div class="line"><a id="l12637" name="l12637"></a><span class="lineno">12637</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCAN register.</span></div>
<div class="line"><a id="l12638" name="l12638"></a><span class="lineno">12638</span><span class="comment">//</span></div>
<div class="line"><a id="l12639" name="l12639"></a><span class="lineno">12639</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12640" name="l12640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6478853efae0395b5d828c6c67ffd301">12640</a></span><span class="preprocessor">#define SYSCTL_PPCAN_P1         0x00000002  </span><span class="comment">// CAN Module 1 Present</span></div>
<div class="line"><a id="l12641" name="l12641"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d0eb05da4a7c662fca90c1de7c29cb6">12641</a></span><span class="preprocessor">#define SYSCTL_PPCAN_P0         0x00000001  </span><span class="comment">// CAN Module 0 Present</span></div>
<div class="line"><a id="l12642" name="l12642"></a><span class="lineno">12642</span> </div>
<div class="line"><a id="l12643" name="l12643"></a><span class="lineno">12643</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12644" name="l12644"></a><span class="lineno">12644</span><span class="comment">//</span></div>
<div class="line"><a id="l12645" name="l12645"></a><span class="lineno">12645</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPADC register.</span></div>
<div class="line"><a id="l12646" name="l12646"></a><span class="lineno">12646</span><span class="comment">//</span></div>
<div class="line"><a id="l12647" name="l12647"></a><span class="lineno">12647</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12648" name="l12648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a419032dfd46e252d50565ef6702d9c9b">12648</a></span><span class="preprocessor">#define SYSCTL_PPADC_P1         0x00000002  </span><span class="comment">// ADC Module 1 Present</span></div>
<div class="line"><a id="l12649" name="l12649"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa015cca23323661c419b56d93aeecf6b">12649</a></span><span class="preprocessor">#define SYSCTL_PPADC_P0         0x00000001  </span><span class="comment">// ADC Module 0 Present</span></div>
<div class="line"><a id="l12650" name="l12650"></a><span class="lineno">12650</span> </div>
<div class="line"><a id="l12651" name="l12651"></a><span class="lineno">12651</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12652" name="l12652"></a><span class="lineno">12652</span><span class="comment">//</span></div>
<div class="line"><a id="l12653" name="l12653"></a><span class="lineno">12653</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPACMP register.</span></div>
<div class="line"><a id="l12654" name="l12654"></a><span class="lineno">12654</span><span class="comment">//</span></div>
<div class="line"><a id="l12655" name="l12655"></a><span class="lineno">12655</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12656" name="l12656"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15178cbab6680dc238c96e3073b0f25a">12656</a></span><span class="preprocessor">#define SYSCTL_PPACMP_P0        0x00000001  </span><span class="comment">// Analog Comparator Module Present</span></div>
<div class="line"><a id="l12657" name="l12657"></a><span class="lineno">12657</span> </div>
<div class="line"><a id="l12658" name="l12658"></a><span class="lineno">12658</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12659" name="l12659"></a><span class="lineno">12659</span><span class="comment">//</span></div>
<div class="line"><a id="l12660" name="l12660"></a><span class="lineno">12660</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPWM register.</span></div>
<div class="line"><a id="l12661" name="l12661"></a><span class="lineno">12661</span><span class="comment">//</span></div>
<div class="line"><a id="l12662" name="l12662"></a><span class="lineno">12662</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12663" name="l12663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24242511c022229ec77abfda543f56e6">12663</a></span><span class="preprocessor">#define SYSCTL_PPPWM_P0         0x00000001  </span><span class="comment">// PWM Module 0 Present</span></div>
<div class="line"><a id="l12664" name="l12664"></a><span class="lineno">12664</span> </div>
<div class="line"><a id="l12665" name="l12665"></a><span class="lineno">12665</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12666" name="l12666"></a><span class="lineno">12666</span><span class="comment">//</span></div>
<div class="line"><a id="l12667" name="l12667"></a><span class="lineno">12667</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPQEI register.</span></div>
<div class="line"><a id="l12668" name="l12668"></a><span class="lineno">12668</span><span class="comment">//</span></div>
<div class="line"><a id="l12669" name="l12669"></a><span class="lineno">12669</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12670" name="l12670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91a9b7f28cf397efce43af92eeb0aa6e">12670</a></span><span class="preprocessor">#define SYSCTL_PPQEI_P0         0x00000001  </span><span class="comment">// QEI Module 0 Present</span></div>
<div class="line"><a id="l12671" name="l12671"></a><span class="lineno">12671</span> </div>
<div class="line"><a id="l12672" name="l12672"></a><span class="lineno">12672</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12673" name="l12673"></a><span class="lineno">12673</span><span class="comment">//</span></div>
<div class="line"><a id="l12674" name="l12674"></a><span class="lineno">12674</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLPC register.</span></div>
<div class="line"><a id="l12675" name="l12675"></a><span class="lineno">12675</span><span class="comment">//</span></div>
<div class="line"><a id="l12676" name="l12676"></a><span class="lineno">12676</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12677" name="l12677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab65b7d32e9f73fb63c5ebc95924f6cc5">12677</a></span><span class="preprocessor">#define SYSCTL_PPLPC_P0         0x00000001  </span><span class="comment">// LPC Module Present</span></div>
<div class="line"><a id="l12678" name="l12678"></a><span class="lineno">12678</span> </div>
<div class="line"><a id="l12679" name="l12679"></a><span class="lineno">12679</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12680" name="l12680"></a><span class="lineno">12680</span><span class="comment">//</span></div>
<div class="line"><a id="l12681" name="l12681"></a><span class="lineno">12681</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPPECI register.</span></div>
<div class="line"><a id="l12682" name="l12682"></a><span class="lineno">12682</span><span class="comment">//</span></div>
<div class="line"><a id="l12683" name="l12683"></a><span class="lineno">12683</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12684" name="l12684"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afced9d95616bafbaf19bdd4018475c62">12684</a></span><span class="preprocessor">#define SYSCTL_PPPECI_P0        0x00000001  </span><span class="comment">// PECI Module Present</span></div>
<div class="line"><a id="l12685" name="l12685"></a><span class="lineno">12685</span> </div>
<div class="line"><a id="l12686" name="l12686"></a><span class="lineno">12686</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12687" name="l12687"></a><span class="lineno">12687</span><span class="comment">//</span></div>
<div class="line"><a id="l12688" name="l12688"></a><span class="lineno">12688</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPFAN register.</span></div>
<div class="line"><a id="l12689" name="l12689"></a><span class="lineno">12689</span><span class="comment">//</span></div>
<div class="line"><a id="l12690" name="l12690"></a><span class="lineno">12690</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12691" name="l12691"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a991f98a2215cd7fd27dce4c6c76871">12691</a></span><span class="preprocessor">#define SYSCTL_PPFAN_P0         0x00000001  </span><span class="comment">// FAN Module 0 Present</span></div>
<div class="line"><a id="l12692" name="l12692"></a><span class="lineno">12692</span> </div>
<div class="line"><a id="l12693" name="l12693"></a><span class="lineno">12693</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12694" name="l12694"></a><span class="lineno">12694</span><span class="comment">//</span></div>
<div class="line"><a id="l12695" name="l12695"></a><span class="lineno">12695</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEEPROM</span></div>
<div class="line"><a id="l12696" name="l12696"></a><span class="lineno">12696</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12697" name="l12697"></a><span class="lineno">12697</span><span class="comment">//</span></div>
<div class="line"><a id="l12698" name="l12698"></a><span class="lineno">12698</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12699" name="l12699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af99625ed05a7ab6b79ce1086407017bc">12699</a></span><span class="preprocessor">#define SYSCTL_PPEEPROM_P0      0x00000001  </span><span class="comment">// EEPROM Module Present</span></div>
<div class="line"><a id="l12700" name="l12700"></a><span class="lineno">12700</span> </div>
<div class="line"><a id="l12701" name="l12701"></a><span class="lineno">12701</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12702" name="l12702"></a><span class="lineno">12702</span><span class="comment">//</span></div>
<div class="line"><a id="l12703" name="l12703"></a><span class="lineno">12703</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPWTIMER</span></div>
<div class="line"><a id="l12704" name="l12704"></a><span class="lineno">12704</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12705" name="l12705"></a><span class="lineno">12705</span><span class="comment">//</span></div>
<div class="line"><a id="l12706" name="l12706"></a><span class="lineno">12706</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12707" name="l12707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ca924699d02d866874e28e9cc5cecd2">12707</a></span><span class="preprocessor">#define SYSCTL_PPWTIMER_P0      0x00000001  </span><span class="comment">// 32/64-Bit Wide General-Purpose</span></div>
<div class="line"><a id="l12708" name="l12708"></a><span class="lineno">12708</span>                                            <span class="comment">// Timer 0 Present</span></div>
<div class="line"><a id="l12709" name="l12709"></a><span class="lineno">12709</span> </div>
<div class="line"><a id="l12710" name="l12710"></a><span class="lineno">12710</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12711" name="l12711"></a><span class="lineno">12711</span><span class="comment">//</span></div>
<div class="line"><a id="l12712" name="l12712"></a><span class="lineno">12712</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPRTS register.</span></div>
<div class="line"><a id="l12713" name="l12713"></a><span class="lineno">12713</span><span class="comment">//</span></div>
<div class="line"><a id="l12714" name="l12714"></a><span class="lineno">12714</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12715" name="l12715"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8236439a4429146eb48b4cb4d8c1d4d3">12715</a></span><span class="preprocessor">#define SYSCTL_PPRTS_P0         0x00000001  </span><span class="comment">// RTS Module Present</span></div>
<div class="line"><a id="l12716" name="l12716"></a><span class="lineno">12716</span> </div>
<div class="line"><a id="l12717" name="l12717"></a><span class="lineno">12717</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12718" name="l12718"></a><span class="lineno">12718</span><span class="comment">//</span></div>
<div class="line"><a id="l12719" name="l12719"></a><span class="lineno">12719</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPCCM register.</span></div>
<div class="line"><a id="l12720" name="l12720"></a><span class="lineno">12720</span><span class="comment">//</span></div>
<div class="line"><a id="l12721" name="l12721"></a><span class="lineno">12721</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12722" name="l12722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3326ef473f5103598c6c531ac645a91f">12722</a></span><span class="preprocessor">#define SYSCTL_PPCCM_P0         0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l12723" name="l12723"></a><span class="lineno">12723</span>                                            <span class="comment">// Present</span></div>
<div class="line"><a id="l12724" name="l12724"></a><span class="lineno">12724</span> </div>
<div class="line"><a id="l12725" name="l12725"></a><span class="lineno">12725</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12726" name="l12726"></a><span class="lineno">12726</span><span class="comment">//</span></div>
<div class="line"><a id="l12727" name="l12727"></a><span class="lineno">12727</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPLCD register.</span></div>
<div class="line"><a id="l12728" name="l12728"></a><span class="lineno">12728</span><span class="comment">//</span></div>
<div class="line"><a id="l12729" name="l12729"></a><span class="lineno">12729</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12730" name="l12730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56b6039e42728ea289ef062b5226f410">12730</a></span><span class="preprocessor">#define SYSCTL_PPLCD_P0         0x00000001  </span><span class="comment">// LCD Module Present</span></div>
<div class="line"><a id="l12731" name="l12731"></a><span class="lineno">12731</span> </div>
<div class="line"><a id="l12732" name="l12732"></a><span class="lineno">12732</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12733" name="l12733"></a><span class="lineno">12733</span><span class="comment">//</span></div>
<div class="line"><a id="l12734" name="l12734"></a><span class="lineno">12734</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPOWIRE register.</span></div>
<div class="line"><a id="l12735" name="l12735"></a><span class="lineno">12735</span><span class="comment">//</span></div>
<div class="line"><a id="l12736" name="l12736"></a><span class="lineno">12736</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12737" name="l12737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa95f1afebd2ef15f8d89f61c72d9f0a8">12737</a></span><span class="preprocessor">#define SYSCTL_PPOWIRE_P0       0x00000001  </span><span class="comment">// 1-Wire Module Present</span></div>
<div class="line"><a id="l12738" name="l12738"></a><span class="lineno">12738</span> </div>
<div class="line"><a id="l12739" name="l12739"></a><span class="lineno">12739</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12740" name="l12740"></a><span class="lineno">12740</span><span class="comment">//</span></div>
<div class="line"><a id="l12741" name="l12741"></a><span class="lineno">12741</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPEMAC register.</span></div>
<div class="line"><a id="l12742" name="l12742"></a><span class="lineno">12742</span><span class="comment">//</span></div>
<div class="line"><a id="l12743" name="l12743"></a><span class="lineno">12743</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12744" name="l12744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fc19aceba6449c2e13aa2ce707e24f8">12744</a></span><span class="preprocessor">#define SYSCTL_PPEMAC_P0        0x00000001  </span><span class="comment">// Ethernet Controller Module</span></div>
<div class="line"><a id="l12745" name="l12745"></a><span class="lineno">12745</span>                                            <span class="comment">// Present</span></div>
<div class="line"><a id="l12746" name="l12746"></a><span class="lineno">12746</span> </div>
<div class="line"><a id="l12747" name="l12747"></a><span class="lineno">12747</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12748" name="l12748"></a><span class="lineno">12748</span><span class="comment">//</span></div>
<div class="line"><a id="l12749" name="l12749"></a><span class="lineno">12749</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PPHIM register.</span></div>
<div class="line"><a id="l12750" name="l12750"></a><span class="lineno">12750</span><span class="comment">//</span></div>
<div class="line"><a id="l12751" name="l12751"></a><span class="lineno">12751</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12752" name="l12752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98c5d7d6e6077cfe510b7105370de6df">12752</a></span><span class="preprocessor">#define SYSCTL_PPHIM_P0         0x00000001  </span><span class="comment">// HIM Module Present</span></div>
<div class="line"><a id="l12753" name="l12753"></a><span class="lineno">12753</span> </div>
<div class="line"><a id="l12754" name="l12754"></a><span class="lineno">12754</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12755" name="l12755"></a><span class="lineno">12755</span><span class="comment">//</span></div>
<div class="line"><a id="l12756" name="l12756"></a><span class="lineno">12756</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRWD register.</span></div>
<div class="line"><a id="l12757" name="l12757"></a><span class="lineno">12757</span><span class="comment">//</span></div>
<div class="line"><a id="l12758" name="l12758"></a><span class="lineno">12758</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12759" name="l12759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3dd04aa703b5d1e07a3da5710720a28">12759</a></span><span class="preprocessor">#define SYSCTL_SRWD_R1          0x00000002  </span><span class="comment">// Watchdog Timer 1 Software Reset</span></div>
<div class="line"><a id="l12760" name="l12760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8a95b4421eefce752f6678f7ba4bbb8">12760</a></span><span class="preprocessor">#define SYSCTL_SRWD_R0          0x00000001  </span><span class="comment">// Watchdog Timer 0 Software Reset</span></div>
<div class="line"><a id="l12761" name="l12761"></a><span class="lineno">12761</span> </div>
<div class="line"><a id="l12762" name="l12762"></a><span class="lineno">12762</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12763" name="l12763"></a><span class="lineno">12763</span><span class="comment">//</span></div>
<div class="line"><a id="l12764" name="l12764"></a><span class="lineno">12764</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRTIMER register.</span></div>
<div class="line"><a id="l12765" name="l12765"></a><span class="lineno">12765</span><span class="comment">//</span></div>
<div class="line"><a id="l12766" name="l12766"></a><span class="lineno">12766</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12767" name="l12767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acff748b6daae09b079b90c2caa5378b2">12767</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R7       0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12768" name="l12768"></a><span class="lineno">12768</span>                                            <span class="comment">// 7 Software Reset</span></div>
<div class="line"><a id="l12769" name="l12769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a649f96ae36c45597a24589f7c51f1451">12769</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R6       0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12770" name="l12770"></a><span class="lineno">12770</span>                                            <span class="comment">// 6 Software Reset</span></div>
<div class="line"><a id="l12771" name="l12771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54640bcb92909ae51dce86f9b83dc9c6">12771</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R5       0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12772" name="l12772"></a><span class="lineno">12772</span>                                            <span class="comment">// 5 Software Reset</span></div>
<div class="line"><a id="l12773" name="l12773"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a685e38eade1ebeccb318600b3ffc5d8b">12773</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R4       0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12774" name="l12774"></a><span class="lineno">12774</span>                                            <span class="comment">// 4 Software Reset</span></div>
<div class="line"><a id="l12775" name="l12775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b9be8f7c7971aa7a9346268dcea0b8c">12775</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R3       0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12776" name="l12776"></a><span class="lineno">12776</span>                                            <span class="comment">// 3 Software Reset</span></div>
<div class="line"><a id="l12777" name="l12777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2b40231ceb109b48d0b79e1b69f075e">12777</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R2       0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12778" name="l12778"></a><span class="lineno">12778</span>                                            <span class="comment">// 2 Software Reset</span></div>
<div class="line"><a id="l12779" name="l12779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae12b1fd5f7bf33ed93aedbe984962ad5">12779</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R1       0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12780" name="l12780"></a><span class="lineno">12780</span>                                            <span class="comment">// 1 Software Reset</span></div>
<div class="line"><a id="l12781" name="l12781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0841ae270cc96718f033c5f5669dea69">12781</a></span><span class="preprocessor">#define SYSCTL_SRTIMER_R0       0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12782" name="l12782"></a><span class="lineno">12782</span>                                            <span class="comment">// 0 Software Reset</span></div>
<div class="line"><a id="l12783" name="l12783"></a><span class="lineno">12783</span> </div>
<div class="line"><a id="l12784" name="l12784"></a><span class="lineno">12784</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12785" name="l12785"></a><span class="lineno">12785</span><span class="comment">//</span></div>
<div class="line"><a id="l12786" name="l12786"></a><span class="lineno">12786</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRGPIO register.</span></div>
<div class="line"><a id="l12787" name="l12787"></a><span class="lineno">12787</span><span class="comment">//</span></div>
<div class="line"><a id="l12788" name="l12788"></a><span class="lineno">12788</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12789" name="l12789"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6528f80146a54dd1ad0ee37caf2d17d1">12789</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R14       0x00004000  </span><span class="comment">// GPIO Port Q Software Reset</span></div>
<div class="line"><a id="l12790" name="l12790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb4edf9b07b518a52e564e118331e172">12790</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R13       0x00002000  </span><span class="comment">// GPIO Port P Software Reset</span></div>
<div class="line"><a id="l12791" name="l12791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ac4252e16b39f12e87d9496d1548d41">12791</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R12       0x00001000  </span><span class="comment">// GPIO Port N Software Reset</span></div>
<div class="line"><a id="l12792" name="l12792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af73f46a922247d8e6a03d799c8567f65">12792</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R11       0x00000800  </span><span class="comment">// GPIO Port M Software Reset</span></div>
<div class="line"><a id="l12793" name="l12793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a00bcda1b6632442b919c430c6d43676a">12793</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R10       0x00000400  </span><span class="comment">// GPIO Port L Software Reset</span></div>
<div class="line"><a id="l12794" name="l12794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a1a7b1b2242f646b1fa8f4f525438c1">12794</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R9        0x00000200  </span><span class="comment">// GPIO Port K Software Reset</span></div>
<div class="line"><a id="l12795" name="l12795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88887610d28e436e182470fac881a49e">12795</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R8        0x00000100  </span><span class="comment">// GPIO Port J Software Reset</span></div>
<div class="line"><a id="l12796" name="l12796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9a66da710cca14d32d7e937fb60b0c4">12796</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R7        0x00000080  </span><span class="comment">// GPIO Port H Software Reset</span></div>
<div class="line"><a id="l12797" name="l12797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c9a58f45335ba7be2156627b9f10e8d">12797</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R6        0x00000040  </span><span class="comment">// GPIO Port G Software Reset</span></div>
<div class="line"><a id="l12798" name="l12798"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3a3a34201e16bd649eec41a1a6a3b43">12798</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R5        0x00000020  </span><span class="comment">// GPIO Port F Software Reset</span></div>
<div class="line"><a id="l12799" name="l12799"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a0f044ebe147dc1eacc45016f42c7f5">12799</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R4        0x00000010  </span><span class="comment">// GPIO Port E Software Reset</span></div>
<div class="line"><a id="l12800" name="l12800"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af53ab40f3a7e036fd70469437a1a1ed9">12800</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R3        0x00000008  </span><span class="comment">// GPIO Port D Software Reset</span></div>
<div class="line"><a id="l12801" name="l12801"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7394dff96862765bc7b9777050e5078a">12801</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R2        0x00000004  </span><span class="comment">// GPIO Port C Software Reset</span></div>
<div class="line"><a id="l12802" name="l12802"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfd6fe3948b9b881e11d02998f4d1903">12802</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R1        0x00000002  </span><span class="comment">// GPIO Port B Software Reset</span></div>
<div class="line"><a id="l12803" name="l12803"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1873e9d29714cd9c85c02efcd2f716b0">12803</a></span><span class="preprocessor">#define SYSCTL_SRGPIO_R0        0x00000001  </span><span class="comment">// GPIO Port A Software Reset</span></div>
<div class="line"><a id="l12804" name="l12804"></a><span class="lineno">12804</span> </div>
<div class="line"><a id="l12805" name="l12805"></a><span class="lineno">12805</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12806" name="l12806"></a><span class="lineno">12806</span><span class="comment">//</span></div>
<div class="line"><a id="l12807" name="l12807"></a><span class="lineno">12807</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRDMA register.</span></div>
<div class="line"><a id="l12808" name="l12808"></a><span class="lineno">12808</span><span class="comment">//</span></div>
<div class="line"><a id="l12809" name="l12809"></a><span class="lineno">12809</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12810" name="l12810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a045252a930f7566e017434f8a51ad4e5">12810</a></span><span class="preprocessor">#define SYSCTL_SRDMA_R0         0x00000001  </span><span class="comment">// uDMA Module Software Reset</span></div>
<div class="line"><a id="l12811" name="l12811"></a><span class="lineno">12811</span> </div>
<div class="line"><a id="l12812" name="l12812"></a><span class="lineno">12812</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12813" name="l12813"></a><span class="lineno">12813</span><span class="comment">//</span></div>
<div class="line"><a id="l12814" name="l12814"></a><span class="lineno">12814</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SREPI register.</span></div>
<div class="line"><a id="l12815" name="l12815"></a><span class="lineno">12815</span><span class="comment">//</span></div>
<div class="line"><a id="l12816" name="l12816"></a><span class="lineno">12816</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12817" name="l12817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4759f503c79f804b9a2c81f6d5e42ef4">12817</a></span><span class="preprocessor">#define SYSCTL_SREPI_R0         0x00000001  </span><span class="comment">// EPI Module Software Reset</span></div>
<div class="line"><a id="l12818" name="l12818"></a><span class="lineno">12818</span> </div>
<div class="line"><a id="l12819" name="l12819"></a><span class="lineno">12819</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12820" name="l12820"></a><span class="lineno">12820</span><span class="comment">//</span></div>
<div class="line"><a id="l12821" name="l12821"></a><span class="lineno">12821</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRHIB register.</span></div>
<div class="line"><a id="l12822" name="l12822"></a><span class="lineno">12822</span><span class="comment">//</span></div>
<div class="line"><a id="l12823" name="l12823"></a><span class="lineno">12823</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12824" name="l12824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1537dd95da67e7e5d9154687b96a5914">12824</a></span><span class="preprocessor">#define SYSCTL_SRHIB_R0         0x00000001  </span><span class="comment">// Hibernation Module Software</span></div>
<div class="line"><a id="l12825" name="l12825"></a><span class="lineno">12825</span>                                            <span class="comment">// Reset</span></div>
<div class="line"><a id="l12826" name="l12826"></a><span class="lineno">12826</span> </div>
<div class="line"><a id="l12827" name="l12827"></a><span class="lineno">12827</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12828" name="l12828"></a><span class="lineno">12828</span><span class="comment">//</span></div>
<div class="line"><a id="l12829" name="l12829"></a><span class="lineno">12829</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUART register.</span></div>
<div class="line"><a id="l12830" name="l12830"></a><span class="lineno">12830</span><span class="comment">//</span></div>
<div class="line"><a id="l12831" name="l12831"></a><span class="lineno">12831</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12832" name="l12832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6971be9cadcc295ff90a19ac99c39509">12832</a></span><span class="preprocessor">#define SYSCTL_SRUART_R7        0x00000080  </span><span class="comment">// UART Module 7 Software Reset</span></div>
<div class="line"><a id="l12833" name="l12833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2510d14c98186edc0cbba1904cc2573d">12833</a></span><span class="preprocessor">#define SYSCTL_SRUART_R6        0x00000040  </span><span class="comment">// UART Module 6 Software Reset</span></div>
<div class="line"><a id="l12834" name="l12834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0d6ed665bc6fcc3c47eed518b145885">12834</a></span><span class="preprocessor">#define SYSCTL_SRUART_R5        0x00000020  </span><span class="comment">// UART Module 5 Software Reset</span></div>
<div class="line"><a id="l12835" name="l12835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8996d50575e1985e84fcd5818009e80">12835</a></span><span class="preprocessor">#define SYSCTL_SRUART_R4        0x00000010  </span><span class="comment">// UART Module 4 Software Reset</span></div>
<div class="line"><a id="l12836" name="l12836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ef7a4730bf2f848d0a8cd1633939e6a">12836</a></span><span class="preprocessor">#define SYSCTL_SRUART_R3        0x00000008  </span><span class="comment">// UART Module 3 Software Reset</span></div>
<div class="line"><a id="l12837" name="l12837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3422e889a0bcbca6f22d3497496b126e">12837</a></span><span class="preprocessor">#define SYSCTL_SRUART_R2        0x00000004  </span><span class="comment">// UART Module 2 Software Reset</span></div>
<div class="line"><a id="l12838" name="l12838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56ad63c0d342e3792e42b78f1e0e2a07">12838</a></span><span class="preprocessor">#define SYSCTL_SRUART_R1        0x00000002  </span><span class="comment">// UART Module 1 Software Reset</span></div>
<div class="line"><a id="l12839" name="l12839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a127f2c4060a2d2dab32a6240756d8ac4">12839</a></span><span class="preprocessor">#define SYSCTL_SRUART_R0        0x00000001  </span><span class="comment">// UART Module 0 Software Reset</span></div>
<div class="line"><a id="l12840" name="l12840"></a><span class="lineno">12840</span> </div>
<div class="line"><a id="l12841" name="l12841"></a><span class="lineno">12841</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12842" name="l12842"></a><span class="lineno">12842</span><span class="comment">//</span></div>
<div class="line"><a id="l12843" name="l12843"></a><span class="lineno">12843</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRSSI register.</span></div>
<div class="line"><a id="l12844" name="l12844"></a><span class="lineno">12844</span><span class="comment">//</span></div>
<div class="line"><a id="l12845" name="l12845"></a><span class="lineno">12845</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12846" name="l12846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d2096b28f9ef282de1d93e3a7c4c15c">12846</a></span><span class="preprocessor">#define SYSCTL_SRSSI_R3         0x00000008  </span><span class="comment">// SSI Module 3 Software Reset</span></div>
<div class="line"><a id="l12847" name="l12847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9178716b0b10416e6cf6727b01254ce">12847</a></span><span class="preprocessor">#define SYSCTL_SRSSI_R2         0x00000004  </span><span class="comment">// SSI Module 2 Software Reset</span></div>
<div class="line"><a id="l12848" name="l12848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24b65f908062dccb73a31b7e89bcc735">12848</a></span><span class="preprocessor">#define SYSCTL_SRSSI_R1         0x00000002  </span><span class="comment">// SSI Module 1 Software Reset</span></div>
<div class="line"><a id="l12849" name="l12849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ff0d1d6a36ad8488319e324f92c173c">12849</a></span><span class="preprocessor">#define SYSCTL_SRSSI_R0         0x00000001  </span><span class="comment">// SSI Module 0 Software Reset</span></div>
<div class="line"><a id="l12850" name="l12850"></a><span class="lineno">12850</span> </div>
<div class="line"><a id="l12851" name="l12851"></a><span class="lineno">12851</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12852" name="l12852"></a><span class="lineno">12852</span><span class="comment">//</span></div>
<div class="line"><a id="l12853" name="l12853"></a><span class="lineno">12853</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRI2C register.</span></div>
<div class="line"><a id="l12854" name="l12854"></a><span class="lineno">12854</span><span class="comment">//</span></div>
<div class="line"><a id="l12855" name="l12855"></a><span class="lineno">12855</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12856" name="l12856"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8ac424dd7b123659f53a3783050e2e9">12856</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R9         0x00000200  </span><span class="comment">// I2C Module 9 Software Reset</span></div>
<div class="line"><a id="l12857" name="l12857"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a431f30832a072e534dcb17b4343ea659">12857</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R8         0x00000100  </span><span class="comment">// I2C Module 8 Software Reset</span></div>
<div class="line"><a id="l12858" name="l12858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9b77499401fd7e32afe8828f62d4a2e7">12858</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R7         0x00000080  </span><span class="comment">// I2C Module 7 Software Reset</span></div>
<div class="line"><a id="l12859" name="l12859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83557cf6702d47185685372414f76c70">12859</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R6         0x00000040  </span><span class="comment">// I2C Module 6 Software Reset</span></div>
<div class="line"><a id="l12860" name="l12860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f8744e6136171409a49481664100e31">12860</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R5         0x00000020  </span><span class="comment">// I2C Module 5 Software Reset</span></div>
<div class="line"><a id="l12861" name="l12861"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa752159dcd9f2841f26148459885bb16">12861</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R4         0x00000010  </span><span class="comment">// I2C Module 4 Software Reset</span></div>
<div class="line"><a id="l12862" name="l12862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a683e87b3ea3a7a1ca0f037646f646899">12862</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R3         0x00000008  </span><span class="comment">// I2C Module 3 Software Reset</span></div>
<div class="line"><a id="l12863" name="l12863"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a453f250b6c3fe91d46fd88761a3a55ee">12863</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R2         0x00000004  </span><span class="comment">// I2C Module 2 Software Reset</span></div>
<div class="line"><a id="l12864" name="l12864"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a790be06308dbe12a56509fcfeb9a2716">12864</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R1         0x00000002  </span><span class="comment">// I2C Module 1 Software Reset</span></div>
<div class="line"><a id="l12865" name="l12865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a359f5586bcdf1a337ee69b68668dc9ca">12865</a></span><span class="preprocessor">#define SYSCTL_SRI2C_R0         0x00000001  </span><span class="comment">// I2C Module 0 Software Reset</span></div>
<div class="line"><a id="l12866" name="l12866"></a><span class="lineno">12866</span> </div>
<div class="line"><a id="l12867" name="l12867"></a><span class="lineno">12867</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12868" name="l12868"></a><span class="lineno">12868</span><span class="comment">//</span></div>
<div class="line"><a id="l12869" name="l12869"></a><span class="lineno">12869</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRUSB register.</span></div>
<div class="line"><a id="l12870" name="l12870"></a><span class="lineno">12870</span><span class="comment">//</span></div>
<div class="line"><a id="l12871" name="l12871"></a><span class="lineno">12871</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12872" name="l12872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa888491f7c47c2cae8964137e440314b">12872</a></span><span class="preprocessor">#define SYSCTL_SRUSB_R0         0x00000001  </span><span class="comment">// USB Module Software Reset</span></div>
<div class="line"><a id="l12873" name="l12873"></a><span class="lineno">12873</span> </div>
<div class="line"><a id="l12874" name="l12874"></a><span class="lineno">12874</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12875" name="l12875"></a><span class="lineno">12875</span><span class="comment">//</span></div>
<div class="line"><a id="l12876" name="l12876"></a><span class="lineno">12876</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCAN register.</span></div>
<div class="line"><a id="l12877" name="l12877"></a><span class="lineno">12877</span><span class="comment">//</span></div>
<div class="line"><a id="l12878" name="l12878"></a><span class="lineno">12878</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12879" name="l12879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac69f4ce578a323c045b0ee306ac632b6">12879</a></span><span class="preprocessor">#define SYSCTL_SRCAN_R1         0x00000002  </span><span class="comment">// CAN Module 1 Software Reset</span></div>
<div class="line"><a id="l12880" name="l12880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a405485ee3f12b65a70580955028f1eec">12880</a></span><span class="preprocessor">#define SYSCTL_SRCAN_R0         0x00000001  </span><span class="comment">// CAN Module 0 Software Reset</span></div>
<div class="line"><a id="l12881" name="l12881"></a><span class="lineno">12881</span> </div>
<div class="line"><a id="l12882" name="l12882"></a><span class="lineno">12882</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12883" name="l12883"></a><span class="lineno">12883</span><span class="comment">//</span></div>
<div class="line"><a id="l12884" name="l12884"></a><span class="lineno">12884</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRADC register.</span></div>
<div class="line"><a id="l12885" name="l12885"></a><span class="lineno">12885</span><span class="comment">//</span></div>
<div class="line"><a id="l12886" name="l12886"></a><span class="lineno">12886</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12887" name="l12887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e3132d98840d2090f1a34926750d993">12887</a></span><span class="preprocessor">#define SYSCTL_SRADC_R1         0x00000002  </span><span class="comment">// ADC Module 1 Software Reset</span></div>
<div class="line"><a id="l12888" name="l12888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a143296b847f51a323be4029e9b1fa15c">12888</a></span><span class="preprocessor">#define SYSCTL_SRADC_R0         0x00000001  </span><span class="comment">// ADC Module 0 Software Reset</span></div>
<div class="line"><a id="l12889" name="l12889"></a><span class="lineno">12889</span> </div>
<div class="line"><a id="l12890" name="l12890"></a><span class="lineno">12890</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12891" name="l12891"></a><span class="lineno">12891</span><span class="comment">//</span></div>
<div class="line"><a id="l12892" name="l12892"></a><span class="lineno">12892</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRACMP register.</span></div>
<div class="line"><a id="l12893" name="l12893"></a><span class="lineno">12893</span><span class="comment">//</span></div>
<div class="line"><a id="l12894" name="l12894"></a><span class="lineno">12894</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12895" name="l12895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a522f7f72fde7b91aec236f6bfe0ce442">12895</a></span><span class="preprocessor">#define SYSCTL_SRACMP_R0        0x00000001  </span><span class="comment">// Analog Comparator Module 0</span></div>
<div class="line"><a id="l12896" name="l12896"></a><span class="lineno">12896</span>                                            <span class="comment">// Software Reset</span></div>
<div class="line"><a id="l12897" name="l12897"></a><span class="lineno">12897</span> </div>
<div class="line"><a id="l12898" name="l12898"></a><span class="lineno">12898</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12899" name="l12899"></a><span class="lineno">12899</span><span class="comment">//</span></div>
<div class="line"><a id="l12900" name="l12900"></a><span class="lineno">12900</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRPWM register.</span></div>
<div class="line"><a id="l12901" name="l12901"></a><span class="lineno">12901</span><span class="comment">//</span></div>
<div class="line"><a id="l12902" name="l12902"></a><span class="lineno">12902</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12903" name="l12903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a487e6ef70cd58d4a4fd0b02c55c35d1e">12903</a></span><span class="preprocessor">#define SYSCTL_SRPWM_R0         0x00000001  </span><span class="comment">// PWM Module 0 Software Reset</span></div>
<div class="line"><a id="l12904" name="l12904"></a><span class="lineno">12904</span> </div>
<div class="line"><a id="l12905" name="l12905"></a><span class="lineno">12905</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12906" name="l12906"></a><span class="lineno">12906</span><span class="comment">//</span></div>
<div class="line"><a id="l12907" name="l12907"></a><span class="lineno">12907</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRQEI register.</span></div>
<div class="line"><a id="l12908" name="l12908"></a><span class="lineno">12908</span><span class="comment">//</span></div>
<div class="line"><a id="l12909" name="l12909"></a><span class="lineno">12909</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12910" name="l12910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14aaf4b80b25a0cf174db076c4364950">12910</a></span><span class="preprocessor">#define SYSCTL_SRQEI_R0         0x00000001  </span><span class="comment">// QEI Module 0 Software Reset</span></div>
<div class="line"><a id="l12911" name="l12911"></a><span class="lineno">12911</span> </div>
<div class="line"><a id="l12912" name="l12912"></a><span class="lineno">12912</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12913" name="l12913"></a><span class="lineno">12913</span><span class="comment">//</span></div>
<div class="line"><a id="l12914" name="l12914"></a><span class="lineno">12914</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SREEPROM</span></div>
<div class="line"><a id="l12915" name="l12915"></a><span class="lineno">12915</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12916" name="l12916"></a><span class="lineno">12916</span><span class="comment">//</span></div>
<div class="line"><a id="l12917" name="l12917"></a><span class="lineno">12917</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12918" name="l12918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b48d1323b96f190b823ebcec75d1cb1">12918</a></span><span class="preprocessor">#define SYSCTL_SREEPROM_R0      0x00000001  </span><span class="comment">// EEPROM Module Software Reset</span></div>
<div class="line"><a id="l12919" name="l12919"></a><span class="lineno">12919</span> </div>
<div class="line"><a id="l12920" name="l12920"></a><span class="lineno">12920</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12921" name="l12921"></a><span class="lineno">12921</span><span class="comment">//</span></div>
<div class="line"><a id="l12922" name="l12922"></a><span class="lineno">12922</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SRCCM register.</span></div>
<div class="line"><a id="l12923" name="l12923"></a><span class="lineno">12923</span><span class="comment">//</span></div>
<div class="line"><a id="l12924" name="l12924"></a><span class="lineno">12924</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12925" name="l12925"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3f89deb0ee07c70ef19bd090dad35a3">12925</a></span><span class="preprocessor">#define SYSCTL_SRCCM_R0         0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l12926" name="l12926"></a><span class="lineno">12926</span>                                            <span class="comment">// Software Reset</span></div>
<div class="line"><a id="l12927" name="l12927"></a><span class="lineno">12927</span> </div>
<div class="line"><a id="l12928" name="l12928"></a><span class="lineno">12928</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12929" name="l12929"></a><span class="lineno">12929</span><span class="comment">//</span></div>
<div class="line"><a id="l12930" name="l12930"></a><span class="lineno">12930</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCWD register.</span></div>
<div class="line"><a id="l12931" name="l12931"></a><span class="lineno">12931</span><span class="comment">//</span></div>
<div class="line"><a id="l12932" name="l12932"></a><span class="lineno">12932</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12933" name="l12933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af45c954f954673a9338b4017b7a4b3fd">12933</a></span><span class="preprocessor">#define SYSCTL_RCGCWD_R1        0x00000002  </span><span class="comment">// Watchdog Timer 1 Run Mode Clock</span></div>
<div class="line"><a id="l12934" name="l12934"></a><span class="lineno">12934</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12935" name="l12935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4beb91be118f3c0eae2c26952d29e391">12935</a></span><span class="preprocessor">#define SYSCTL_RCGCWD_R0        0x00000001  </span><span class="comment">// Watchdog Timer 0 Run Mode Clock</span></div>
<div class="line"><a id="l12936" name="l12936"></a><span class="lineno">12936</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12937" name="l12937"></a><span class="lineno">12937</span> </div>
<div class="line"><a id="l12938" name="l12938"></a><span class="lineno">12938</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12939" name="l12939"></a><span class="lineno">12939</span><span class="comment">//</span></div>
<div class="line"><a id="l12940" name="l12940"></a><span class="lineno">12940</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCTIMER</span></div>
<div class="line"><a id="l12941" name="l12941"></a><span class="lineno">12941</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12942" name="l12942"></a><span class="lineno">12942</span><span class="comment">//</span></div>
<div class="line"><a id="l12943" name="l12943"></a><span class="lineno">12943</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12944" name="l12944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad91ca6681e0173cdbe18c6fca5332d3b">12944</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R7     0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12945" name="l12945"></a><span class="lineno">12945</span>                                            <span class="comment">// 7 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12946" name="l12946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addfaec4e55ec9fcf79eaa8a476ead985">12946</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R6     0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12947" name="l12947"></a><span class="lineno">12947</span>                                            <span class="comment">// 6 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12948" name="l12948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ff4ff4d54cdb1c355cb1d8946e40883">12948</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R5     0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12949" name="l12949"></a><span class="lineno">12949</span>                                            <span class="comment">// 5 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12950" name="l12950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33685c0ac2cf2c08f04435e0ebce75fd">12950</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R4     0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12951" name="l12951"></a><span class="lineno">12951</span>                                            <span class="comment">// 4 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12952" name="l12952"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6ac53391bf814941a02b5260e7aabb0">12952</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R3     0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12953" name="l12953"></a><span class="lineno">12953</span>                                            <span class="comment">// 3 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12954" name="l12954"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc160532a2d40c2ad4304fb93dbe6f6a">12954</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R2     0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12955" name="l12955"></a><span class="lineno">12955</span>                                            <span class="comment">// 2 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12956" name="l12956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac24211dfeb4de411908455af791405ce">12956</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R1     0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12957" name="l12957"></a><span class="lineno">12957</span>                                            <span class="comment">// 1 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12958" name="l12958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98b42bfa03ef1fa2414d47e40c20a591">12958</a></span><span class="preprocessor">#define SYSCTL_RCGCTIMER_R0     0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l12959" name="l12959"></a><span class="lineno">12959</span>                                            <span class="comment">// 0 Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l12960" name="l12960"></a><span class="lineno">12960</span> </div>
<div class="line"><a id="l12961" name="l12961"></a><span class="lineno">12961</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12962" name="l12962"></a><span class="lineno">12962</span><span class="comment">//</span></div>
<div class="line"><a id="l12963" name="l12963"></a><span class="lineno">12963</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCGPIO</span></div>
<div class="line"><a id="l12964" name="l12964"></a><span class="lineno">12964</span><span class="comment">// register.</span></div>
<div class="line"><a id="l12965" name="l12965"></a><span class="lineno">12965</span><span class="comment">//</span></div>
<div class="line"><a id="l12966" name="l12966"></a><span class="lineno">12966</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12967" name="l12967"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ecb0098ec1ab4747a8330f6791bd4e1">12967</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R14     0x00004000  </span><span class="comment">// GPIO Port Q Run Mode Clock</span></div>
<div class="line"><a id="l12968" name="l12968"></a><span class="lineno">12968</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12969" name="l12969"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a784dfd6a01f7f48c088375670c49166f">12969</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R13     0x00002000  </span><span class="comment">// GPIO Port P Run Mode Clock</span></div>
<div class="line"><a id="l12970" name="l12970"></a><span class="lineno">12970</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12971" name="l12971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a608685ff56a69ef9e3d9f0474b17d05d">12971</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R12     0x00001000  </span><span class="comment">// GPIO Port N Run Mode Clock</span></div>
<div class="line"><a id="l12972" name="l12972"></a><span class="lineno">12972</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12973" name="l12973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6194261b67199abb424e9228290dca8f">12973</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R11     0x00000800  </span><span class="comment">// GPIO Port M Run Mode Clock</span></div>
<div class="line"><a id="l12974" name="l12974"></a><span class="lineno">12974</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12975" name="l12975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac29c3a8df8e7ee9cdc0f5227f04aa7c3">12975</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R10     0x00000400  </span><span class="comment">// GPIO Port L Run Mode Clock</span></div>
<div class="line"><a id="l12976" name="l12976"></a><span class="lineno">12976</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12977" name="l12977"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab578ddb7623fbea67f39a29d4ceae60b">12977</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R9      0x00000200  </span><span class="comment">// GPIO Port K Run Mode Clock</span></div>
<div class="line"><a id="l12978" name="l12978"></a><span class="lineno">12978</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12979" name="l12979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb66684ff04d079f8501ea06fb2d7c82">12979</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R8      0x00000100  </span><span class="comment">// GPIO Port J Run Mode Clock</span></div>
<div class="line"><a id="l12980" name="l12980"></a><span class="lineno">12980</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12981" name="l12981"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a39f6d04463744c06b4acee85b8a99698">12981</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R7      0x00000080  </span><span class="comment">// GPIO Port H Run Mode Clock</span></div>
<div class="line"><a id="l12982" name="l12982"></a><span class="lineno">12982</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12983" name="l12983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32c92fd2dcec6ab8df4b6f60fc62147c">12983</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R6      0x00000040  </span><span class="comment">// GPIO Port G Run Mode Clock</span></div>
<div class="line"><a id="l12984" name="l12984"></a><span class="lineno">12984</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12985" name="l12985"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac96189846fc7f9e0ab4d766d1d341524">12985</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R5      0x00000020  </span><span class="comment">// GPIO Port F Run Mode Clock</span></div>
<div class="line"><a id="l12986" name="l12986"></a><span class="lineno">12986</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12987" name="l12987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a899fc672e48c6a3a68c2cc51ea9831fb">12987</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R4      0x00000010  </span><span class="comment">// GPIO Port E Run Mode Clock</span></div>
<div class="line"><a id="l12988" name="l12988"></a><span class="lineno">12988</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12989" name="l12989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ac545c8c0bac78f2b330cd3c012f2da">12989</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R3      0x00000008  </span><span class="comment">// GPIO Port D Run Mode Clock</span></div>
<div class="line"><a id="l12990" name="l12990"></a><span class="lineno">12990</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12991" name="l12991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16e8f7517f80f91ad92e2268d1d8d384">12991</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R2      0x00000004  </span><span class="comment">// GPIO Port C Run Mode Clock</span></div>
<div class="line"><a id="l12992" name="l12992"></a><span class="lineno">12992</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12993" name="l12993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a875e6dc7b8bcbac16207cc19c7d95ad8">12993</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R1      0x00000002  </span><span class="comment">// GPIO Port B Run Mode Clock</span></div>
<div class="line"><a id="l12994" name="l12994"></a><span class="lineno">12994</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12995" name="l12995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65003d1712b109407e2d650a1c6ab3e6">12995</a></span><span class="preprocessor">#define SYSCTL_RCGCGPIO_R0      0x00000001  </span><span class="comment">// GPIO Port A Run Mode Clock</span></div>
<div class="line"><a id="l12996" name="l12996"></a><span class="lineno">12996</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l12997" name="l12997"></a><span class="lineno">12997</span> </div>
<div class="line"><a id="l12998" name="l12998"></a><span class="lineno">12998</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l12999" name="l12999"></a><span class="lineno">12999</span><span class="comment">//</span></div>
<div class="line"><a id="l13000" name="l13000"></a><span class="lineno">13000</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCDMA register.</span></div>
<div class="line"><a id="l13001" name="l13001"></a><span class="lineno">13001</span><span class="comment">//</span></div>
<div class="line"><a id="l13002" name="l13002"></a><span class="lineno">13002</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13003" name="l13003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6d2549bf745e64662c7eeb0a5480efd">13003</a></span><span class="preprocessor">#define SYSCTL_RCGCDMA_R0       0x00000001  </span><span class="comment">// uDMA Module Run Mode Clock</span></div>
<div class="line"><a id="l13004" name="l13004"></a><span class="lineno">13004</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13005" name="l13005"></a><span class="lineno">13005</span> </div>
<div class="line"><a id="l13006" name="l13006"></a><span class="lineno">13006</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13007" name="l13007"></a><span class="lineno">13007</span><span class="comment">//</span></div>
<div class="line"><a id="l13008" name="l13008"></a><span class="lineno">13008</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEPI register.</span></div>
<div class="line"><a id="l13009" name="l13009"></a><span class="lineno">13009</span><span class="comment">//</span></div>
<div class="line"><a id="l13010" name="l13010"></a><span class="lineno">13010</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13011" name="l13011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a362c17c2090f2e5f38ff9a78fc59fb69">13011</a></span><span class="preprocessor">#define SYSCTL_RCGCEPI_R0       0x00000001  </span><span class="comment">// EPI Module Run Mode Clock Gating</span></div>
<div class="line"><a id="l13012" name="l13012"></a><span class="lineno">13012</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13013" name="l13013"></a><span class="lineno">13013</span> </div>
<div class="line"><a id="l13014" name="l13014"></a><span class="lineno">13014</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13015" name="l13015"></a><span class="lineno">13015</span><span class="comment">//</span></div>
<div class="line"><a id="l13016" name="l13016"></a><span class="lineno">13016</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCHIB register.</span></div>
<div class="line"><a id="l13017" name="l13017"></a><span class="lineno">13017</span><span class="comment">//</span></div>
<div class="line"><a id="l13018" name="l13018"></a><span class="lineno">13018</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13019" name="l13019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01e6b7319101919861a773e3578a773f">13019</a></span><span class="preprocessor">#define SYSCTL_RCGCHIB_R0       0x00000001  </span><span class="comment">// Hibernation Module Run Mode</span></div>
<div class="line"><a id="l13020" name="l13020"></a><span class="lineno">13020</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13021" name="l13021"></a><span class="lineno">13021</span> </div>
<div class="line"><a id="l13022" name="l13022"></a><span class="lineno">13022</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13023" name="l13023"></a><span class="lineno">13023</span><span class="comment">//</span></div>
<div class="line"><a id="l13024" name="l13024"></a><span class="lineno">13024</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUART</span></div>
<div class="line"><a id="l13025" name="l13025"></a><span class="lineno">13025</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13026" name="l13026"></a><span class="lineno">13026</span><span class="comment">//</span></div>
<div class="line"><a id="l13027" name="l13027"></a><span class="lineno">13027</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13028" name="l13028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90a4368472cb07641ac375163e0cc123">13028</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R7      0x00000080  </span><span class="comment">// UART Module 7 Run Mode Clock</span></div>
<div class="line"><a id="l13029" name="l13029"></a><span class="lineno">13029</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13030" name="l13030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af912ddf5b480df0dfd20a7a312a64839">13030</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R6      0x00000040  </span><span class="comment">// UART Module 6 Run Mode Clock</span></div>
<div class="line"><a id="l13031" name="l13031"></a><span class="lineno">13031</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13032" name="l13032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a75989ecf1b70e6302931ff6eeac1bede">13032</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R5      0x00000020  </span><span class="comment">// UART Module 5 Run Mode Clock</span></div>
<div class="line"><a id="l13033" name="l13033"></a><span class="lineno">13033</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13034" name="l13034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90748ac8b52fccc826a97090d8d7681b">13034</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R4      0x00000010  </span><span class="comment">// UART Module 4 Run Mode Clock</span></div>
<div class="line"><a id="l13035" name="l13035"></a><span class="lineno">13035</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13036" name="l13036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7db7d037c017b5315ca11cf52ca6d56a">13036</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R3      0x00000008  </span><span class="comment">// UART Module 3 Run Mode Clock</span></div>
<div class="line"><a id="l13037" name="l13037"></a><span class="lineno">13037</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13038" name="l13038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a831cb22657775fff2d524bdd5df91dc6">13038</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R2      0x00000004  </span><span class="comment">// UART Module 2 Run Mode Clock</span></div>
<div class="line"><a id="l13039" name="l13039"></a><span class="lineno">13039</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13040" name="l13040"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a6a5880539eeb3726216c8b859271db">13040</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R1      0x00000002  </span><span class="comment">// UART Module 1 Run Mode Clock</span></div>
<div class="line"><a id="l13041" name="l13041"></a><span class="lineno">13041</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13042" name="l13042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d5bfff1a6e89bc20f826139993b29b8">13042</a></span><span class="preprocessor">#define SYSCTL_RCGCUART_R0      0x00000001  </span><span class="comment">// UART Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13043" name="l13043"></a><span class="lineno">13043</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13044" name="l13044"></a><span class="lineno">13044</span> </div>
<div class="line"><a id="l13045" name="l13045"></a><span class="lineno">13045</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13046" name="l13046"></a><span class="lineno">13046</span><span class="comment">//</span></div>
<div class="line"><a id="l13047" name="l13047"></a><span class="lineno">13047</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCSSI register.</span></div>
<div class="line"><a id="l13048" name="l13048"></a><span class="lineno">13048</span><span class="comment">//</span></div>
<div class="line"><a id="l13049" name="l13049"></a><span class="lineno">13049</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13050" name="l13050"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad916e87ddebcbd4d8ed1a90da9658d0b">13050</a></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R3       0x00000008  </span><span class="comment">// SSI Module 3 Run Mode Clock</span></div>
<div class="line"><a id="l13051" name="l13051"></a><span class="lineno">13051</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13052" name="l13052"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6935d80e5ee36b6977bc3b10254f8fa5">13052</a></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R2       0x00000004  </span><span class="comment">// SSI Module 2 Run Mode Clock</span></div>
<div class="line"><a id="l13053" name="l13053"></a><span class="lineno">13053</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13054" name="l13054"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa59e1282c5464cf587b31f7f76df8e85">13054</a></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R1       0x00000002  </span><span class="comment">// SSI Module 1 Run Mode Clock</span></div>
<div class="line"><a id="l13055" name="l13055"></a><span class="lineno">13055</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13056" name="l13056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a41a9d651a6e2bd813dea8209635940f4">13056</a></span><span class="preprocessor">#define SYSCTL_RCGCSSI_R0       0x00000001  </span><span class="comment">// SSI Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13057" name="l13057"></a><span class="lineno">13057</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13058" name="l13058"></a><span class="lineno">13058</span> </div>
<div class="line"><a id="l13059" name="l13059"></a><span class="lineno">13059</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13060" name="l13060"></a><span class="lineno">13060</span><span class="comment">//</span></div>
<div class="line"><a id="l13061" name="l13061"></a><span class="lineno">13061</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCI2C register.</span></div>
<div class="line"><a id="l13062" name="l13062"></a><span class="lineno">13062</span><span class="comment">//</span></div>
<div class="line"><a id="l13063" name="l13063"></a><span class="lineno">13063</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13064" name="l13064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a831c9e7b35c9dd3015b323f94383f769">13064</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R9       0x00000200  </span><span class="comment">// I2C Module 9 Run Mode Clock</span></div>
<div class="line"><a id="l13065" name="l13065"></a><span class="lineno">13065</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13066" name="l13066"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5b42d9b465d05906a28d3c0b944d78a5">13066</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R8       0x00000100  </span><span class="comment">// I2C Module 8 Run Mode Clock</span></div>
<div class="line"><a id="l13067" name="l13067"></a><span class="lineno">13067</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13068" name="l13068"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a91a3e83e4c30ccdbafb86e57292c0250">13068</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R7       0x00000080  </span><span class="comment">// I2C Module 7 Run Mode Clock</span></div>
<div class="line"><a id="l13069" name="l13069"></a><span class="lineno">13069</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13070" name="l13070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e534ee6fe0440a7e96f8dffb62769c7">13070</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R6       0x00000040  </span><span class="comment">// I2C Module 6 Run Mode Clock</span></div>
<div class="line"><a id="l13071" name="l13071"></a><span class="lineno">13071</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13072" name="l13072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b25a4f8dfb0e973ef79be04928b7d2a">13072</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R5       0x00000020  </span><span class="comment">// I2C Module 5 Run Mode Clock</span></div>
<div class="line"><a id="l13073" name="l13073"></a><span class="lineno">13073</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13074" name="l13074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a12e24dc844f2e04d5c36eecf620a98">13074</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R4       0x00000010  </span><span class="comment">// I2C Module 4 Run Mode Clock</span></div>
<div class="line"><a id="l13075" name="l13075"></a><span class="lineno">13075</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13076" name="l13076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac37449202bece22f2ed8a3458363aada">13076</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R3       0x00000008  </span><span class="comment">// I2C Module 3 Run Mode Clock</span></div>
<div class="line"><a id="l13077" name="l13077"></a><span class="lineno">13077</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13078" name="l13078"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a140df084ea227151ec2a72fbad8cf773">13078</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R2       0x00000004  </span><span class="comment">// I2C Module 2 Run Mode Clock</span></div>
<div class="line"><a id="l13079" name="l13079"></a><span class="lineno">13079</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13080" name="l13080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7e8db6eb8e46841272053c240333fee">13080</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R1       0x00000002  </span><span class="comment">// I2C Module 1 Run Mode Clock</span></div>
<div class="line"><a id="l13081" name="l13081"></a><span class="lineno">13081</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13082" name="l13082"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a077ea80060b030f6e782904cc506048a">13082</a></span><span class="preprocessor">#define SYSCTL_RCGCI2C_R0       0x00000001  </span><span class="comment">// I2C Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13083" name="l13083"></a><span class="lineno">13083</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13084" name="l13084"></a><span class="lineno">13084</span> </div>
<div class="line"><a id="l13085" name="l13085"></a><span class="lineno">13085</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13086" name="l13086"></a><span class="lineno">13086</span><span class="comment">//</span></div>
<div class="line"><a id="l13087" name="l13087"></a><span class="lineno">13087</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCUSB register.</span></div>
<div class="line"><a id="l13088" name="l13088"></a><span class="lineno">13088</span><span class="comment">//</span></div>
<div class="line"><a id="l13089" name="l13089"></a><span class="lineno">13089</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13090" name="l13090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3f234af2baeac62849ff1a643808fc1">13090</a></span><span class="preprocessor">#define SYSCTL_RCGCUSB_R0       0x00000001  </span><span class="comment">// USB Module Run Mode Clock Gating</span></div>
<div class="line"><a id="l13091" name="l13091"></a><span class="lineno">13091</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13092" name="l13092"></a><span class="lineno">13092</span> </div>
<div class="line"><a id="l13093" name="l13093"></a><span class="lineno">13093</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13094" name="l13094"></a><span class="lineno">13094</span><span class="comment">//</span></div>
<div class="line"><a id="l13095" name="l13095"></a><span class="lineno">13095</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCAN register.</span></div>
<div class="line"><a id="l13096" name="l13096"></a><span class="lineno">13096</span><span class="comment">//</span></div>
<div class="line"><a id="l13097" name="l13097"></a><span class="lineno">13097</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13098" name="l13098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c9a0ce5feca110ca2b785c5b807e4ab">13098</a></span><span class="preprocessor">#define SYSCTL_RCGCCAN_R1       0x00000002  </span><span class="comment">// CAN Module 1 Run Mode Clock</span></div>
<div class="line"><a id="l13099" name="l13099"></a><span class="lineno">13099</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13100" name="l13100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5fc2162f5116d57e1c2555e92ac4ae33">13100</a></span><span class="preprocessor">#define SYSCTL_RCGCCAN_R0       0x00000001  </span><span class="comment">// CAN Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13101" name="l13101"></a><span class="lineno">13101</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13102" name="l13102"></a><span class="lineno">13102</span> </div>
<div class="line"><a id="l13103" name="l13103"></a><span class="lineno">13103</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13104" name="l13104"></a><span class="lineno">13104</span><span class="comment">//</span></div>
<div class="line"><a id="l13105" name="l13105"></a><span class="lineno">13105</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCADC register.</span></div>
<div class="line"><a id="l13106" name="l13106"></a><span class="lineno">13106</span><span class="comment">//</span></div>
<div class="line"><a id="l13107" name="l13107"></a><span class="lineno">13107</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13108" name="l13108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af618cab706639095ed65f63de2690715">13108</a></span><span class="preprocessor">#define SYSCTL_RCGCADC_R1       0x00000002  </span><span class="comment">// ADC Module 1 Run Mode Clock</span></div>
<div class="line"><a id="l13109" name="l13109"></a><span class="lineno">13109</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13110" name="l13110"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a508ed489544302effc8e52f66ae0097f">13110</a></span><span class="preprocessor">#define SYSCTL_RCGCADC_R0       0x00000001  </span><span class="comment">// ADC Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13111" name="l13111"></a><span class="lineno">13111</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13112" name="l13112"></a><span class="lineno">13112</span> </div>
<div class="line"><a id="l13113" name="l13113"></a><span class="lineno">13113</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13114" name="l13114"></a><span class="lineno">13114</span><span class="comment">//</span></div>
<div class="line"><a id="l13115" name="l13115"></a><span class="lineno">13115</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCACMP</span></div>
<div class="line"><a id="l13116" name="l13116"></a><span class="lineno">13116</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13117" name="l13117"></a><span class="lineno">13117</span><span class="comment">//</span></div>
<div class="line"><a id="l13118" name="l13118"></a><span class="lineno">13118</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13119" name="l13119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a022ff8b2da9f8e93d1c53e89a32663c0">13119</a></span><span class="preprocessor">#define SYSCTL_RCGCACMP_R0      0x00000001  </span><span class="comment">// Analog Comparator Module 0 Run</span></div>
<div class="line"><a id="l13120" name="l13120"></a><span class="lineno">13120</span>                                            <span class="comment">// Mode Clock Gating Control</span></div>
<div class="line"><a id="l13121" name="l13121"></a><span class="lineno">13121</span> </div>
<div class="line"><a id="l13122" name="l13122"></a><span class="lineno">13122</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13123" name="l13123"></a><span class="lineno">13123</span><span class="comment">//</span></div>
<div class="line"><a id="l13124" name="l13124"></a><span class="lineno">13124</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCPWM register.</span></div>
<div class="line"><a id="l13125" name="l13125"></a><span class="lineno">13125</span><span class="comment">//</span></div>
<div class="line"><a id="l13126" name="l13126"></a><span class="lineno">13126</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13127" name="l13127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54369eed427614307aa913cb1e391cfc">13127</a></span><span class="preprocessor">#define SYSCTL_RCGCPWM_R0       0x00000001  </span><span class="comment">// PWM Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13128" name="l13128"></a><span class="lineno">13128</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13129" name="l13129"></a><span class="lineno">13129</span> </div>
<div class="line"><a id="l13130" name="l13130"></a><span class="lineno">13130</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13131" name="l13131"></a><span class="lineno">13131</span><span class="comment">//</span></div>
<div class="line"><a id="l13132" name="l13132"></a><span class="lineno">13132</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCQEI register.</span></div>
<div class="line"><a id="l13133" name="l13133"></a><span class="lineno">13133</span><span class="comment">//</span></div>
<div class="line"><a id="l13134" name="l13134"></a><span class="lineno">13134</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13135" name="l13135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a22ebbcc1273f64031aaab67dc1d5f0">13135</a></span><span class="preprocessor">#define SYSCTL_RCGCQEI_R0       0x00000001  </span><span class="comment">// QEI Module 0 Run Mode Clock</span></div>
<div class="line"><a id="l13136" name="l13136"></a><span class="lineno">13136</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13137" name="l13137"></a><span class="lineno">13137</span> </div>
<div class="line"><a id="l13138" name="l13138"></a><span class="lineno">13138</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13139" name="l13139"></a><span class="lineno">13139</span><span class="comment">//</span></div>
<div class="line"><a id="l13140" name="l13140"></a><span class="lineno">13140</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCEEPROM</span></div>
<div class="line"><a id="l13141" name="l13141"></a><span class="lineno">13141</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13142" name="l13142"></a><span class="lineno">13142</span><span class="comment">//</span></div>
<div class="line"><a id="l13143" name="l13143"></a><span class="lineno">13143</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13144" name="l13144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9baa3eb78dff190b0de50a398b2a5eab">13144</a></span><span class="preprocessor">#define SYSCTL_RCGCEEPROM_R0    0x00000001  </span><span class="comment">// EEPROM Module Run Mode Clock</span></div>
<div class="line"><a id="l13145" name="l13145"></a><span class="lineno">13145</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13146" name="l13146"></a><span class="lineno">13146</span> </div>
<div class="line"><a id="l13147" name="l13147"></a><span class="lineno">13147</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13148" name="l13148"></a><span class="lineno">13148</span><span class="comment">//</span></div>
<div class="line"><a id="l13149" name="l13149"></a><span class="lineno">13149</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_RCGCCCM register.</span></div>
<div class="line"><a id="l13150" name="l13150"></a><span class="lineno">13150</span><span class="comment">//</span></div>
<div class="line"><a id="l13151" name="l13151"></a><span class="lineno">13151</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13152" name="l13152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e8cfe1862ab6773e1f86e4ba0e26431">13152</a></span><span class="preprocessor">#define SYSCTL_RCGCCCM_R0       0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l13153" name="l13153"></a><span class="lineno">13153</span>                                            <span class="comment">// Run Mode Clock Gating Control</span></div>
<div class="line"><a id="l13154" name="l13154"></a><span class="lineno">13154</span> </div>
<div class="line"><a id="l13155" name="l13155"></a><span class="lineno">13155</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13156" name="l13156"></a><span class="lineno">13156</span><span class="comment">//</span></div>
<div class="line"><a id="l13157" name="l13157"></a><span class="lineno">13157</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCWD register.</span></div>
<div class="line"><a id="l13158" name="l13158"></a><span class="lineno">13158</span><span class="comment">//</span></div>
<div class="line"><a id="l13159" name="l13159"></a><span class="lineno">13159</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13160" name="l13160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a846c042fc27af1e8fb2d0319f8f7f1df">13160</a></span><span class="preprocessor">#define SYSCTL_SCGCWD_S1        0x00000002  </span><span class="comment">// Watchdog Timer 1 Sleep Mode</span></div>
<div class="line"><a id="l13161" name="l13161"></a><span class="lineno">13161</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13162" name="l13162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8504fbf0d9c788176292e39e3253e4b8">13162</a></span><span class="preprocessor">#define SYSCTL_SCGCWD_S0        0x00000001  </span><span class="comment">// Watchdog Timer 0 Sleep Mode</span></div>
<div class="line"><a id="l13163" name="l13163"></a><span class="lineno">13163</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13164" name="l13164"></a><span class="lineno">13164</span> </div>
<div class="line"><a id="l13165" name="l13165"></a><span class="lineno">13165</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13166" name="l13166"></a><span class="lineno">13166</span><span class="comment">//</span></div>
<div class="line"><a id="l13167" name="l13167"></a><span class="lineno">13167</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCTIMER</span></div>
<div class="line"><a id="l13168" name="l13168"></a><span class="lineno">13168</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13169" name="l13169"></a><span class="lineno">13169</span><span class="comment">//</span></div>
<div class="line"><a id="l13170" name="l13170"></a><span class="lineno">13170</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13171" name="l13171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a611b7d1ea777f6b2ba746e651589fa29">13171</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S7     0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13172" name="l13172"></a><span class="lineno">13172</span>                                            <span class="comment">// 7 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13173" name="l13173"></a><span class="lineno">13173</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13174" name="l13174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abad898bf7e148235ec4de4440f2b8ad3">13174</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S6     0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13175" name="l13175"></a><span class="lineno">13175</span>                                            <span class="comment">// 6 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13176" name="l13176"></a><span class="lineno">13176</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13177" name="l13177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9564f13b68f71ce9013bf6129074f487">13177</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S5     0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13178" name="l13178"></a><span class="lineno">13178</span>                                            <span class="comment">// 5 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13179" name="l13179"></a><span class="lineno">13179</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13180" name="l13180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a676e3a050d590c21b09d78497568ab2a">13180</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S4     0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13181" name="l13181"></a><span class="lineno">13181</span>                                            <span class="comment">// 4 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13182" name="l13182"></a><span class="lineno">13182</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13183" name="l13183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d7326b0da8c00601566cf5ba4f76487">13183</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S3     0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13184" name="l13184"></a><span class="lineno">13184</span>                                            <span class="comment">// 3 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13185" name="l13185"></a><span class="lineno">13185</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13186" name="l13186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87444304d2dbfd3b6eb7b9b8fb4d30cf">13186</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S2     0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13187" name="l13187"></a><span class="lineno">13187</span>                                            <span class="comment">// 2 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13188" name="l13188"></a><span class="lineno">13188</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13189" name="l13189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cbf08498771bd834c3d1906e126228e">13189</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S1     0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13190" name="l13190"></a><span class="lineno">13190</span>                                            <span class="comment">// 1 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13191" name="l13191"></a><span class="lineno">13191</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13192" name="l13192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a839b5b61b0ccee4e2fdadca9e8734e61">13192</a></span><span class="preprocessor">#define SYSCTL_SCGCTIMER_S0     0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13193" name="l13193"></a><span class="lineno">13193</span>                                            <span class="comment">// 0 Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13194" name="l13194"></a><span class="lineno">13194</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13195" name="l13195"></a><span class="lineno">13195</span> </div>
<div class="line"><a id="l13196" name="l13196"></a><span class="lineno">13196</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13197" name="l13197"></a><span class="lineno">13197</span><span class="comment">//</span></div>
<div class="line"><a id="l13198" name="l13198"></a><span class="lineno">13198</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCGPIO</span></div>
<div class="line"><a id="l13199" name="l13199"></a><span class="lineno">13199</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13200" name="l13200"></a><span class="lineno">13200</span><span class="comment">//</span></div>
<div class="line"><a id="l13201" name="l13201"></a><span class="lineno">13201</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13202" name="l13202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1fc94c909812795a10153727f5cd536a">13202</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S14     0x00004000  </span><span class="comment">// GPIO Port Q Sleep Mode Clock</span></div>
<div class="line"><a id="l13203" name="l13203"></a><span class="lineno">13203</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13204" name="l13204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cf83fe63ffde5816d2d28974c1a53c8">13204</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S13     0x00002000  </span><span class="comment">// GPIO Port P Sleep Mode Clock</span></div>
<div class="line"><a id="l13205" name="l13205"></a><span class="lineno">13205</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13206" name="l13206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5808cfe82970f032227d3dbfc5867953">13206</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S12     0x00001000  </span><span class="comment">// GPIO Port N Sleep Mode Clock</span></div>
<div class="line"><a id="l13207" name="l13207"></a><span class="lineno">13207</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13208" name="l13208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c85d47c19d6d54324c299801f8e6634">13208</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S11     0x00000800  </span><span class="comment">// GPIO Port M Sleep Mode Clock</span></div>
<div class="line"><a id="l13209" name="l13209"></a><span class="lineno">13209</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13210" name="l13210"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab91069ce4c22f7d587d5027221078aa2">13210</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S10     0x00000400  </span><span class="comment">// GPIO Port L Sleep Mode Clock</span></div>
<div class="line"><a id="l13211" name="l13211"></a><span class="lineno">13211</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13212" name="l13212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3db76a79ae24597dae62c4eab2550361">13212</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S9      0x00000200  </span><span class="comment">// GPIO Port K Sleep Mode Clock</span></div>
<div class="line"><a id="l13213" name="l13213"></a><span class="lineno">13213</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13214" name="l13214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8414f8ee20265a6b9efa7e95dcb9143">13214</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S8      0x00000100  </span><span class="comment">// GPIO Port J Sleep Mode Clock</span></div>
<div class="line"><a id="l13215" name="l13215"></a><span class="lineno">13215</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13216" name="l13216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a752789f39e013be9da3d2e3b039149d1">13216</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S7      0x00000080  </span><span class="comment">// GPIO Port H Sleep Mode Clock</span></div>
<div class="line"><a id="l13217" name="l13217"></a><span class="lineno">13217</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13218" name="l13218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a241c7401af7a7c8751f7af9d5ed0796a">13218</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S6      0x00000040  </span><span class="comment">// GPIO Port G Sleep Mode Clock</span></div>
<div class="line"><a id="l13219" name="l13219"></a><span class="lineno">13219</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13220" name="l13220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a608f4b5d598fec21f90170d7cd4a0e41">13220</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S5      0x00000020  </span><span class="comment">// GPIO Port F Sleep Mode Clock</span></div>
<div class="line"><a id="l13221" name="l13221"></a><span class="lineno">13221</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13222" name="l13222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f9afe6318c56bed84f65d412fff2396">13222</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S4      0x00000010  </span><span class="comment">// GPIO Port E Sleep Mode Clock</span></div>
<div class="line"><a id="l13223" name="l13223"></a><span class="lineno">13223</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13224" name="l13224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a582a78bb6cc435cb536e7c040d64daf4">13224</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S3      0x00000008  </span><span class="comment">// GPIO Port D Sleep Mode Clock</span></div>
<div class="line"><a id="l13225" name="l13225"></a><span class="lineno">13225</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13226" name="l13226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf12bf006076747846cb2fa28e6f1916">13226</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S2      0x00000004  </span><span class="comment">// GPIO Port C Sleep Mode Clock</span></div>
<div class="line"><a id="l13227" name="l13227"></a><span class="lineno">13227</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13228" name="l13228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb34268c8dee7253fcd22094cf6df54a">13228</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S1      0x00000002  </span><span class="comment">// GPIO Port B Sleep Mode Clock</span></div>
<div class="line"><a id="l13229" name="l13229"></a><span class="lineno">13229</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13230" name="l13230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0c8e78a023f7c7352117dbdcbaba587">13230</a></span><span class="preprocessor">#define SYSCTL_SCGCGPIO_S0      0x00000001  </span><span class="comment">// GPIO Port A Sleep Mode Clock</span></div>
<div class="line"><a id="l13231" name="l13231"></a><span class="lineno">13231</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13232" name="l13232"></a><span class="lineno">13232</span> </div>
<div class="line"><a id="l13233" name="l13233"></a><span class="lineno">13233</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13234" name="l13234"></a><span class="lineno">13234</span><span class="comment">//</span></div>
<div class="line"><a id="l13235" name="l13235"></a><span class="lineno">13235</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCDMA register.</span></div>
<div class="line"><a id="l13236" name="l13236"></a><span class="lineno">13236</span><span class="comment">//</span></div>
<div class="line"><a id="l13237" name="l13237"></a><span class="lineno">13237</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13238" name="l13238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf4f73fff411342fb13bf3d6f8c59965">13238</a></span><span class="preprocessor">#define SYSCTL_SCGCDMA_S0       0x00000001  </span><span class="comment">// uDMA Module Sleep Mode Clock</span></div>
<div class="line"><a id="l13239" name="l13239"></a><span class="lineno">13239</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13240" name="l13240"></a><span class="lineno">13240</span> </div>
<div class="line"><a id="l13241" name="l13241"></a><span class="lineno">13241</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13242" name="l13242"></a><span class="lineno">13242</span><span class="comment">//</span></div>
<div class="line"><a id="l13243" name="l13243"></a><span class="lineno">13243</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEPI register.</span></div>
<div class="line"><a id="l13244" name="l13244"></a><span class="lineno">13244</span><span class="comment">//</span></div>
<div class="line"><a id="l13245" name="l13245"></a><span class="lineno">13245</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13246" name="l13246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a717bb282a6a65a97a7a0438d473595a0">13246</a></span><span class="preprocessor">#define SYSCTL_SCGCEPI_S0       0x00000001  </span><span class="comment">// EPI Module Sleep Mode Clock</span></div>
<div class="line"><a id="l13247" name="l13247"></a><span class="lineno">13247</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13248" name="l13248"></a><span class="lineno">13248</span> </div>
<div class="line"><a id="l13249" name="l13249"></a><span class="lineno">13249</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13250" name="l13250"></a><span class="lineno">13250</span><span class="comment">//</span></div>
<div class="line"><a id="l13251" name="l13251"></a><span class="lineno">13251</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCHIB register.</span></div>
<div class="line"><a id="l13252" name="l13252"></a><span class="lineno">13252</span><span class="comment">//</span></div>
<div class="line"><a id="l13253" name="l13253"></a><span class="lineno">13253</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13254" name="l13254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac30a6775fe5765e4e63d62c8bb39e31b">13254</a></span><span class="preprocessor">#define SYSCTL_SCGCHIB_S0       0x00000001  </span><span class="comment">// Hibernation Module Sleep Mode</span></div>
<div class="line"><a id="l13255" name="l13255"></a><span class="lineno">13255</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13256" name="l13256"></a><span class="lineno">13256</span> </div>
<div class="line"><a id="l13257" name="l13257"></a><span class="lineno">13257</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13258" name="l13258"></a><span class="lineno">13258</span><span class="comment">//</span></div>
<div class="line"><a id="l13259" name="l13259"></a><span class="lineno">13259</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUART</span></div>
<div class="line"><a id="l13260" name="l13260"></a><span class="lineno">13260</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13261" name="l13261"></a><span class="lineno">13261</span><span class="comment">//</span></div>
<div class="line"><a id="l13262" name="l13262"></a><span class="lineno">13262</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13263" name="l13263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a939ac9f7f9a595e476a09e00f8c23677">13263</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S7      0x00000080  </span><span class="comment">// UART Module 7 Sleep Mode Clock</span></div>
<div class="line"><a id="l13264" name="l13264"></a><span class="lineno">13264</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13265" name="l13265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0a52edd3d0ba38f8e955907d7250bac1">13265</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S6      0x00000040  </span><span class="comment">// UART Module 6 Sleep Mode Clock</span></div>
<div class="line"><a id="l13266" name="l13266"></a><span class="lineno">13266</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13267" name="l13267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc871831bdbb74cc533be98731a04bb2">13267</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S5      0x00000020  </span><span class="comment">// UART Module 5 Sleep Mode Clock</span></div>
<div class="line"><a id="l13268" name="l13268"></a><span class="lineno">13268</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13269" name="l13269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23d26004794ba663acdb551d31f3e796">13269</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S4      0x00000010  </span><span class="comment">// UART Module 4 Sleep Mode Clock</span></div>
<div class="line"><a id="l13270" name="l13270"></a><span class="lineno">13270</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13271" name="l13271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a653f02c9d7f800db5aeb57abedafe6f0">13271</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S3      0x00000008  </span><span class="comment">// UART Module 3 Sleep Mode Clock</span></div>
<div class="line"><a id="l13272" name="l13272"></a><span class="lineno">13272</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13273" name="l13273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e30fb37f43b571e009a42b4630ddb5e">13273</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S2      0x00000004  </span><span class="comment">// UART Module 2 Sleep Mode Clock</span></div>
<div class="line"><a id="l13274" name="l13274"></a><span class="lineno">13274</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13275" name="l13275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac608c1a73b730a49f0a5102f561cfa23">13275</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S1      0x00000002  </span><span class="comment">// UART Module 1 Sleep Mode Clock</span></div>
<div class="line"><a id="l13276" name="l13276"></a><span class="lineno">13276</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13277" name="l13277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbead6a8eaeed5d985483c336b1586f8">13277</a></span><span class="preprocessor">#define SYSCTL_SCGCUART_S0      0x00000001  </span><span class="comment">// UART Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13278" name="l13278"></a><span class="lineno">13278</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13279" name="l13279"></a><span class="lineno">13279</span> </div>
<div class="line"><a id="l13280" name="l13280"></a><span class="lineno">13280</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13281" name="l13281"></a><span class="lineno">13281</span><span class="comment">//</span></div>
<div class="line"><a id="l13282" name="l13282"></a><span class="lineno">13282</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCSSI register.</span></div>
<div class="line"><a id="l13283" name="l13283"></a><span class="lineno">13283</span><span class="comment">//</span></div>
<div class="line"><a id="l13284" name="l13284"></a><span class="lineno">13284</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13285" name="l13285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49b5311b93725e07f77741220e795112">13285</a></span><span class="preprocessor">#define SYSCTL_SCGCSSI_S3       0x00000008  </span><span class="comment">// SSI Module 3 Sleep Mode Clock</span></div>
<div class="line"><a id="l13286" name="l13286"></a><span class="lineno">13286</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13287" name="l13287"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7928ee05d8e94ca641e33edeac4bfe20">13287</a></span><span class="preprocessor">#define SYSCTL_SCGCSSI_S2       0x00000004  </span><span class="comment">// SSI Module 2 Sleep Mode Clock</span></div>
<div class="line"><a id="l13288" name="l13288"></a><span class="lineno">13288</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13289" name="l13289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9419840fba6f61f542e04d2fbee72166">13289</a></span><span class="preprocessor">#define SYSCTL_SCGCSSI_S1       0x00000002  </span><span class="comment">// SSI Module 1 Sleep Mode Clock</span></div>
<div class="line"><a id="l13290" name="l13290"></a><span class="lineno">13290</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13291" name="l13291"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee2257e4dc778556d26130ae05e02fb5">13291</a></span><span class="preprocessor">#define SYSCTL_SCGCSSI_S0       0x00000001  </span><span class="comment">// SSI Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13292" name="l13292"></a><span class="lineno">13292</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13293" name="l13293"></a><span class="lineno">13293</span> </div>
<div class="line"><a id="l13294" name="l13294"></a><span class="lineno">13294</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13295" name="l13295"></a><span class="lineno">13295</span><span class="comment">//</span></div>
<div class="line"><a id="l13296" name="l13296"></a><span class="lineno">13296</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCI2C register.</span></div>
<div class="line"><a id="l13297" name="l13297"></a><span class="lineno">13297</span><span class="comment">//</span></div>
<div class="line"><a id="l13298" name="l13298"></a><span class="lineno">13298</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13299" name="l13299"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e3ba08c8dfef1a317b637289ba97ef6">13299</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S9       0x00000200  </span><span class="comment">// I2C Module 9 Sleep Mode Clock</span></div>
<div class="line"><a id="l13300" name="l13300"></a><span class="lineno">13300</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13301" name="l13301"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2980c898f61345d591fc00c8c616736b">13301</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S8       0x00000100  </span><span class="comment">// I2C Module 8 Sleep Mode Clock</span></div>
<div class="line"><a id="l13302" name="l13302"></a><span class="lineno">13302</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13303" name="l13303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59c83b5d60a9864ae23e7febc85d82a5">13303</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S7       0x00000080  </span><span class="comment">// I2C Module 7 Sleep Mode Clock</span></div>
<div class="line"><a id="l13304" name="l13304"></a><span class="lineno">13304</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13305" name="l13305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97604774fa42161f0d170f7042c03571">13305</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S6       0x00000040  </span><span class="comment">// I2C Module 6 Sleep Mode Clock</span></div>
<div class="line"><a id="l13306" name="l13306"></a><span class="lineno">13306</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13307" name="l13307"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c796496150d274dabb75ba5f71d6c44">13307</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S5       0x00000020  </span><span class="comment">// I2C Module 5 Sleep Mode Clock</span></div>
<div class="line"><a id="l13308" name="l13308"></a><span class="lineno">13308</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13309" name="l13309"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b0bc4c31c6dbb09af2c4f0cd4fcc9cc">13309</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S4       0x00000010  </span><span class="comment">// I2C Module 4 Sleep Mode Clock</span></div>
<div class="line"><a id="l13310" name="l13310"></a><span class="lineno">13310</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13311" name="l13311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6afbb3132fd210d38d512c47f3bc59d5">13311</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S3       0x00000008  </span><span class="comment">// I2C Module 3 Sleep Mode Clock</span></div>
<div class="line"><a id="l13312" name="l13312"></a><span class="lineno">13312</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13313" name="l13313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d6c0282872bf7b41fc9510f480dc84e">13313</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S2       0x00000004  </span><span class="comment">// I2C Module 2 Sleep Mode Clock</span></div>
<div class="line"><a id="l13314" name="l13314"></a><span class="lineno">13314</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13315" name="l13315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab28c82102880b8074cbb191e66b83ad1">13315</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S1       0x00000002  </span><span class="comment">// I2C Module 1 Sleep Mode Clock</span></div>
<div class="line"><a id="l13316" name="l13316"></a><span class="lineno">13316</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13317" name="l13317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88c66b30c56733a8d2a52ea08bd8722c">13317</a></span><span class="preprocessor">#define SYSCTL_SCGCI2C_S0       0x00000001  </span><span class="comment">// I2C Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13318" name="l13318"></a><span class="lineno">13318</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13319" name="l13319"></a><span class="lineno">13319</span> </div>
<div class="line"><a id="l13320" name="l13320"></a><span class="lineno">13320</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13321" name="l13321"></a><span class="lineno">13321</span><span class="comment">//</span></div>
<div class="line"><a id="l13322" name="l13322"></a><span class="lineno">13322</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCUSB register.</span></div>
<div class="line"><a id="l13323" name="l13323"></a><span class="lineno">13323</span><span class="comment">//</span></div>
<div class="line"><a id="l13324" name="l13324"></a><span class="lineno">13324</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13325" name="l13325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1212eacbe210908ad4ae99b74af88fa1">13325</a></span><span class="preprocessor">#define SYSCTL_SCGCUSB_S0       0x00000001  </span><span class="comment">// USB Module Sleep Mode Clock</span></div>
<div class="line"><a id="l13326" name="l13326"></a><span class="lineno">13326</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13327" name="l13327"></a><span class="lineno">13327</span> </div>
<div class="line"><a id="l13328" name="l13328"></a><span class="lineno">13328</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13329" name="l13329"></a><span class="lineno">13329</span><span class="comment">//</span></div>
<div class="line"><a id="l13330" name="l13330"></a><span class="lineno">13330</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCAN register.</span></div>
<div class="line"><a id="l13331" name="l13331"></a><span class="lineno">13331</span><span class="comment">//</span></div>
<div class="line"><a id="l13332" name="l13332"></a><span class="lineno">13332</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13333" name="l13333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c5c7fe7e32362b7efa456fb87d825b7">13333</a></span><span class="preprocessor">#define SYSCTL_SCGCCAN_S1       0x00000002  </span><span class="comment">// CAN Module 1 Sleep Mode Clock</span></div>
<div class="line"><a id="l13334" name="l13334"></a><span class="lineno">13334</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13335" name="l13335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bc41056ea02ad29af5f9f5fc8bf066b">13335</a></span><span class="preprocessor">#define SYSCTL_SCGCCAN_S0       0x00000001  </span><span class="comment">// CAN Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13336" name="l13336"></a><span class="lineno">13336</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13337" name="l13337"></a><span class="lineno">13337</span> </div>
<div class="line"><a id="l13338" name="l13338"></a><span class="lineno">13338</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13339" name="l13339"></a><span class="lineno">13339</span><span class="comment">//</span></div>
<div class="line"><a id="l13340" name="l13340"></a><span class="lineno">13340</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCADC register.</span></div>
<div class="line"><a id="l13341" name="l13341"></a><span class="lineno">13341</span><span class="comment">//</span></div>
<div class="line"><a id="l13342" name="l13342"></a><span class="lineno">13342</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13343" name="l13343"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbd56f149e57b1947ee97e02a287bc89">13343</a></span><span class="preprocessor">#define SYSCTL_SCGCADC_S1       0x00000002  </span><span class="comment">// ADC Module 1 Sleep Mode Clock</span></div>
<div class="line"><a id="l13344" name="l13344"></a><span class="lineno">13344</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13345" name="l13345"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acee558b69e2ef263863acabffc81ce41">13345</a></span><span class="preprocessor">#define SYSCTL_SCGCADC_S0       0x00000001  </span><span class="comment">// ADC Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13346" name="l13346"></a><span class="lineno">13346</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13347" name="l13347"></a><span class="lineno">13347</span> </div>
<div class="line"><a id="l13348" name="l13348"></a><span class="lineno">13348</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13349" name="l13349"></a><span class="lineno">13349</span><span class="comment">//</span></div>
<div class="line"><a id="l13350" name="l13350"></a><span class="lineno">13350</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCACMP</span></div>
<div class="line"><a id="l13351" name="l13351"></a><span class="lineno">13351</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13352" name="l13352"></a><span class="lineno">13352</span><span class="comment">//</span></div>
<div class="line"><a id="l13353" name="l13353"></a><span class="lineno">13353</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13354" name="l13354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88755e8a7cea63d79d53b71e8e1bbe3a">13354</a></span><span class="preprocessor">#define SYSCTL_SCGCACMP_S0      0x00000001  </span><span class="comment">// Analog Comparator Module 0 Sleep</span></div>
<div class="line"><a id="l13355" name="l13355"></a><span class="lineno">13355</span>                                            <span class="comment">// Mode Clock Gating Control</span></div>
<div class="line"><a id="l13356" name="l13356"></a><span class="lineno">13356</span> </div>
<div class="line"><a id="l13357" name="l13357"></a><span class="lineno">13357</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13358" name="l13358"></a><span class="lineno">13358</span><span class="comment">//</span></div>
<div class="line"><a id="l13359" name="l13359"></a><span class="lineno">13359</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCPWM register.</span></div>
<div class="line"><a id="l13360" name="l13360"></a><span class="lineno">13360</span><span class="comment">//</span></div>
<div class="line"><a id="l13361" name="l13361"></a><span class="lineno">13361</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13362" name="l13362"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bf0302d78098f77011ebb709b7a2ee8">13362</a></span><span class="preprocessor">#define SYSCTL_SCGCPWM_S0       0x00000001  </span><span class="comment">// PWM Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13363" name="l13363"></a><span class="lineno">13363</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13364" name="l13364"></a><span class="lineno">13364</span> </div>
<div class="line"><a id="l13365" name="l13365"></a><span class="lineno">13365</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13366" name="l13366"></a><span class="lineno">13366</span><span class="comment">//</span></div>
<div class="line"><a id="l13367" name="l13367"></a><span class="lineno">13367</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCQEI register.</span></div>
<div class="line"><a id="l13368" name="l13368"></a><span class="lineno">13368</span><span class="comment">//</span></div>
<div class="line"><a id="l13369" name="l13369"></a><span class="lineno">13369</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13370" name="l13370"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9785760546bcc6489d1800a99116d7b4">13370</a></span><span class="preprocessor">#define SYSCTL_SCGCQEI_S0       0x00000001  </span><span class="comment">// QEI Module 0 Sleep Mode Clock</span></div>
<div class="line"><a id="l13371" name="l13371"></a><span class="lineno">13371</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13372" name="l13372"></a><span class="lineno">13372</span> </div>
<div class="line"><a id="l13373" name="l13373"></a><span class="lineno">13373</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13374" name="l13374"></a><span class="lineno">13374</span><span class="comment">//</span></div>
<div class="line"><a id="l13375" name="l13375"></a><span class="lineno">13375</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCEEPROM</span></div>
<div class="line"><a id="l13376" name="l13376"></a><span class="lineno">13376</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13377" name="l13377"></a><span class="lineno">13377</span><span class="comment">//</span></div>
<div class="line"><a id="l13378" name="l13378"></a><span class="lineno">13378</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13379" name="l13379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ef2f648ca355845fe83e1255174eade">13379</a></span><span class="preprocessor">#define SYSCTL_SCGCEEPROM_S0    0x00000001  </span><span class="comment">// EEPROM Module Sleep Mode Clock</span></div>
<div class="line"><a id="l13380" name="l13380"></a><span class="lineno">13380</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13381" name="l13381"></a><span class="lineno">13381</span> </div>
<div class="line"><a id="l13382" name="l13382"></a><span class="lineno">13382</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13383" name="l13383"></a><span class="lineno">13383</span><span class="comment">//</span></div>
<div class="line"><a id="l13384" name="l13384"></a><span class="lineno">13384</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_SCGCCCM register.</span></div>
<div class="line"><a id="l13385" name="l13385"></a><span class="lineno">13385</span><span class="comment">//</span></div>
<div class="line"><a id="l13386" name="l13386"></a><span class="lineno">13386</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13387" name="l13387"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e7507ce73d8d8918c36cd759316a1ee">13387</a></span><span class="preprocessor">#define SYSCTL_SCGCCCM_S0       0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l13388" name="l13388"></a><span class="lineno">13388</span>                                            <span class="comment">// Sleep Mode Clock Gating Control</span></div>
<div class="line"><a id="l13389" name="l13389"></a><span class="lineno">13389</span> </div>
<div class="line"><a id="l13390" name="l13390"></a><span class="lineno">13390</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13391" name="l13391"></a><span class="lineno">13391</span><span class="comment">//</span></div>
<div class="line"><a id="l13392" name="l13392"></a><span class="lineno">13392</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCWD register.</span></div>
<div class="line"><a id="l13393" name="l13393"></a><span class="lineno">13393</span><span class="comment">//</span></div>
<div class="line"><a id="l13394" name="l13394"></a><span class="lineno">13394</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13395" name="l13395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9462d89fc55686630304ff9971aa63b7">13395</a></span><span class="preprocessor">#define SYSCTL_DCGCWD_D1        0x00000002  </span><span class="comment">// Watchdog Timer 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13396" name="l13396"></a><span class="lineno">13396</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13397" name="l13397"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada093a01446a0a8c24582340aa825dd7">13397</a></span><span class="preprocessor">#define SYSCTL_DCGCWD_D0        0x00000001  </span><span class="comment">// Watchdog Timer 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13398" name="l13398"></a><span class="lineno">13398</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13399" name="l13399"></a><span class="lineno">13399</span> </div>
<div class="line"><a id="l13400" name="l13400"></a><span class="lineno">13400</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13401" name="l13401"></a><span class="lineno">13401</span><span class="comment">//</span></div>
<div class="line"><a id="l13402" name="l13402"></a><span class="lineno">13402</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCTIMER</span></div>
<div class="line"><a id="l13403" name="l13403"></a><span class="lineno">13403</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13404" name="l13404"></a><span class="lineno">13404</span><span class="comment">//</span></div>
<div class="line"><a id="l13405" name="l13405"></a><span class="lineno">13405</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13406" name="l13406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37cf52d187aa17d24ff90f78e34dac9e">13406</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D7     0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13407" name="l13407"></a><span class="lineno">13407</span>                                            <span class="comment">// 7 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13408" name="l13408"></a><span class="lineno">13408</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13409" name="l13409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a7dd86c5bec93214d0d0c946de279e3">13409</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D6     0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13410" name="l13410"></a><span class="lineno">13410</span>                                            <span class="comment">// 6 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13411" name="l13411"></a><span class="lineno">13411</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13412" name="l13412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e646f57bcc40a547844b41d2054b8ba">13412</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D5     0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13413" name="l13413"></a><span class="lineno">13413</span>                                            <span class="comment">// 5 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13414" name="l13414"></a><span class="lineno">13414</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13415" name="l13415"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ab524038fe5c8055de7ecb590a696a3">13415</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D4     0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13416" name="l13416"></a><span class="lineno">13416</span>                                            <span class="comment">// 4 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13417" name="l13417"></a><span class="lineno">13417</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13418" name="l13418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07776f0cb69c550e0ef98bbc7dbc56af">13418</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D3     0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13419" name="l13419"></a><span class="lineno">13419</span>                                            <span class="comment">// 3 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13420" name="l13420"></a><span class="lineno">13420</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13421" name="l13421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d4cf939ae372891e931841e5cc82a42">13421</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D2     0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13422" name="l13422"></a><span class="lineno">13422</span>                                            <span class="comment">// 2 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13423" name="l13423"></a><span class="lineno">13423</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13424" name="l13424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9c64a279b5902717ec5d2a9ae8bbb6a4">13424</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D1     0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13425" name="l13425"></a><span class="lineno">13425</span>                                            <span class="comment">// 1 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13426" name="l13426"></a><span class="lineno">13426</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13427" name="l13427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9602cf95c0ce8eacba68259d80e60803">13427</a></span><span class="preprocessor">#define SYSCTL_DCGCTIMER_D0     0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13428" name="l13428"></a><span class="lineno">13428</span>                                            <span class="comment">// 0 Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13429" name="l13429"></a><span class="lineno">13429</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13430" name="l13430"></a><span class="lineno">13430</span> </div>
<div class="line"><a id="l13431" name="l13431"></a><span class="lineno">13431</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13432" name="l13432"></a><span class="lineno">13432</span><span class="comment">//</span></div>
<div class="line"><a id="l13433" name="l13433"></a><span class="lineno">13433</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCGPIO</span></div>
<div class="line"><a id="l13434" name="l13434"></a><span class="lineno">13434</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13435" name="l13435"></a><span class="lineno">13435</span><span class="comment">//</span></div>
<div class="line"><a id="l13436" name="l13436"></a><span class="lineno">13436</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13437" name="l13437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a009ef6ce7706043a4c80e261b4ce2835">13437</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D14     0x00004000  </span><span class="comment">// GPIO Port Q Deep-Sleep Mode</span></div>
<div class="line"><a id="l13438" name="l13438"></a><span class="lineno">13438</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13439" name="l13439"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4426cdda32f73fcbec2218d78f1b970a">13439</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D13     0x00002000  </span><span class="comment">// GPIO Port P Deep-Sleep Mode</span></div>
<div class="line"><a id="l13440" name="l13440"></a><span class="lineno">13440</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13441" name="l13441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9a3123fc1eec82dae37e46fcaa6c907">13441</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D12     0x00001000  </span><span class="comment">// GPIO Port N Deep-Sleep Mode</span></div>
<div class="line"><a id="l13442" name="l13442"></a><span class="lineno">13442</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13443" name="l13443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9659e98e4725ec4be51743e997f98100">13443</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D11     0x00000800  </span><span class="comment">// GPIO Port M Deep-Sleep Mode</span></div>
<div class="line"><a id="l13444" name="l13444"></a><span class="lineno">13444</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13445" name="l13445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae20c035e951d9b7afe9cbbdde71983b0">13445</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D10     0x00000400  </span><span class="comment">// GPIO Port L Deep-Sleep Mode</span></div>
<div class="line"><a id="l13446" name="l13446"></a><span class="lineno">13446</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13447" name="l13447"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af420815c0728a1f06b8577b45ad77726">13447</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D9      0x00000200  </span><span class="comment">// GPIO Port K Deep-Sleep Mode</span></div>
<div class="line"><a id="l13448" name="l13448"></a><span class="lineno">13448</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13449" name="l13449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3cd779bd12882eb91a44a391f93aef8">13449</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D8      0x00000100  </span><span class="comment">// GPIO Port J Deep-Sleep Mode</span></div>
<div class="line"><a id="l13450" name="l13450"></a><span class="lineno">13450</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13451" name="l13451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae420615de50a2e67f66830d3efa2bec5">13451</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D7      0x00000080  </span><span class="comment">// GPIO Port H Deep-Sleep Mode</span></div>
<div class="line"><a id="l13452" name="l13452"></a><span class="lineno">13452</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13453" name="l13453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c89f29825a0cbb7468766754875b489">13453</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D6      0x00000040  </span><span class="comment">// GPIO Port G Deep-Sleep Mode</span></div>
<div class="line"><a id="l13454" name="l13454"></a><span class="lineno">13454</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13455" name="l13455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f50f5ea84892961a26183e8e9aaa558">13455</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D5      0x00000020  </span><span class="comment">// GPIO Port F Deep-Sleep Mode</span></div>
<div class="line"><a id="l13456" name="l13456"></a><span class="lineno">13456</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13457" name="l13457"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ab19a7ccb3d867530bee9585f8a65a5">13457</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D4      0x00000010  </span><span class="comment">// GPIO Port E Deep-Sleep Mode</span></div>
<div class="line"><a id="l13458" name="l13458"></a><span class="lineno">13458</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13459" name="l13459"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3e2ee8c3b8a82ef9fc23eb55054b2664">13459</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D3      0x00000008  </span><span class="comment">// GPIO Port D Deep-Sleep Mode</span></div>
<div class="line"><a id="l13460" name="l13460"></a><span class="lineno">13460</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13461" name="l13461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa03ca96fce9aed9247e0c9e483942de7">13461</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D2      0x00000004  </span><span class="comment">// GPIO Port C Deep-Sleep Mode</span></div>
<div class="line"><a id="l13462" name="l13462"></a><span class="lineno">13462</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13463" name="l13463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bb8d7c14a9ab714ce5b2c55ed23d56b">13463</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D1      0x00000002  </span><span class="comment">// GPIO Port B Deep-Sleep Mode</span></div>
<div class="line"><a id="l13464" name="l13464"></a><span class="lineno">13464</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13465" name="l13465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12b38a614035cf8f0a80064a5184503f">13465</a></span><span class="preprocessor">#define SYSCTL_DCGCGPIO_D0      0x00000001  </span><span class="comment">// GPIO Port A Deep-Sleep Mode</span></div>
<div class="line"><a id="l13466" name="l13466"></a><span class="lineno">13466</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13467" name="l13467"></a><span class="lineno">13467</span> </div>
<div class="line"><a id="l13468" name="l13468"></a><span class="lineno">13468</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13469" name="l13469"></a><span class="lineno">13469</span><span class="comment">//</span></div>
<div class="line"><a id="l13470" name="l13470"></a><span class="lineno">13470</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCDMA register.</span></div>
<div class="line"><a id="l13471" name="l13471"></a><span class="lineno">13471</span><span class="comment">//</span></div>
<div class="line"><a id="l13472" name="l13472"></a><span class="lineno">13472</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13473" name="l13473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a03fd79ee2bb060012156f1f7bd225d61">13473</a></span><span class="preprocessor">#define SYSCTL_DCGCDMA_D0       0x00000001  </span><span class="comment">// uDMA Module Deep-Sleep Mode</span></div>
<div class="line"><a id="l13474" name="l13474"></a><span class="lineno">13474</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13475" name="l13475"></a><span class="lineno">13475</span> </div>
<div class="line"><a id="l13476" name="l13476"></a><span class="lineno">13476</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13477" name="l13477"></a><span class="lineno">13477</span><span class="comment">//</span></div>
<div class="line"><a id="l13478" name="l13478"></a><span class="lineno">13478</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEPI register.</span></div>
<div class="line"><a id="l13479" name="l13479"></a><span class="lineno">13479</span><span class="comment">//</span></div>
<div class="line"><a id="l13480" name="l13480"></a><span class="lineno">13480</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13481" name="l13481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ea8406880935e4e6f45255a23d592a0">13481</a></span><span class="preprocessor">#define SYSCTL_DCGCEPI_D0       0x00000001  </span><span class="comment">// EPI Module Deep-Sleep Mode Clock</span></div>
<div class="line"><a id="l13482" name="l13482"></a><span class="lineno">13482</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13483" name="l13483"></a><span class="lineno">13483</span> </div>
<div class="line"><a id="l13484" name="l13484"></a><span class="lineno">13484</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13485" name="l13485"></a><span class="lineno">13485</span><span class="comment">//</span></div>
<div class="line"><a id="l13486" name="l13486"></a><span class="lineno">13486</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCHIB register.</span></div>
<div class="line"><a id="l13487" name="l13487"></a><span class="lineno">13487</span><span class="comment">//</span></div>
<div class="line"><a id="l13488" name="l13488"></a><span class="lineno">13488</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13489" name="l13489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf610a98b82671e5298d81e38c8982ef">13489</a></span><span class="preprocessor">#define SYSCTL_DCGCHIB_D0       0x00000001  </span><span class="comment">// Hibernation Module Deep-Sleep</span></div>
<div class="line"><a id="l13490" name="l13490"></a><span class="lineno">13490</span>                                            <span class="comment">// Mode Clock Gating Control</span></div>
<div class="line"><a id="l13491" name="l13491"></a><span class="lineno">13491</span> </div>
<div class="line"><a id="l13492" name="l13492"></a><span class="lineno">13492</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13493" name="l13493"></a><span class="lineno">13493</span><span class="comment">//</span></div>
<div class="line"><a id="l13494" name="l13494"></a><span class="lineno">13494</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUART</span></div>
<div class="line"><a id="l13495" name="l13495"></a><span class="lineno">13495</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13496" name="l13496"></a><span class="lineno">13496</span><span class="comment">//</span></div>
<div class="line"><a id="l13497" name="l13497"></a><span class="lineno">13497</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13498" name="l13498"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70abb1e896294ccd4866e2aee1439902">13498</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D7      0x00000080  </span><span class="comment">// UART Module 7 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13499" name="l13499"></a><span class="lineno">13499</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13500" name="l13500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2642b09d42a671ebb47b31830b7e39f0">13500</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D6      0x00000040  </span><span class="comment">// UART Module 6 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13501" name="l13501"></a><span class="lineno">13501</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13502" name="l13502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72e7f6297498240891e32c5cb02fe59c">13502</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D5      0x00000020  </span><span class="comment">// UART Module 5 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13503" name="l13503"></a><span class="lineno">13503</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13504" name="l13504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62238a40266e88e18d141085193fefa8">13504</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D4      0x00000010  </span><span class="comment">// UART Module 4 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13505" name="l13505"></a><span class="lineno">13505</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13506" name="l13506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae10400f7f66a69c78a037455a86c89b2">13506</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D3      0x00000008  </span><span class="comment">// UART Module 3 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13507" name="l13507"></a><span class="lineno">13507</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13508" name="l13508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73ef022e1da1ebce7b167733dc7a2e86">13508</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D2      0x00000004  </span><span class="comment">// UART Module 2 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13509" name="l13509"></a><span class="lineno">13509</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13510" name="l13510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3582b5103a16a42d15c81236480bf34c">13510</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D1      0x00000002  </span><span class="comment">// UART Module 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13511" name="l13511"></a><span class="lineno">13511</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13512" name="l13512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1e21d497a8d3c27e5449216ded7db28">13512</a></span><span class="preprocessor">#define SYSCTL_DCGCUART_D0      0x00000001  </span><span class="comment">// UART Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13513" name="l13513"></a><span class="lineno">13513</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13514" name="l13514"></a><span class="lineno">13514</span> </div>
<div class="line"><a id="l13515" name="l13515"></a><span class="lineno">13515</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13516" name="l13516"></a><span class="lineno">13516</span><span class="comment">//</span></div>
<div class="line"><a id="l13517" name="l13517"></a><span class="lineno">13517</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCSSI register.</span></div>
<div class="line"><a id="l13518" name="l13518"></a><span class="lineno">13518</span><span class="comment">//</span></div>
<div class="line"><a id="l13519" name="l13519"></a><span class="lineno">13519</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13520" name="l13520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b18a3f2086264477a01dd15519409e4">13520</a></span><span class="preprocessor">#define SYSCTL_DCGCSSI_D3       0x00000008  </span><span class="comment">// SSI Module 3 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13521" name="l13521"></a><span class="lineno">13521</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13522" name="l13522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8beced131340a4bd62ad1366250748cd">13522</a></span><span class="preprocessor">#define SYSCTL_DCGCSSI_D2       0x00000004  </span><span class="comment">// SSI Module 2 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13523" name="l13523"></a><span class="lineno">13523</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13524" name="l13524"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16f91f946d0c18a98e21e1776153c4cf">13524</a></span><span class="preprocessor">#define SYSCTL_DCGCSSI_D1       0x00000002  </span><span class="comment">// SSI Module 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13525" name="l13525"></a><span class="lineno">13525</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13526" name="l13526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2679e5c354c7e817fb54ee5c25e3da06">13526</a></span><span class="preprocessor">#define SYSCTL_DCGCSSI_D0       0x00000001  </span><span class="comment">// SSI Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13527" name="l13527"></a><span class="lineno">13527</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13528" name="l13528"></a><span class="lineno">13528</span> </div>
<div class="line"><a id="l13529" name="l13529"></a><span class="lineno">13529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13530" name="l13530"></a><span class="lineno">13530</span><span class="comment">//</span></div>
<div class="line"><a id="l13531" name="l13531"></a><span class="lineno">13531</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCI2C register.</span></div>
<div class="line"><a id="l13532" name="l13532"></a><span class="lineno">13532</span><span class="comment">//</span></div>
<div class="line"><a id="l13533" name="l13533"></a><span class="lineno">13533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13534" name="l13534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a81d91b1bde465ad4517db02ed0fc02c6">13534</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D9       0x00000200  </span><span class="comment">// I2C Module 9 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13535" name="l13535"></a><span class="lineno">13535</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13536" name="l13536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbca567de6c39f2f94191b713b97377d">13536</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D8       0x00000100  </span><span class="comment">// I2C Module 8 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13537" name="l13537"></a><span class="lineno">13537</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13538" name="l13538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e36e76c1bdecca8d25c98fd2cd358d5">13538</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D7       0x00000080  </span><span class="comment">// I2C Module 7 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13539" name="l13539"></a><span class="lineno">13539</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13540" name="l13540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a390bbb01bb08214f3190666fb29f6103">13540</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D6       0x00000040  </span><span class="comment">// I2C Module 6 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13541" name="l13541"></a><span class="lineno">13541</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13542" name="l13542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dfed96e7f6316b312a3cb0fdaf829a2">13542</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D5       0x00000020  </span><span class="comment">// I2C Module 5 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13543" name="l13543"></a><span class="lineno">13543</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13544" name="l13544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a080a0c258fce5c1e5ccce212133ac2cc">13544</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D4       0x00000010  </span><span class="comment">// I2C Module 4 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13545" name="l13545"></a><span class="lineno">13545</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13546" name="l13546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a355a1b85216dbad690038f2fc8dfae14">13546</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D3       0x00000008  </span><span class="comment">// I2C Module 3 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13547" name="l13547"></a><span class="lineno">13547</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13548" name="l13548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb909b5956a06608e91ea37ac3f0983f">13548</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D2       0x00000004  </span><span class="comment">// I2C Module 2 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13549" name="l13549"></a><span class="lineno">13549</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13550" name="l13550"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affaa622801fb0db3762b6e2f8fe18057">13550</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D1       0x00000002  </span><span class="comment">// I2C Module 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13551" name="l13551"></a><span class="lineno">13551</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13552" name="l13552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a575b8d89a62b8a98943d48d377970ec2">13552</a></span><span class="preprocessor">#define SYSCTL_DCGCI2C_D0       0x00000001  </span><span class="comment">// I2C Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13553" name="l13553"></a><span class="lineno">13553</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13554" name="l13554"></a><span class="lineno">13554</span> </div>
<div class="line"><a id="l13555" name="l13555"></a><span class="lineno">13555</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13556" name="l13556"></a><span class="lineno">13556</span><span class="comment">//</span></div>
<div class="line"><a id="l13557" name="l13557"></a><span class="lineno">13557</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCUSB register.</span></div>
<div class="line"><a id="l13558" name="l13558"></a><span class="lineno">13558</span><span class="comment">//</span></div>
<div class="line"><a id="l13559" name="l13559"></a><span class="lineno">13559</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13560" name="l13560"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae028e8bb721de814010f152a50917875">13560</a></span><span class="preprocessor">#define SYSCTL_DCGCUSB_D0       0x00000001  </span><span class="comment">// USB Module Deep-Sleep Mode Clock</span></div>
<div class="line"><a id="l13561" name="l13561"></a><span class="lineno">13561</span>                                            <span class="comment">// Gating Control</span></div>
<div class="line"><a id="l13562" name="l13562"></a><span class="lineno">13562</span> </div>
<div class="line"><a id="l13563" name="l13563"></a><span class="lineno">13563</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13564" name="l13564"></a><span class="lineno">13564</span><span class="comment">//</span></div>
<div class="line"><a id="l13565" name="l13565"></a><span class="lineno">13565</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCAN register.</span></div>
<div class="line"><a id="l13566" name="l13566"></a><span class="lineno">13566</span><span class="comment">//</span></div>
<div class="line"><a id="l13567" name="l13567"></a><span class="lineno">13567</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13568" name="l13568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1866d012a7acc74b5661e855b379b9e">13568</a></span><span class="preprocessor">#define SYSCTL_DCGCCAN_D1       0x00000002  </span><span class="comment">// CAN Module 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13569" name="l13569"></a><span class="lineno">13569</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13570" name="l13570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacc31215d4e324f962654734aed062d2">13570</a></span><span class="preprocessor">#define SYSCTL_DCGCCAN_D0       0x00000001  </span><span class="comment">// CAN Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13571" name="l13571"></a><span class="lineno">13571</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13572" name="l13572"></a><span class="lineno">13572</span> </div>
<div class="line"><a id="l13573" name="l13573"></a><span class="lineno">13573</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13574" name="l13574"></a><span class="lineno">13574</span><span class="comment">//</span></div>
<div class="line"><a id="l13575" name="l13575"></a><span class="lineno">13575</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCADC register.</span></div>
<div class="line"><a id="l13576" name="l13576"></a><span class="lineno">13576</span><span class="comment">//</span></div>
<div class="line"><a id="l13577" name="l13577"></a><span class="lineno">13577</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13578" name="l13578"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67f48cc481df61812ac3bf9b4a6a1b58">13578</a></span><span class="preprocessor">#define SYSCTL_DCGCADC_D1       0x00000002  </span><span class="comment">// ADC Module 1 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13579" name="l13579"></a><span class="lineno">13579</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13580" name="l13580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60931269822763ed894deedc2ff98291">13580</a></span><span class="preprocessor">#define SYSCTL_DCGCADC_D0       0x00000001  </span><span class="comment">// ADC Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13581" name="l13581"></a><span class="lineno">13581</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13582" name="l13582"></a><span class="lineno">13582</span> </div>
<div class="line"><a id="l13583" name="l13583"></a><span class="lineno">13583</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13584" name="l13584"></a><span class="lineno">13584</span><span class="comment">//</span></div>
<div class="line"><a id="l13585" name="l13585"></a><span class="lineno">13585</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCACMP</span></div>
<div class="line"><a id="l13586" name="l13586"></a><span class="lineno">13586</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13587" name="l13587"></a><span class="lineno">13587</span><span class="comment">//</span></div>
<div class="line"><a id="l13588" name="l13588"></a><span class="lineno">13588</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13589" name="l13589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a672d7f370bbc3be6f8b7ab04fb266aae">13589</a></span><span class="preprocessor">#define SYSCTL_DCGCACMP_D0      0x00000001  </span><span class="comment">// Analog Comparator Module 0</span></div>
<div class="line"><a id="l13590" name="l13590"></a><span class="lineno">13590</span>                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13591" name="l13591"></a><span class="lineno">13591</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13592" name="l13592"></a><span class="lineno">13592</span> </div>
<div class="line"><a id="l13593" name="l13593"></a><span class="lineno">13593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13594" name="l13594"></a><span class="lineno">13594</span><span class="comment">//</span></div>
<div class="line"><a id="l13595" name="l13595"></a><span class="lineno">13595</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCPWM register.</span></div>
<div class="line"><a id="l13596" name="l13596"></a><span class="lineno">13596</span><span class="comment">//</span></div>
<div class="line"><a id="l13597" name="l13597"></a><span class="lineno">13597</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13598" name="l13598"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec280dcc23285d629767fe4bdbe26086">13598</a></span><span class="preprocessor">#define SYSCTL_DCGCPWM_D0       0x00000001  </span><span class="comment">// PWM Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13599" name="l13599"></a><span class="lineno">13599</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13600" name="l13600"></a><span class="lineno">13600</span> </div>
<div class="line"><a id="l13601" name="l13601"></a><span class="lineno">13601</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13602" name="l13602"></a><span class="lineno">13602</span><span class="comment">//</span></div>
<div class="line"><a id="l13603" name="l13603"></a><span class="lineno">13603</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCQEI register.</span></div>
<div class="line"><a id="l13604" name="l13604"></a><span class="lineno">13604</span><span class="comment">//</span></div>
<div class="line"><a id="l13605" name="l13605"></a><span class="lineno">13605</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13606" name="l13606"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88a2a80ec314dbc31a3d86356c6564e7">13606</a></span><span class="preprocessor">#define SYSCTL_DCGCQEI_D0       0x00000001  </span><span class="comment">// QEI Module 0 Deep-Sleep Mode</span></div>
<div class="line"><a id="l13607" name="l13607"></a><span class="lineno">13607</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13608" name="l13608"></a><span class="lineno">13608</span> </div>
<div class="line"><a id="l13609" name="l13609"></a><span class="lineno">13609</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13610" name="l13610"></a><span class="lineno">13610</span><span class="comment">//</span></div>
<div class="line"><a id="l13611" name="l13611"></a><span class="lineno">13611</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCEEPROM</span></div>
<div class="line"><a id="l13612" name="l13612"></a><span class="lineno">13612</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13613" name="l13613"></a><span class="lineno">13613</span><span class="comment">//</span></div>
<div class="line"><a id="l13614" name="l13614"></a><span class="lineno">13614</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13615" name="l13615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54e3745aec262e752816071fc7ef8858">13615</a></span><span class="preprocessor">#define SYSCTL_DCGCEEPROM_D0    0x00000001  </span><span class="comment">// EEPROM Module Deep-Sleep Mode</span></div>
<div class="line"><a id="l13616" name="l13616"></a><span class="lineno">13616</span>                                            <span class="comment">// Clock Gating Control</span></div>
<div class="line"><a id="l13617" name="l13617"></a><span class="lineno">13617</span> </div>
<div class="line"><a id="l13618" name="l13618"></a><span class="lineno">13618</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13619" name="l13619"></a><span class="lineno">13619</span><span class="comment">//</span></div>
<div class="line"><a id="l13620" name="l13620"></a><span class="lineno">13620</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_DCGCCCM register.</span></div>
<div class="line"><a id="l13621" name="l13621"></a><span class="lineno">13621</span><span class="comment">//</span></div>
<div class="line"><a id="l13622" name="l13622"></a><span class="lineno">13622</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13623" name="l13623"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4f0c6fde08812a74151be33c2799003">13623</a></span><span class="preprocessor">#define SYSCTL_DCGCCCM_D0       0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l13624" name="l13624"></a><span class="lineno">13624</span>                                            <span class="comment">// Deep-Sleep Mode Clock Gating</span></div>
<div class="line"><a id="l13625" name="l13625"></a><span class="lineno">13625</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13626" name="l13626"></a><span class="lineno">13626</span> </div>
<div class="line"><a id="l13627" name="l13627"></a><span class="lineno">13627</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13628" name="l13628"></a><span class="lineno">13628</span><span class="comment">//</span></div>
<div class="line"><a id="l13629" name="l13629"></a><span class="lineno">13629</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCWD register.</span></div>
<div class="line"><a id="l13630" name="l13630"></a><span class="lineno">13630</span><span class="comment">//</span></div>
<div class="line"><a id="l13631" name="l13631"></a><span class="lineno">13631</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13632" name="l13632"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f52cf42702d7340c819174553a1312f">13632</a></span><span class="preprocessor">#define SYSCTL_PCWD_P1          0x00000002  </span><span class="comment">// Watchdog Timer 1 Power Control</span></div>
<div class="line"><a id="l13633" name="l13633"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4717bc50282d22426d2e1508a4466447">13633</a></span><span class="preprocessor">#define SYSCTL_PCWD_P0          0x00000001  </span><span class="comment">// Watchdog Timer 0 Power Control</span></div>
<div class="line"><a id="l13634" name="l13634"></a><span class="lineno">13634</span> </div>
<div class="line"><a id="l13635" name="l13635"></a><span class="lineno">13635</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13636" name="l13636"></a><span class="lineno">13636</span><span class="comment">//</span></div>
<div class="line"><a id="l13637" name="l13637"></a><span class="lineno">13637</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCTIMER register.</span></div>
<div class="line"><a id="l13638" name="l13638"></a><span class="lineno">13638</span><span class="comment">//</span></div>
<div class="line"><a id="l13639" name="l13639"></a><span class="lineno">13639</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13640" name="l13640"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a208645209728b2f0e9ba2f91f4fa731e">13640</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P7       0x00000080  </span><span class="comment">// General-Purpose Timer 7 Power</span></div>
<div class="line"><a id="l13641" name="l13641"></a><span class="lineno">13641</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13642" name="l13642"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fdbf0bbb79c7b89ede9eef07b46f3ed">13642</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P6       0x00000040  </span><span class="comment">// General-Purpose Timer 6 Power</span></div>
<div class="line"><a id="l13643" name="l13643"></a><span class="lineno">13643</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13644" name="l13644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a99ec42283968ef41a57e1b8ccff3df65">13644</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P5       0x00000020  </span><span class="comment">// General-Purpose Timer 5 Power</span></div>
<div class="line"><a id="l13645" name="l13645"></a><span class="lineno">13645</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13646" name="l13646"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3581554d652b3f61c0c435d69d12ab6">13646</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P4       0x00000010  </span><span class="comment">// General-Purpose Timer 4 Power</span></div>
<div class="line"><a id="l13647" name="l13647"></a><span class="lineno">13647</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13648" name="l13648"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d94876327854feb037ac20db4195d3a">13648</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P3       0x00000008  </span><span class="comment">// General-Purpose Timer 3 Power</span></div>
<div class="line"><a id="l13649" name="l13649"></a><span class="lineno">13649</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13650" name="l13650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a377bce03fa5ae489ab1a81d5cbc35f1b">13650</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P2       0x00000004  </span><span class="comment">// General-Purpose Timer 2 Power</span></div>
<div class="line"><a id="l13651" name="l13651"></a><span class="lineno">13651</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13652" name="l13652"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a752e3a286f48e87722086ba1587b9298">13652</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P1       0x00000002  </span><span class="comment">// General-Purpose Timer 1 Power</span></div>
<div class="line"><a id="l13653" name="l13653"></a><span class="lineno">13653</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13654" name="l13654"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad01ccb3080785ebe3a79df66d71e42bf">13654</a></span><span class="preprocessor">#define SYSCTL_PCTIMER_P0       0x00000001  </span><span class="comment">// General-Purpose Timer 0 Power</span></div>
<div class="line"><a id="l13655" name="l13655"></a><span class="lineno">13655</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13656" name="l13656"></a><span class="lineno">13656</span> </div>
<div class="line"><a id="l13657" name="l13657"></a><span class="lineno">13657</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13658" name="l13658"></a><span class="lineno">13658</span><span class="comment">//</span></div>
<div class="line"><a id="l13659" name="l13659"></a><span class="lineno">13659</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCGPIO register.</span></div>
<div class="line"><a id="l13660" name="l13660"></a><span class="lineno">13660</span><span class="comment">//</span></div>
<div class="line"><a id="l13661" name="l13661"></a><span class="lineno">13661</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13662" name="l13662"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1686f57f32be277e393b375dd6a0501c">13662</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P14       0x00004000  </span><span class="comment">// GPIO Port Q Power Control</span></div>
<div class="line"><a id="l13663" name="l13663"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b069fac0baed81ebb27c177d97e16b5">13663</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P13       0x00002000  </span><span class="comment">// GPIO Port P Power Control</span></div>
<div class="line"><a id="l13664" name="l13664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72dd0820e2e857a499265b6771d27387">13664</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P12       0x00001000  </span><span class="comment">// GPIO Port N Power Control</span></div>
<div class="line"><a id="l13665" name="l13665"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0d9d4d8be1f1201e0ac9489d00c920e">13665</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P11       0x00000800  </span><span class="comment">// GPIO Port M Power Control</span></div>
<div class="line"><a id="l13666" name="l13666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19411798793c164e5ed2975746d8d989">13666</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P10       0x00000400  </span><span class="comment">// GPIO Port L Power Control</span></div>
<div class="line"><a id="l13667" name="l13667"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae79a369d9495911a71004f26ad0764b7">13667</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P9        0x00000200  </span><span class="comment">// GPIO Port K Power Control</span></div>
<div class="line"><a id="l13668" name="l13668"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e107a6c8368cf3e5ef579a5085cd7a9">13668</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P8        0x00000100  </span><span class="comment">// GPIO Port J Power Control</span></div>
<div class="line"><a id="l13669" name="l13669"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43166d785e2d66ba9a533bc4716cd664">13669</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P7        0x00000080  </span><span class="comment">// GPIO Port H Power Control</span></div>
<div class="line"><a id="l13670" name="l13670"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38c34db456a7a9cb7795e3e566d44cce">13670</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P6        0x00000040  </span><span class="comment">// GPIO Port G Power Control</span></div>
<div class="line"><a id="l13671" name="l13671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a030d1346b8fe160650a1b626721e8263">13671</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P5        0x00000020  </span><span class="comment">// GPIO Port F Power Control</span></div>
<div class="line"><a id="l13672" name="l13672"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70eebd2226cd73125b3c83cc1d98dcc7">13672</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P4        0x00000010  </span><span class="comment">// GPIO Port E Power Control</span></div>
<div class="line"><a id="l13673" name="l13673"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bf0ce70619518888e7ca73422b335fd">13673</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P3        0x00000008  </span><span class="comment">// GPIO Port D Power Control</span></div>
<div class="line"><a id="l13674" name="l13674"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38632d6a0913edb74eeab64e14294c08">13674</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P2        0x00000004  </span><span class="comment">// GPIO Port C Power Control</span></div>
<div class="line"><a id="l13675" name="l13675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16477f6cae295460c0255141784a39fe">13675</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P1        0x00000002  </span><span class="comment">// GPIO Port B Power Control</span></div>
<div class="line"><a id="l13676" name="l13676"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed8679f01a1eb69e3715ac7b54023650">13676</a></span><span class="preprocessor">#define SYSCTL_PCGPIO_P0        0x00000001  </span><span class="comment">// GPIO Port A Power Control</span></div>
<div class="line"><a id="l13677" name="l13677"></a><span class="lineno">13677</span> </div>
<div class="line"><a id="l13678" name="l13678"></a><span class="lineno">13678</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13679" name="l13679"></a><span class="lineno">13679</span><span class="comment">//</span></div>
<div class="line"><a id="l13680" name="l13680"></a><span class="lineno">13680</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCDMA register.</span></div>
<div class="line"><a id="l13681" name="l13681"></a><span class="lineno">13681</span><span class="comment">//</span></div>
<div class="line"><a id="l13682" name="l13682"></a><span class="lineno">13682</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13683" name="l13683"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab87a4a902367413a4dd0f5140a13b56e">13683</a></span><span class="preprocessor">#define SYSCTL_PCDMA_P0         0x00000001  </span><span class="comment">// uDMA Module Power Control</span></div>
<div class="line"><a id="l13684" name="l13684"></a><span class="lineno">13684</span> </div>
<div class="line"><a id="l13685" name="l13685"></a><span class="lineno">13685</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13686" name="l13686"></a><span class="lineno">13686</span><span class="comment">//</span></div>
<div class="line"><a id="l13687" name="l13687"></a><span class="lineno">13687</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEPI register.</span></div>
<div class="line"><a id="l13688" name="l13688"></a><span class="lineno">13688</span><span class="comment">//</span></div>
<div class="line"><a id="l13689" name="l13689"></a><span class="lineno">13689</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13690" name="l13690"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa26be9e25626e27cf1e9492f1f48f338">13690</a></span><span class="preprocessor">#define SYSCTL_PCEPI_P0         0x00000001  </span><span class="comment">// EPI Module Power Control</span></div>
<div class="line"><a id="l13691" name="l13691"></a><span class="lineno">13691</span> </div>
<div class="line"><a id="l13692" name="l13692"></a><span class="lineno">13692</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13693" name="l13693"></a><span class="lineno">13693</span><span class="comment">//</span></div>
<div class="line"><a id="l13694" name="l13694"></a><span class="lineno">13694</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCHIB register.</span></div>
<div class="line"><a id="l13695" name="l13695"></a><span class="lineno">13695</span><span class="comment">//</span></div>
<div class="line"><a id="l13696" name="l13696"></a><span class="lineno">13696</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13697" name="l13697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2d2839343675e9762f122cfbd08b758">13697</a></span><span class="preprocessor">#define SYSCTL_PCHIB_P0         0x00000001  </span><span class="comment">// Hibernation Module Power Control</span></div>
<div class="line"><a id="l13698" name="l13698"></a><span class="lineno">13698</span> </div>
<div class="line"><a id="l13699" name="l13699"></a><span class="lineno">13699</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13700" name="l13700"></a><span class="lineno">13700</span><span class="comment">//</span></div>
<div class="line"><a id="l13701" name="l13701"></a><span class="lineno">13701</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUART register.</span></div>
<div class="line"><a id="l13702" name="l13702"></a><span class="lineno">13702</span><span class="comment">//</span></div>
<div class="line"><a id="l13703" name="l13703"></a><span class="lineno">13703</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13704" name="l13704"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bce469ab2d88b8cf400cd1f195d8deb">13704</a></span><span class="preprocessor">#define SYSCTL_PCUART_P7        0x00000080  </span><span class="comment">// UART Module 7 Power Control</span></div>
<div class="line"><a id="l13705" name="l13705"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57c5d7a3ff583b18674f1a4f144e1168">13705</a></span><span class="preprocessor">#define SYSCTL_PCUART_P6        0x00000040  </span><span class="comment">// UART Module 6 Power Control</span></div>
<div class="line"><a id="l13706" name="l13706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4954280685345680e22cce9055f89725">13706</a></span><span class="preprocessor">#define SYSCTL_PCUART_P5        0x00000020  </span><span class="comment">// UART Module 5 Power Control</span></div>
<div class="line"><a id="l13707" name="l13707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52db149a8f2dcc43b5f4ec422bdc5302">13707</a></span><span class="preprocessor">#define SYSCTL_PCUART_P4        0x00000010  </span><span class="comment">// UART Module 4 Power Control</span></div>
<div class="line"><a id="l13708" name="l13708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b8e561c537dac04e22c75df36bdba2e">13708</a></span><span class="preprocessor">#define SYSCTL_PCUART_P3        0x00000008  </span><span class="comment">// UART Module 3 Power Control</span></div>
<div class="line"><a id="l13709" name="l13709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad79128ecdb0a0509bd3bffbf079bea4e">13709</a></span><span class="preprocessor">#define SYSCTL_PCUART_P2        0x00000004  </span><span class="comment">// UART Module 2 Power Control</span></div>
<div class="line"><a id="l13710" name="l13710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaab26d8ac882d27ae15d37cc68e0ae6">13710</a></span><span class="preprocessor">#define SYSCTL_PCUART_P1        0x00000002  </span><span class="comment">// UART Module 1 Power Control</span></div>
<div class="line"><a id="l13711" name="l13711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e29fe764093025891ff503b36552073">13711</a></span><span class="preprocessor">#define SYSCTL_PCUART_P0        0x00000001  </span><span class="comment">// UART Module 0 Power Control</span></div>
<div class="line"><a id="l13712" name="l13712"></a><span class="lineno">13712</span> </div>
<div class="line"><a id="l13713" name="l13713"></a><span class="lineno">13713</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13714" name="l13714"></a><span class="lineno">13714</span><span class="comment">//</span></div>
<div class="line"><a id="l13715" name="l13715"></a><span class="lineno">13715</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCSSI register.</span></div>
<div class="line"><a id="l13716" name="l13716"></a><span class="lineno">13716</span><span class="comment">//</span></div>
<div class="line"><a id="l13717" name="l13717"></a><span class="lineno">13717</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13718" name="l13718"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9eee434bd512ca40156ee7db82a16b7">13718</a></span><span class="preprocessor">#define SYSCTL_PCSSI_P3         0x00000008  </span><span class="comment">// SSI Module 3 Power Control</span></div>
<div class="line"><a id="l13719" name="l13719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac452ee9d9d40af5e84380fd79cea205a">13719</a></span><span class="preprocessor">#define SYSCTL_PCSSI_P2         0x00000004  </span><span class="comment">// SSI Module 2 Power Control</span></div>
<div class="line"><a id="l13720" name="l13720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a4441be8a95dd2bd0b5b92f6580173e">13720</a></span><span class="preprocessor">#define SYSCTL_PCSSI_P1         0x00000002  </span><span class="comment">// SSI Module 1 Power Control</span></div>
<div class="line"><a id="l13721" name="l13721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc6767e1fd8d8b013293dab912674d80">13721</a></span><span class="preprocessor">#define SYSCTL_PCSSI_P0         0x00000001  </span><span class="comment">// SSI Module 0 Power Control</span></div>
<div class="line"><a id="l13722" name="l13722"></a><span class="lineno">13722</span> </div>
<div class="line"><a id="l13723" name="l13723"></a><span class="lineno">13723</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13724" name="l13724"></a><span class="lineno">13724</span><span class="comment">//</span></div>
<div class="line"><a id="l13725" name="l13725"></a><span class="lineno">13725</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCI2C register.</span></div>
<div class="line"><a id="l13726" name="l13726"></a><span class="lineno">13726</span><span class="comment">//</span></div>
<div class="line"><a id="l13727" name="l13727"></a><span class="lineno">13727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13728" name="l13728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ab3967a668d432074e5d24ca300ca64">13728</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P9         0x00000200  </span><span class="comment">// I2C Module 9 Power Control</span></div>
<div class="line"><a id="l13729" name="l13729"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55fd6e66d637154f36cbbfd6c970da22">13729</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P8         0x00000100  </span><span class="comment">// I2C Module 8 Power Control</span></div>
<div class="line"><a id="l13730" name="l13730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdbf926b85f8dc20d7610652fabb1492">13730</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P7         0x00000080  </span><span class="comment">// I2C Module 7 Power Control</span></div>
<div class="line"><a id="l13731" name="l13731"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3204cb412cc6838bdd9ed896d734651b">13731</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P6         0x00000040  </span><span class="comment">// I2C Module 6 Power Control</span></div>
<div class="line"><a id="l13732" name="l13732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae90ec37a6b3f5acb11bcfea5d10befec">13732</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P5         0x00000020  </span><span class="comment">// I2C Module 5 Power Control</span></div>
<div class="line"><a id="l13733" name="l13733"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af213ef51f8131df5951568b7b280e47a">13733</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P4         0x00000010  </span><span class="comment">// I2C Module 4 Power Control</span></div>
<div class="line"><a id="l13734" name="l13734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e3a7fd8841d040a8a454d9672c78eba">13734</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P3         0x00000008  </span><span class="comment">// I2C Module 3 Power Control</span></div>
<div class="line"><a id="l13735" name="l13735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6bb1e3d3e8ae92427ed9cf1f89420f56">13735</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P2         0x00000004  </span><span class="comment">// I2C Module 2 Power Control</span></div>
<div class="line"><a id="l13736" name="l13736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d67687113f33ecdb630e6914a2d8305">13736</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P1         0x00000002  </span><span class="comment">// I2C Module 1 Power Control</span></div>
<div class="line"><a id="l13737" name="l13737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af091a6ba29caccd28d1fdca0899c8806">13737</a></span><span class="preprocessor">#define SYSCTL_PCI2C_P0         0x00000001  </span><span class="comment">// I2C Module 0 Power Control</span></div>
<div class="line"><a id="l13738" name="l13738"></a><span class="lineno">13738</span> </div>
<div class="line"><a id="l13739" name="l13739"></a><span class="lineno">13739</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13740" name="l13740"></a><span class="lineno">13740</span><span class="comment">//</span></div>
<div class="line"><a id="l13741" name="l13741"></a><span class="lineno">13741</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCUSB register.</span></div>
<div class="line"><a id="l13742" name="l13742"></a><span class="lineno">13742</span><span class="comment">//</span></div>
<div class="line"><a id="l13743" name="l13743"></a><span class="lineno">13743</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13744" name="l13744"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60fd7a6d7011178ccf893ed6d220285e">13744</a></span><span class="preprocessor">#define SYSCTL_PCUSB_P0         0x00000001  </span><span class="comment">// USB Module Power Control</span></div>
<div class="line"><a id="l13745" name="l13745"></a><span class="lineno">13745</span> </div>
<div class="line"><a id="l13746" name="l13746"></a><span class="lineno">13746</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13747" name="l13747"></a><span class="lineno">13747</span><span class="comment">//</span></div>
<div class="line"><a id="l13748" name="l13748"></a><span class="lineno">13748</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCAN register.</span></div>
<div class="line"><a id="l13749" name="l13749"></a><span class="lineno">13749</span><span class="comment">//</span></div>
<div class="line"><a id="l13750" name="l13750"></a><span class="lineno">13750</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13751" name="l13751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2948b3c7fcc2a3a18d25b5cbca83b48">13751</a></span><span class="preprocessor">#define SYSCTL_PCCAN_P1         0x00000002  </span><span class="comment">// CAN Module 1 Power Control</span></div>
<div class="line"><a id="l13752" name="l13752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a282414a2c607b20c74ad5d0bdf3b5381">13752</a></span><span class="preprocessor">#define SYSCTL_PCCAN_P0         0x00000001  </span><span class="comment">// CAN Module 0 Power Control</span></div>
<div class="line"><a id="l13753" name="l13753"></a><span class="lineno">13753</span> </div>
<div class="line"><a id="l13754" name="l13754"></a><span class="lineno">13754</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13755" name="l13755"></a><span class="lineno">13755</span><span class="comment">//</span></div>
<div class="line"><a id="l13756" name="l13756"></a><span class="lineno">13756</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCADC register.</span></div>
<div class="line"><a id="l13757" name="l13757"></a><span class="lineno">13757</span><span class="comment">//</span></div>
<div class="line"><a id="l13758" name="l13758"></a><span class="lineno">13758</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13759" name="l13759"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc0de4fad3161f79665319abfa36948f">13759</a></span><span class="preprocessor">#define SYSCTL_PCADC_P1         0x00000002  </span><span class="comment">// ADC Module 1 Power Control</span></div>
<div class="line"><a id="l13760" name="l13760"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aabfcf9756ec06c3920974ab5a5355ff2">13760</a></span><span class="preprocessor">#define SYSCTL_PCADC_P0         0x00000001  </span><span class="comment">// ADC Module 0 Power Control</span></div>
<div class="line"><a id="l13761" name="l13761"></a><span class="lineno">13761</span> </div>
<div class="line"><a id="l13762" name="l13762"></a><span class="lineno">13762</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13763" name="l13763"></a><span class="lineno">13763</span><span class="comment">//</span></div>
<div class="line"><a id="l13764" name="l13764"></a><span class="lineno">13764</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCACMP register.</span></div>
<div class="line"><a id="l13765" name="l13765"></a><span class="lineno">13765</span><span class="comment">//</span></div>
<div class="line"><a id="l13766" name="l13766"></a><span class="lineno">13766</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13767" name="l13767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7416deac6e0013e95182f2dcf6ce8c9d">13767</a></span><span class="preprocessor">#define SYSCTL_PCACMP_P0        0x00000001  </span><span class="comment">// Analog Comparator Module 0 Power</span></div>
<div class="line"><a id="l13768" name="l13768"></a><span class="lineno">13768</span>                                            <span class="comment">// Control</span></div>
<div class="line"><a id="l13769" name="l13769"></a><span class="lineno">13769</span> </div>
<div class="line"><a id="l13770" name="l13770"></a><span class="lineno">13770</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13771" name="l13771"></a><span class="lineno">13771</span><span class="comment">//</span></div>
<div class="line"><a id="l13772" name="l13772"></a><span class="lineno">13772</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCPWM register.</span></div>
<div class="line"><a id="l13773" name="l13773"></a><span class="lineno">13773</span><span class="comment">//</span></div>
<div class="line"><a id="l13774" name="l13774"></a><span class="lineno">13774</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13775" name="l13775"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a799ebfea35587aeebc181bddd64e6278">13775</a></span><span class="preprocessor">#define SYSCTL_PCPWM_P0         0x00000001  </span><span class="comment">// PWM Module 0 Power Control</span></div>
<div class="line"><a id="l13776" name="l13776"></a><span class="lineno">13776</span> </div>
<div class="line"><a id="l13777" name="l13777"></a><span class="lineno">13777</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13778" name="l13778"></a><span class="lineno">13778</span><span class="comment">//</span></div>
<div class="line"><a id="l13779" name="l13779"></a><span class="lineno">13779</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCQEI register.</span></div>
<div class="line"><a id="l13780" name="l13780"></a><span class="lineno">13780</span><span class="comment">//</span></div>
<div class="line"><a id="l13781" name="l13781"></a><span class="lineno">13781</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13782" name="l13782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e3c9d3ae894909f5329863a3610e7c1">13782</a></span><span class="preprocessor">#define SYSCTL_PCQEI_P0         0x00000001  </span><span class="comment">// QEI Module 0 Power Control</span></div>
<div class="line"><a id="l13783" name="l13783"></a><span class="lineno">13783</span> </div>
<div class="line"><a id="l13784" name="l13784"></a><span class="lineno">13784</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13785" name="l13785"></a><span class="lineno">13785</span><span class="comment">//</span></div>
<div class="line"><a id="l13786" name="l13786"></a><span class="lineno">13786</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCEEPROM</span></div>
<div class="line"><a id="l13787" name="l13787"></a><span class="lineno">13787</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13788" name="l13788"></a><span class="lineno">13788</span><span class="comment">//</span></div>
<div class="line"><a id="l13789" name="l13789"></a><span class="lineno">13789</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13790" name="l13790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a230b3c56eae7af419420c3136b85a6bd">13790</a></span><span class="preprocessor">#define SYSCTL_PCEEPROM_P0      0x00000001  </span><span class="comment">// EEPROM Module 0 Power Control</span></div>
<div class="line"><a id="l13791" name="l13791"></a><span class="lineno">13791</span> </div>
<div class="line"><a id="l13792" name="l13792"></a><span class="lineno">13792</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13793" name="l13793"></a><span class="lineno">13793</span><span class="comment">//</span></div>
<div class="line"><a id="l13794" name="l13794"></a><span class="lineno">13794</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PCCCM register.</span></div>
<div class="line"><a id="l13795" name="l13795"></a><span class="lineno">13795</span><span class="comment">//</span></div>
<div class="line"><a id="l13796" name="l13796"></a><span class="lineno">13796</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13797" name="l13797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af6faafc6b9aea5f3406de43ad31e3148">13797</a></span><span class="preprocessor">#define SYSCTL_PCCCM_P0         0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l13798" name="l13798"></a><span class="lineno">13798</span>                                            <span class="comment">// Power Control</span></div>
<div class="line"><a id="l13799" name="l13799"></a><span class="lineno">13799</span> </div>
<div class="line"><a id="l13800" name="l13800"></a><span class="lineno">13800</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13801" name="l13801"></a><span class="lineno">13801</span><span class="comment">//</span></div>
<div class="line"><a id="l13802" name="l13802"></a><span class="lineno">13802</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRWD register.</span></div>
<div class="line"><a id="l13803" name="l13803"></a><span class="lineno">13803</span><span class="comment">//</span></div>
<div class="line"><a id="l13804" name="l13804"></a><span class="lineno">13804</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13805" name="l13805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35e40ea6861e8b56b1cf070ed167faf5">13805</a></span><span class="preprocessor">#define SYSCTL_PRWD_R1          0x00000002  </span><span class="comment">// Watchdog Timer 1 Peripheral</span></div>
<div class="line"><a id="l13806" name="l13806"></a><span class="lineno">13806</span>                                            <span class="comment">// Ready</span></div>
<div class="line"><a id="l13807" name="l13807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a709c123c8c17823fa6af84d59f899bd7">13807</a></span><span class="preprocessor">#define SYSCTL_PRWD_R0          0x00000001  </span><span class="comment">// Watchdog Timer 0 Peripheral</span></div>
<div class="line"><a id="l13808" name="l13808"></a><span class="lineno">13808</span>                                            <span class="comment">// Ready</span></div>
<div class="line"><a id="l13809" name="l13809"></a><span class="lineno">13809</span> </div>
<div class="line"><a id="l13810" name="l13810"></a><span class="lineno">13810</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13811" name="l13811"></a><span class="lineno">13811</span><span class="comment">//</span></div>
<div class="line"><a id="l13812" name="l13812"></a><span class="lineno">13812</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRTIMER register.</span></div>
<div class="line"><a id="l13813" name="l13813"></a><span class="lineno">13813</span><span class="comment">//</span></div>
<div class="line"><a id="l13814" name="l13814"></a><span class="lineno">13814</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13815" name="l13815"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b73be1cc99ef82ad821ffd9789768a5">13815</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R7       0x00000080  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13816" name="l13816"></a><span class="lineno">13816</span>                                            <span class="comment">// 7 Peripheral Ready</span></div>
<div class="line"><a id="l13817" name="l13817"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef4073b8b9294cbf26117bfcf99fde59">13817</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R6       0x00000040  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13818" name="l13818"></a><span class="lineno">13818</span>                                            <span class="comment">// 6 Peripheral Ready</span></div>
<div class="line"><a id="l13819" name="l13819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd283cdb9a0db503a0a5494fc89cedb3">13819</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R5       0x00000020  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13820" name="l13820"></a><span class="lineno">13820</span>                                            <span class="comment">// 5 Peripheral Ready</span></div>
<div class="line"><a id="l13821" name="l13821"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c6ff3743c8b72ba02f43e697cb934a8">13821</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R4       0x00000010  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13822" name="l13822"></a><span class="lineno">13822</span>                                            <span class="comment">// 4 Peripheral Ready</span></div>
<div class="line"><a id="l13823" name="l13823"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa544258133df772b36404afafc8f23e4">13823</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R3       0x00000008  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13824" name="l13824"></a><span class="lineno">13824</span>                                            <span class="comment">// 3 Peripheral Ready</span></div>
<div class="line"><a id="l13825" name="l13825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d070138e0a0dc8adfe95bb0901d10dd">13825</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R2       0x00000004  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13826" name="l13826"></a><span class="lineno">13826</span>                                            <span class="comment">// 2 Peripheral Ready</span></div>
<div class="line"><a id="l13827" name="l13827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f9208ad0aa58957d292dfd971c7ca03">13827</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R1       0x00000002  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13828" name="l13828"></a><span class="lineno">13828</span>                                            <span class="comment">// 1 Peripheral Ready</span></div>
<div class="line"><a id="l13829" name="l13829"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd9c401e5c31de4f2b7d413c28c75bea">13829</a></span><span class="preprocessor">#define SYSCTL_PRTIMER_R0       0x00000001  </span><span class="comment">// 16/32-Bit General-Purpose Timer</span></div>
<div class="line"><a id="l13830" name="l13830"></a><span class="lineno">13830</span>                                            <span class="comment">// 0 Peripheral Ready</span></div>
<div class="line"><a id="l13831" name="l13831"></a><span class="lineno">13831</span> </div>
<div class="line"><a id="l13832" name="l13832"></a><span class="lineno">13832</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13833" name="l13833"></a><span class="lineno">13833</span><span class="comment">//</span></div>
<div class="line"><a id="l13834" name="l13834"></a><span class="lineno">13834</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRGPIO register.</span></div>
<div class="line"><a id="l13835" name="l13835"></a><span class="lineno">13835</span><span class="comment">//</span></div>
<div class="line"><a id="l13836" name="l13836"></a><span class="lineno">13836</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13837" name="l13837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#affc57991e012f57ae2c63ca4b78313c9">13837</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R14       0x00004000  </span><span class="comment">// GPIO Port Q Peripheral Ready</span></div>
<div class="line"><a id="l13838" name="l13838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a87fbeacc0422a74b98c9536a8f82d907">13838</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R13       0x00002000  </span><span class="comment">// GPIO Port P Peripheral Ready</span></div>
<div class="line"><a id="l13839" name="l13839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af167e1bb0834d4b261e564180244d59c">13839</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R12       0x00001000  </span><span class="comment">// GPIO Port N Peripheral Ready</span></div>
<div class="line"><a id="l13840" name="l13840"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7039366448060c203b266ff3732f764b">13840</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R11       0x00000800  </span><span class="comment">// GPIO Port M Peripheral Ready</span></div>
<div class="line"><a id="l13841" name="l13841"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b094fbdb679e264f1e090624b769af5">13841</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R10       0x00000400  </span><span class="comment">// GPIO Port L Peripheral Ready</span></div>
<div class="line"><a id="l13842" name="l13842"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a611dbcea981d6a14acf9e3a2f3a520ab">13842</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R9        0x00000200  </span><span class="comment">// GPIO Port K Peripheral Ready</span></div>
<div class="line"><a id="l13843" name="l13843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae8265180bdc53506592b3ba8001d8505">13843</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R8        0x00000100  </span><span class="comment">// GPIO Port J Peripheral Ready</span></div>
<div class="line"><a id="l13844" name="l13844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf3620981e64b29ef092c121de863b86">13844</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R7        0x00000080  </span><span class="comment">// GPIO Port H Peripheral Ready</span></div>
<div class="line"><a id="l13845" name="l13845"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55c17daee1947d6235eee2434de8984c">13845</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R6        0x00000040  </span><span class="comment">// GPIO Port G Peripheral Ready</span></div>
<div class="line"><a id="l13846" name="l13846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1c7f1915262120245a0f9a026e6725b">13846</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R5        0x00000020  </span><span class="comment">// GPIO Port F Peripheral Ready</span></div>
<div class="line"><a id="l13847" name="l13847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f9a5234261b7fc5709c6333331e45f9">13847</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R4        0x00000010  </span><span class="comment">// GPIO Port E Peripheral Ready</span></div>
<div class="line"><a id="l13848" name="l13848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abce71cd51d2b3d70e8a6f11926d11292">13848</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R3        0x00000008  </span><span class="comment">// GPIO Port D Peripheral Ready</span></div>
<div class="line"><a id="l13849" name="l13849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1442c5cbea0d79ac7cc649efb8cc0ab6">13849</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R2        0x00000004  </span><span class="comment">// GPIO Port C Peripheral Ready</span></div>
<div class="line"><a id="l13850" name="l13850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5351c84c64f9f2428938aea813b630e6">13850</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R1        0x00000002  </span><span class="comment">// GPIO Port B Peripheral Ready</span></div>
<div class="line"><a id="l13851" name="l13851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9b37a30d98229c7de44b5a7d188a255">13851</a></span><span class="preprocessor">#define SYSCTL_PRGPIO_R0        0x00000001  </span><span class="comment">// GPIO Port A Peripheral Ready</span></div>
<div class="line"><a id="l13852" name="l13852"></a><span class="lineno">13852</span> </div>
<div class="line"><a id="l13853" name="l13853"></a><span class="lineno">13853</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13854" name="l13854"></a><span class="lineno">13854</span><span class="comment">//</span></div>
<div class="line"><a id="l13855" name="l13855"></a><span class="lineno">13855</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRDMA register.</span></div>
<div class="line"><a id="l13856" name="l13856"></a><span class="lineno">13856</span><span class="comment">//</span></div>
<div class="line"><a id="l13857" name="l13857"></a><span class="lineno">13857</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13858" name="l13858"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ce8a136fc1115f06fa1bb7d111baed1">13858</a></span><span class="preprocessor">#define SYSCTL_PRDMA_R0         0x00000001  </span><span class="comment">// uDMA Module Peripheral Ready</span></div>
<div class="line"><a id="l13859" name="l13859"></a><span class="lineno">13859</span> </div>
<div class="line"><a id="l13860" name="l13860"></a><span class="lineno">13860</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13861" name="l13861"></a><span class="lineno">13861</span><span class="comment">//</span></div>
<div class="line"><a id="l13862" name="l13862"></a><span class="lineno">13862</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PREPI register.</span></div>
<div class="line"><a id="l13863" name="l13863"></a><span class="lineno">13863</span><span class="comment">//</span></div>
<div class="line"><a id="l13864" name="l13864"></a><span class="lineno">13864</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13865" name="l13865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70f774afc4fd26ec57e51612ec4f4770">13865</a></span><span class="preprocessor">#define SYSCTL_PREPI_R0         0x00000001  </span><span class="comment">// EPI Module Peripheral Ready</span></div>
<div class="line"><a id="l13866" name="l13866"></a><span class="lineno">13866</span> </div>
<div class="line"><a id="l13867" name="l13867"></a><span class="lineno">13867</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13868" name="l13868"></a><span class="lineno">13868</span><span class="comment">//</span></div>
<div class="line"><a id="l13869" name="l13869"></a><span class="lineno">13869</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRHIB register.</span></div>
<div class="line"><a id="l13870" name="l13870"></a><span class="lineno">13870</span><span class="comment">//</span></div>
<div class="line"><a id="l13871" name="l13871"></a><span class="lineno">13871</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13872" name="l13872"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a894461eb0350f12e6347e1ace24e7f4c">13872</a></span><span class="preprocessor">#define SYSCTL_PRHIB_R0         0x00000001  </span><span class="comment">// Hibernation Module Peripheral</span></div>
<div class="line"><a id="l13873" name="l13873"></a><span class="lineno">13873</span>                                            <span class="comment">// Ready</span></div>
<div class="line"><a id="l13874" name="l13874"></a><span class="lineno">13874</span> </div>
<div class="line"><a id="l13875" name="l13875"></a><span class="lineno">13875</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13876" name="l13876"></a><span class="lineno">13876</span><span class="comment">//</span></div>
<div class="line"><a id="l13877" name="l13877"></a><span class="lineno">13877</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUART register.</span></div>
<div class="line"><a id="l13878" name="l13878"></a><span class="lineno">13878</span><span class="comment">//</span></div>
<div class="line"><a id="l13879" name="l13879"></a><span class="lineno">13879</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13880" name="l13880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30460df5c239e22413a654302b59e1bd">13880</a></span><span class="preprocessor">#define SYSCTL_PRUART_R7        0x00000080  </span><span class="comment">// UART Module 7 Peripheral Ready</span></div>
<div class="line"><a id="l13881" name="l13881"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ae44a45c7cffe616f5a9f51bb9fac31">13881</a></span><span class="preprocessor">#define SYSCTL_PRUART_R6        0x00000040  </span><span class="comment">// UART Module 6 Peripheral Ready</span></div>
<div class="line"><a id="l13882" name="l13882"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a351d3240e136e3984c1ca18c707c3f42">13882</a></span><span class="preprocessor">#define SYSCTL_PRUART_R5        0x00000020  </span><span class="comment">// UART Module 5 Peripheral Ready</span></div>
<div class="line"><a id="l13883" name="l13883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace47b724101dcf7199020011da52bb3c">13883</a></span><span class="preprocessor">#define SYSCTL_PRUART_R4        0x00000010  </span><span class="comment">// UART Module 4 Peripheral Ready</span></div>
<div class="line"><a id="l13884" name="l13884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a492ccae3a143354c859f47dee3c1a3e1">13884</a></span><span class="preprocessor">#define SYSCTL_PRUART_R3        0x00000008  </span><span class="comment">// UART Module 3 Peripheral Ready</span></div>
<div class="line"><a id="l13885" name="l13885"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7447b7ad545125020e773a790f15a3c3">13885</a></span><span class="preprocessor">#define SYSCTL_PRUART_R2        0x00000004  </span><span class="comment">// UART Module 2 Peripheral Ready</span></div>
<div class="line"><a id="l13886" name="l13886"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ae46e204de51df12edad9f89aaa848e">13886</a></span><span class="preprocessor">#define SYSCTL_PRUART_R1        0x00000002  </span><span class="comment">// UART Module 1 Peripheral Ready</span></div>
<div class="line"><a id="l13887" name="l13887"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04ce682749f7b99c7d98fd42b82fc1ce">13887</a></span><span class="preprocessor">#define SYSCTL_PRUART_R0        0x00000001  </span><span class="comment">// UART Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13888" name="l13888"></a><span class="lineno">13888</span> </div>
<div class="line"><a id="l13889" name="l13889"></a><span class="lineno">13889</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13890" name="l13890"></a><span class="lineno">13890</span><span class="comment">//</span></div>
<div class="line"><a id="l13891" name="l13891"></a><span class="lineno">13891</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRSSI register.</span></div>
<div class="line"><a id="l13892" name="l13892"></a><span class="lineno">13892</span><span class="comment">//</span></div>
<div class="line"><a id="l13893" name="l13893"></a><span class="lineno">13893</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13894" name="l13894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2bc062c64e25efec7334be6af08f26a">13894</a></span><span class="preprocessor">#define SYSCTL_PRSSI_R3         0x00000008  </span><span class="comment">// SSI Module 3 Peripheral Ready</span></div>
<div class="line"><a id="l13895" name="l13895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06fa50a3a9d867611f9d5724a656c841">13895</a></span><span class="preprocessor">#define SYSCTL_PRSSI_R2         0x00000004  </span><span class="comment">// SSI Module 2 Peripheral Ready</span></div>
<div class="line"><a id="l13896" name="l13896"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac187c1260317b8268d051e5c0ee27720">13896</a></span><span class="preprocessor">#define SYSCTL_PRSSI_R1         0x00000002  </span><span class="comment">// SSI Module 1 Peripheral Ready</span></div>
<div class="line"><a id="l13897" name="l13897"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac113b030e88347e38d180c3d39b886b4">13897</a></span><span class="preprocessor">#define SYSCTL_PRSSI_R0         0x00000001  </span><span class="comment">// SSI Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13898" name="l13898"></a><span class="lineno">13898</span> </div>
<div class="line"><a id="l13899" name="l13899"></a><span class="lineno">13899</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13900" name="l13900"></a><span class="lineno">13900</span><span class="comment">//</span></div>
<div class="line"><a id="l13901" name="l13901"></a><span class="lineno">13901</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRI2C register.</span></div>
<div class="line"><a id="l13902" name="l13902"></a><span class="lineno">13902</span><span class="comment">//</span></div>
<div class="line"><a id="l13903" name="l13903"></a><span class="lineno">13903</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13904" name="l13904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afffbfcbc60fd3278efb61053deea5237">13904</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R9         0x00000200  </span><span class="comment">// I2C Module 9 Peripheral Ready</span></div>
<div class="line"><a id="l13905" name="l13905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a553d3bd1e528deba7471399057a57e97">13905</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R8         0x00000100  </span><span class="comment">// I2C Module 8 Peripheral Ready</span></div>
<div class="line"><a id="l13906" name="l13906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a7ee85c782bfb915efdf1859b4045bb">13906</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R7         0x00000080  </span><span class="comment">// I2C Module 7 Peripheral Ready</span></div>
<div class="line"><a id="l13907" name="l13907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6327b4d3788fe0734b06d88e566cb4c1">13907</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R6         0x00000040  </span><span class="comment">// I2C Module 6 Peripheral Ready</span></div>
<div class="line"><a id="l13908" name="l13908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a2c5444ca345cb06e24ce2a4e7eaa5f">13908</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R5         0x00000020  </span><span class="comment">// I2C Module 5 Peripheral Ready</span></div>
<div class="line"><a id="l13909" name="l13909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c36dab0cdfb4cedb06b5f613d7380be">13909</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R4         0x00000010  </span><span class="comment">// I2C Module 4 Peripheral Ready</span></div>
<div class="line"><a id="l13910" name="l13910"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a532384d2a00a3fe2174e804df2bc3b74">13910</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R3         0x00000008  </span><span class="comment">// I2C Module 3 Peripheral Ready</span></div>
<div class="line"><a id="l13911" name="l13911"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e9c95e1b4a3cf4e151324cb2547e6f6">13911</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R2         0x00000004  </span><span class="comment">// I2C Module 2 Peripheral Ready</span></div>
<div class="line"><a id="l13912" name="l13912"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ba8b6b1d3b73409196238a8f92b6a5a">13912</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R1         0x00000002  </span><span class="comment">// I2C Module 1 Peripheral Ready</span></div>
<div class="line"><a id="l13913" name="l13913"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a01cb79308eb4c4f1165b75e9845404fb">13913</a></span><span class="preprocessor">#define SYSCTL_PRI2C_R0         0x00000001  </span><span class="comment">// I2C Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13914" name="l13914"></a><span class="lineno">13914</span> </div>
<div class="line"><a id="l13915" name="l13915"></a><span class="lineno">13915</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13916" name="l13916"></a><span class="lineno">13916</span><span class="comment">//</span></div>
<div class="line"><a id="l13917" name="l13917"></a><span class="lineno">13917</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRUSB register.</span></div>
<div class="line"><a id="l13918" name="l13918"></a><span class="lineno">13918</span><span class="comment">//</span></div>
<div class="line"><a id="l13919" name="l13919"></a><span class="lineno">13919</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13920" name="l13920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdbbb1d7b19933669b41b651d9c0395a">13920</a></span><span class="preprocessor">#define SYSCTL_PRUSB_R0         0x00000001  </span><span class="comment">// USB Module Peripheral Ready</span></div>
<div class="line"><a id="l13921" name="l13921"></a><span class="lineno">13921</span> </div>
<div class="line"><a id="l13922" name="l13922"></a><span class="lineno">13922</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13923" name="l13923"></a><span class="lineno">13923</span><span class="comment">//</span></div>
<div class="line"><a id="l13924" name="l13924"></a><span class="lineno">13924</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCAN register.</span></div>
<div class="line"><a id="l13925" name="l13925"></a><span class="lineno">13925</span><span class="comment">//</span></div>
<div class="line"><a id="l13926" name="l13926"></a><span class="lineno">13926</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13927" name="l13927"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a180253d4d4f3e499dd66d8a03dff83a2">13927</a></span><span class="preprocessor">#define SYSCTL_PRCAN_R1         0x00000002  </span><span class="comment">// CAN Module 1 Peripheral Ready</span></div>
<div class="line"><a id="l13928" name="l13928"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a365e7442b9489bd0cc5e877c3d2dac">13928</a></span><span class="preprocessor">#define SYSCTL_PRCAN_R0         0x00000001  </span><span class="comment">// CAN Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13929" name="l13929"></a><span class="lineno">13929</span> </div>
<div class="line"><a id="l13930" name="l13930"></a><span class="lineno">13930</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13931" name="l13931"></a><span class="lineno">13931</span><span class="comment">//</span></div>
<div class="line"><a id="l13932" name="l13932"></a><span class="lineno">13932</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRADC register.</span></div>
<div class="line"><a id="l13933" name="l13933"></a><span class="lineno">13933</span><span class="comment">//</span></div>
<div class="line"><a id="l13934" name="l13934"></a><span class="lineno">13934</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13935" name="l13935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa34ea4b910805d6602149f7d0a4c3c10">13935</a></span><span class="preprocessor">#define SYSCTL_PRADC_R1         0x00000002  </span><span class="comment">// ADC Module 1 Peripheral Ready</span></div>
<div class="line"><a id="l13936" name="l13936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ae875c9ef26decd56b7d0efa0d28151">13936</a></span><span class="preprocessor">#define SYSCTL_PRADC_R0         0x00000001  </span><span class="comment">// ADC Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13937" name="l13937"></a><span class="lineno">13937</span> </div>
<div class="line"><a id="l13938" name="l13938"></a><span class="lineno">13938</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13939" name="l13939"></a><span class="lineno">13939</span><span class="comment">//</span></div>
<div class="line"><a id="l13940" name="l13940"></a><span class="lineno">13940</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRACMP register.</span></div>
<div class="line"><a id="l13941" name="l13941"></a><span class="lineno">13941</span><span class="comment">//</span></div>
<div class="line"><a id="l13942" name="l13942"></a><span class="lineno">13942</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13943" name="l13943"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26f957f825c3e4cce5c15f247cfb09f7">13943</a></span><span class="preprocessor">#define SYSCTL_PRACMP_R0        0x00000001  </span><span class="comment">// Analog Comparator Module 0</span></div>
<div class="line"><a id="l13944" name="l13944"></a><span class="lineno">13944</span>                                            <span class="comment">// Peripheral Ready</span></div>
<div class="line"><a id="l13945" name="l13945"></a><span class="lineno">13945</span> </div>
<div class="line"><a id="l13946" name="l13946"></a><span class="lineno">13946</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13947" name="l13947"></a><span class="lineno">13947</span><span class="comment">//</span></div>
<div class="line"><a id="l13948" name="l13948"></a><span class="lineno">13948</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRPWM register.</span></div>
<div class="line"><a id="l13949" name="l13949"></a><span class="lineno">13949</span><span class="comment">//</span></div>
<div class="line"><a id="l13950" name="l13950"></a><span class="lineno">13950</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13951" name="l13951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a677a67e7d77d4b135567f152fab6c14b">13951</a></span><span class="preprocessor">#define SYSCTL_PRPWM_R0         0x00000001  </span><span class="comment">// PWM Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13952" name="l13952"></a><span class="lineno">13952</span> </div>
<div class="line"><a id="l13953" name="l13953"></a><span class="lineno">13953</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13954" name="l13954"></a><span class="lineno">13954</span><span class="comment">//</span></div>
<div class="line"><a id="l13955" name="l13955"></a><span class="lineno">13955</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRQEI register.</span></div>
<div class="line"><a id="l13956" name="l13956"></a><span class="lineno">13956</span><span class="comment">//</span></div>
<div class="line"><a id="l13957" name="l13957"></a><span class="lineno">13957</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13958" name="l13958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab8218892c6d4f83d2419aad1287313c">13958</a></span><span class="preprocessor">#define SYSCTL_PRQEI_R0         0x00000001  </span><span class="comment">// QEI Module 0 Peripheral Ready</span></div>
<div class="line"><a id="l13959" name="l13959"></a><span class="lineno">13959</span> </div>
<div class="line"><a id="l13960" name="l13960"></a><span class="lineno">13960</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13961" name="l13961"></a><span class="lineno">13961</span><span class="comment">//</span></div>
<div class="line"><a id="l13962" name="l13962"></a><span class="lineno">13962</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PREEPROM</span></div>
<div class="line"><a id="l13963" name="l13963"></a><span class="lineno">13963</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13964" name="l13964"></a><span class="lineno">13964</span><span class="comment">//</span></div>
<div class="line"><a id="l13965" name="l13965"></a><span class="lineno">13965</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13966" name="l13966"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa027cac7e8e93ad722b576e0821450b2">13966</a></span><span class="preprocessor">#define SYSCTL_PREEPROM_R0      0x00000001  </span><span class="comment">// EEPROM Module Peripheral Ready</span></div>
<div class="line"><a id="l13967" name="l13967"></a><span class="lineno">13967</span> </div>
<div class="line"><a id="l13968" name="l13968"></a><span class="lineno">13968</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13969" name="l13969"></a><span class="lineno">13969</span><span class="comment">//</span></div>
<div class="line"><a id="l13970" name="l13970"></a><span class="lineno">13970</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_PRCCM register.</span></div>
<div class="line"><a id="l13971" name="l13971"></a><span class="lineno">13971</span><span class="comment">//</span></div>
<div class="line"><a id="l13972" name="l13972"></a><span class="lineno">13972</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13973" name="l13973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ad80117b303f16fdf40dfc5a053f617">13973</a></span><span class="preprocessor">#define SYSCTL_PRCCM_R0         0x00000001  </span><span class="comment">// CRC and Cryptographic Modules</span></div>
<div class="line"><a id="l13974" name="l13974"></a><span class="lineno">13974</span>                                            <span class="comment">// Peripheral Ready</span></div>
<div class="line"><a id="l13975" name="l13975"></a><span class="lineno">13975</span> </div>
<div class="line"><a id="l13976" name="l13976"></a><span class="lineno">13976</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13977" name="l13977"></a><span class="lineno">13977</span><span class="comment">//</span></div>
<div class="line"><a id="l13978" name="l13978"></a><span class="lineno">13978</span><span class="comment">// The following are defines for the bit fields in the SYSCTL_CCMCGREQ</span></div>
<div class="line"><a id="l13979" name="l13979"></a><span class="lineno">13979</span><span class="comment">// register.</span></div>
<div class="line"><a id="l13980" name="l13980"></a><span class="lineno">13980</span><span class="comment">//</span></div>
<div class="line"><a id="l13981" name="l13981"></a><span class="lineno">13981</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13982" name="l13982"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a122f246022537641e4868336d155e27e">13982</a></span><span class="preprocessor">#define SYSCTL_CCMCGREQ_DESCFG  0x00000004  </span><span class="comment">// DES Clock Gating Request</span></div>
<div class="line"><a id="l13983" name="l13983"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ca5e151ac5ee6369279362a7489970e">13983</a></span><span class="preprocessor">#define SYSCTL_CCMCGREQ_AESCFG  0x00000002  </span><span class="comment">// AES Clock Gating Request</span></div>
<div class="line"><a id="l13984" name="l13984"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52b12046d4634c0280a9f4ae0ac44eda">13984</a></span><span class="preprocessor">#define SYSCTL_CCMCGREQ_SHACFG  0x00000001  </span><span class="comment">// SHA/MD5 Clock Gating Request</span></div>
<div class="line"><a id="l13985" name="l13985"></a><span class="lineno">13985</span> </div>
<div class="line"><a id="l13986" name="l13986"></a><span class="lineno">13986</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13987" name="l13987"></a><span class="lineno">13987</span><span class="comment">//</span></div>
<div class="line"><a id="l13988" name="l13988"></a><span class="lineno">13988</span><span class="comment">// The following are defines for the bit fields in the UDMA_STAT register.</span></div>
<div class="line"><a id="l13989" name="l13989"></a><span class="lineno">13989</span><span class="comment">//</span></div>
<div class="line"><a id="l13990" name="l13990"></a><span class="lineno">13990</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l13991" name="l13991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe401a25f6a209df79acae2a50a5d25e">13991</a></span><span class="preprocessor">#define UDMA_STAT_DMACHANS_M    0x001F0000  </span><span class="comment">// Available uDMA Channels Minus 1</span></div>
<div class="line"><a id="l13992" name="l13992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a1f16002d0b1ed812539ef387b43943">13992</a></span><span class="preprocessor">#define UDMA_STAT_STATE_M       0x000000F0  </span><span class="comment">// Control State Machine Status</span></div>
<div class="line"><a id="l13993" name="l13993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad61a93f9f176c8d734dce7c9a403e65a">13993</a></span><span class="preprocessor">#define UDMA_STAT_STATE_IDLE    0x00000000  </span><span class="comment">// Idle</span></div>
<div class="line"><a id="l13994" name="l13994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c75983ec62c2ca280054eb760516ba2">13994</a></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_CTRL 0x00000010  </span><span class="comment">// Reading channel controller data</span></div>
<div class="line"><a id="l13995" name="l13995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e6987b10f2173d42c6d0e1dc4a896ad">13995</a></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCENDP                                            \</span></div>
<div class="line"><a id="l13996" name="l13996"></a><span class="lineno">13996</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Reading source end pointer</span></div>
<div class="line"><a id="l13997" name="l13997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ba10c34af723503bc9662636cd230bd">13997</a></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_DSTENDP                                            \</span></div>
<div class="line"><a id="l13998" name="l13998"></a><span class="lineno">13998</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Reading destination end pointer</span></div>
<div class="line"><a id="l13999" name="l13999"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf2dee6c614d84d871c19df6dd97b12b">13999</a></span><span class="preprocessor">#define UDMA_STAT_STATE_RD_SRCDAT                                             \</span></div>
<div class="line"><a id="l14000" name="l14000"></a><span class="lineno">14000</span><span class="preprocessor">                                0x00000040  </span><span class="comment">// Reading source data</span></div>
<div class="line"><a id="l14001" name="l14001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afac904fa0620df075a1fcf1fc3f61baf">14001</a></span><span class="preprocessor">#define UDMA_STAT_STATE_WR_DSTDAT                                             \</span></div>
<div class="line"><a id="l14002" name="l14002"></a><span class="lineno">14002</span><span class="preprocessor">                                0x00000050  </span><span class="comment">// Writing destination data</span></div>
<div class="line"><a id="l14003" name="l14003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f16228d4b0778df45fa9f25ddb1f37a">14003</a></span><span class="preprocessor">#define UDMA_STAT_STATE_WAIT    0x00000060  </span><span class="comment">// Waiting for uDMA request to</span></div>
<div class="line"><a id="l14004" name="l14004"></a><span class="lineno">14004</span>                                            <span class="comment">// clear</span></div>
<div class="line"><a id="l14005" name="l14005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a017d25db26a875f0996d118736a826ca">14005</a></span><span class="preprocessor">#define UDMA_STAT_STATE_WR_CTRL 0x00000070  </span><span class="comment">// Writing channel controller data</span></div>
<div class="line"><a id="l14006" name="l14006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac8ad716327797fdef4376b07c0ce376b">14006</a></span><span class="preprocessor">#define UDMA_STAT_STATE_STALL   0x00000080  </span><span class="comment">// Stalled</span></div>
<div class="line"><a id="l14007" name="l14007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63398a79a78b666c0abacd7c9ab1ef49">14007</a></span><span class="preprocessor">#define UDMA_STAT_STATE_DONE    0x00000090  </span><span class="comment">// Done</span></div>
<div class="line"><a id="l14008" name="l14008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae71bc765f073ea65c66a511fac4fdef9">14008</a></span><span class="preprocessor">#define UDMA_STAT_STATE_UNDEF   0x000000A0  </span><span class="comment">// Undefined</span></div>
<div class="line"><a id="l14009" name="l14009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a804bfa8605db46052696401c1541467b">14009</a></span><span class="preprocessor">#define UDMA_STAT_MASTEN        0x00000001  </span><span class="comment">// Master Enable Status</span></div>
<div class="line"><a id="l14010" name="l14010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67a4666641a87922620683775284e864">14010</a></span><span class="preprocessor">#define UDMA_STAT_DMACHANS_S    16</span></div>
<div class="line"><a id="l14011" name="l14011"></a><span class="lineno">14011</span> </div>
<div class="line"><a id="l14012" name="l14012"></a><span class="lineno">14012</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14013" name="l14013"></a><span class="lineno">14013</span><span class="comment">//</span></div>
<div class="line"><a id="l14014" name="l14014"></a><span class="lineno">14014</span><span class="comment">// The following are defines for the bit fields in the UDMA_CFG register.</span></div>
<div class="line"><a id="l14015" name="l14015"></a><span class="lineno">14015</span><span class="comment">//</span></div>
<div class="line"><a id="l14016" name="l14016"></a><span class="lineno">14016</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14017" name="l14017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd62e359f3db2c3d56285d06390f77d7">14017</a></span><span class="preprocessor">#define UDMA_CFG_MASTEN         0x00000001  </span><span class="comment">// Controller Master Enable</span></div>
<div class="line"><a id="l14018" name="l14018"></a><span class="lineno">14018</span> </div>
<div class="line"><a id="l14019" name="l14019"></a><span class="lineno">14019</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14020" name="l14020"></a><span class="lineno">14020</span><span class="comment">//</span></div>
<div class="line"><a id="l14021" name="l14021"></a><span class="lineno">14021</span><span class="comment">// The following are defines for the bit fields in the UDMA_CTLBASE register.</span></div>
<div class="line"><a id="l14022" name="l14022"></a><span class="lineno">14022</span><span class="comment">//</span></div>
<div class="line"><a id="l14023" name="l14023"></a><span class="lineno">14023</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14024" name="l14024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a588d8ef1269d8529b846d027d19905ed">14024</a></span><span class="preprocessor">#define UDMA_CTLBASE_ADDR_M     0xFFFFFC00  </span><span class="comment">// Channel Control Base Address</span></div>
<div class="line"><a id="l14025" name="l14025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3fe6ea9c07d5febfdfac0dbbd3cedba">14025</a></span><span class="preprocessor">#define UDMA_CTLBASE_ADDR_S     10</span></div>
<div class="line"><a id="l14026" name="l14026"></a><span class="lineno">14026</span> </div>
<div class="line"><a id="l14027" name="l14027"></a><span class="lineno">14027</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14028" name="l14028"></a><span class="lineno">14028</span><span class="comment">//</span></div>
<div class="line"><a id="l14029" name="l14029"></a><span class="lineno">14029</span><span class="comment">// The following are defines for the bit fields in the UDMA_ALTBASE register.</span></div>
<div class="line"><a id="l14030" name="l14030"></a><span class="lineno">14030</span><span class="comment">//</span></div>
<div class="line"><a id="l14031" name="l14031"></a><span class="lineno">14031</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14032" name="l14032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5717b5346ea42dc185631061a8ad7d3">14032</a></span><span class="preprocessor">#define UDMA_ALTBASE_ADDR_M     0xFFFFFFFF  </span><span class="comment">// Alternate Channel Address</span></div>
<div class="line"><a id="l14033" name="l14033"></a><span class="lineno">14033</span>                                            <span class="comment">// Pointer</span></div>
<div class="line"><a id="l14034" name="l14034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6c25dd9228ca172c82822096afe4318">14034</a></span><span class="preprocessor">#define UDMA_ALTBASE_ADDR_S     0</span></div>
<div class="line"><a id="l14035" name="l14035"></a><span class="lineno">14035</span> </div>
<div class="line"><a id="l14036" name="l14036"></a><span class="lineno">14036</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14037" name="l14037"></a><span class="lineno">14037</span><span class="comment">//</span></div>
<div class="line"><a id="l14038" name="l14038"></a><span class="lineno">14038</span><span class="comment">// The following are defines for the bit fields in the UDMA_WAITSTAT register.</span></div>
<div class="line"><a id="l14039" name="l14039"></a><span class="lineno">14039</span><span class="comment">//</span></div>
<div class="line"><a id="l14040" name="l14040"></a><span class="lineno">14040</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14041" name="l14041"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ece8cc098b2dc4049fdaf51a0f9257f">14041</a></span><span class="preprocessor">#define UDMA_WAITSTAT_WAITREQ_M 0xFFFFFFFF  </span><span class="comment">// Channel [n] Wait Status</span></div>
<div class="line"><a id="l14042" name="l14042"></a><span class="lineno">14042</span> </div>
<div class="line"><a id="l14043" name="l14043"></a><span class="lineno">14043</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14044" name="l14044"></a><span class="lineno">14044</span><span class="comment">//</span></div>
<div class="line"><a id="l14045" name="l14045"></a><span class="lineno">14045</span><span class="comment">// The following are defines for the bit fields in the UDMA_SWREQ register.</span></div>
<div class="line"><a id="l14046" name="l14046"></a><span class="lineno">14046</span><span class="comment">//</span></div>
<div class="line"><a id="l14047" name="l14047"></a><span class="lineno">14047</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14048" name="l14048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e92b942896e813f107b4d75fa13a5ba">14048</a></span><span class="preprocessor">#define UDMA_SWREQ_M            0xFFFFFFFF  </span><span class="comment">// Channel [n] Software Request</span></div>
<div class="line"><a id="l14049" name="l14049"></a><span class="lineno">14049</span> </div>
<div class="line"><a id="l14050" name="l14050"></a><span class="lineno">14050</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14051" name="l14051"></a><span class="lineno">14051</span><span class="comment">//</span></div>
<div class="line"><a id="l14052" name="l14052"></a><span class="lineno">14052</span><span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTSET</span></div>
<div class="line"><a id="l14053" name="l14053"></a><span class="lineno">14053</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14054" name="l14054"></a><span class="lineno">14054</span><span class="comment">//</span></div>
<div class="line"><a id="l14055" name="l14055"></a><span class="lineno">14055</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14056" name="l14056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a887c24e26a89f7f02defd44761756c97">14056</a></span><span class="preprocessor">#define UDMA_USEBURSTSET_SET_M  0xFFFFFFFF  </span><span class="comment">// Channel [n] Useburst Set</span></div>
<div class="line"><a id="l14057" name="l14057"></a><span class="lineno">14057</span> </div>
<div class="line"><a id="l14058" name="l14058"></a><span class="lineno">14058</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14059" name="l14059"></a><span class="lineno">14059</span><span class="comment">//</span></div>
<div class="line"><a id="l14060" name="l14060"></a><span class="lineno">14060</span><span class="comment">// The following are defines for the bit fields in the UDMA_USEBURSTCLR</span></div>
<div class="line"><a id="l14061" name="l14061"></a><span class="lineno">14061</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14062" name="l14062"></a><span class="lineno">14062</span><span class="comment">//</span></div>
<div class="line"><a id="l14063" name="l14063"></a><span class="lineno">14063</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14064" name="l14064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb14084113207f0a6bb9d8eb5c6af614">14064</a></span><span class="preprocessor">#define UDMA_USEBURSTCLR_CLR_M  0xFFFFFFFF  </span><span class="comment">// Channel [n] Useburst Clear</span></div>
<div class="line"><a id="l14065" name="l14065"></a><span class="lineno">14065</span> </div>
<div class="line"><a id="l14066" name="l14066"></a><span class="lineno">14066</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14067" name="l14067"></a><span class="lineno">14067</span><span class="comment">//</span></div>
<div class="line"><a id="l14068" name="l14068"></a><span class="lineno">14068</span><span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKSET</span></div>
<div class="line"><a id="l14069" name="l14069"></a><span class="lineno">14069</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14070" name="l14070"></a><span class="lineno">14070</span><span class="comment">//</span></div>
<div class="line"><a id="l14071" name="l14071"></a><span class="lineno">14071</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14072" name="l14072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b3a0e894a953db29fba28d2d9db7b33">14072</a></span><span class="preprocessor">#define UDMA_REQMASKSET_SET_M   0xFFFFFFFF  </span><span class="comment">// Channel [n] Request Mask Set</span></div>
<div class="line"><a id="l14073" name="l14073"></a><span class="lineno">14073</span> </div>
<div class="line"><a id="l14074" name="l14074"></a><span class="lineno">14074</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14075" name="l14075"></a><span class="lineno">14075</span><span class="comment">//</span></div>
<div class="line"><a id="l14076" name="l14076"></a><span class="lineno">14076</span><span class="comment">// The following are defines for the bit fields in the UDMA_REQMASKCLR</span></div>
<div class="line"><a id="l14077" name="l14077"></a><span class="lineno">14077</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14078" name="l14078"></a><span class="lineno">14078</span><span class="comment">//</span></div>
<div class="line"><a id="l14079" name="l14079"></a><span class="lineno">14079</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14080" name="l14080"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ae972664903127a5115ccaf72745eea">14080</a></span><span class="preprocessor">#define UDMA_REQMASKCLR_CLR_M   0xFFFFFFFF  </span><span class="comment">// Channel [n] Request Mask Clear</span></div>
<div class="line"><a id="l14081" name="l14081"></a><span class="lineno">14081</span> </div>
<div class="line"><a id="l14082" name="l14082"></a><span class="lineno">14082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14083" name="l14083"></a><span class="lineno">14083</span><span class="comment">//</span></div>
<div class="line"><a id="l14084" name="l14084"></a><span class="lineno">14084</span><span class="comment">// The following are defines for the bit fields in the UDMA_ENASET register.</span></div>
<div class="line"><a id="l14085" name="l14085"></a><span class="lineno">14085</span><span class="comment">//</span></div>
<div class="line"><a id="l14086" name="l14086"></a><span class="lineno">14086</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14087" name="l14087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16c77d9717eb0f77a01d764b6b086e5f">14087</a></span><span class="preprocessor">#define UDMA_ENASET_SET_M       0xFFFFFFFF  </span><span class="comment">// Channel [n] Enable Set</span></div>
<div class="line"><a id="l14088" name="l14088"></a><span class="lineno">14088</span> </div>
<div class="line"><a id="l14089" name="l14089"></a><span class="lineno">14089</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14090" name="l14090"></a><span class="lineno">14090</span><span class="comment">//</span></div>
<div class="line"><a id="l14091" name="l14091"></a><span class="lineno">14091</span><span class="comment">// The following are defines for the bit fields in the UDMA_ENACLR register.</span></div>
<div class="line"><a id="l14092" name="l14092"></a><span class="lineno">14092</span><span class="comment">//</span></div>
<div class="line"><a id="l14093" name="l14093"></a><span class="lineno">14093</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14094" name="l14094"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9298722d5937adbe01bba88d423e7b8">14094</a></span><span class="preprocessor">#define UDMA_ENACLR_CLR_M       0xFFFFFFFF  </span><span class="comment">// Clear Channel [n] Enable Clear</span></div>
<div class="line"><a id="l14095" name="l14095"></a><span class="lineno">14095</span> </div>
<div class="line"><a id="l14096" name="l14096"></a><span class="lineno">14096</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14097" name="l14097"></a><span class="lineno">14097</span><span class="comment">//</span></div>
<div class="line"><a id="l14098" name="l14098"></a><span class="lineno">14098</span><span class="comment">// The following are defines for the bit fields in the UDMA_ALTSET register.</span></div>
<div class="line"><a id="l14099" name="l14099"></a><span class="lineno">14099</span><span class="comment">//</span></div>
<div class="line"><a id="l14100" name="l14100"></a><span class="lineno">14100</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14101" name="l14101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa51d02053f29efc4dbc766c6680e144b">14101</a></span><span class="preprocessor">#define UDMA_ALTSET_SET_M       0xFFFFFFFF  </span><span class="comment">// Channel [n] Alternate Set</span></div>
<div class="line"><a id="l14102" name="l14102"></a><span class="lineno">14102</span> </div>
<div class="line"><a id="l14103" name="l14103"></a><span class="lineno">14103</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14104" name="l14104"></a><span class="lineno">14104</span><span class="comment">//</span></div>
<div class="line"><a id="l14105" name="l14105"></a><span class="lineno">14105</span><span class="comment">// The following are defines for the bit fields in the UDMA_ALTCLR register.</span></div>
<div class="line"><a id="l14106" name="l14106"></a><span class="lineno">14106</span><span class="comment">//</span></div>
<div class="line"><a id="l14107" name="l14107"></a><span class="lineno">14107</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14108" name="l14108"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17716b560317ca25ef62a027b48014ce">14108</a></span><span class="preprocessor">#define UDMA_ALTCLR_CLR_M       0xFFFFFFFF  </span><span class="comment">// Channel [n] Alternate Clear</span></div>
<div class="line"><a id="l14109" name="l14109"></a><span class="lineno">14109</span> </div>
<div class="line"><a id="l14110" name="l14110"></a><span class="lineno">14110</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14111" name="l14111"></a><span class="lineno">14111</span><span class="comment">//</span></div>
<div class="line"><a id="l14112" name="l14112"></a><span class="lineno">14112</span><span class="comment">// The following are defines for the bit fields in the UDMA_PRIOSET register.</span></div>
<div class="line"><a id="l14113" name="l14113"></a><span class="lineno">14113</span><span class="comment">//</span></div>
<div class="line"><a id="l14114" name="l14114"></a><span class="lineno">14114</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14115" name="l14115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26049dc94132b816d5157867e43e694e">14115</a></span><span class="preprocessor">#define UDMA_PRIOSET_SET_M      0xFFFFFFFF  </span><span class="comment">// Channel [n] Priority Set</span></div>
<div class="line"><a id="l14116" name="l14116"></a><span class="lineno">14116</span> </div>
<div class="line"><a id="l14117" name="l14117"></a><span class="lineno">14117</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14118" name="l14118"></a><span class="lineno">14118</span><span class="comment">//</span></div>
<div class="line"><a id="l14119" name="l14119"></a><span class="lineno">14119</span><span class="comment">// The following are defines for the bit fields in the UDMA_PRIOCLR register.</span></div>
<div class="line"><a id="l14120" name="l14120"></a><span class="lineno">14120</span><span class="comment">//</span></div>
<div class="line"><a id="l14121" name="l14121"></a><span class="lineno">14121</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14122" name="l14122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e8ad4a7d0462e4954ee1c87c82b08cf">14122</a></span><span class="preprocessor">#define UDMA_PRIOCLR_CLR_M      0xFFFFFFFF  </span><span class="comment">// Channel [n] Priority Clear</span></div>
<div class="line"><a id="l14123" name="l14123"></a><span class="lineno">14123</span> </div>
<div class="line"><a id="l14124" name="l14124"></a><span class="lineno">14124</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14125" name="l14125"></a><span class="lineno">14125</span><span class="comment">//</span></div>
<div class="line"><a id="l14126" name="l14126"></a><span class="lineno">14126</span><span class="comment">// The following are defines for the bit fields in the UDMA_ERRCLR register.</span></div>
<div class="line"><a id="l14127" name="l14127"></a><span class="lineno">14127</span><span class="comment">//</span></div>
<div class="line"><a id="l14128" name="l14128"></a><span class="lineno">14128</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14129" name="l14129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09f42275a0f9b8884d40917d3216ca20">14129</a></span><span class="preprocessor">#define UDMA_ERRCLR_ERRCLR      0x00000001  </span><span class="comment">// uDMA Bus Error Status</span></div>
<div class="line"><a id="l14130" name="l14130"></a><span class="lineno">14130</span> </div>
<div class="line"><a id="l14131" name="l14131"></a><span class="lineno">14131</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14132" name="l14132"></a><span class="lineno">14132</span><span class="comment">//</span></div>
<div class="line"><a id="l14133" name="l14133"></a><span class="lineno">14133</span><span class="comment">// The following are defines for the bit fields in the UDMA_CHASGN register.</span></div>
<div class="line"><a id="l14134" name="l14134"></a><span class="lineno">14134</span><span class="comment">//</span></div>
<div class="line"><a id="l14135" name="l14135"></a><span class="lineno">14135</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14136" name="l14136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6581f3e3202c0635bfd516dba8998641">14136</a></span><span class="preprocessor">#define UDMA_CHASGN_M           0xFFFFFFFF  </span><span class="comment">// Channel [n] Assignment Select</span></div>
<div class="line"><a id="l14137" name="l14137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fd121c376da58dbf39a4cdc4a73108f">14137</a></span><span class="preprocessor">#define UDMA_CHASGN_PRIMARY     0x00000000  </span><span class="comment">// Use the primary channel</span></div>
<div class="line"><a id="l14138" name="l14138"></a><span class="lineno">14138</span>                                            <span class="comment">// assignment</span></div>
<div class="line"><a id="l14139" name="l14139"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a8bed235b8ad2f1d3d339462c21740a">14139</a></span><span class="preprocessor">#define UDMA_CHASGN_SECONDARY   0x00000001  </span><span class="comment">// Use the secondary channel</span></div>
<div class="line"><a id="l14140" name="l14140"></a><span class="lineno">14140</span>                                            <span class="comment">// assignment</span></div>
<div class="line"><a id="l14141" name="l14141"></a><span class="lineno">14141</span> </div>
<div class="line"><a id="l14142" name="l14142"></a><span class="lineno">14142</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14143" name="l14143"></a><span class="lineno">14143</span><span class="comment">//</span></div>
<div class="line"><a id="l14144" name="l14144"></a><span class="lineno">14144</span><span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP0 register.</span></div>
<div class="line"><a id="l14145" name="l14145"></a><span class="lineno">14145</span><span class="comment">//</span></div>
<div class="line"><a id="l14146" name="l14146"></a><span class="lineno">14146</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14147" name="l14147"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a8cde9bf2c6765dfd71c42cb9cb07ab">14147</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_M    0xF0000000  </span><span class="comment">// uDMA Channel 7 Source Select</span></div>
<div class="line"><a id="l14148" name="l14148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab91a84b14b1575337670d79058659d2">14148</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_M    0x0F000000  </span><span class="comment">// uDMA Channel 6 Source Select</span></div>
<div class="line"><a id="l14149" name="l14149"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a792f82830fe1063bf1f4b8551efcc2f4">14149</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_M    0x00F00000  </span><span class="comment">// uDMA Channel 5 Source Select</span></div>
<div class="line"><a id="l14150" name="l14150"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb6de16e010a0dcf86adad693ca0c2e6">14150</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_M    0x000F0000  </span><span class="comment">// uDMA Channel 4 Source Select</span></div>
<div class="line"><a id="l14151" name="l14151"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c6e6c72094e5ba47478827edacfad1c">14151</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_M    0x0000F000  </span><span class="comment">// uDMA Channel 3 Source Select</span></div>
<div class="line"><a id="l14152" name="l14152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d4d38fa028aa4dcc4566e99065d2174">14152</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_M    0x00000F00  </span><span class="comment">// uDMA Channel 2 Source Select</span></div>
<div class="line"><a id="l14153" name="l14153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d9b70b27a8c75065441bc6518b2f0cc">14153</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_M    0x000000F0  </span><span class="comment">// uDMA Channel 1 Source Select</span></div>
<div class="line"><a id="l14154" name="l14154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae13eff2408cc22ae32b54348f0b8cbe6">14154</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_M    0x0000000F  </span><span class="comment">// uDMA Channel 0 Source Select</span></div>
<div class="line"><a id="l14155" name="l14155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08573c89ae2943471a570aec4bb48812">14155</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH7SEL_S    28</span></div>
<div class="line"><a id="l14156" name="l14156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cfc000bd33eb0ec4a3951324496face">14156</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH6SEL_S    24</span></div>
<div class="line"><a id="l14157" name="l14157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1cdc13732c6b6df6ac21f16081824fdc">14157</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH5SEL_S    20</span></div>
<div class="line"><a id="l14158" name="l14158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47b94869734a9588b6ce1e4e12183b1b">14158</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH4SEL_S    16</span></div>
<div class="line"><a id="l14159" name="l14159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a571bc9a9295724edcbbbdc660ac53b49">14159</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH3SEL_S    12</span></div>
<div class="line"><a id="l14160" name="l14160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7c0d2d612342e2546a0bc875215e1be">14160</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH2SEL_S    8</span></div>
<div class="line"><a id="l14161" name="l14161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada2cb092219bbeea70185636ddb11d0a">14161</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH1SEL_S    4</span></div>
<div class="line"><a id="l14162" name="l14162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4562772ca2f05b2ae6fe55ac9ae10d92">14162</a></span><span class="preprocessor">#define UDMA_CHMAP0_CH0SEL_S    0</span></div>
<div class="line"><a id="l14163" name="l14163"></a><span class="lineno">14163</span> </div>
<div class="line"><a id="l14164" name="l14164"></a><span class="lineno">14164</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14165" name="l14165"></a><span class="lineno">14165</span><span class="comment">//</span></div>
<div class="line"><a id="l14166" name="l14166"></a><span class="lineno">14166</span><span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP1 register.</span></div>
<div class="line"><a id="l14167" name="l14167"></a><span class="lineno">14167</span><span class="comment">//</span></div>
<div class="line"><a id="l14168" name="l14168"></a><span class="lineno">14168</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14169" name="l14169"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2db8976047db2c7d038f43b33c5bad9c">14169</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_M   0xF0000000  </span><span class="comment">// uDMA Channel 15 Source Select</span></div>
<div class="line"><a id="l14170" name="l14170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4f0891a5cd74a058ee7407a37cccd73">14170</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_M   0x0F000000  </span><span class="comment">// uDMA Channel 14 Source Select</span></div>
<div class="line"><a id="l14171" name="l14171"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac619e46e46fcb4d319191704ab6a6f32">14171</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_M   0x00F00000  </span><span class="comment">// uDMA Channel 13 Source Select</span></div>
<div class="line"><a id="l14172" name="l14172"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9e8da2e51a768b9eb3b7fab4ac93d38">14172</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_M   0x000F0000  </span><span class="comment">// uDMA Channel 12 Source Select</span></div>
<div class="line"><a id="l14173" name="l14173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaacd28975abf4d998afc521a9c0cc8af">14173</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_M   0x0000F000  </span><span class="comment">// uDMA Channel 11 Source Select</span></div>
<div class="line"><a id="l14174" name="l14174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addb5aabf1a9593c0f2407e2fc99efbdb">14174</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_M   0x00000F00  </span><span class="comment">// uDMA Channel 10 Source Select</span></div>
<div class="line"><a id="l14175" name="l14175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7023418e2b1d138a86fa3c6660b7e8e5">14175</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_M    0x000000F0  </span><span class="comment">// uDMA Channel 9 Source Select</span></div>
<div class="line"><a id="l14176" name="l14176"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1d261cc6eaff83fdf87a246311ff3c9">14176</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_M    0x0000000F  </span><span class="comment">// uDMA Channel 8 Source Select</span></div>
<div class="line"><a id="l14177" name="l14177"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09518efd2228667675c6ae8f6728f84f">14177</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH15SEL_S   28</span></div>
<div class="line"><a id="l14178" name="l14178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5adad68644752bf7d668bbfbd1bf3420">14178</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH14SEL_S   24</span></div>
<div class="line"><a id="l14179" name="l14179"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31d738e352e2ca9e2658f912c08b93d7">14179</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH13SEL_S   20</span></div>
<div class="line"><a id="l14180" name="l14180"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aacfd2272a4eac20d7f53a693e07919e1">14180</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH12SEL_S   16</span></div>
<div class="line"><a id="l14181" name="l14181"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a873da43d83cc9a85bc8e42efaf79fdcc">14181</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH11SEL_S   12</span></div>
<div class="line"><a id="l14182" name="l14182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ffc51d2bcaeccea99eb93691c88532d">14182</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH10SEL_S   8</span></div>
<div class="line"><a id="l14183" name="l14183"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f22974a57b762e774faa7600ec52d74">14183</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH9SEL_S    4</span></div>
<div class="line"><a id="l14184" name="l14184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad504c08f9b1cc382dd6e46024da21a63">14184</a></span><span class="preprocessor">#define UDMA_CHMAP1_CH8SEL_S    0</span></div>
<div class="line"><a id="l14185" name="l14185"></a><span class="lineno">14185</span> </div>
<div class="line"><a id="l14186" name="l14186"></a><span class="lineno">14186</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14187" name="l14187"></a><span class="lineno">14187</span><span class="comment">//</span></div>
<div class="line"><a id="l14188" name="l14188"></a><span class="lineno">14188</span><span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP2 register.</span></div>
<div class="line"><a id="l14189" name="l14189"></a><span class="lineno">14189</span><span class="comment">//</span></div>
<div class="line"><a id="l14190" name="l14190"></a><span class="lineno">14190</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14191" name="l14191"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a26d9b4b07dc77a89a6a4e835381170e5">14191</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_M   0xF0000000  </span><span class="comment">// uDMA Channel 23 Source Select</span></div>
<div class="line"><a id="l14192" name="l14192"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae06c4781f221a01365961be8a47e8910">14192</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_M   0x0F000000  </span><span class="comment">// uDMA Channel 22 Source Select</span></div>
<div class="line"><a id="l14193" name="l14193"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7df012cb48586d1a2ddbba1392d9441b">14193</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_M   0x00F00000  </span><span class="comment">// uDMA Channel 21 Source Select</span></div>
<div class="line"><a id="l14194" name="l14194"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a943306ac1654b7fa4855b5bb22793a4b">14194</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_M   0x000F0000  </span><span class="comment">// uDMA Channel 20 Source Select</span></div>
<div class="line"><a id="l14195" name="l14195"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a7a087b9c20895f766f6c84d5dedfe3">14195</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_M   0x0000F000  </span><span class="comment">// uDMA Channel 19 Source Select</span></div>
<div class="line"><a id="l14196" name="l14196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a439eb86464cc8733e4210afd06dcdf0e">14196</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_M   0x00000F00  </span><span class="comment">// uDMA Channel 18 Source Select</span></div>
<div class="line"><a id="l14197" name="l14197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0edb0ed6353316755fac3020d4564798">14197</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_M   0x000000F0  </span><span class="comment">// uDMA Channel 17 Source Select</span></div>
<div class="line"><a id="l14198" name="l14198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a78dc6a43202d26a1b412298ffcb0f6">14198</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_M   0x0000000F  </span><span class="comment">// uDMA Channel 16 Source Select</span></div>
<div class="line"><a id="l14199" name="l14199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6c1666030ea5b9085483a07257919ff">14199</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH23SEL_S   28</span></div>
<div class="line"><a id="l14200" name="l14200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5345f805e1aa700e48714ac5a5c8e82d">14200</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH22SEL_S   24</span></div>
<div class="line"><a id="l14201" name="l14201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc1da1aeb03ad4f4bf23d8dc9b695215">14201</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH21SEL_S   20</span></div>
<div class="line"><a id="l14202" name="l14202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8b6648dce3c7746b17265244471de6c">14202</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH20SEL_S   16</span></div>
<div class="line"><a id="l14203" name="l14203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae156362a66480a5a6705fdf2a89f1b4c">14203</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH19SEL_S   12</span></div>
<div class="line"><a id="l14204" name="l14204"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a54141b5561ec4967661f7f7b8c6504e3">14204</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH18SEL_S   8</span></div>
<div class="line"><a id="l14205" name="l14205"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59dcd5705d3148eb94377987ae284eaf">14205</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH17SEL_S   4</span></div>
<div class="line"><a id="l14206" name="l14206"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a88e86e91ffe86dda47ea290253eae635">14206</a></span><span class="preprocessor">#define UDMA_CHMAP2_CH16SEL_S   0</span></div>
<div class="line"><a id="l14207" name="l14207"></a><span class="lineno">14207</span> </div>
<div class="line"><a id="l14208" name="l14208"></a><span class="lineno">14208</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14209" name="l14209"></a><span class="lineno">14209</span><span class="comment">//</span></div>
<div class="line"><a id="l14210" name="l14210"></a><span class="lineno">14210</span><span class="comment">// The following are defines for the bit fields in the UDMA_CHMAP3 register.</span></div>
<div class="line"><a id="l14211" name="l14211"></a><span class="lineno">14211</span><span class="comment">//</span></div>
<div class="line"><a id="l14212" name="l14212"></a><span class="lineno">14212</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14213" name="l14213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0906048cb618218f876e5d7900b3e0a9">14213</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_M   0xF0000000  </span><span class="comment">// uDMA Channel 31 Source Select</span></div>
<div class="line"><a id="l14214" name="l14214"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca33df4483b0c8c4231bcf5a9cd20710">14214</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_M   0x0F000000  </span><span class="comment">// uDMA Channel 30 Source Select</span></div>
<div class="line"><a id="l14215" name="l14215"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2690debf27bd2ffe6f634d677ffea970">14215</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_M   0x00F00000  </span><span class="comment">// uDMA Channel 29 Source Select</span></div>
<div class="line"><a id="l14216" name="l14216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a74cf9e4f070b96879a0bdae13e89f9">14216</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_M   0x000F0000  </span><span class="comment">// uDMA Channel 28 Source Select</span></div>
<div class="line"><a id="l14217" name="l14217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ce9cbecc89837ca9b000edcade3ec31">14217</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_M   0x0000F000  </span><span class="comment">// uDMA Channel 27 Source Select</span></div>
<div class="line"><a id="l14218" name="l14218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2abef0d7ce56aaf867eaa507f212f64">14218</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_M   0x00000F00  </span><span class="comment">// uDMA Channel 26 Source Select</span></div>
<div class="line"><a id="l14219" name="l14219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6b4384022abf13d2a8fbd08fb94938f">14219</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_M   0x000000F0  </span><span class="comment">// uDMA Channel 25 Source Select</span></div>
<div class="line"><a id="l14220" name="l14220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae827c11e8e19f53282d0520a520c6559">14220</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_M   0x0000000F  </span><span class="comment">// uDMA Channel 24 Source Select</span></div>
<div class="line"><a id="l14221" name="l14221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a596eb22e46856d01123859c5996ab5a0">14221</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH31SEL_S   28</span></div>
<div class="line"><a id="l14222" name="l14222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59d7aca08f7f812f91804d102e526c60">14222</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH30SEL_S   24</span></div>
<div class="line"><a id="l14223" name="l14223"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1ec01dcddbe91d5f8c581616a7a62f2">14223</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH29SEL_S   20</span></div>
<div class="line"><a id="l14224" name="l14224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a57f5d2e358aafe67ce171dac0bafd78b">14224</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH28SEL_S   16</span></div>
<div class="line"><a id="l14225" name="l14225"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5900ebc7b7deb79af1c13f97650ca9fb">14225</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH27SEL_S   12</span></div>
<div class="line"><a id="l14226" name="l14226"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc546abd99c431d533c1e50c82b9d907">14226</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH26SEL_S   8</span></div>
<div class="line"><a id="l14227" name="l14227"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33b3f495d1816f016c4419afd6524854">14227</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH25SEL_S   4</span></div>
<div class="line"><a id="l14228" name="l14228"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af75a7bbbb844bb4b0e9b2fe9c9edb0b9">14228</a></span><span class="preprocessor">#define UDMA_CHMAP3_CH24SEL_S   0</span></div>
<div class="line"><a id="l14229" name="l14229"></a><span class="lineno">14229</span> </div>
<div class="line"><a id="l14230" name="l14230"></a><span class="lineno">14230</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14231" name="l14231"></a><span class="lineno">14231</span><span class="comment">//</span></div>
<div class="line"><a id="l14232" name="l14232"></a><span class="lineno">14232</span><span class="comment">// The following are defines for the bit fields in the UDMA_O_SRCENDP register.</span></div>
<div class="line"><a id="l14233" name="l14233"></a><span class="lineno">14233</span><span class="comment">//</span></div>
<div class="line"><a id="l14234" name="l14234"></a><span class="lineno">14234</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14235" name="l14235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b7f63d0589a4bf204c9277c480f67c9">14235</a></span><span class="preprocessor">#define UDMA_SRCENDP_ADDR_M     0xFFFFFFFF  </span><span class="comment">// Source Address End Pointer</span></div>
<div class="line"><a id="l14236" name="l14236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8059efcffc79aea77b38620a9225c380">14236</a></span><span class="preprocessor">#define UDMA_SRCENDP_ADDR_S     0</span></div>
<div class="line"><a id="l14237" name="l14237"></a><span class="lineno">14237</span> </div>
<div class="line"><a id="l14238" name="l14238"></a><span class="lineno">14238</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14239" name="l14239"></a><span class="lineno">14239</span><span class="comment">//</span></div>
<div class="line"><a id="l14240" name="l14240"></a><span class="lineno">14240</span><span class="comment">// The following are defines for the bit fields in the UDMA_O_DSTENDP register.</span></div>
<div class="line"><a id="l14241" name="l14241"></a><span class="lineno">14241</span><span class="comment">//</span></div>
<div class="line"><a id="l14242" name="l14242"></a><span class="lineno">14242</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14243" name="l14243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32de8697fc11b600beb40eb3d37490cb">14243</a></span><span class="preprocessor">#define UDMA_DSTENDP_ADDR_M     0xFFFFFFFF  </span><span class="comment">// Destination Address End Pointer</span></div>
<div class="line"><a id="l14244" name="l14244"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3a1351ea6c7becb9bc1846249975dd7">14244</a></span><span class="preprocessor">#define UDMA_DSTENDP_ADDR_S     0</span></div>
<div class="line"><a id="l14245" name="l14245"></a><span class="lineno">14245</span> </div>
<div class="line"><a id="l14246" name="l14246"></a><span class="lineno">14246</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14247" name="l14247"></a><span class="lineno">14247</span><span class="comment">//</span></div>
<div class="line"><a id="l14248" name="l14248"></a><span class="lineno">14248</span><span class="comment">// The following are defines for the bit fields in the UDMA_O_CHCTL register.</span></div>
<div class="line"><a id="l14249" name="l14249"></a><span class="lineno">14249</span><span class="comment">//</span></div>
<div class="line"><a id="l14250" name="l14250"></a><span class="lineno">14250</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14251" name="l14251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1264e9f4d0785fe752f86ea39242574">14251</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_M     0xC0000000  </span><span class="comment">// Destination Address Increment</span></div>
<div class="line"><a id="l14252" name="l14252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adaf784c212171fbadb9716a0b7873faa">14252</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_8     0x00000000  </span><span class="comment">// Byte</span></div>
<div class="line"><a id="l14253" name="l14253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8443acd62ea12e44ca46d79ff99bf4cb">14253</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_16    0x40000000  </span><span class="comment">// Half-word</span></div>
<div class="line"><a id="l14254" name="l14254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abd9009cbe6cb94351b44ad0b7c2ce0a1">14254</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_32    0x80000000  </span><span class="comment">// Word</span></div>
<div class="line"><a id="l14255" name="l14255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e45c86da6f79bf321c73711224d30fb">14255</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTINC_NONE  0xC0000000  </span><span class="comment">// No increment</span></div>
<div class="line"><a id="l14256" name="l14256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d1a9c7817bc1a46b506451ac66a1cbd">14256</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_M    0x30000000  </span><span class="comment">// Destination Data Size</span></div>
<div class="line"><a id="l14257" name="l14257"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a257cd279faedd59fbb9db66ad74b77a9">14257</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_8    0x00000000  </span><span class="comment">// Byte</span></div>
<div class="line"><a id="l14258" name="l14258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9d3a6a50319f5b3cb79dbe31e89e2f7">14258</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_16   0x10000000  </span><span class="comment">// Half-word</span></div>
<div class="line"><a id="l14259" name="l14259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e7cba2be4f561a40a1dd154296b06e9">14259</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTSIZE_32   0x20000000  </span><span class="comment">// Word</span></div>
<div class="line"><a id="l14260" name="l14260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd028d22f870c5e7f7c93759c97d4f93">14260</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_M     0x0C000000  </span><span class="comment">// Source Address Increment</span></div>
<div class="line"><a id="l14261" name="l14261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c6502de024250bbf8ad4ac458efba8b">14261</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_8     0x00000000  </span><span class="comment">// Byte</span></div>
<div class="line"><a id="l14262" name="l14262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac20d3a810f6d58e0e005730fec0854b6">14262</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_16    0x04000000  </span><span class="comment">// Half-word</span></div>
<div class="line"><a id="l14263" name="l14263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14161ca6906e08c2452e7429067af299">14263</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_32    0x08000000  </span><span class="comment">// Word</span></div>
<div class="line"><a id="l14264" name="l14264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f08cf481efbcf76a2a7fa37d78092f5">14264</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCINC_NONE  0x0C000000  </span><span class="comment">// No increment</span></div>
<div class="line"><a id="l14265" name="l14265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a998df26f37c42e19df7c5df36a15a9cb">14265</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_M    0x03000000  </span><span class="comment">// Source Data Size</span></div>
<div class="line"><a id="l14266" name="l14266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3d6075ce1dd8a21d4ab61112ca915d93">14266</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_8    0x00000000  </span><span class="comment">// Byte</span></div>
<div class="line"><a id="l14267" name="l14267"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad34655fdf6768fc800e8437a10fe3128">14267</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_16   0x01000000  </span><span class="comment">// Half-word</span></div>
<div class="line"><a id="l14268" name="l14268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7de0686f7dbd06d508297492bd68ba9">14268</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCSIZE_32   0x02000000  </span><span class="comment">// Word</span></div>
<div class="line"><a id="l14269" name="l14269"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a802e40ad374bebc334b43d532076961e">14269</a></span><span class="preprocessor">#define UDMA_CHCTL_DSTPROT0     0x00200000  </span><span class="comment">// Destination Privilege Access</span></div>
<div class="line"><a id="l14270" name="l14270"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7a52b133d40495e32abf8217962a951">14270</a></span><span class="preprocessor">#define UDMA_CHCTL_SRCPROT0     0x00040000  </span><span class="comment">// Source Privilege Access</span></div>
<div class="line"><a id="l14271" name="l14271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47776240d7ab85f1582acd753443ce75">14271</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_M    0x0003C000  </span><span class="comment">// Arbitration Size</span></div>
<div class="line"><a id="l14272" name="l14272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac1c3eefd24146b61e77068fd861ae1a5">14272</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1    0x00000000  </span><span class="comment">// 1 Transfer</span></div>
<div class="line"><a id="l14273" name="l14273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae20985dcfedf16c0af1e9c1d47e72fc4">14273</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_2    0x00004000  </span><span class="comment">// 2 Transfers</span></div>
<div class="line"><a id="l14274" name="l14274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf5016e197e4f1ea31c6e77902587a43">14274</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_4    0x00008000  </span><span class="comment">// 4 Transfers</span></div>
<div class="line"><a id="l14275" name="l14275"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a039bdba2c3549e8d36be4399474c2617">14275</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_8    0x0000C000  </span><span class="comment">// 8 Transfers</span></div>
<div class="line"><a id="l14276" name="l14276"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b3d97e3c85c4866fc1742d7cbec5fc7">14276</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_16   0x00010000  </span><span class="comment">// 16 Transfers</span></div>
<div class="line"><a id="l14277" name="l14277"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a205653da8bedad4413c431acc50e3f33">14277</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_32   0x00014000  </span><span class="comment">// 32 Transfers</span></div>
<div class="line"><a id="l14278" name="l14278"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a949ccaab9b927850da47de1ce299a0ab">14278</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_64   0x00018000  </span><span class="comment">// 64 Transfers</span></div>
<div class="line"><a id="l14279" name="l14279"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5dd8041cb42b1f9afd84ab8cd7f748d6">14279</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_128  0x0001C000  </span><span class="comment">// 128 Transfers</span></div>
<div class="line"><a id="l14280" name="l14280"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34545f74053f0f303f009edb765b8780">14280</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_256  0x00020000  </span><span class="comment">// 256 Transfers</span></div>
<div class="line"><a id="l14281" name="l14281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a386bb29be886cdc3625a95a2dd4a27f8">14281</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_512  0x00024000  </span><span class="comment">// 512 Transfers</span></div>
<div class="line"><a id="l14282" name="l14282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd45ce976c484102d0d4025ed056dde9">14282</a></span><span class="preprocessor">#define UDMA_CHCTL_ARBSIZE_1024 0x00028000  </span><span class="comment">// 1024 Transfers</span></div>
<div class="line"><a id="l14283" name="l14283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab20c09d0d72e80b1556c0215454ea1d8">14283</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_M   0x00003FF0  </span><span class="comment">// Transfer Size (minus 1)</span></div>
<div class="line"><a id="l14284" name="l14284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a31de6174f855ff5f8e1fb52f9d60f8a8">14284</a></span><span class="preprocessor">#define UDMA_CHCTL_NXTUSEBURST  0x00000008  </span><span class="comment">// Next Useburst</span></div>
<div class="line"><a id="l14285" name="l14285"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3ea72dfa406ca2a250dd62d271d3566">14285</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_M   0x00000007  </span><span class="comment">// uDMA Transfer Mode</span></div>
<div class="line"><a id="l14286" name="l14286"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bed6f687f40185763b9a9684710b5df">14286</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_STOP                                              \</span></div>
<div class="line"><a id="l14287" name="l14287"></a><span class="lineno">14287</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Stop</span></div>
<div class="line"><a id="l14288" name="l14288"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b3114fbc9d63baf82c115a8f5c39f0a">14288</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_BASIC                                             \</span></div>
<div class="line"><a id="l14289" name="l14289"></a><span class="lineno">14289</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Basic</span></div>
<div class="line"><a id="l14290" name="l14290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6cf1593fd910e6849174720c9e9f046">14290</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_AUTO                                              \</span></div>
<div class="line"><a id="l14291" name="l14291"></a><span class="lineno">14291</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Auto-Request</span></div>
<div class="line"><a id="l14292" name="l14292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab57520f9711fbe51ea580dbc7a9029c9">14292</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PINGPONG                                          \</span></div>
<div class="line"><a id="l14293" name="l14293"></a><span class="lineno">14293</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Ping-Pong</span></div>
<div class="line"><a id="l14294" name="l14294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9e6063c5a69d1583b8771bd524ac176b">14294</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SG                                            \</span></div>
<div class="line"><a id="l14295" name="l14295"></a><span class="lineno">14295</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// Memory Scatter-Gather</span></div>
<div class="line"><a id="l14296" name="l14296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1143840250415249c79af03d0581124">14296</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_MEM_SGA                                           \</span></div>
<div class="line"><a id="l14297" name="l14297"></a><span class="lineno">14297</span><span class="preprocessor">                                0x00000005  </span><span class="comment">// Alternate Memory Scatter-Gather</span></div>
<div class="line"><a id="l14298" name="l14298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa64533f9fdec32bf78225bae7a0509d">14298</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SG                                            \</span></div>
<div class="line"><a id="l14299" name="l14299"></a><span class="lineno">14299</span><span class="preprocessor">                                0x00000006  </span><span class="comment">// Peripheral Scatter-Gather</span></div>
<div class="line"><a id="l14300" name="l14300"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acbfb81d13b2d0ba94335a295d3f968c1">14300</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERMODE_PER_SGA                                           \</span></div>
<div class="line"><a id="l14301" name="l14301"></a><span class="lineno">14301</span><span class="preprocessor">                                0x00000007  </span><span class="comment">// Alternate Peripheral</span></div>
<div class="line"><a id="l14302" name="l14302"></a><span class="lineno">14302</span>                                            <span class="comment">// Scatter-Gather</span></div>
<div class="line"><a id="l14303" name="l14303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ba2fb1a3f7c5322d9785e77b5a8e9d4">14303</a></span><span class="preprocessor">#define UDMA_CHCTL_XFERSIZE_S   4</span></div>
<div class="line"><a id="l14304" name="l14304"></a><span class="lineno">14304</span> </div>
<div class="line"><a id="l14305" name="l14305"></a><span class="lineno">14305</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14306" name="l14306"></a><span class="lineno">14306</span><span class="comment">//</span></div>
<div class="line"><a id="l14307" name="l14307"></a><span class="lineno">14307</span><span class="comment">// The following are defines for the bit fields in the CCM_O_CRCCTRL register.</span></div>
<div class="line"><a id="l14308" name="l14308"></a><span class="lineno">14308</span><span class="comment">//</span></div>
<div class="line"><a id="l14309" name="l14309"></a><span class="lineno">14309</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14310" name="l14310"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ae61126708314634d1788bd5169def7">14310</a></span><span class="preprocessor">#define CCM_CRCCTRL_INIT_M      0x00006000  </span><span class="comment">// CRC Initialization</span></div>
<div class="line"><a id="l14311" name="l14311"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a3cdd07a712fcfeaf01711bc280d15d">14311</a></span><span class="preprocessor">#define CCM_CRCCTRL_INIT_SEED   0x00000000  </span><span class="comment">// Use the CRCSEED register context</span></div>
<div class="line"><a id="l14312" name="l14312"></a><span class="lineno">14312</span>                                            <span class="comment">// as the starting value</span></div>
<div class="line"><a id="l14313" name="l14313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a97e0938e95139168e9554d1e86f57b3e">14313</a></span><span class="preprocessor">#define CCM_CRCCTRL_INIT_0      0x00004000  </span><span class="comment">// Initialize to all &#39;0s&#39;</span></div>
<div class="line"><a id="l14314" name="l14314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d92881dec1e61406f2f693b3b913cfc">14314</a></span><span class="preprocessor">#define CCM_CRCCTRL_INIT_1      0x00006000  </span><span class="comment">// Initialize to all &#39;1s&#39;</span></div>
<div class="line"><a id="l14315" name="l14315"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44bd7f709413fc147ea16b283ea14817">14315</a></span><span class="preprocessor">#define CCM_CRCCTRL_SIZE        0x00001000  </span><span class="comment">// Input Data Size</span></div>
<div class="line"><a id="l14316" name="l14316"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeae67ac9bedd8e4ba8df5f62fcc4b0a2">14316</a></span><span class="preprocessor">#define CCM_CRCCTRL_RESINV      0x00000200  </span><span class="comment">// Result Inverse Enable</span></div>
<div class="line"><a id="l14317" name="l14317"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7c878f94614f1152d636209f2075b88d">14317</a></span><span class="preprocessor">#define CCM_CRCCTRL_OBR         0x00000100  </span><span class="comment">// Output Reverse Enable</span></div>
<div class="line"><a id="l14318" name="l14318"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2193a3110493709793c086230598056f">14318</a></span><span class="preprocessor">#define CCM_CRCCTRL_BR          0x00000080  </span><span class="comment">// Bit reverse enable</span></div>
<div class="line"><a id="l14319" name="l14319"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7e325a16919dd47ba9e55c4ada9dc56">14319</a></span><span class="preprocessor">#define CCM_CRCCTRL_ENDIAN_M    0x00000030  </span><span class="comment">// Endian Control</span></div>
<div class="line"><a id="l14320" name="l14320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab55e13793fee7eedb11ad23fd869899">14320</a></span><span class="preprocessor">#define CCM_CRCCTRL_ENDIAN_SBHW 0x00000000  </span><span class="comment">// Configuration unchanged. (B3,</span></div>
<div class="line"><a id="l14321" name="l14321"></a><span class="lineno">14321</span>                                            <span class="comment">// B2, B1, B0)</span></div>
<div class="line"><a id="l14322" name="l14322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade72029592ebca788303c30f82103b80">14322</a></span><span class="preprocessor">#define CCM_CRCCTRL_ENDIAN_SHW  0x00000010  </span><span class="comment">// Bytes are swapped in half-words</span></div>
<div class="line"><a id="l14323" name="l14323"></a><span class="lineno">14323</span>                                            <span class="comment">// but half-words are not swapped</span></div>
<div class="line"><a id="l14324" name="l14324"></a><span class="lineno">14324</span>                                            <span class="comment">// (B2, B3, B0, B1)</span></div>
<div class="line"><a id="l14325" name="l14325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa720e3090c8aa16c6f3ab14c003f9508">14325</a></span><span class="preprocessor">#define CCM_CRCCTRL_ENDIAN_SHWNB                                              \</span></div>
<div class="line"><a id="l14326" name="l14326"></a><span class="lineno">14326</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Half-words are swapped but bytes</span></div>
<div class="line"><a id="l14327" name="l14327"></a><span class="lineno">14327</span>                                            <span class="comment">// are not swapped in half-word.</span></div>
<div class="line"><a id="l14328" name="l14328"></a><span class="lineno">14328</span>                                            <span class="comment">// (B1, B0, B3, B2)</span></div>
<div class="line"><a id="l14329" name="l14329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3413e9c15c2f8c039fdf0b8a2827ac01">14329</a></span><span class="preprocessor">#define CCM_CRCCTRL_ENDIAN_SBSW 0x00000030  </span><span class="comment">// Bytes are swapped in half-words</span></div>
<div class="line"><a id="l14330" name="l14330"></a><span class="lineno">14330</span>                                            <span class="comment">// and half-words are swapped. (B0,</span></div>
<div class="line"><a id="l14331" name="l14331"></a><span class="lineno">14331</span>                                            <span class="comment">// B1, B2, B3)</span></div>
<div class="line"><a id="l14332" name="l14332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9ea9667c0389c19494496fbe511023f">14332</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_M      0x0000000F  </span><span class="comment">// Operation Type</span></div>
<div class="line"><a id="l14333" name="l14333"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6154c4a892fdd8f17c4dc783c6f5af3">14333</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_P8055  0x00000000  </span><span class="comment">// Polynomial 0x8005</span></div>
<div class="line"><a id="l14334" name="l14334"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad6e9eb72b3ee5b275de8eda5db481023">14334</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_P1021  0x00000001  </span><span class="comment">// Polynomial 0x1021</span></div>
<div class="line"><a id="l14335" name="l14335"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a09b383a2d28d7279825fd21a74565600">14335</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_P4C11DB7                                             \</span></div>
<div class="line"><a id="l14336" name="l14336"></a><span class="lineno">14336</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Polynomial 0x4C11DB7</span></div>
<div class="line"><a id="l14337" name="l14337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e7e264e0fe4924044695ab6df016bfa">14337</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_P1EDC6F41                                            \</span></div>
<div class="line"><a id="l14338" name="l14338"></a><span class="lineno">14338</span><span class="preprocessor">                                0x00000003  </span><span class="comment">// Polynomial 0x1EDC6F41</span></div>
<div class="line"><a id="l14339" name="l14339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a446f709b88bbb6b949a1fef8c245ff2a">14339</a></span><span class="preprocessor">#define CCM_CRCCTRL_TYPE_TCPCHKSUM                                            \</span></div>
<div class="line"><a id="l14340" name="l14340"></a><span class="lineno">14340</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// TCP checksum</span></div>
<div class="line"><a id="l14341" name="l14341"></a><span class="lineno">14341</span> </div>
<div class="line"><a id="l14342" name="l14342"></a><span class="lineno">14342</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14343" name="l14343"></a><span class="lineno">14343</span><span class="comment">//</span></div>
<div class="line"><a id="l14344" name="l14344"></a><span class="lineno">14344</span><span class="comment">// The following are defines for the bit fields in the CCM_O_CRCSEED register.</span></div>
<div class="line"><a id="l14345" name="l14345"></a><span class="lineno">14345</span><span class="comment">//</span></div>
<div class="line"><a id="l14346" name="l14346"></a><span class="lineno">14346</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14347" name="l14347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2af1b0cef9ca52c8660cbcffe3a7f921">14347</a></span><span class="preprocessor">#define CCM_CRCSEED_SEED_M      0xFFFFFFFF  </span><span class="comment">// SEED/Context Value</span></div>
<div class="line"><a id="l14348" name="l14348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a86d0a0640b2afc4508e3a5a7f6bf2f23">14348</a></span><span class="preprocessor">#define CCM_CRCSEED_SEED_S      0</span></div>
<div class="line"><a id="l14349" name="l14349"></a><span class="lineno">14349</span> </div>
<div class="line"><a id="l14350" name="l14350"></a><span class="lineno">14350</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14351" name="l14351"></a><span class="lineno">14351</span><span class="comment">//</span></div>
<div class="line"><a id="l14352" name="l14352"></a><span class="lineno">14352</span><span class="comment">// The following are defines for the bit fields in the CCM_O_CRCDIN register.</span></div>
<div class="line"><a id="l14353" name="l14353"></a><span class="lineno">14353</span><span class="comment">//</span></div>
<div class="line"><a id="l14354" name="l14354"></a><span class="lineno">14354</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14355" name="l14355"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7e88291fd53318a4ceecb6540a02695">14355</a></span><span class="preprocessor">#define CCM_CRCDIN_DATAIN_M     0xFFFFFFFF  </span><span class="comment">// Data Input</span></div>
<div class="line"><a id="l14356" name="l14356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a026dbe8e803ee34f81d993aafae22f4b">14356</a></span><span class="preprocessor">#define CCM_CRCDIN_DATAIN_S     0</span></div>
<div class="line"><a id="l14357" name="l14357"></a><span class="lineno">14357</span> </div>
<div class="line"><a id="l14358" name="l14358"></a><span class="lineno">14358</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14359" name="l14359"></a><span class="lineno">14359</span><span class="comment">//</span></div>
<div class="line"><a id="l14360" name="l14360"></a><span class="lineno">14360</span><span class="comment">// The following are defines for the bit fields in the CCM_O_CRCRSLTPP</span></div>
<div class="line"><a id="l14361" name="l14361"></a><span class="lineno">14361</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14362" name="l14362"></a><span class="lineno">14362</span><span class="comment">//</span></div>
<div class="line"><a id="l14363" name="l14363"></a><span class="lineno">14363</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14364" name="l14364"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a119151d654827e2836802b3d79fd11e2">14364</a></span><span class="preprocessor">#define CCM_CRCRSLTPP_RSLTPP_M  0xFFFFFFFF  </span><span class="comment">// Post Processing Result</span></div>
<div class="line"><a id="l14365" name="l14365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa6cb8c5e822c42bac117bea2172ce7ae">14365</a></span><span class="preprocessor">#define CCM_CRCRSLTPP_RSLTPP_S  0</span></div>
<div class="line"><a id="l14366" name="l14366"></a><span class="lineno">14366</span> </div>
<div class="line"><a id="l14367" name="l14367"></a><span class="lineno">14367</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14368" name="l14368"></a><span class="lineno">14368</span><span class="comment">//</span></div>
<div class="line"><a id="l14369" name="l14369"></a><span class="lineno">14369</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_A</span></div>
<div class="line"><a id="l14370" name="l14370"></a><span class="lineno">14370</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14371" name="l14371"></a><span class="lineno">14371</span><span class="comment">//</span></div>
<div class="line"><a id="l14372" name="l14372"></a><span class="lineno">14372</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14373" name="l14373"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3758c477350a8941fba38250ee51daa">14373</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_A_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14374" name="l14374"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa992719b93716c5e09075260728aac28">14374</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_A_DATA_S 0</span></div>
<div class="line"><a id="l14375" name="l14375"></a><span class="lineno">14375</span> </div>
<div class="line"><a id="l14376" name="l14376"></a><span class="lineno">14376</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14377" name="l14377"></a><span class="lineno">14377</span><span class="comment">//</span></div>
<div class="line"><a id="l14378" name="l14378"></a><span class="lineno">14378</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_B</span></div>
<div class="line"><a id="l14379" name="l14379"></a><span class="lineno">14379</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14380" name="l14380"></a><span class="lineno">14380</span><span class="comment">//</span></div>
<div class="line"><a id="l14381" name="l14381"></a><span class="lineno">14381</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14382" name="l14382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8de3e11e15aa6fd779812528864df47e">14382</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_B_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14383" name="l14383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afffdf6ee0243a6a0f2bfa08d55588be8">14383</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_B_DATA_S 0</span></div>
<div class="line"><a id="l14384" name="l14384"></a><span class="lineno">14384</span> </div>
<div class="line"><a id="l14385" name="l14385"></a><span class="lineno">14385</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14386" name="l14386"></a><span class="lineno">14386</span><span class="comment">//</span></div>
<div class="line"><a id="l14387" name="l14387"></a><span class="lineno">14387</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_C</span></div>
<div class="line"><a id="l14388" name="l14388"></a><span class="lineno">14388</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14389" name="l14389"></a><span class="lineno">14389</span><span class="comment">//</span></div>
<div class="line"><a id="l14390" name="l14390"></a><span class="lineno">14390</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14391" name="l14391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0fea79896b88c0343224490ed28b1f9">14391</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_C_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14392" name="l14392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ddec2d6e69f93e6f2f9139c1884008e">14392</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_C_DATA_S 0</span></div>
<div class="line"><a id="l14393" name="l14393"></a><span class="lineno">14393</span> </div>
<div class="line"><a id="l14394" name="l14394"></a><span class="lineno">14394</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14395" name="l14395"></a><span class="lineno">14395</span><span class="comment">//</span></div>
<div class="line"><a id="l14396" name="l14396"></a><span class="lineno">14396</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_D</span></div>
<div class="line"><a id="l14397" name="l14397"></a><span class="lineno">14397</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14398" name="l14398"></a><span class="lineno">14398</span><span class="comment">//</span></div>
<div class="line"><a id="l14399" name="l14399"></a><span class="lineno">14399</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14400" name="l14400"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a692531dce67634fa406d8c3221412675">14400</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_D_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14401" name="l14401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3438529ebd3d5a4edc0ba830e93928d0">14401</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_D_DATA_S 0</span></div>
<div class="line"><a id="l14402" name="l14402"></a><span class="lineno">14402</span> </div>
<div class="line"><a id="l14403" name="l14403"></a><span class="lineno">14403</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14404" name="l14404"></a><span class="lineno">14404</span><span class="comment">//</span></div>
<div class="line"><a id="l14405" name="l14405"></a><span class="lineno">14405</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_E</span></div>
<div class="line"><a id="l14406" name="l14406"></a><span class="lineno">14406</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14407" name="l14407"></a><span class="lineno">14407</span><span class="comment">//</span></div>
<div class="line"><a id="l14408" name="l14408"></a><span class="lineno">14408</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14409" name="l14409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c581dbcba0cc76524ce664d0199f5d1">14409</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_E_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14410" name="l14410"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeac4d4477ddc53003c29287fa8c2987f">14410</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_E_DATA_S 0</span></div>
<div class="line"><a id="l14411" name="l14411"></a><span class="lineno">14411</span> </div>
<div class="line"><a id="l14412" name="l14412"></a><span class="lineno">14412</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14413" name="l14413"></a><span class="lineno">14413</span><span class="comment">//</span></div>
<div class="line"><a id="l14414" name="l14414"></a><span class="lineno">14414</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_F</span></div>
<div class="line"><a id="l14415" name="l14415"></a><span class="lineno">14415</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14416" name="l14416"></a><span class="lineno">14416</span><span class="comment">//</span></div>
<div class="line"><a id="l14417" name="l14417"></a><span class="lineno">14417</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14418" name="l14418"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab24f31958142da06a9368a67787fb7b7">14418</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_F_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14419" name="l14419"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2254d05c53bd5b869f9747208b9c2072">14419</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_F_DATA_S 0</span></div>
<div class="line"><a id="l14420" name="l14420"></a><span class="lineno">14420</span> </div>
<div class="line"><a id="l14421" name="l14421"></a><span class="lineno">14421</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14422" name="l14422"></a><span class="lineno">14422</span><span class="comment">//</span></div>
<div class="line"><a id="l14423" name="l14423"></a><span class="lineno">14423</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_G</span></div>
<div class="line"><a id="l14424" name="l14424"></a><span class="lineno">14424</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14425" name="l14425"></a><span class="lineno">14425</span><span class="comment">//</span></div>
<div class="line"><a id="l14426" name="l14426"></a><span class="lineno">14426</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14427" name="l14427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f6f4393434dc7a352992f0388276bb7">14427</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_G_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14428" name="l14428"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9594ca0322f2ebef24ad09012f77567e">14428</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_G_DATA_S 0</span></div>
<div class="line"><a id="l14429" name="l14429"></a><span class="lineno">14429</span> </div>
<div class="line"><a id="l14430" name="l14430"></a><span class="lineno">14430</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14431" name="l14431"></a><span class="lineno">14431</span><span class="comment">//</span></div>
<div class="line"><a id="l14432" name="l14432"></a><span class="lineno">14432</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_ODIGEST_H</span></div>
<div class="line"><a id="l14433" name="l14433"></a><span class="lineno">14433</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14434" name="l14434"></a><span class="lineno">14434</span><span class="comment">//</span></div>
<div class="line"><a id="l14435" name="l14435"></a><span class="lineno">14435</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14436" name="l14436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7bed9cacc5fb88e7f4e0f906ac6aaba">14436</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_H_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14437" name="l14437"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a218a26452ff061ce14641bc2150fb9a5">14437</a></span><span class="preprocessor">#define SHAMD5_ODIGEST_H_DATA_S 0</span></div>
<div class="line"><a id="l14438" name="l14438"></a><span class="lineno">14438</span> </div>
<div class="line"><a id="l14439" name="l14439"></a><span class="lineno">14439</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14440" name="l14440"></a><span class="lineno">14440</span><span class="comment">//</span></div>
<div class="line"><a id="l14441" name="l14441"></a><span class="lineno">14441</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_A</span></div>
<div class="line"><a id="l14442" name="l14442"></a><span class="lineno">14442</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14443" name="l14443"></a><span class="lineno">14443</span><span class="comment">//</span></div>
<div class="line"><a id="l14444" name="l14444"></a><span class="lineno">14444</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14445" name="l14445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6fa8bd8cde6a2ae9bdfa8520c19cc2f">14445</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_A_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14446" name="l14446"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25c887d1c042bd8e5c0129b499df66d0">14446</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_A_DATA_S 0</span></div>
<div class="line"><a id="l14447" name="l14447"></a><span class="lineno">14447</span> </div>
<div class="line"><a id="l14448" name="l14448"></a><span class="lineno">14448</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14449" name="l14449"></a><span class="lineno">14449</span><span class="comment">//</span></div>
<div class="line"><a id="l14450" name="l14450"></a><span class="lineno">14450</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_B</span></div>
<div class="line"><a id="l14451" name="l14451"></a><span class="lineno">14451</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14452" name="l14452"></a><span class="lineno">14452</span><span class="comment">//</span></div>
<div class="line"><a id="l14453" name="l14453"></a><span class="lineno">14453</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14454" name="l14454"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5902beb3454572f440cc782f077cc005">14454</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_B_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14455" name="l14455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a777ac2a3e4e2a0417231d455bb239399">14455</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_B_DATA_S 0</span></div>
<div class="line"><a id="l14456" name="l14456"></a><span class="lineno">14456</span> </div>
<div class="line"><a id="l14457" name="l14457"></a><span class="lineno">14457</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14458" name="l14458"></a><span class="lineno">14458</span><span class="comment">//</span></div>
<div class="line"><a id="l14459" name="l14459"></a><span class="lineno">14459</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_C</span></div>
<div class="line"><a id="l14460" name="l14460"></a><span class="lineno">14460</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14461" name="l14461"></a><span class="lineno">14461</span><span class="comment">//</span></div>
<div class="line"><a id="l14462" name="l14462"></a><span class="lineno">14462</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14463" name="l14463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9cbd72d51816660bb8b275ed9fb02d5">14463</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_C_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14464" name="l14464"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a171f4278e1d2068db8a514ac8851beb7">14464</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_C_DATA_S 0</span></div>
<div class="line"><a id="l14465" name="l14465"></a><span class="lineno">14465</span> </div>
<div class="line"><a id="l14466" name="l14466"></a><span class="lineno">14466</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14467" name="l14467"></a><span class="lineno">14467</span><span class="comment">//</span></div>
<div class="line"><a id="l14468" name="l14468"></a><span class="lineno">14468</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_D</span></div>
<div class="line"><a id="l14469" name="l14469"></a><span class="lineno">14469</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14470" name="l14470"></a><span class="lineno">14470</span><span class="comment">//</span></div>
<div class="line"><a id="l14471" name="l14471"></a><span class="lineno">14471</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14472" name="l14472"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a879cbbbc1a571f2bc0ae083b6785f6f4">14472</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_D_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14473" name="l14473"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afb20a4acb4f7f35441c106526f6ce5c2">14473</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_D_DATA_S 0</span></div>
<div class="line"><a id="l14474" name="l14474"></a><span class="lineno">14474</span> </div>
<div class="line"><a id="l14475" name="l14475"></a><span class="lineno">14475</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14476" name="l14476"></a><span class="lineno">14476</span><span class="comment">//</span></div>
<div class="line"><a id="l14477" name="l14477"></a><span class="lineno">14477</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_E</span></div>
<div class="line"><a id="l14478" name="l14478"></a><span class="lineno">14478</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14479" name="l14479"></a><span class="lineno">14479</span><span class="comment">//</span></div>
<div class="line"><a id="l14480" name="l14480"></a><span class="lineno">14480</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14481" name="l14481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30dcefadc07e6907e6d47f2ebce56445">14481</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_E_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14482" name="l14482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5df17800e86584cd013b091ca11df386">14482</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_E_DATA_S 0</span></div>
<div class="line"><a id="l14483" name="l14483"></a><span class="lineno">14483</span> </div>
<div class="line"><a id="l14484" name="l14484"></a><span class="lineno">14484</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14485" name="l14485"></a><span class="lineno">14485</span><span class="comment">//</span></div>
<div class="line"><a id="l14486" name="l14486"></a><span class="lineno">14486</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_F</span></div>
<div class="line"><a id="l14487" name="l14487"></a><span class="lineno">14487</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14488" name="l14488"></a><span class="lineno">14488</span><span class="comment">//</span></div>
<div class="line"><a id="l14489" name="l14489"></a><span class="lineno">14489</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14490" name="l14490"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaea855e43c0c8d775b6b28676beafdf7">14490</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_F_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14491" name="l14491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b1a7bf66d4a312a2d39422d0ea70033">14491</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_F_DATA_S 0</span></div>
<div class="line"><a id="l14492" name="l14492"></a><span class="lineno">14492</span> </div>
<div class="line"><a id="l14493" name="l14493"></a><span class="lineno">14493</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14494" name="l14494"></a><span class="lineno">14494</span><span class="comment">//</span></div>
<div class="line"><a id="l14495" name="l14495"></a><span class="lineno">14495</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_G</span></div>
<div class="line"><a id="l14496" name="l14496"></a><span class="lineno">14496</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14497" name="l14497"></a><span class="lineno">14497</span><span class="comment">//</span></div>
<div class="line"><a id="l14498" name="l14498"></a><span class="lineno">14498</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14499" name="l14499"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad983c4a19fba9b240c9cd2c0e7c1b881">14499</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_G_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14500" name="l14500"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8233f5b8a139a87b77ee30cfd96b16e3">14500</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_G_DATA_S 0</span></div>
<div class="line"><a id="l14501" name="l14501"></a><span class="lineno">14501</span> </div>
<div class="line"><a id="l14502" name="l14502"></a><span class="lineno">14502</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14503" name="l14503"></a><span class="lineno">14503</span><span class="comment">//</span></div>
<div class="line"><a id="l14504" name="l14504"></a><span class="lineno">14504</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IDIGEST_H</span></div>
<div class="line"><a id="l14505" name="l14505"></a><span class="lineno">14505</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14506" name="l14506"></a><span class="lineno">14506</span><span class="comment">//</span></div>
<div class="line"><a id="l14507" name="l14507"></a><span class="lineno">14507</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14508" name="l14508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af41d4770d8c5a25cf8bd2d3a3e1acb45">14508</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_H_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14509" name="l14509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a1f288b367e161d53a3437cfc481e40">14509</a></span><span class="preprocessor">#define SHAMD5_IDIGEST_H_DATA_S 0</span></div>
<div class="line"><a id="l14510" name="l14510"></a><span class="lineno">14510</span> </div>
<div class="line"><a id="l14511" name="l14511"></a><span class="lineno">14511</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14512" name="l14512"></a><span class="lineno">14512</span><span class="comment">//</span></div>
<div class="line"><a id="l14513" name="l14513"></a><span class="lineno">14513</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DIGEST_COUNT</span></div>
<div class="line"><a id="l14514" name="l14514"></a><span class="lineno">14514</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14515" name="l14515"></a><span class="lineno">14515</span><span class="comment">//</span></div>
<div class="line"><a id="l14516" name="l14516"></a><span class="lineno">14516</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14517" name="l14517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29173a8ba028ce5bbda7a448865dab1b">14517</a></span><span class="preprocessor">#define SHAMD5_DIGEST_COUNT_M   0xFFFFFFFF  </span><span class="comment">// Digest Count</span></div>
<div class="line"><a id="l14518" name="l14518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a375639b67ec8488527d88271a618b468">14518</a></span><span class="preprocessor">#define SHAMD5_DIGEST_COUNT_S   0</span></div>
<div class="line"><a id="l14519" name="l14519"></a><span class="lineno">14519</span> </div>
<div class="line"><a id="l14520" name="l14520"></a><span class="lineno">14520</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14521" name="l14521"></a><span class="lineno">14521</span><span class="comment">//</span></div>
<div class="line"><a id="l14522" name="l14522"></a><span class="lineno">14522</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_MODE register.</span></div>
<div class="line"><a id="l14523" name="l14523"></a><span class="lineno">14523</span><span class="comment">//</span></div>
<div class="line"><a id="l14524" name="l14524"></a><span class="lineno">14524</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14525" name="l14525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa9dbcd98db813af8c4d2997079a3eb3">14525</a></span><span class="preprocessor">#define SHAMD5_MODE_HMAC_OUTER_HASH                                           \</span></div>
<div class="line"><a id="l14526" name="l14526"></a><span class="lineno">14526</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// HMAC Outer Hash Processing</span></div>
<div class="line"><a id="l14527" name="l14527"></a><span class="lineno">14527</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l14528" name="l14528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f66bba76d11d7a1dab012159f5d56ee">14528</a></span><span class="preprocessor">#define SHAMD5_MODE_HMAC_KEY_PROC                                             \</span></div>
<div class="line"><a id="l14529" name="l14529"></a><span class="lineno">14529</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// HMAC Key Processing Enable</span></div>
<div class="line"><a id="l14530" name="l14530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4758a2d78ed8a46fee55278696004be">14530</a></span><span class="preprocessor">#define SHAMD5_MODE_CLOSE_HASH  0x00000010  </span><span class="comment">// Performs the padding, the</span></div>
<div class="line"><a id="l14531" name="l14531"></a><span class="lineno">14531</span>                                            <span class="comment">// Hash/HMAC will be &#39;closed&#39; at</span></div>
<div class="line"><a id="l14532" name="l14532"></a><span class="lineno">14532</span>                                            <span class="comment">// the end of the block, as per</span></div>
<div class="line"><a id="l14533" name="l14533"></a><span class="lineno">14533</span>                                            <span class="comment">// MD5/SHA-1/SHA-2 specification</span></div>
<div class="line"><a id="l14534" name="l14534"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a45c6a1bf4d8253205f438ea9378da769">14534</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_CONSTANT                                             \</span></div>
<div class="line"><a id="l14535" name="l14535"></a><span class="lineno">14535</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// The initial digest register will</span></div>
<div class="line"><a id="l14536" name="l14536"></a><span class="lineno">14536</span>                                            <span class="comment">// be overwritten with the</span></div>
<div class="line"><a id="l14537" name="l14537"></a><span class="lineno">14537</span>                                            <span class="comment">// algorithm constants for the</span></div>
<div class="line"><a id="l14538" name="l14538"></a><span class="lineno">14538</span>                                            <span class="comment">// selected algorithm when hashing</span></div>
<div class="line"><a id="l14539" name="l14539"></a><span class="lineno">14539</span>                                            <span class="comment">// and the initial digest count</span></div>
<div class="line"><a id="l14540" name="l14540"></a><span class="lineno">14540</span>                                            <span class="comment">// register will be reset to 0</span></div>
<div class="line"><a id="l14541" name="l14541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2e1426696249bde0058756b7235d5b26">14541</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_M      0x00000007  </span><span class="comment">// Hash Algorithm</span></div>
<div class="line"><a id="l14542" name="l14542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad9b74485c97099d8de77b8c04d633f96">14542</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_MD5    0x00000000  </span><span class="comment">// MD5</span></div>
<div class="line"><a id="l14543" name="l14543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae80ab6109af9eddd2798df859ef4019a">14543</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_SHA1   0x00000002  </span><span class="comment">// SHA-1</span></div>
<div class="line"><a id="l14544" name="l14544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a612a588128293c96efefadec156d31db">14544</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_SHA224 0x00000004  </span><span class="comment">// SHA-224</span></div>
<div class="line"><a id="l14545" name="l14545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afbe9e87de9a114dd69848ac158414987">14545</a></span><span class="preprocessor">#define SHAMD5_MODE_ALGO_SHA256 0x00000006  </span><span class="comment">// SHA-256</span></div>
<div class="line"><a id="l14546" name="l14546"></a><span class="lineno">14546</span> </div>
<div class="line"><a id="l14547" name="l14547"></a><span class="lineno">14547</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14548" name="l14548"></a><span class="lineno">14548</span><span class="comment">//</span></div>
<div class="line"><a id="l14549" name="l14549"></a><span class="lineno">14549</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_LENGTH</span></div>
<div class="line"><a id="l14550" name="l14550"></a><span class="lineno">14550</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14551" name="l14551"></a><span class="lineno">14551</span><span class="comment">//</span></div>
<div class="line"><a id="l14552" name="l14552"></a><span class="lineno">14552</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14553" name="l14553"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3b691d3065f20986bae305f74e774a1">14553</a></span><span class="preprocessor">#define SHAMD5_LENGTH_M         0xFFFFFFFF  </span><span class="comment">// Block Length/Remaining Byte</span></div>
<div class="line"><a id="l14554" name="l14554"></a><span class="lineno">14554</span>                                            <span class="comment">// Count</span></div>
<div class="line"><a id="l14555" name="l14555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa37e5bdd273c09ad3c986e1d66a78664">14555</a></span><span class="preprocessor">#define SHAMD5_LENGTH_S         0</span></div>
<div class="line"><a id="l14556" name="l14556"></a><span class="lineno">14556</span> </div>
<div class="line"><a id="l14557" name="l14557"></a><span class="lineno">14557</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14558" name="l14558"></a><span class="lineno">14558</span><span class="comment">//</span></div>
<div class="line"><a id="l14559" name="l14559"></a><span class="lineno">14559</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_0_IN</span></div>
<div class="line"><a id="l14560" name="l14560"></a><span class="lineno">14560</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14561" name="l14561"></a><span class="lineno">14561</span><span class="comment">//</span></div>
<div class="line"><a id="l14562" name="l14562"></a><span class="lineno">14562</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14563" name="l14563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3a37c44abcf918d1ec6d49a7c7223d9">14563</a></span><span class="preprocessor">#define SHAMD5_DATA_0_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14564" name="l14564"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a120843a5dd76f979ffa0ac088b8954f8">14564</a></span><span class="preprocessor">#define SHAMD5_DATA_0_IN_DATA_S 0</span></div>
<div class="line"><a id="l14565" name="l14565"></a><span class="lineno">14565</span> </div>
<div class="line"><a id="l14566" name="l14566"></a><span class="lineno">14566</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14567" name="l14567"></a><span class="lineno">14567</span><span class="comment">//</span></div>
<div class="line"><a id="l14568" name="l14568"></a><span class="lineno">14568</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_1_IN</span></div>
<div class="line"><a id="l14569" name="l14569"></a><span class="lineno">14569</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14570" name="l14570"></a><span class="lineno">14570</span><span class="comment">//</span></div>
<div class="line"><a id="l14571" name="l14571"></a><span class="lineno">14571</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14572" name="l14572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9870b57a562cbf36bb5c77379a87a181">14572</a></span><span class="preprocessor">#define SHAMD5_DATA_1_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14573" name="l14573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae15ab1a7e0c7acfa20232ddd90d8a726">14573</a></span><span class="preprocessor">#define SHAMD5_DATA_1_IN_DATA_S 0</span></div>
<div class="line"><a id="l14574" name="l14574"></a><span class="lineno">14574</span> </div>
<div class="line"><a id="l14575" name="l14575"></a><span class="lineno">14575</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14576" name="l14576"></a><span class="lineno">14576</span><span class="comment">//</span></div>
<div class="line"><a id="l14577" name="l14577"></a><span class="lineno">14577</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_2_IN</span></div>
<div class="line"><a id="l14578" name="l14578"></a><span class="lineno">14578</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14579" name="l14579"></a><span class="lineno">14579</span><span class="comment">//</span></div>
<div class="line"><a id="l14580" name="l14580"></a><span class="lineno">14580</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14581" name="l14581"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab20d692cb03f21a881f555abc598fc3f">14581</a></span><span class="preprocessor">#define SHAMD5_DATA_2_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14582" name="l14582"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aadae2c880767581e64b2d03877056362">14582</a></span><span class="preprocessor">#define SHAMD5_DATA_2_IN_DATA_S 0</span></div>
<div class="line"><a id="l14583" name="l14583"></a><span class="lineno">14583</span> </div>
<div class="line"><a id="l14584" name="l14584"></a><span class="lineno">14584</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14585" name="l14585"></a><span class="lineno">14585</span><span class="comment">//</span></div>
<div class="line"><a id="l14586" name="l14586"></a><span class="lineno">14586</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_3_IN</span></div>
<div class="line"><a id="l14587" name="l14587"></a><span class="lineno">14587</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14588" name="l14588"></a><span class="lineno">14588</span><span class="comment">//</span></div>
<div class="line"><a id="l14589" name="l14589"></a><span class="lineno">14589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14590" name="l14590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ed82da19592966a9536448aa2ab1698">14590</a></span><span class="preprocessor">#define SHAMD5_DATA_3_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14591" name="l14591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae571d633303f21cda7ad656b212c30e6">14591</a></span><span class="preprocessor">#define SHAMD5_DATA_3_IN_DATA_S 0</span></div>
<div class="line"><a id="l14592" name="l14592"></a><span class="lineno">14592</span> </div>
<div class="line"><a id="l14593" name="l14593"></a><span class="lineno">14593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14594" name="l14594"></a><span class="lineno">14594</span><span class="comment">//</span></div>
<div class="line"><a id="l14595" name="l14595"></a><span class="lineno">14595</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_4_IN</span></div>
<div class="line"><a id="l14596" name="l14596"></a><span class="lineno">14596</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14597" name="l14597"></a><span class="lineno">14597</span><span class="comment">//</span></div>
<div class="line"><a id="l14598" name="l14598"></a><span class="lineno">14598</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14599" name="l14599"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bde78a2a0b9ba05211f49715c0a412f">14599</a></span><span class="preprocessor">#define SHAMD5_DATA_4_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14600" name="l14600"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbf656f4fe11d550b599f7b88b919160">14600</a></span><span class="preprocessor">#define SHAMD5_DATA_4_IN_DATA_S 0</span></div>
<div class="line"><a id="l14601" name="l14601"></a><span class="lineno">14601</span> </div>
<div class="line"><a id="l14602" name="l14602"></a><span class="lineno">14602</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14603" name="l14603"></a><span class="lineno">14603</span><span class="comment">//</span></div>
<div class="line"><a id="l14604" name="l14604"></a><span class="lineno">14604</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_5_IN</span></div>
<div class="line"><a id="l14605" name="l14605"></a><span class="lineno">14605</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14606" name="l14606"></a><span class="lineno">14606</span><span class="comment">//</span></div>
<div class="line"><a id="l14607" name="l14607"></a><span class="lineno">14607</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14608" name="l14608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2399845b49b14616e728e171410288b">14608</a></span><span class="preprocessor">#define SHAMD5_DATA_5_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14609" name="l14609"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adbd955f05423fcf1d280f943098564af">14609</a></span><span class="preprocessor">#define SHAMD5_DATA_5_IN_DATA_S 0</span></div>
<div class="line"><a id="l14610" name="l14610"></a><span class="lineno">14610</span> </div>
<div class="line"><a id="l14611" name="l14611"></a><span class="lineno">14611</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14612" name="l14612"></a><span class="lineno">14612</span><span class="comment">//</span></div>
<div class="line"><a id="l14613" name="l14613"></a><span class="lineno">14613</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_6_IN</span></div>
<div class="line"><a id="l14614" name="l14614"></a><span class="lineno">14614</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14615" name="l14615"></a><span class="lineno">14615</span><span class="comment">//</span></div>
<div class="line"><a id="l14616" name="l14616"></a><span class="lineno">14616</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14617" name="l14617"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed6edc06403d770058d1875571acd456">14617</a></span><span class="preprocessor">#define SHAMD5_DATA_6_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14618" name="l14618"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ad41046f96e46df230182cec43ebe9e">14618</a></span><span class="preprocessor">#define SHAMD5_DATA_6_IN_DATA_S 0</span></div>
<div class="line"><a id="l14619" name="l14619"></a><span class="lineno">14619</span> </div>
<div class="line"><a id="l14620" name="l14620"></a><span class="lineno">14620</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14621" name="l14621"></a><span class="lineno">14621</span><span class="comment">//</span></div>
<div class="line"><a id="l14622" name="l14622"></a><span class="lineno">14622</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_7_IN</span></div>
<div class="line"><a id="l14623" name="l14623"></a><span class="lineno">14623</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14624" name="l14624"></a><span class="lineno">14624</span><span class="comment">//</span></div>
<div class="line"><a id="l14625" name="l14625"></a><span class="lineno">14625</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14626" name="l14626"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5ac426c8d4d7f1548674b09d4b447b3">14626</a></span><span class="preprocessor">#define SHAMD5_DATA_7_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14627" name="l14627"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4ca90d8b526c1f3b22e58d5a06a6b47e">14627</a></span><span class="preprocessor">#define SHAMD5_DATA_7_IN_DATA_S 0</span></div>
<div class="line"><a id="l14628" name="l14628"></a><span class="lineno">14628</span> </div>
<div class="line"><a id="l14629" name="l14629"></a><span class="lineno">14629</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14630" name="l14630"></a><span class="lineno">14630</span><span class="comment">//</span></div>
<div class="line"><a id="l14631" name="l14631"></a><span class="lineno">14631</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_8_IN</span></div>
<div class="line"><a id="l14632" name="l14632"></a><span class="lineno">14632</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14633" name="l14633"></a><span class="lineno">14633</span><span class="comment">//</span></div>
<div class="line"><a id="l14634" name="l14634"></a><span class="lineno">14634</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14635" name="l14635"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab60695c05e8513f16e457628c86c85c1">14635</a></span><span class="preprocessor">#define SHAMD5_DATA_8_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14636" name="l14636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae64e798a2490a8657547678d80da55a6">14636</a></span><span class="preprocessor">#define SHAMD5_DATA_8_IN_DATA_S 0</span></div>
<div class="line"><a id="l14637" name="l14637"></a><span class="lineno">14637</span> </div>
<div class="line"><a id="l14638" name="l14638"></a><span class="lineno">14638</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14639" name="l14639"></a><span class="lineno">14639</span><span class="comment">//</span></div>
<div class="line"><a id="l14640" name="l14640"></a><span class="lineno">14640</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_9_IN</span></div>
<div class="line"><a id="l14641" name="l14641"></a><span class="lineno">14641</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14642" name="l14642"></a><span class="lineno">14642</span><span class="comment">//</span></div>
<div class="line"><a id="l14643" name="l14643"></a><span class="lineno">14643</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14644" name="l14644"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85ce69e2afe81d60423aebf8b3845d17">14644</a></span><span class="preprocessor">#define SHAMD5_DATA_9_IN_DATA_M 0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14645" name="l14645"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a922c3c8d0c24c208b4ca32d647596d54">14645</a></span><span class="preprocessor">#define SHAMD5_DATA_9_IN_DATA_S 0</span></div>
<div class="line"><a id="l14646" name="l14646"></a><span class="lineno">14646</span> </div>
<div class="line"><a id="l14647" name="l14647"></a><span class="lineno">14647</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14648" name="l14648"></a><span class="lineno">14648</span><span class="comment">//</span></div>
<div class="line"><a id="l14649" name="l14649"></a><span class="lineno">14649</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_10_IN</span></div>
<div class="line"><a id="l14650" name="l14650"></a><span class="lineno">14650</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14651" name="l14651"></a><span class="lineno">14651</span><span class="comment">//</span></div>
<div class="line"><a id="l14652" name="l14652"></a><span class="lineno">14652</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14653" name="l14653"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5d3e99c98548a6a7e90f59d15895413">14653</a></span><span class="preprocessor">#define SHAMD5_DATA_10_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14654" name="l14654"></a><span class="lineno">14654</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14655" name="l14655"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab2642634ec3bb23c481599989013687f">14655</a></span><span class="preprocessor">#define SHAMD5_DATA_10_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14656" name="l14656"></a><span class="lineno">14656</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14657" name="l14657"></a><span class="lineno">14657</span> </div>
<div class="line"><a id="l14658" name="l14658"></a><span class="lineno">14658</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14659" name="l14659"></a><span class="lineno">14659</span><span class="comment">//</span></div>
<div class="line"><a id="l14660" name="l14660"></a><span class="lineno">14660</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_11_IN</span></div>
<div class="line"><a id="l14661" name="l14661"></a><span class="lineno">14661</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14662" name="l14662"></a><span class="lineno">14662</span><span class="comment">//</span></div>
<div class="line"><a id="l14663" name="l14663"></a><span class="lineno">14663</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14664" name="l14664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a646a2719983385f72d8802111b88211b">14664</a></span><span class="preprocessor">#define SHAMD5_DATA_11_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14665" name="l14665"></a><span class="lineno">14665</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14666" name="l14666"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5564ff6cb0ff649bf5aa08b8a49c7a04">14666</a></span><span class="preprocessor">#define SHAMD5_DATA_11_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14667" name="l14667"></a><span class="lineno">14667</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14668" name="l14668"></a><span class="lineno">14668</span> </div>
<div class="line"><a id="l14669" name="l14669"></a><span class="lineno">14669</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14670" name="l14670"></a><span class="lineno">14670</span><span class="comment">//</span></div>
<div class="line"><a id="l14671" name="l14671"></a><span class="lineno">14671</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_12_IN</span></div>
<div class="line"><a id="l14672" name="l14672"></a><span class="lineno">14672</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14673" name="l14673"></a><span class="lineno">14673</span><span class="comment">//</span></div>
<div class="line"><a id="l14674" name="l14674"></a><span class="lineno">14674</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14675" name="l14675"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ba8373f84f6bc52b56f547043ebc931">14675</a></span><span class="preprocessor">#define SHAMD5_DATA_12_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14676" name="l14676"></a><span class="lineno">14676</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14677" name="l14677"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2821421b5985e63ffbe681841a7301e">14677</a></span><span class="preprocessor">#define SHAMD5_DATA_12_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14678" name="l14678"></a><span class="lineno">14678</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14679" name="l14679"></a><span class="lineno">14679</span> </div>
<div class="line"><a id="l14680" name="l14680"></a><span class="lineno">14680</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14681" name="l14681"></a><span class="lineno">14681</span><span class="comment">//</span></div>
<div class="line"><a id="l14682" name="l14682"></a><span class="lineno">14682</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_13_IN</span></div>
<div class="line"><a id="l14683" name="l14683"></a><span class="lineno">14683</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14684" name="l14684"></a><span class="lineno">14684</span><span class="comment">//</span></div>
<div class="line"><a id="l14685" name="l14685"></a><span class="lineno">14685</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14686" name="l14686"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4aeed6a43a25e25953d2f1da1c8f41b1">14686</a></span><span class="preprocessor">#define SHAMD5_DATA_13_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14687" name="l14687"></a><span class="lineno">14687</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14688" name="l14688"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab42cf81e9bbd01af4b1c6fd433652dd3">14688</a></span><span class="preprocessor">#define SHAMD5_DATA_13_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14689" name="l14689"></a><span class="lineno">14689</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14690" name="l14690"></a><span class="lineno">14690</span> </div>
<div class="line"><a id="l14691" name="l14691"></a><span class="lineno">14691</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14692" name="l14692"></a><span class="lineno">14692</span><span class="comment">//</span></div>
<div class="line"><a id="l14693" name="l14693"></a><span class="lineno">14693</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_14_IN</span></div>
<div class="line"><a id="l14694" name="l14694"></a><span class="lineno">14694</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14695" name="l14695"></a><span class="lineno">14695</span><span class="comment">//</span></div>
<div class="line"><a id="l14696" name="l14696"></a><span class="lineno">14696</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14697" name="l14697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0d135cc4c9360991d2e0447363f71ea">14697</a></span><span class="preprocessor">#define SHAMD5_DATA_14_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14698" name="l14698"></a><span class="lineno">14698</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14699" name="l14699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17e92cdc3929414361241e5ee16184e4">14699</a></span><span class="preprocessor">#define SHAMD5_DATA_14_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14700" name="l14700"></a><span class="lineno">14700</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14701" name="l14701"></a><span class="lineno">14701</span> </div>
<div class="line"><a id="l14702" name="l14702"></a><span class="lineno">14702</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14703" name="l14703"></a><span class="lineno">14703</span><span class="comment">//</span></div>
<div class="line"><a id="l14704" name="l14704"></a><span class="lineno">14704</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DATA_15_IN</span></div>
<div class="line"><a id="l14705" name="l14705"></a><span class="lineno">14705</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14706" name="l14706"></a><span class="lineno">14706</span><span class="comment">//</span></div>
<div class="line"><a id="l14707" name="l14707"></a><span class="lineno">14707</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14708" name="l14708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a46080ec7fce905a88741ff8e46cc7543">14708</a></span><span class="preprocessor">#define SHAMD5_DATA_15_IN_DATA_M                                              \</span></div>
<div class="line"><a id="l14709" name="l14709"></a><span class="lineno">14709</span><span class="preprocessor">                                0xFFFFFFFF  </span><span class="comment">// Digest/Key Data</span></div>
<div class="line"><a id="l14710" name="l14710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada40b4d5dbea9ebe824ec3f3f79c91bf">14710</a></span><span class="preprocessor">#define SHAMD5_DATA_15_IN_DATA_S                                              \</span></div>
<div class="line"><a id="l14711" name="l14711"></a><span class="lineno">14711</span><span class="preprocessor">                                0</span></div>
<div class="line"><a id="l14712" name="l14712"></a><span class="lineno">14712</span> </div>
<div class="line"><a id="l14713" name="l14713"></a><span class="lineno">14713</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14714" name="l14714"></a><span class="lineno">14714</span><span class="comment">//</span></div>
<div class="line"><a id="l14715" name="l14715"></a><span class="lineno">14715</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_REVISION</span></div>
<div class="line"><a id="l14716" name="l14716"></a><span class="lineno">14716</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14717" name="l14717"></a><span class="lineno">14717</span><span class="comment">//</span></div>
<div class="line"><a id="l14718" name="l14718"></a><span class="lineno">14718</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14719" name="l14719"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9e34dd8dcbf39ebb8b9c72af77b76d6">14719</a></span><span class="preprocessor">#define SHAMD5_REVISION_M       0xFFFFFFFF  </span><span class="comment">// Revision Number</span></div>
<div class="line"><a id="l14720" name="l14720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdae327786debaa6778cfd60bdb9313d">14720</a></span><span class="preprocessor">#define SHAMD5_REVISION_S       0</span></div>
<div class="line"><a id="l14721" name="l14721"></a><span class="lineno">14721</span> </div>
<div class="line"><a id="l14722" name="l14722"></a><span class="lineno">14722</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14723" name="l14723"></a><span class="lineno">14723</span><span class="comment">//</span></div>
<div class="line"><a id="l14724" name="l14724"></a><span class="lineno">14724</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_SYSCONFIG</span></div>
<div class="line"><a id="l14725" name="l14725"></a><span class="lineno">14725</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14726" name="l14726"></a><span class="lineno">14726</span><span class="comment">//</span></div>
<div class="line"><a id="l14727" name="l14727"></a><span class="lineno">14727</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14728" name="l14728"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73f269285baad62285f8f0e1089c44e6">14728</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_SADVANCED                                            \</span></div>
<div class="line"><a id="l14729" name="l14729"></a><span class="lineno">14729</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// Advanced Mode Enable</span></div>
<div class="line"><a id="l14730" name="l14730"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94a2b02d4bf02bf322d19c2c88e845b3">14730</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_SIDLE_M                                              \</span></div>
<div class="line"><a id="l14731" name="l14731"></a><span class="lineno">14731</span><span class="preprocessor">                                0x00000030  </span><span class="comment">// Sidle mode</span></div>
<div class="line"><a id="l14732" name="l14732"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c5f9aca1b2b7cfa205d84468084182c">14732</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_SIDLE_FORCE                                          \</span></div>
<div class="line"><a id="l14733" name="l14733"></a><span class="lineno">14733</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Force-idle mode</span></div>
<div class="line"><a id="l14734" name="l14734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd70ad5e42980656275943e70b82ecbd">14734</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_DMA_EN 0x00000008  </span><span class="comment">// uDMA Request Enable</span></div>
<div class="line"><a id="l14735" name="l14735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4818446ea4ab785ce388aaae0a2eb147">14735</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_IT_EN  0x00000004  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l14736" name="l14736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b6b2e187eb135f44482f5ae05c25bc6">14736</a></span><span class="preprocessor">#define SHAMD5_SYSCONFIG_SOFTRESET                                            \</span></div>
<div class="line"><a id="l14737" name="l14737"></a><span class="lineno">14737</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Soft reset</span></div>
<div class="line"><a id="l14738" name="l14738"></a><span class="lineno">14738</span> </div>
<div class="line"><a id="l14739" name="l14739"></a><span class="lineno">14739</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14740" name="l14740"></a><span class="lineno">14740</span><span class="comment">//</span></div>
<div class="line"><a id="l14741" name="l14741"></a><span class="lineno">14741</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_SYSSTATUS</span></div>
<div class="line"><a id="l14742" name="l14742"></a><span class="lineno">14742</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14743" name="l14743"></a><span class="lineno">14743</span><span class="comment">//</span></div>
<div class="line"><a id="l14744" name="l14744"></a><span class="lineno">14744</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14745" name="l14745"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9315a4c4b52348f5aac740ad4cf6ed01">14745</a></span><span class="preprocessor">#define SHAMD5_SYSSTATUS_RESETDONE                                            \</span></div>
<div class="line"><a id="l14746" name="l14746"></a><span class="lineno">14746</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Reset done status</span></div>
<div class="line"><a id="l14747" name="l14747"></a><span class="lineno">14747</span> </div>
<div class="line"><a id="l14748" name="l14748"></a><span class="lineno">14748</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14749" name="l14749"></a><span class="lineno">14749</span><span class="comment">//</span></div>
<div class="line"><a id="l14750" name="l14750"></a><span class="lineno">14750</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IRQSTATUS</span></div>
<div class="line"><a id="l14751" name="l14751"></a><span class="lineno">14751</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14752" name="l14752"></a><span class="lineno">14752</span><span class="comment">//</span></div>
<div class="line"><a id="l14753" name="l14753"></a><span class="lineno">14753</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14754" name="l14754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a22c2a2180fe81cb9bf96660218d8d0">14754</a></span><span class="preprocessor">#define SHAMD5_IRQSTATUS_CONTEXT_READY                                        \</span></div>
<div class="line"><a id="l14755" name="l14755"></a><span class="lineno">14755</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// Context Ready Status</span></div>
<div class="line"><a id="l14756" name="l14756"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3cd1261e0540b9008a9b3a027dda49e">14756</a></span><span class="preprocessor">#define SHAMD5_IRQSTATUS_INPUT_READY                                          \</span></div>
<div class="line"><a id="l14757" name="l14757"></a><span class="lineno">14757</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Input Ready Status</span></div>
<div class="line"><a id="l14758" name="l14758"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a545ddab14d19b72aab170693bcfa8167">14758</a></span><span class="preprocessor">#define SHAMD5_IRQSTATUS_OUTPUT_READY                                         \</span></div>
<div class="line"><a id="l14759" name="l14759"></a><span class="lineno">14759</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Output Ready Status</span></div>
<div class="line"><a id="l14760" name="l14760"></a><span class="lineno">14760</span> </div>
<div class="line"><a id="l14761" name="l14761"></a><span class="lineno">14761</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14762" name="l14762"></a><span class="lineno">14762</span><span class="comment">//</span></div>
<div class="line"><a id="l14763" name="l14763"></a><span class="lineno">14763</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_IRQENABLE</span></div>
<div class="line"><a id="l14764" name="l14764"></a><span class="lineno">14764</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14765" name="l14765"></a><span class="lineno">14765</span><span class="comment">//</span></div>
<div class="line"><a id="l14766" name="l14766"></a><span class="lineno">14766</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14767" name="l14767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe1d2a169adaae8eda5453842aa87c35">14767</a></span><span class="preprocessor">#define SHAMD5_IRQENABLE_CONTEXT_READY                                        \</span></div>
<div class="line"><a id="l14768" name="l14768"></a><span class="lineno">14768</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// Mask for context ready interrupt</span></div>
<div class="line"><a id="l14769" name="l14769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a965e46276e96d2bd32daaaead8e07d53">14769</a></span><span class="preprocessor">#define SHAMD5_IRQENABLE_INPUT_READY                                          \</span></div>
<div class="line"><a id="l14770" name="l14770"></a><span class="lineno">14770</span><span class="preprocessor">                                0x00000002  </span><span class="comment">// Mask for input ready interrupt</span></div>
<div class="line"><a id="l14771" name="l14771"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e2975c8f17dd6bbf9d2c6a57b40853b">14771</a></span><span class="preprocessor">#define SHAMD5_IRQENABLE_OUTPUT_READY                                         \</span></div>
<div class="line"><a id="l14772" name="l14772"></a><span class="lineno">14772</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Mask for output ready interrupt</span></div>
<div class="line"><a id="l14773" name="l14773"></a><span class="lineno">14773</span> </div>
<div class="line"><a id="l14774" name="l14774"></a><span class="lineno">14774</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14775" name="l14775"></a><span class="lineno">14775</span><span class="comment">//</span></div>
<div class="line"><a id="l14776" name="l14776"></a><span class="lineno">14776</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DMAIM register.</span></div>
<div class="line"><a id="l14777" name="l14777"></a><span class="lineno">14777</span><span class="comment">//</span></div>
<div class="line"><a id="l14778" name="l14778"></a><span class="lineno">14778</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14779" name="l14779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeac7815bdc9ec3e63f10663847555786">14779</a></span><span class="preprocessor">#define SHAMD5_DMAIM_COUT       0x00000004  </span><span class="comment">// Context Out DMA Done Interrupt</span></div>
<div class="line"><a id="l14780" name="l14780"></a><span class="lineno">14780</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l14781" name="l14781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5d48e739073eaa242297ad6ce5cad2ef">14781</a></span><span class="preprocessor">#define SHAMD5_DMAIM_DIN        0x00000002  </span><span class="comment">// Data In DMA Done Interrupt Mask</span></div>
<div class="line"><a id="l14782" name="l14782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f53ce208a9688ae162684f7a5fd3fc0">14782</a></span><span class="preprocessor">#define SHAMD5_DMAIM_CIN        0x00000001  </span><span class="comment">// Context In DMA Done Interrupt</span></div>
<div class="line"><a id="l14783" name="l14783"></a><span class="lineno">14783</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l14784" name="l14784"></a><span class="lineno">14784</span> </div>
<div class="line"><a id="l14785" name="l14785"></a><span class="lineno">14785</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14786" name="l14786"></a><span class="lineno">14786</span><span class="comment">//</span></div>
<div class="line"><a id="l14787" name="l14787"></a><span class="lineno">14787</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DMARIS</span></div>
<div class="line"><a id="l14788" name="l14788"></a><span class="lineno">14788</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14789" name="l14789"></a><span class="lineno">14789</span><span class="comment">//</span></div>
<div class="line"><a id="l14790" name="l14790"></a><span class="lineno">14790</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14791" name="l14791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6aa3c5a266a95a9d5027cf873b757644">14791</a></span><span class="preprocessor">#define SHAMD5_DMARIS_COUT      0x00000004  </span><span class="comment">// Context Out DMA Done Raw</span></div>
<div class="line"><a id="l14792" name="l14792"></a><span class="lineno">14792</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14793" name="l14793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab696cfa8045c56d18413eb83b9af7bfa">14793</a></span><span class="preprocessor">#define SHAMD5_DMARIS_DIN       0x00000002  </span><span class="comment">// Data In DMA Done Raw Interrupt</span></div>
<div class="line"><a id="l14794" name="l14794"></a><span class="lineno">14794</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l14795" name="l14795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adec9a5bbe51797c0d7b3e7db2929686c">14795</a></span><span class="preprocessor">#define SHAMD5_DMARIS_CIN       0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l14796" name="l14796"></a><span class="lineno">14796</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14797" name="l14797"></a><span class="lineno">14797</span> </div>
<div class="line"><a id="l14798" name="l14798"></a><span class="lineno">14798</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14799" name="l14799"></a><span class="lineno">14799</span><span class="comment">//</span></div>
<div class="line"><a id="l14800" name="l14800"></a><span class="lineno">14800</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DMAMIS</span></div>
<div class="line"><a id="l14801" name="l14801"></a><span class="lineno">14801</span><span class="comment">// register.</span></div>
<div class="line"><a id="l14802" name="l14802"></a><span class="lineno">14802</span><span class="comment">//</span></div>
<div class="line"><a id="l14803" name="l14803"></a><span class="lineno">14803</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14804" name="l14804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a978c4344c48ff040a71782765bb9d61c">14804</a></span><span class="preprocessor">#define SHAMD5_DMAMIS_COUT      0x00000004  </span><span class="comment">// Context Out DMA Done Masked</span></div>
<div class="line"><a id="l14805" name="l14805"></a><span class="lineno">14805</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14806" name="l14806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afd368e551c689375940bd2fa452324f5">14806</a></span><span class="preprocessor">#define SHAMD5_DMAMIS_DIN       0x00000002  </span><span class="comment">// Data In DMA Done Masked</span></div>
<div class="line"><a id="l14807" name="l14807"></a><span class="lineno">14807</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14808" name="l14808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaaad7f1472b07199e64ac823515128f5">14808</a></span><span class="preprocessor">#define SHAMD5_DMAMIS_CIN       0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l14809" name="l14809"></a><span class="lineno">14809</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14810" name="l14810"></a><span class="lineno">14810</span> </div>
<div class="line"><a id="l14811" name="l14811"></a><span class="lineno">14811</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14812" name="l14812"></a><span class="lineno">14812</span><span class="comment">//</span></div>
<div class="line"><a id="l14813" name="l14813"></a><span class="lineno">14813</span><span class="comment">// The following are defines for the bit fields in the SHAMD5_O_DMAIC register.</span></div>
<div class="line"><a id="l14814" name="l14814"></a><span class="lineno">14814</span><span class="comment">//</span></div>
<div class="line"><a id="l14815" name="l14815"></a><span class="lineno">14815</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14816" name="l14816"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6dc0766523578b0cd69f47cefe323df8">14816</a></span><span class="preprocessor">#define SHAMD5_DMAIC_COUT       0x00000004  </span><span class="comment">// Context Out DMA Done Masked</span></div>
<div class="line"><a id="l14817" name="l14817"></a><span class="lineno">14817</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14818" name="l14818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43c0196b92d8e3e2a34fd19881edadea">14818</a></span><span class="preprocessor">#define SHAMD5_DMAIC_DIN        0x00000002  </span><span class="comment">// Data In DMA Done Interrupt Clear</span></div>
<div class="line"><a id="l14819" name="l14819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b1469b28358b5a56480ef9e64461c06">14819</a></span><span class="preprocessor">#define SHAMD5_DMAIC_CIN        0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l14820" name="l14820"></a><span class="lineno">14820</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l14821" name="l14821"></a><span class="lineno">14821</span> </div>
<div class="line"><a id="l14822" name="l14822"></a><span class="lineno">14822</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14823" name="l14823"></a><span class="lineno">14823</span><span class="comment">//</span></div>
<div class="line"><a id="l14824" name="l14824"></a><span class="lineno">14824</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_6 register.</span></div>
<div class="line"><a id="l14825" name="l14825"></a><span class="lineno">14825</span><span class="comment">//</span></div>
<div class="line"><a id="l14826" name="l14826"></a><span class="lineno">14826</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14827" name="l14827"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a141a96536b04a15fc0f15a3f3301a114">14827</a></span><span class="preprocessor">#define AES_KEY2_6_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14828" name="l14828"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adee83786641afc889a0cde4dee6cf94e">14828</a></span><span class="preprocessor">#define AES_KEY2_6_KEY_S        0</span></div>
<div class="line"><a id="l14829" name="l14829"></a><span class="lineno">14829</span> </div>
<div class="line"><a id="l14830" name="l14830"></a><span class="lineno">14830</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14831" name="l14831"></a><span class="lineno">14831</span><span class="comment">//</span></div>
<div class="line"><a id="l14832" name="l14832"></a><span class="lineno">14832</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_7 register.</span></div>
<div class="line"><a id="l14833" name="l14833"></a><span class="lineno">14833</span><span class="comment">//</span></div>
<div class="line"><a id="l14834" name="l14834"></a><span class="lineno">14834</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14835" name="l14835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51ca0a0cc27367a3b69b4d67fbbfc890">14835</a></span><span class="preprocessor">#define AES_KEY2_7_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14836" name="l14836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace6d96f39a615d7880832ce449395bd4">14836</a></span><span class="preprocessor">#define AES_KEY2_7_KEY_S        0</span></div>
<div class="line"><a id="l14837" name="l14837"></a><span class="lineno">14837</span> </div>
<div class="line"><a id="l14838" name="l14838"></a><span class="lineno">14838</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14839" name="l14839"></a><span class="lineno">14839</span><span class="comment">//</span></div>
<div class="line"><a id="l14840" name="l14840"></a><span class="lineno">14840</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_4 register.</span></div>
<div class="line"><a id="l14841" name="l14841"></a><span class="lineno">14841</span><span class="comment">//</span></div>
<div class="line"><a id="l14842" name="l14842"></a><span class="lineno">14842</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14843" name="l14843"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac16bd967cff5a55c9fdba79e880c9dc9">14843</a></span><span class="preprocessor">#define AES_KEY2_4_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14844" name="l14844"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae5398d2c17bce7fc2bd7e8169a0cf826">14844</a></span><span class="preprocessor">#define AES_KEY2_4_KEY_S        0</span></div>
<div class="line"><a id="l14845" name="l14845"></a><span class="lineno">14845</span> </div>
<div class="line"><a id="l14846" name="l14846"></a><span class="lineno">14846</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14847" name="l14847"></a><span class="lineno">14847</span><span class="comment">//</span></div>
<div class="line"><a id="l14848" name="l14848"></a><span class="lineno">14848</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_5 register.</span></div>
<div class="line"><a id="l14849" name="l14849"></a><span class="lineno">14849</span><span class="comment">//</span></div>
<div class="line"><a id="l14850" name="l14850"></a><span class="lineno">14850</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14851" name="l14851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bd6d6a6d670a087ac636ff8641df955">14851</a></span><span class="preprocessor">#define AES_KEY2_5_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14852" name="l14852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a397cc9f92ed8cf889ebdf8d46fca1fd4">14852</a></span><span class="preprocessor">#define AES_KEY2_5_KEY_S        0</span></div>
<div class="line"><a id="l14853" name="l14853"></a><span class="lineno">14853</span> </div>
<div class="line"><a id="l14854" name="l14854"></a><span class="lineno">14854</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14855" name="l14855"></a><span class="lineno">14855</span><span class="comment">//</span></div>
<div class="line"><a id="l14856" name="l14856"></a><span class="lineno">14856</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_2 register.</span></div>
<div class="line"><a id="l14857" name="l14857"></a><span class="lineno">14857</span><span class="comment">//</span></div>
<div class="line"><a id="l14858" name="l14858"></a><span class="lineno">14858</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14859" name="l14859"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8eedbc05224896582f74ac8aeaf6c5a5">14859</a></span><span class="preprocessor">#define AES_KEY2_2_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14860" name="l14860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08bbfbb4bba5cca5dd9fb3b02d31aaf3">14860</a></span><span class="preprocessor">#define AES_KEY2_2_KEY_S        0</span></div>
<div class="line"><a id="l14861" name="l14861"></a><span class="lineno">14861</span> </div>
<div class="line"><a id="l14862" name="l14862"></a><span class="lineno">14862</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14863" name="l14863"></a><span class="lineno">14863</span><span class="comment">//</span></div>
<div class="line"><a id="l14864" name="l14864"></a><span class="lineno">14864</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_3 register.</span></div>
<div class="line"><a id="l14865" name="l14865"></a><span class="lineno">14865</span><span class="comment">//</span></div>
<div class="line"><a id="l14866" name="l14866"></a><span class="lineno">14866</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14867" name="l14867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ba7eccd6542c09e5f59245116563ada">14867</a></span><span class="preprocessor">#define AES_KEY2_3_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14868" name="l14868"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1df1cbca639e5f381495ba7eb4204e0">14868</a></span><span class="preprocessor">#define AES_KEY2_3_KEY_S        0</span></div>
<div class="line"><a id="l14869" name="l14869"></a><span class="lineno">14869</span> </div>
<div class="line"><a id="l14870" name="l14870"></a><span class="lineno">14870</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14871" name="l14871"></a><span class="lineno">14871</span><span class="comment">//</span></div>
<div class="line"><a id="l14872" name="l14872"></a><span class="lineno">14872</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_0 register.</span></div>
<div class="line"><a id="l14873" name="l14873"></a><span class="lineno">14873</span><span class="comment">//</span></div>
<div class="line"><a id="l14874" name="l14874"></a><span class="lineno">14874</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14875" name="l14875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53197f4860a891c5cb6d38791a46952e">14875</a></span><span class="preprocessor">#define AES_KEY2_0_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14876" name="l14876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9cf4cbb08ea059f839287f5ea1f8252">14876</a></span><span class="preprocessor">#define AES_KEY2_0_KEY_S        0</span></div>
<div class="line"><a id="l14877" name="l14877"></a><span class="lineno">14877</span> </div>
<div class="line"><a id="l14878" name="l14878"></a><span class="lineno">14878</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14879" name="l14879"></a><span class="lineno">14879</span><span class="comment">//</span></div>
<div class="line"><a id="l14880" name="l14880"></a><span class="lineno">14880</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY2_1 register.</span></div>
<div class="line"><a id="l14881" name="l14881"></a><span class="lineno">14881</span><span class="comment">//</span></div>
<div class="line"><a id="l14882" name="l14882"></a><span class="lineno">14882</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14883" name="l14883"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49d5852cfbeef7a419f1394485312a71">14883</a></span><span class="preprocessor">#define AES_KEY2_1_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14884" name="l14884"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae390b9d67db5e63d44e887e555505c7c">14884</a></span><span class="preprocessor">#define AES_KEY2_1_KEY_S        0</span></div>
<div class="line"><a id="l14885" name="l14885"></a><span class="lineno">14885</span> </div>
<div class="line"><a id="l14886" name="l14886"></a><span class="lineno">14886</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14887" name="l14887"></a><span class="lineno">14887</span><span class="comment">//</span></div>
<div class="line"><a id="l14888" name="l14888"></a><span class="lineno">14888</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_6 register.</span></div>
<div class="line"><a id="l14889" name="l14889"></a><span class="lineno">14889</span><span class="comment">//</span></div>
<div class="line"><a id="l14890" name="l14890"></a><span class="lineno">14890</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14891" name="l14891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4a8fbc3497d2e4e78bd3b9a79803c1a">14891</a></span><span class="preprocessor">#define AES_KEY1_6_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14892" name="l14892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70485f42bdc4e7154647f5a43691bb70">14892</a></span><span class="preprocessor">#define AES_KEY1_6_KEY_S        0</span></div>
<div class="line"><a id="l14893" name="l14893"></a><span class="lineno">14893</span> </div>
<div class="line"><a id="l14894" name="l14894"></a><span class="lineno">14894</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14895" name="l14895"></a><span class="lineno">14895</span><span class="comment">//</span></div>
<div class="line"><a id="l14896" name="l14896"></a><span class="lineno">14896</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_7 register.</span></div>
<div class="line"><a id="l14897" name="l14897"></a><span class="lineno">14897</span><span class="comment">//</span></div>
<div class="line"><a id="l14898" name="l14898"></a><span class="lineno">14898</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14899" name="l14899"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2be50c100bc5b54b11913895bb8ec780">14899</a></span><span class="preprocessor">#define AES_KEY1_7_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14900" name="l14900"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1654ab9cc95ec0dc94ed3e7afc65b804">14900</a></span><span class="preprocessor">#define AES_KEY1_7_KEY_S        0</span></div>
<div class="line"><a id="l14901" name="l14901"></a><span class="lineno">14901</span> </div>
<div class="line"><a id="l14902" name="l14902"></a><span class="lineno">14902</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14903" name="l14903"></a><span class="lineno">14903</span><span class="comment">//</span></div>
<div class="line"><a id="l14904" name="l14904"></a><span class="lineno">14904</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_4 register.</span></div>
<div class="line"><a id="l14905" name="l14905"></a><span class="lineno">14905</span><span class="comment">//</span></div>
<div class="line"><a id="l14906" name="l14906"></a><span class="lineno">14906</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14907" name="l14907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5da2ac9358b15a9bf29ae08c8c7e0a2">14907</a></span><span class="preprocessor">#define AES_KEY1_4_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14908" name="l14908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9557173023697e4ec40ef83bfe37d835">14908</a></span><span class="preprocessor">#define AES_KEY1_4_KEY_S        0</span></div>
<div class="line"><a id="l14909" name="l14909"></a><span class="lineno">14909</span> </div>
<div class="line"><a id="l14910" name="l14910"></a><span class="lineno">14910</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14911" name="l14911"></a><span class="lineno">14911</span><span class="comment">//</span></div>
<div class="line"><a id="l14912" name="l14912"></a><span class="lineno">14912</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_5 register.</span></div>
<div class="line"><a id="l14913" name="l14913"></a><span class="lineno">14913</span><span class="comment">//</span></div>
<div class="line"><a id="l14914" name="l14914"></a><span class="lineno">14914</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14915" name="l14915"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b73f6fe99feb8fcce9bad1484ed6b71">14915</a></span><span class="preprocessor">#define AES_KEY1_5_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14916" name="l14916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6f59df01f4ffac241c14f795c42cf37">14916</a></span><span class="preprocessor">#define AES_KEY1_5_KEY_S        0</span></div>
<div class="line"><a id="l14917" name="l14917"></a><span class="lineno">14917</span> </div>
<div class="line"><a id="l14918" name="l14918"></a><span class="lineno">14918</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14919" name="l14919"></a><span class="lineno">14919</span><span class="comment">//</span></div>
<div class="line"><a id="l14920" name="l14920"></a><span class="lineno">14920</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_2 register.</span></div>
<div class="line"><a id="l14921" name="l14921"></a><span class="lineno">14921</span><span class="comment">//</span></div>
<div class="line"><a id="l14922" name="l14922"></a><span class="lineno">14922</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14923" name="l14923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8756885cd9a1ed6cfcd96dc70e8aec9c">14923</a></span><span class="preprocessor">#define AES_KEY1_2_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14924" name="l14924"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42a8e6d00ec74e2df9d6900a32f81d4f">14924</a></span><span class="preprocessor">#define AES_KEY1_2_KEY_S        0</span></div>
<div class="line"><a id="l14925" name="l14925"></a><span class="lineno">14925</span> </div>
<div class="line"><a id="l14926" name="l14926"></a><span class="lineno">14926</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14927" name="l14927"></a><span class="lineno">14927</span><span class="comment">//</span></div>
<div class="line"><a id="l14928" name="l14928"></a><span class="lineno">14928</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_3 register.</span></div>
<div class="line"><a id="l14929" name="l14929"></a><span class="lineno">14929</span><span class="comment">//</span></div>
<div class="line"><a id="l14930" name="l14930"></a><span class="lineno">14930</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14931" name="l14931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a70342da745099a13d4921e3e79f3da">14931</a></span><span class="preprocessor">#define AES_KEY1_3_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14932" name="l14932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a118b53cfa520ea1704f36d147bc82686">14932</a></span><span class="preprocessor">#define AES_KEY1_3_KEY_S        0</span></div>
<div class="line"><a id="l14933" name="l14933"></a><span class="lineno">14933</span> </div>
<div class="line"><a id="l14934" name="l14934"></a><span class="lineno">14934</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14935" name="l14935"></a><span class="lineno">14935</span><span class="comment">//</span></div>
<div class="line"><a id="l14936" name="l14936"></a><span class="lineno">14936</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_0 register.</span></div>
<div class="line"><a id="l14937" name="l14937"></a><span class="lineno">14937</span><span class="comment">//</span></div>
<div class="line"><a id="l14938" name="l14938"></a><span class="lineno">14938</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14939" name="l14939"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2c0deef98ee5cc2b121e101cab75edf">14939</a></span><span class="preprocessor">#define AES_KEY1_0_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14940" name="l14940"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a487e9fe185d71943dd6c1310a8f98033">14940</a></span><span class="preprocessor">#define AES_KEY1_0_KEY_S        0</span></div>
<div class="line"><a id="l14941" name="l14941"></a><span class="lineno">14941</span> </div>
<div class="line"><a id="l14942" name="l14942"></a><span class="lineno">14942</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14943" name="l14943"></a><span class="lineno">14943</span><span class="comment">//</span></div>
<div class="line"><a id="l14944" name="l14944"></a><span class="lineno">14944</span><span class="comment">// The following are defines for the bit fields in the AES_O_KEY1_1 register.</span></div>
<div class="line"><a id="l14945" name="l14945"></a><span class="lineno">14945</span><span class="comment">//</span></div>
<div class="line"><a id="l14946" name="l14946"></a><span class="lineno">14946</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14947" name="l14947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cdfe7968c486a8679769e71e8264139">14947</a></span><span class="preprocessor">#define AES_KEY1_1_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l14948" name="l14948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af156aa8eecb2b157489288de9fa3dd9d">14948</a></span><span class="preprocessor">#define AES_KEY1_1_KEY_S        0</span></div>
<div class="line"><a id="l14949" name="l14949"></a><span class="lineno">14949</span> </div>
<div class="line"><a id="l14950" name="l14950"></a><span class="lineno">14950</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14951" name="l14951"></a><span class="lineno">14951</span><span class="comment">//</span></div>
<div class="line"><a id="l14952" name="l14952"></a><span class="lineno">14952</span><span class="comment">// The following are defines for the bit fields in the AES_O_IV_IN_0 register.</span></div>
<div class="line"><a id="l14953" name="l14953"></a><span class="lineno">14953</span><span class="comment">//</span></div>
<div class="line"><a id="l14954" name="l14954"></a><span class="lineno">14954</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14955" name="l14955"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a571f9651ace4a12c3a68757cd619fd25">14955</a></span><span class="preprocessor">#define AES_IV_IN_0_DATA_M      0xFFFFFFFF  </span><span class="comment">// Initialization Vector Input</span></div>
<div class="line"><a id="l14956" name="l14956"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a799666bcb6ffad98ec37c2108dde176f">14956</a></span><span class="preprocessor">#define AES_IV_IN_0_DATA_S      0</span></div>
<div class="line"><a id="l14957" name="l14957"></a><span class="lineno">14957</span> </div>
<div class="line"><a id="l14958" name="l14958"></a><span class="lineno">14958</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14959" name="l14959"></a><span class="lineno">14959</span><span class="comment">//</span></div>
<div class="line"><a id="l14960" name="l14960"></a><span class="lineno">14960</span><span class="comment">// The following are defines for the bit fields in the AES_O_IV_IN_1 register.</span></div>
<div class="line"><a id="l14961" name="l14961"></a><span class="lineno">14961</span><span class="comment">//</span></div>
<div class="line"><a id="l14962" name="l14962"></a><span class="lineno">14962</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14963" name="l14963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0043fc681dd34f243780e8f37d84069">14963</a></span><span class="preprocessor">#define AES_IV_IN_1_DATA_M      0xFFFFFFFF  </span><span class="comment">// Initialization Vector Input</span></div>
<div class="line"><a id="l14964" name="l14964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad711749e91666efc970e49914d0b155e">14964</a></span><span class="preprocessor">#define AES_IV_IN_1_DATA_S      0</span></div>
<div class="line"><a id="l14965" name="l14965"></a><span class="lineno">14965</span> </div>
<div class="line"><a id="l14966" name="l14966"></a><span class="lineno">14966</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14967" name="l14967"></a><span class="lineno">14967</span><span class="comment">//</span></div>
<div class="line"><a id="l14968" name="l14968"></a><span class="lineno">14968</span><span class="comment">// The following are defines for the bit fields in the AES_O_IV_IN_2 register.</span></div>
<div class="line"><a id="l14969" name="l14969"></a><span class="lineno">14969</span><span class="comment">//</span></div>
<div class="line"><a id="l14970" name="l14970"></a><span class="lineno">14970</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14971" name="l14971"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f5d2df32d4c9756baec63c06f548d24">14971</a></span><span class="preprocessor">#define AES_IV_IN_2_DATA_M      0xFFFFFFFF  </span><span class="comment">// Initialization Vector Input</span></div>
<div class="line"><a id="l14972" name="l14972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab92efca8cca3ac22ecbc45141d0147d3">14972</a></span><span class="preprocessor">#define AES_IV_IN_2_DATA_S      0</span></div>
<div class="line"><a id="l14973" name="l14973"></a><span class="lineno">14973</span> </div>
<div class="line"><a id="l14974" name="l14974"></a><span class="lineno">14974</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14975" name="l14975"></a><span class="lineno">14975</span><span class="comment">//</span></div>
<div class="line"><a id="l14976" name="l14976"></a><span class="lineno">14976</span><span class="comment">// The following are defines for the bit fields in the AES_O_IV_IN_3 register.</span></div>
<div class="line"><a id="l14977" name="l14977"></a><span class="lineno">14977</span><span class="comment">//</span></div>
<div class="line"><a id="l14978" name="l14978"></a><span class="lineno">14978</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14979" name="l14979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3930d5b8efe212d10aecc5f5d2fb3894">14979</a></span><span class="preprocessor">#define AES_IV_IN_3_DATA_M      0xFFFFFFFF  </span><span class="comment">// Initialization Vector Input</span></div>
<div class="line"><a id="l14980" name="l14980"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d90563541c3fcbb4d7b4eb5b8a73ff3">14980</a></span><span class="preprocessor">#define AES_IV_IN_3_DATA_S      0</span></div>
<div class="line"><a id="l14981" name="l14981"></a><span class="lineno">14981</span> </div>
<div class="line"><a id="l14982" name="l14982"></a><span class="lineno">14982</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14983" name="l14983"></a><span class="lineno">14983</span><span class="comment">//</span></div>
<div class="line"><a id="l14984" name="l14984"></a><span class="lineno">14984</span><span class="comment">// The following are defines for the bit fields in the AES_O_CTRL register.</span></div>
<div class="line"><a id="l14985" name="l14985"></a><span class="lineno">14985</span><span class="comment">//</span></div>
<div class="line"><a id="l14986" name="l14986"></a><span class="lineno">14986</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l14987" name="l14987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af441163cf015b48ba422f155d34ff3ff">14987</a></span><span class="preprocessor">#define AES_CTRL_CTXTRDY        0x80000000  </span><span class="comment">// Context Data Registers Ready</span></div>
<div class="line"><a id="l14988" name="l14988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a618683819e6572890d8b0b83f4e25065">14988</a></span><span class="preprocessor">#define AES_CTRL_SVCTXTRDY      0x40000000  </span><span class="comment">// AES TAG/IV Block(s) Ready</span></div>
<div class="line"><a id="l14989" name="l14989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb1887cec00cce519b6614ac03e7f446">14989</a></span><span class="preprocessor">#define AES_CTRL_SAVE_CONTEXT   0x20000000  </span><span class="comment">// TAG or Result IV Save</span></div>
<div class="line"><a id="l14990" name="l14990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa9f042d0e786e9156db586adbf371133">14990</a></span><span class="preprocessor">#define AES_CTRL_CCM_M_M        0x01C00000  </span><span class="comment">// Counter with CBC-MAC (CCM)</span></div>
<div class="line"><a id="l14991" name="l14991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a556ee86fded7763e72427a36998965af">14991</a></span><span class="preprocessor">#define AES_CTRL_CCM_L_M        0x00380000  </span><span class="comment">// L Value</span></div>
<div class="line"><a id="l14992" name="l14992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfbed3174e1f9dde559df845a1ad0236">14992</a></span><span class="preprocessor">#define AES_CTRL_CCM_L_2        0x00080000  </span><span class="comment">// width = 2</span></div>
<div class="line"><a id="l14993" name="l14993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ba6756b2654a504ce94ba263562093b">14993</a></span><span class="preprocessor">#define AES_CTRL_CCM_L_4        0x00180000  </span><span class="comment">// width = 4</span></div>
<div class="line"><a id="l14994" name="l14994"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac89632351b67565a6a497f807af8b88">14994</a></span><span class="preprocessor">#define AES_CTRL_CCM_L_8        0x00380000  </span><span class="comment">// width = 8</span></div>
<div class="line"><a id="l14995" name="l14995"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1ad8f258439c6477ffe60dda9a01dbb">14995</a></span><span class="preprocessor">#define AES_CTRL_CCM            0x00040000  </span><span class="comment">// AES-CCM Mode Enable</span></div>
<div class="line"><a id="l14996" name="l14996"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9a9476f8b52821ba1fcbb01604025c38">14996</a></span><span class="preprocessor">#define AES_CTRL_GCM_M          0x00030000  </span><span class="comment">// AES-GCM Mode Enable</span></div>
<div class="line"><a id="l14997" name="l14997"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a704e23370bccdb38ae39d66efa0e60">14997</a></span><span class="preprocessor">#define AES_CTRL_GCM_NOP        0x00000000  </span><span class="comment">// No operation</span></div>
<div class="line"><a id="l14998" name="l14998"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a02df3da9fa8f9dd423564a628ce46933">14998</a></span><span class="preprocessor">#define AES_CTRL_GCM_HLY0ZERO   0x00010000  </span><span class="comment">// GHASH with H loaded and</span></div>
<div class="line"><a id="l14999" name="l14999"></a><span class="lineno">14999</span>                                            <span class="comment">// Y0-encrypted forced to zero</span></div>
<div class="line"><a id="l15000" name="l15000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a434e3cec2471813aa3dd6611628adb81">15000</a></span><span class="preprocessor">#define AES_CTRL_GCM_HLY0CALC   0x00020000  </span><span class="comment">// GHASH with H loaded and</span></div>
<div class="line"><a id="l15001" name="l15001"></a><span class="lineno">15001</span>                                            <span class="comment">// Y0-encrypted calculated</span></div>
<div class="line"><a id="l15002" name="l15002"></a><span class="lineno">15002</span>                                            <span class="comment">// internally</span></div>
<div class="line"><a id="l15003" name="l15003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6b23d6e5727df3264e8bfb3e53d6ed82">15003</a></span><span class="preprocessor">#define AES_CTRL_GCM_HY0CALC    0x00030000  </span><span class="comment">// Autonomous GHASH (both H and</span></div>
<div class="line"><a id="l15004" name="l15004"></a><span class="lineno">15004</span>                                            <span class="comment">// Y0-encrypted calculated</span></div>
<div class="line"><a id="l15005" name="l15005"></a><span class="lineno">15005</span>                                            <span class="comment">// internally)</span></div>
<div class="line"><a id="l15006" name="l15006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a517a79a0b9bf95ea7eb477d60ea7a0d4">15006</a></span><span class="preprocessor">#define AES_CTRL_CBCMAC         0x00008000  </span><span class="comment">// AES-CBC MAC Enable</span></div>
<div class="line"><a id="l15007" name="l15007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad255ebcb20cad2bdc1a0842d320b4f9">15007</a></span><span class="preprocessor">#define AES_CTRL_F9             0x00004000  </span><span class="comment">// AES f9 Mode Enable</span></div>
<div class="line"><a id="l15008" name="l15008"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b8452354ab8a4b036145946f065a3aa">15008</a></span><span class="preprocessor">#define AES_CTRL_F8             0x00002000  </span><span class="comment">// AES f8 Mode Enable</span></div>
<div class="line"><a id="l15009" name="l15009"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4d1b2e709f784b4d2001ec8d0ede268">15009</a></span><span class="preprocessor">#define AES_CTRL_XTS_M          0x00001800  </span><span class="comment">// AES-XTS Operation Enabled</span></div>
<div class="line"><a id="l15010" name="l15010"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6381bc249f78abacd4e2a8760915795f">15010</a></span><span class="preprocessor">#define AES_CTRL_XTS_NOP        0x00000000  </span><span class="comment">// No operation</span></div>
<div class="line"><a id="l15011" name="l15011"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9971345c9694751ac698a2890f18d35c">15011</a></span><span class="preprocessor">#define AES_CTRL_XTS_TWEAKJL    0x00000800  </span><span class="comment">// Previous/intermediate tweak</span></div>
<div class="line"><a id="l15012" name="l15012"></a><span class="lineno">15012</span>                                            <span class="comment">// value and j loaded (value is</span></div>
<div class="line"><a id="l15013" name="l15013"></a><span class="lineno">15013</span>                                            <span class="comment">// loaded via IV, j is loaded via</span></div>
<div class="line"><a id="l15014" name="l15014"></a><span class="lineno">15014</span>                                            <span class="comment">// the AAD length register)</span></div>
<div class="line"><a id="l15015" name="l15015"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a812f74e7433c9821dffb8c508fa0c3e5">15015</a></span><span class="preprocessor">#define AES_CTRL_XTS_K2IJL      0x00001000  </span><span class="comment">// Key2, n and j are loaded (n is</span></div>
<div class="line"><a id="l15016" name="l15016"></a><span class="lineno">15016</span>                                            <span class="comment">// loaded via IV, j is loaded via</span></div>
<div class="line"><a id="l15017" name="l15017"></a><span class="lineno">15017</span>                                            <span class="comment">// the AAD length register)</span></div>
<div class="line"><a id="l15018" name="l15018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a141c7fa115f16f56fa26380f47a87df6">15018</a></span><span class="preprocessor">#define AES_CTRL_XTS_K2ILJ0     0x00001800  </span><span class="comment">// Key2 and n are loaded; j=0 (n is</span></div>
<div class="line"><a id="l15019" name="l15019"></a><span class="lineno">15019</span>                                            <span class="comment">// loaded via IV)</span></div>
<div class="line"><a id="l15020" name="l15020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65bedc1b82084b9baface6d3dc5e40cd">15020</a></span><span class="preprocessor">#define AES_CTRL_CFB            0x00000400  </span><span class="comment">// Full block AES cipher feedback</span></div>
<div class="line"><a id="l15021" name="l15021"></a><span class="lineno">15021</span>                                            <span class="comment">// mode (CFB128) Enable</span></div>
<div class="line"><a id="l15022" name="l15022"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7a7adca8c6a26822e6b9a029d6c98fd3">15022</a></span><span class="preprocessor">#define AES_CTRL_ICM            0x00000200  </span><span class="comment">// AES Integer Counter Mode (ICM)</span></div>
<div class="line"><a id="l15023" name="l15023"></a><span class="lineno">15023</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l15024" name="l15024"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aebc8022bc17097f8ea688c1b06b6acea">15024</a></span><span class="preprocessor">#define AES_CTRL_CTR_WIDTH_M    0x00000180  </span><span class="comment">// AES-CTR Mode Counter Width</span></div>
<div class="line"><a id="l15025" name="l15025"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0757027914a75edeaa4ae2e873f41b80">15025</a></span><span class="preprocessor">#define AES_CTRL_CTR_WIDTH_32   0x00000000  </span><span class="comment">// Counter is 32 bits</span></div>
<div class="line"><a id="l15026" name="l15026"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a478a96dda6bfb4d8304eebd10a10b533">15026</a></span><span class="preprocessor">#define AES_CTRL_CTR_WIDTH_64   0x00000080  </span><span class="comment">// Counter is 64 bits</span></div>
<div class="line"><a id="l15027" name="l15027"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7e0ef0515f01152d48f4b9467e76a57d">15027</a></span><span class="preprocessor">#define AES_CTRL_CTR_WIDTH_96   0x00000100  </span><span class="comment">// Counter is 96 bits</span></div>
<div class="line"><a id="l15028" name="l15028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4909f35d26833d91a854c0d6ceb58971">15028</a></span><span class="preprocessor">#define AES_CTRL_CTR_WIDTH_128  0x00000180  </span><span class="comment">// Counter is 128 bits</span></div>
<div class="line"><a id="l15029" name="l15029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3ee0dc98e3f86a795244043bf75e8464">15029</a></span><span class="preprocessor">#define AES_CTRL_CTR            0x00000040  </span><span class="comment">// Counter Mode</span></div>
<div class="line"><a id="l15030" name="l15030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1f2b02353adcdc00700a801f5084da7">15030</a></span><span class="preprocessor">#define AES_CTRL_MODE           0x00000020  </span><span class="comment">// ECB/CBC Mode</span></div>
<div class="line"><a id="l15031" name="l15031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a05f9beafe943a7b3e7dd47190f262bfb">15031</a></span><span class="preprocessor">#define AES_CTRL_KEY_SIZE_M     0x00000018  </span><span class="comment">// Key Size</span></div>
<div class="line"><a id="l15032" name="l15032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a18d0e2bdf0dad08107dbc4d79aa14320">15032</a></span><span class="preprocessor">#define AES_CTRL_KEY_SIZE_128   0x00000008  </span><span class="comment">// Key is 128 bits</span></div>
<div class="line"><a id="l15033" name="l15033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b61dca5ccd3014a5eebe28dd7aacb8f">15033</a></span><span class="preprocessor">#define AES_CTRL_KEY_SIZE_192   0x00000010  </span><span class="comment">// Key is 192 bits</span></div>
<div class="line"><a id="l15034" name="l15034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a49e0a7541f0ae2fbf5e9739dd3561c4c">15034</a></span><span class="preprocessor">#define AES_CTRL_KEY_SIZE_256   0x00000018  </span><span class="comment">// Key is 256 bits</span></div>
<div class="line"><a id="l15035" name="l15035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93d9f834a1b0ad6b81400e1a5f62964f">15035</a></span><span class="preprocessor">#define AES_CTRL_DIRECTION      0x00000004  </span><span class="comment">// Encryption/Decryption Selection</span></div>
<div class="line"><a id="l15036" name="l15036"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a551f0a92081b4c4d059915313c69e6f5">15036</a></span><span class="preprocessor">#define AES_CTRL_INPUT_READY    0x00000002  </span><span class="comment">// Input Ready Status</span></div>
<div class="line"><a id="l15037" name="l15037"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acda5848c245d393fab930d08b7c4abed">15037</a></span><span class="preprocessor">#define AES_CTRL_OUTPUT_READY   0x00000001  </span><span class="comment">// Output Ready Status</span></div>
<div class="line"><a id="l15038" name="l15038"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff04ae3ec8951f6d48c422d1b438d936">15038</a></span><span class="preprocessor">#define AES_CTRL_CCM_M_S        22</span></div>
<div class="line"><a id="l15039" name="l15039"></a><span class="lineno">15039</span> </div>
<div class="line"><a id="l15040" name="l15040"></a><span class="lineno">15040</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15041" name="l15041"></a><span class="lineno">15041</span><span class="comment">//</span></div>
<div class="line"><a id="l15042" name="l15042"></a><span class="lineno">15042</span><span class="comment">// The following are defines for the bit fields in the AES_O_C_LENGTH_0</span></div>
<div class="line"><a id="l15043" name="l15043"></a><span class="lineno">15043</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15044" name="l15044"></a><span class="lineno">15044</span><span class="comment">//</span></div>
<div class="line"><a id="l15045" name="l15045"></a><span class="lineno">15045</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15046" name="l15046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ad92841bd6701be924470d99e5e78d4">15046</a></span><span class="preprocessor">#define AES_C_LENGTH_0_LENGTH_M 0xFFFFFFFF  </span><span class="comment">// Data Length</span></div>
<div class="line"><a id="l15047" name="l15047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8845365a0ffc12032335a5c2fda88fc2">15047</a></span><span class="preprocessor">#define AES_C_LENGTH_0_LENGTH_S 0</span></div>
<div class="line"><a id="l15048" name="l15048"></a><span class="lineno">15048</span> </div>
<div class="line"><a id="l15049" name="l15049"></a><span class="lineno">15049</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15050" name="l15050"></a><span class="lineno">15050</span><span class="comment">//</span></div>
<div class="line"><a id="l15051" name="l15051"></a><span class="lineno">15051</span><span class="comment">// The following are defines for the bit fields in the AES_O_C_LENGTH_1</span></div>
<div class="line"><a id="l15052" name="l15052"></a><span class="lineno">15052</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15053" name="l15053"></a><span class="lineno">15053</span><span class="comment">//</span></div>
<div class="line"><a id="l15054" name="l15054"></a><span class="lineno">15054</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15055" name="l15055"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab1b0ccb9788ad5a576a31fa6df0b117a">15055</a></span><span class="preprocessor">#define AES_C_LENGTH_1_LENGTH_M 0xFFFFFFFF  </span><span class="comment">// Data Length</span></div>
<div class="line"><a id="l15056" name="l15056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84c39260e0866227e7dc1785597b1630">15056</a></span><span class="preprocessor">#define AES_C_LENGTH_1_LENGTH_S 0</span></div>
<div class="line"><a id="l15057" name="l15057"></a><span class="lineno">15057</span> </div>
<div class="line"><a id="l15058" name="l15058"></a><span class="lineno">15058</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15059" name="l15059"></a><span class="lineno">15059</span><span class="comment">//</span></div>
<div class="line"><a id="l15060" name="l15060"></a><span class="lineno">15060</span><span class="comment">// The following are defines for the bit fields in the AES_O_AUTH_LENGTH</span></div>
<div class="line"><a id="l15061" name="l15061"></a><span class="lineno">15061</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15062" name="l15062"></a><span class="lineno">15062</span><span class="comment">//</span></div>
<div class="line"><a id="l15063" name="l15063"></a><span class="lineno">15063</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15064" name="l15064"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af1b74b387e7147b5ecabf54281096d98">15064</a></span><span class="preprocessor">#define AES_AUTH_LENGTH_AUTH_M  0xFFFFFFFF  </span><span class="comment">// Authentication Data Length</span></div>
<div class="line"><a id="l15065" name="l15065"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb57398a7d58843ba7951b20eca6bc8c">15065</a></span><span class="preprocessor">#define AES_AUTH_LENGTH_AUTH_S  0</span></div>
<div class="line"><a id="l15066" name="l15066"></a><span class="lineno">15066</span> </div>
<div class="line"><a id="l15067" name="l15067"></a><span class="lineno">15067</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15068" name="l15068"></a><span class="lineno">15068</span><span class="comment">//</span></div>
<div class="line"><a id="l15069" name="l15069"></a><span class="lineno">15069</span><span class="comment">// The following are defines for the bit fields in the AES_O_DATA_IN_0</span></div>
<div class="line"><a id="l15070" name="l15070"></a><span class="lineno">15070</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15071" name="l15071"></a><span class="lineno">15071</span><span class="comment">//</span></div>
<div class="line"><a id="l15072" name="l15072"></a><span class="lineno">15072</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15073" name="l15073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa3d6d3a30adf39bcef38a24e2c3f7d04">15073</a></span><span class="preprocessor">#define AES_DATA_IN_0_DATA_M    0xFFFFFFFF  </span><span class="comment">// Secure Data RW</span></div>
<div class="line"><a id="l15074" name="l15074"></a><span class="lineno">15074</span>                                            <span class="comment">// Plaintext/Ciphertext</span></div>
<div class="line"><a id="l15075" name="l15075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8860886ad099cd843928d91ffd028b22">15075</a></span><span class="preprocessor">#define AES_DATA_IN_0_DATA_S    0</span></div>
<div class="line"><a id="l15076" name="l15076"></a><span class="lineno">15076</span> </div>
<div class="line"><a id="l15077" name="l15077"></a><span class="lineno">15077</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15078" name="l15078"></a><span class="lineno">15078</span><span class="comment">//</span></div>
<div class="line"><a id="l15079" name="l15079"></a><span class="lineno">15079</span><span class="comment">// The following are defines for the bit fields in the AES_O_DATA_IN_1</span></div>
<div class="line"><a id="l15080" name="l15080"></a><span class="lineno">15080</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15081" name="l15081"></a><span class="lineno">15081</span><span class="comment">//</span></div>
<div class="line"><a id="l15082" name="l15082"></a><span class="lineno">15082</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15083" name="l15083"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a8f39ee7ecbd9407400ea0489f6ebc6">15083</a></span><span class="preprocessor">#define AES_DATA_IN_1_DATA_M    0xFFFFFFFF  </span><span class="comment">// Secure Data RW</span></div>
<div class="line"><a id="l15084" name="l15084"></a><span class="lineno">15084</span>                                            <span class="comment">// Plaintext/Ciphertext</span></div>
<div class="line"><a id="l15085" name="l15085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad2454e0f1f4f681cf4a7197e81bbe10b">15085</a></span><span class="preprocessor">#define AES_DATA_IN_1_DATA_S    0</span></div>
<div class="line"><a id="l15086" name="l15086"></a><span class="lineno">15086</span> </div>
<div class="line"><a id="l15087" name="l15087"></a><span class="lineno">15087</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15088" name="l15088"></a><span class="lineno">15088</span><span class="comment">//</span></div>
<div class="line"><a id="l15089" name="l15089"></a><span class="lineno">15089</span><span class="comment">// The following are defines for the bit fields in the AES_O_DATA_IN_2</span></div>
<div class="line"><a id="l15090" name="l15090"></a><span class="lineno">15090</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15091" name="l15091"></a><span class="lineno">15091</span><span class="comment">//</span></div>
<div class="line"><a id="l15092" name="l15092"></a><span class="lineno">15092</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15093" name="l15093"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac7f044b9533ace2e375d4eecd5e968f1">15093</a></span><span class="preprocessor">#define AES_DATA_IN_2_DATA_M    0xFFFFFFFF  </span><span class="comment">// Secure Data RW</span></div>
<div class="line"><a id="l15094" name="l15094"></a><span class="lineno">15094</span>                                            <span class="comment">// Plaintext/Ciphertext</span></div>
<div class="line"><a id="l15095" name="l15095"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c1aab47b590d5ca528ad2957b457026">15095</a></span><span class="preprocessor">#define AES_DATA_IN_2_DATA_S    0</span></div>
<div class="line"><a id="l15096" name="l15096"></a><span class="lineno">15096</span> </div>
<div class="line"><a id="l15097" name="l15097"></a><span class="lineno">15097</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15098" name="l15098"></a><span class="lineno">15098</span><span class="comment">//</span></div>
<div class="line"><a id="l15099" name="l15099"></a><span class="lineno">15099</span><span class="comment">// The following are defines for the bit fields in the AES_O_DATA_IN_3</span></div>
<div class="line"><a id="l15100" name="l15100"></a><span class="lineno">15100</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15101" name="l15101"></a><span class="lineno">15101</span><span class="comment">//</span></div>
<div class="line"><a id="l15102" name="l15102"></a><span class="lineno">15102</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15103" name="l15103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea95dcd922df61080eae6e2d9cb52e2b">15103</a></span><span class="preprocessor">#define AES_DATA_IN_3_DATA_M    0xFFFFFFFF  </span><span class="comment">// Secure Data RW</span></div>
<div class="line"><a id="l15104" name="l15104"></a><span class="lineno">15104</span>                                            <span class="comment">// Plaintext/Ciphertext</span></div>
<div class="line"><a id="l15105" name="l15105"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3bd7dfee4eeb1b7b9d4cc77cc05e431">15105</a></span><span class="preprocessor">#define AES_DATA_IN_3_DATA_S    0</span></div>
<div class="line"><a id="l15106" name="l15106"></a><span class="lineno">15106</span> </div>
<div class="line"><a id="l15107" name="l15107"></a><span class="lineno">15107</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15108" name="l15108"></a><span class="lineno">15108</span><span class="comment">//</span></div>
<div class="line"><a id="l15109" name="l15109"></a><span class="lineno">15109</span><span class="comment">// The following are defines for the bit fields in the AES_O_TAG_OUT_0</span></div>
<div class="line"><a id="l15110" name="l15110"></a><span class="lineno">15110</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15111" name="l15111"></a><span class="lineno">15111</span><span class="comment">//</span></div>
<div class="line"><a id="l15112" name="l15112"></a><span class="lineno">15112</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15113" name="l15113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a870e87f7e28a1f1b881e77f0a34f79e3">15113</a></span><span class="preprocessor">#define AES_TAG_OUT_0_HASH_M    0xFFFFFFFF  </span><span class="comment">// Hash Result</span></div>
<div class="line"><a id="l15114" name="l15114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0893dbff40965ccb92e674029f4f636b">15114</a></span><span class="preprocessor">#define AES_TAG_OUT_0_HASH_S    0</span></div>
<div class="line"><a id="l15115" name="l15115"></a><span class="lineno">15115</span> </div>
<div class="line"><a id="l15116" name="l15116"></a><span class="lineno">15116</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15117" name="l15117"></a><span class="lineno">15117</span><span class="comment">//</span></div>
<div class="line"><a id="l15118" name="l15118"></a><span class="lineno">15118</span><span class="comment">// The following are defines for the bit fields in the AES_O_TAG_OUT_1</span></div>
<div class="line"><a id="l15119" name="l15119"></a><span class="lineno">15119</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15120" name="l15120"></a><span class="lineno">15120</span><span class="comment">//</span></div>
<div class="line"><a id="l15121" name="l15121"></a><span class="lineno">15121</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15122" name="l15122"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fd42044ca37e04397a49a8e7a3f4bf6">15122</a></span><span class="preprocessor">#define AES_TAG_OUT_1_HASH_M    0xFFFFFFFF  </span><span class="comment">// Hash Result</span></div>
<div class="line"><a id="l15123" name="l15123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae334432a3b73c7227e1459c623be134f">15123</a></span><span class="preprocessor">#define AES_TAG_OUT_1_HASH_S    0</span></div>
<div class="line"><a id="l15124" name="l15124"></a><span class="lineno">15124</span> </div>
<div class="line"><a id="l15125" name="l15125"></a><span class="lineno">15125</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15126" name="l15126"></a><span class="lineno">15126</span><span class="comment">//</span></div>
<div class="line"><a id="l15127" name="l15127"></a><span class="lineno">15127</span><span class="comment">// The following are defines for the bit fields in the AES_O_TAG_OUT_2</span></div>
<div class="line"><a id="l15128" name="l15128"></a><span class="lineno">15128</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15129" name="l15129"></a><span class="lineno">15129</span><span class="comment">//</span></div>
<div class="line"><a id="l15130" name="l15130"></a><span class="lineno">15130</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15131" name="l15131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a30bf7ac0674ce3bd563abb3cd1d82ea8">15131</a></span><span class="preprocessor">#define AES_TAG_OUT_2_HASH_M    0xFFFFFFFF  </span><span class="comment">// Hash Result</span></div>
<div class="line"><a id="l15132" name="l15132"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac9d5c296e3b8d90fe0acab22e7892b2">15132</a></span><span class="preprocessor">#define AES_TAG_OUT_2_HASH_S    0</span></div>
<div class="line"><a id="l15133" name="l15133"></a><span class="lineno">15133</span> </div>
<div class="line"><a id="l15134" name="l15134"></a><span class="lineno">15134</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15135" name="l15135"></a><span class="lineno">15135</span><span class="comment">//</span></div>
<div class="line"><a id="l15136" name="l15136"></a><span class="lineno">15136</span><span class="comment">// The following are defines for the bit fields in the AES_O_TAG_OUT_3</span></div>
<div class="line"><a id="l15137" name="l15137"></a><span class="lineno">15137</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15138" name="l15138"></a><span class="lineno">15138</span><span class="comment">//</span></div>
<div class="line"><a id="l15139" name="l15139"></a><span class="lineno">15139</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15140" name="l15140"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace2819078bcfa0184add1081672bb1d4">15140</a></span><span class="preprocessor">#define AES_TAG_OUT_3_HASH_M    0xFFFFFFFF  </span><span class="comment">// Hash Result</span></div>
<div class="line"><a id="l15141" name="l15141"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21a1a96325e308308df0753d7708d93e">15141</a></span><span class="preprocessor">#define AES_TAG_OUT_3_HASH_S    0</span></div>
<div class="line"><a id="l15142" name="l15142"></a><span class="lineno">15142</span> </div>
<div class="line"><a id="l15143" name="l15143"></a><span class="lineno">15143</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15144" name="l15144"></a><span class="lineno">15144</span><span class="comment">//</span></div>
<div class="line"><a id="l15145" name="l15145"></a><span class="lineno">15145</span><span class="comment">// The following are defines for the bit fields in the AES_O_REVISION register.</span></div>
<div class="line"><a id="l15146" name="l15146"></a><span class="lineno">15146</span><span class="comment">//</span></div>
<div class="line"><a id="l15147" name="l15147"></a><span class="lineno">15147</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15148" name="l15148"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6a3ec410b85e1597c5d4245a956701ed">15148</a></span><span class="preprocessor">#define AES_REVISION_M          0xFFFFFFFF  </span><span class="comment">// Revision number</span></div>
<div class="line"><a id="l15149" name="l15149"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f9d21e710d0773537c918a69197378c">15149</a></span><span class="preprocessor">#define AES_REVISION_S          0</span></div>
<div class="line"><a id="l15150" name="l15150"></a><span class="lineno">15150</span> </div>
<div class="line"><a id="l15151" name="l15151"></a><span class="lineno">15151</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15152" name="l15152"></a><span class="lineno">15152</span><span class="comment">//</span></div>
<div class="line"><a id="l15153" name="l15153"></a><span class="lineno">15153</span><span class="comment">// The following are defines for the bit fields in the AES_O_SYSCONFIG</span></div>
<div class="line"><a id="l15154" name="l15154"></a><span class="lineno">15154</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15155" name="l15155"></a><span class="lineno">15155</span><span class="comment">//</span></div>
<div class="line"><a id="l15156" name="l15156"></a><span class="lineno">15156</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15157" name="l15157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38dfc773228dd6ceb35d08e78e240579">15157</a></span><span class="preprocessor">#define AES_SYSCONFIG_K3        0x00001000  </span><span class="comment">// K3 Select</span></div>
<div class="line"><a id="l15158" name="l15158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a354c964a1ec2c89c7e0f73c04aedc802">15158</a></span><span class="preprocessor">#define AES_SYSCONFIG_KEYENC    0x00000800  </span><span class="comment">// Key Encoding</span></div>
<div class="line"><a id="l15159" name="l15159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9864d4cec18a8c63e914cd1410495fc">15159</a></span><span class="preprocessor">#define AES_SYSCONFIG_MAP_CONTEXT_OUT_ON_DATA_OUT                             \</span></div>
<div class="line"><a id="l15160" name="l15160"></a><span class="lineno">15160</span><span class="preprocessor">                                0x00000200  </span><span class="comment">// Map Context Out on Data Out</span></div>
<div class="line"><a id="l15161" name="l15161"></a><span class="lineno">15161</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l15162" name="l15162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c352ab77c3406d9aa5711985581d848">15162</a></span><span class="preprocessor">#define AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN                                  \</span></div>
<div class="line"><a id="l15163" name="l15163"></a><span class="lineno">15163</span><span class="preprocessor">                                0x00000100  </span><span class="comment">// DMA Request Context Out Enable</span></div>
<div class="line"><a id="l15164" name="l15164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a185b85bd1c4db844c7014b66e6e57d3a">15164</a></span><span class="preprocessor">#define AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN                                   \</span></div>
<div class="line"><a id="l15165" name="l15165"></a><span class="lineno">15165</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// DMA Request Context In Enable</span></div>
<div class="line"><a id="l15166" name="l15166"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4748c39c881e2e66ee82e634a143ea9a">15166</a></span><span class="preprocessor">#define AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN                                     \</span></div>
<div class="line"><a id="l15167" name="l15167"></a><span class="lineno">15167</span><span class="preprocessor">                                0x00000040  </span><span class="comment">// DMA Request Data Out Enable</span></div>
<div class="line"><a id="l15168" name="l15168"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d7770cf4814f18116f5a8622d9e48c2">15168</a></span><span class="preprocessor">#define AES_SYSCONFIG_DMA_REQ_DATA_IN_EN                                      \</span></div>
<div class="line"><a id="l15169" name="l15169"></a><span class="lineno">15169</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// DMA Request Data In Enable</span></div>
<div class="line"><a id="l15170" name="l15170"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a346f6021be1521782191b0d7cee7de07">15170</a></span><span class="preprocessor">#define AES_SYSCONFIG_SOFTRESET 0x00000002  </span><span class="comment">// Soft reset</span></div>
<div class="line"><a id="l15171" name="l15171"></a><span class="lineno">15171</span> </div>
<div class="line"><a id="l15172" name="l15172"></a><span class="lineno">15172</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15173" name="l15173"></a><span class="lineno">15173</span><span class="comment">//</span></div>
<div class="line"><a id="l15174" name="l15174"></a><span class="lineno">15174</span><span class="comment">// The following are defines for the bit fields in the AES_O_SYSSTATUS</span></div>
<div class="line"><a id="l15175" name="l15175"></a><span class="lineno">15175</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15176" name="l15176"></a><span class="lineno">15176</span><span class="comment">//</span></div>
<div class="line"><a id="l15177" name="l15177"></a><span class="lineno">15177</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15178" name="l15178"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeafd5d8b72d870a84cf4097e8e7536a5">15178</a></span><span class="preprocessor">#define AES_SYSSTATUS_RESETDONE 0x00000001  </span><span class="comment">// Reset Done</span></div>
<div class="line"><a id="l15179" name="l15179"></a><span class="lineno">15179</span> </div>
<div class="line"><a id="l15180" name="l15180"></a><span class="lineno">15180</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15181" name="l15181"></a><span class="lineno">15181</span><span class="comment">//</span></div>
<div class="line"><a id="l15182" name="l15182"></a><span class="lineno">15182</span><span class="comment">// The following are defines for the bit fields in the AES_O_IRQSTATUS</span></div>
<div class="line"><a id="l15183" name="l15183"></a><span class="lineno">15183</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15184" name="l15184"></a><span class="lineno">15184</span><span class="comment">//</span></div>
<div class="line"><a id="l15185" name="l15185"></a><span class="lineno">15185</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15186" name="l15186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0cfc4a23024b38bb273e23f0d1bf91d7">15186</a></span><span class="preprocessor">#define AES_IRQSTATUS_CONTEXT_OUT                                             \</span></div>
<div class="line"><a id="l15187" name="l15187"></a><span class="lineno">15187</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// Context Output Interrupt Status</span></div>
<div class="line"><a id="l15188" name="l15188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a80f098ba6a5565f07b5687918b6446f5">15188</a></span><span class="preprocessor">#define AES_IRQSTATUS_DATA_OUT  0x00000004  </span><span class="comment">// Data Out Interrupt Status</span></div>
<div class="line"><a id="l15189" name="l15189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25610b166018074772cc3b0fbaeeeffb">15189</a></span><span class="preprocessor">#define AES_IRQSTATUS_DATA_IN   0x00000002  </span><span class="comment">// Data In Interrupt Status</span></div>
<div class="line"><a id="l15190" name="l15190"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a63bd87cc9c77a6bf02b15806e7c71b08">15190</a></span><span class="preprocessor">#define AES_IRQSTATUS_CONTEXT_IN                                              \</span></div>
<div class="line"><a id="l15191" name="l15191"></a><span class="lineno">15191</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Context In Interrupt Status</span></div>
<div class="line"><a id="l15192" name="l15192"></a><span class="lineno">15192</span> </div>
<div class="line"><a id="l15193" name="l15193"></a><span class="lineno">15193</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15194" name="l15194"></a><span class="lineno">15194</span><span class="comment">//</span></div>
<div class="line"><a id="l15195" name="l15195"></a><span class="lineno">15195</span><span class="comment">// The following are defines for the bit fields in the AES_O_IRQENABLE</span></div>
<div class="line"><a id="l15196" name="l15196"></a><span class="lineno">15196</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15197" name="l15197"></a><span class="lineno">15197</span><span class="comment">//</span></div>
<div class="line"><a id="l15198" name="l15198"></a><span class="lineno">15198</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15199" name="l15199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a56d6fbb45c13b58e69ca920ebd741bf2">15199</a></span><span class="preprocessor">#define AES_IRQENABLE_CONTEXT_OUT                                             \</span></div>
<div class="line"><a id="l15200" name="l15200"></a><span class="lineno">15200</span><span class="preprocessor">                                0x00000008  </span><span class="comment">// Context Out Interrupt Enable</span></div>
<div class="line"><a id="l15201" name="l15201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a36a01a63c4ec0386462e0354ec01f3f0">15201</a></span><span class="preprocessor">#define AES_IRQENABLE_DATA_OUT  0x00000004  </span><span class="comment">// Data Out Interrupt Enable</span></div>
<div class="line"><a id="l15202" name="l15202"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9fc294710aa944dd2852f170bd18c488">15202</a></span><span class="preprocessor">#define AES_IRQENABLE_DATA_IN   0x00000002  </span><span class="comment">// Data In Interrupt Enable</span></div>
<div class="line"><a id="l15203" name="l15203"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac882c10890ba32bf4467eef2a355b3f">15203</a></span><span class="preprocessor">#define AES_IRQENABLE_CONTEXT_IN                                              \</span></div>
<div class="line"><a id="l15204" name="l15204"></a><span class="lineno">15204</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// Context In Interrupt Enable</span></div>
<div class="line"><a id="l15205" name="l15205"></a><span class="lineno">15205</span> </div>
<div class="line"><a id="l15206" name="l15206"></a><span class="lineno">15206</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15207" name="l15207"></a><span class="lineno">15207</span><span class="comment">//</span></div>
<div class="line"><a id="l15208" name="l15208"></a><span class="lineno">15208</span><span class="comment">// The following are defines for the bit fields in the AES_O_DIRTYBITS</span></div>
<div class="line"><a id="l15209" name="l15209"></a><span class="lineno">15209</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15210" name="l15210"></a><span class="lineno">15210</span><span class="comment">//</span></div>
<div class="line"><a id="l15211" name="l15211"></a><span class="lineno">15211</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15212" name="l15212"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ada499599b038fc35e29582d5d221df48">15212</a></span><span class="preprocessor">#define AES_DIRTYBITS_S_DIRTY   0x00000002  </span><span class="comment">// AES Dirty Bit</span></div>
<div class="line"><a id="l15213" name="l15213"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a1fe2b3ed350d48ef914b5280e06f0c">15213</a></span><span class="preprocessor">#define AES_DIRTYBITS_S_ACCESS  0x00000001  </span><span class="comment">// AES Access Bit</span></div>
<div class="line"><a id="l15214" name="l15214"></a><span class="lineno">15214</span> </div>
<div class="line"><a id="l15215" name="l15215"></a><span class="lineno">15215</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15216" name="l15216"></a><span class="lineno">15216</span><span class="comment">//</span></div>
<div class="line"><a id="l15217" name="l15217"></a><span class="lineno">15217</span><span class="comment">// The following are defines for the bit fields in the AES_O_DMAIM register.</span></div>
<div class="line"><a id="l15218" name="l15218"></a><span class="lineno">15218</span><span class="comment">//</span></div>
<div class="line"><a id="l15219" name="l15219"></a><span class="lineno">15219</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15220" name="l15220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6704aa98d67005508691721701159b45">15220</a></span><span class="preprocessor">#define AES_DMAIM_DOUT          0x00000008  </span><span class="comment">// Data Out DMA Done Interrupt Mask</span></div>
<div class="line"><a id="l15221" name="l15221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0372a872d5b1d8ebb1e5d34bb2afbef">15221</a></span><span class="preprocessor">#define AES_DMAIM_DIN           0x00000004  </span><span class="comment">// Data In DMA Done Interrupt Mask</span></div>
<div class="line"><a id="l15222" name="l15222"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af623a04819836fb7f2e1636afce5c81a">15222</a></span><span class="preprocessor">#define AES_DMAIM_COUT          0x00000002  </span><span class="comment">// Context Out DMA Done Interrupt</span></div>
<div class="line"><a id="l15223" name="l15223"></a><span class="lineno">15223</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l15224" name="l15224"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62bcf5b20a4e6aa956f7649a37793295">15224</a></span><span class="preprocessor">#define AES_DMAIM_CIN           0x00000001  </span><span class="comment">// Context In DMA Done Interrupt</span></div>
<div class="line"><a id="l15225" name="l15225"></a><span class="lineno">15225</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l15226" name="l15226"></a><span class="lineno">15226</span> </div>
<div class="line"><a id="l15227" name="l15227"></a><span class="lineno">15227</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15228" name="l15228"></a><span class="lineno">15228</span><span class="comment">//</span></div>
<div class="line"><a id="l15229" name="l15229"></a><span class="lineno">15229</span><span class="comment">// The following are defines for the bit fields in the AES_O_DMARIS register.</span></div>
<div class="line"><a id="l15230" name="l15230"></a><span class="lineno">15230</span><span class="comment">//</span></div>
<div class="line"><a id="l15231" name="l15231"></a><span class="lineno">15231</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15232" name="l15232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a938f2b87b6cd3d011874d0d16223ed4e">15232</a></span><span class="preprocessor">#define AES_DMARIS_DOUT         0x00000008  </span><span class="comment">// Data Out DMA Done Raw Interrupt</span></div>
<div class="line"><a id="l15233" name="l15233"></a><span class="lineno">15233</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l15234" name="l15234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b7353e924bb12ceef5af31241127cba">15234</a></span><span class="preprocessor">#define AES_DMARIS_DIN          0x00000004  </span><span class="comment">// Data In DMA Done Raw Interrupt</span></div>
<div class="line"><a id="l15235" name="l15235"></a><span class="lineno">15235</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l15236" name="l15236"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6718dc6cb9f85c5afec6c385447abaa0">15236</a></span><span class="preprocessor">#define AES_DMARIS_COUT         0x00000002  </span><span class="comment">// Context Out DMA Done Raw</span></div>
<div class="line"><a id="l15237" name="l15237"></a><span class="lineno">15237</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15238" name="l15238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa1316795e0044a68d29b4decff0d5c0">15238</a></span><span class="preprocessor">#define AES_DMARIS_CIN          0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15239" name="l15239"></a><span class="lineno">15239</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15240" name="l15240"></a><span class="lineno">15240</span> </div>
<div class="line"><a id="l15241" name="l15241"></a><span class="lineno">15241</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15242" name="l15242"></a><span class="lineno">15242</span><span class="comment">//</span></div>
<div class="line"><a id="l15243" name="l15243"></a><span class="lineno">15243</span><span class="comment">// The following are defines for the bit fields in the AES_O_DMAMIS register.</span></div>
<div class="line"><a id="l15244" name="l15244"></a><span class="lineno">15244</span><span class="comment">//</span></div>
<div class="line"><a id="l15245" name="l15245"></a><span class="lineno">15245</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15246" name="l15246"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12a6d1c22ae8503dbfe2cdd95c40ba9c">15246</a></span><span class="preprocessor">#define AES_DMAMIS_DOUT         0x00000008  </span><span class="comment">// Data Out DMA Done Masked</span></div>
<div class="line"><a id="l15247" name="l15247"></a><span class="lineno">15247</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15248" name="l15248"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d9046ff411ebe43357b6a3f1a00f71e">15248</a></span><span class="preprocessor">#define AES_DMAMIS_DIN          0x00000004  </span><span class="comment">// Data In DMA Done Masked</span></div>
<div class="line"><a id="l15249" name="l15249"></a><span class="lineno">15249</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15250" name="l15250"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a909174fe846a634e21ce02eb86270b3e">15250</a></span><span class="preprocessor">#define AES_DMAMIS_COUT         0x00000002  </span><span class="comment">// Context Out DMA Done Masked</span></div>
<div class="line"><a id="l15251" name="l15251"></a><span class="lineno">15251</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15252" name="l15252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20f34d0ba8c263a00fa5b9366020c1fb">15252</a></span><span class="preprocessor">#define AES_DMAMIS_CIN          0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15253" name="l15253"></a><span class="lineno">15253</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15254" name="l15254"></a><span class="lineno">15254</span> </div>
<div class="line"><a id="l15255" name="l15255"></a><span class="lineno">15255</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15256" name="l15256"></a><span class="lineno">15256</span><span class="comment">//</span></div>
<div class="line"><a id="l15257" name="l15257"></a><span class="lineno">15257</span><span class="comment">// The following are defines for the bit fields in the AES_O_DMAIC register.</span></div>
<div class="line"><a id="l15258" name="l15258"></a><span class="lineno">15258</span><span class="comment">//</span></div>
<div class="line"><a id="l15259" name="l15259"></a><span class="lineno">15259</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15260" name="l15260"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35088ad4cad344520d62ffc5a81bea79">15260</a></span><span class="preprocessor">#define AES_DMAIC_DOUT          0x00000008  </span><span class="comment">// Data Out DMA Done Interrupt</span></div>
<div class="line"><a id="l15261" name="l15261"></a><span class="lineno">15261</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l15262" name="l15262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af286e2b81e5369c5c1c760bee7be042d">15262</a></span><span class="preprocessor">#define AES_DMAIC_DIN           0x00000004  </span><span class="comment">// Data In DMA Done Interrupt Clear</span></div>
<div class="line"><a id="l15263" name="l15263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79658d57e4911f9a1ccd3066e0215fe3">15263</a></span><span class="preprocessor">#define AES_DMAIC_COUT          0x00000002  </span><span class="comment">// Context Out DMA Done Masked</span></div>
<div class="line"><a id="l15264" name="l15264"></a><span class="lineno">15264</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15265" name="l15265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a846093c6c8709963a429ba807b69d175">15265</a></span><span class="preprocessor">#define AES_DMAIC_CIN           0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15266" name="l15266"></a><span class="lineno">15266</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15267" name="l15267"></a><span class="lineno">15267</span> </div>
<div class="line"><a id="l15268" name="l15268"></a><span class="lineno">15268</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15269" name="l15269"></a><span class="lineno">15269</span><span class="comment">//</span></div>
<div class="line"><a id="l15270" name="l15270"></a><span class="lineno">15270</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY3_L register.</span></div>
<div class="line"><a id="l15271" name="l15271"></a><span class="lineno">15271</span><span class="comment">//</span></div>
<div class="line"><a id="l15272" name="l15272"></a><span class="lineno">15272</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15273" name="l15273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6745d49548696a91647570d23a832319">15273</a></span><span class="preprocessor">#define DES_KEY3_L_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15274" name="l15274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9d2d0315d9f09dc10967efc2f3f646e">15274</a></span><span class="preprocessor">#define DES_KEY3_L_KEY_S        0</span></div>
<div class="line"><a id="l15275" name="l15275"></a><span class="lineno">15275</span> </div>
<div class="line"><a id="l15276" name="l15276"></a><span class="lineno">15276</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15277" name="l15277"></a><span class="lineno">15277</span><span class="comment">//</span></div>
<div class="line"><a id="l15278" name="l15278"></a><span class="lineno">15278</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY3_H register.</span></div>
<div class="line"><a id="l15279" name="l15279"></a><span class="lineno">15279</span><span class="comment">//</span></div>
<div class="line"><a id="l15280" name="l15280"></a><span class="lineno">15280</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15281" name="l15281"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a19beb21b67dc2fab69934c2006bf78d3">15281</a></span><span class="preprocessor">#define DES_KEY3_H_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15282" name="l15282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a086179a700037f92bb737e593e497639">15282</a></span><span class="preprocessor">#define DES_KEY3_H_KEY_S        0</span></div>
<div class="line"><a id="l15283" name="l15283"></a><span class="lineno">15283</span> </div>
<div class="line"><a id="l15284" name="l15284"></a><span class="lineno">15284</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15285" name="l15285"></a><span class="lineno">15285</span><span class="comment">//</span></div>
<div class="line"><a id="l15286" name="l15286"></a><span class="lineno">15286</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY2_L register.</span></div>
<div class="line"><a id="l15287" name="l15287"></a><span class="lineno">15287</span><span class="comment">//</span></div>
<div class="line"><a id="l15288" name="l15288"></a><span class="lineno">15288</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15289" name="l15289"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade51db8848a9aff7c34d00841bb4c875">15289</a></span><span class="preprocessor">#define DES_KEY2_L_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15290" name="l15290"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecb8bccf7714dade0727ec8f4f7e817d">15290</a></span><span class="preprocessor">#define DES_KEY2_L_KEY_S        0</span></div>
<div class="line"><a id="l15291" name="l15291"></a><span class="lineno">15291</span> </div>
<div class="line"><a id="l15292" name="l15292"></a><span class="lineno">15292</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15293" name="l15293"></a><span class="lineno">15293</span><span class="comment">//</span></div>
<div class="line"><a id="l15294" name="l15294"></a><span class="lineno">15294</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY2_H register.</span></div>
<div class="line"><a id="l15295" name="l15295"></a><span class="lineno">15295</span><span class="comment">//</span></div>
<div class="line"><a id="l15296" name="l15296"></a><span class="lineno">15296</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15297" name="l15297"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae306a685ae642c57f93e4ecf210e2b43">15297</a></span><span class="preprocessor">#define DES_KEY2_H_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15298" name="l15298"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac25f6c8b36aa00391d6c18f5eee88c4f">15298</a></span><span class="preprocessor">#define DES_KEY2_H_KEY_S        0</span></div>
<div class="line"><a id="l15299" name="l15299"></a><span class="lineno">15299</span> </div>
<div class="line"><a id="l15300" name="l15300"></a><span class="lineno">15300</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15301" name="l15301"></a><span class="lineno">15301</span><span class="comment">//</span></div>
<div class="line"><a id="l15302" name="l15302"></a><span class="lineno">15302</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY1_L register.</span></div>
<div class="line"><a id="l15303" name="l15303"></a><span class="lineno">15303</span><span class="comment">//</span></div>
<div class="line"><a id="l15304" name="l15304"></a><span class="lineno">15304</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15305" name="l15305"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af7c00044e286092c0f5d3167e1ad5627">15305</a></span><span class="preprocessor">#define DES_KEY1_L_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15306" name="l15306"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a380a444415ace9a66dbdaf6cd190b85b">15306</a></span><span class="preprocessor">#define DES_KEY1_L_KEY_S        0</span></div>
<div class="line"><a id="l15307" name="l15307"></a><span class="lineno">15307</span> </div>
<div class="line"><a id="l15308" name="l15308"></a><span class="lineno">15308</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15309" name="l15309"></a><span class="lineno">15309</span><span class="comment">//</span></div>
<div class="line"><a id="l15310" name="l15310"></a><span class="lineno">15310</span><span class="comment">// The following are defines for the bit fields in the DES_O_KEY1_H register.</span></div>
<div class="line"><a id="l15311" name="l15311"></a><span class="lineno">15311</span><span class="comment">//</span></div>
<div class="line"><a id="l15312" name="l15312"></a><span class="lineno">15312</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15313" name="l15313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3284beeff6f546e6088b301f28e7317">15313</a></span><span class="preprocessor">#define DES_KEY1_H_KEY_M        0xFFFFFFFF  </span><span class="comment">// Key Data</span></div>
<div class="line"><a id="l15314" name="l15314"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38fe2a48a29ce9d65f410127a39c7574">15314</a></span><span class="preprocessor">#define DES_KEY1_H_KEY_S        0</span></div>
<div class="line"><a id="l15315" name="l15315"></a><span class="lineno">15315</span> </div>
<div class="line"><a id="l15316" name="l15316"></a><span class="lineno">15316</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15317" name="l15317"></a><span class="lineno">15317</span><span class="comment">//</span></div>
<div class="line"><a id="l15318" name="l15318"></a><span class="lineno">15318</span><span class="comment">// The following are defines for the bit fields in the DES_O_IV_L register.</span></div>
<div class="line"><a id="l15319" name="l15319"></a><span class="lineno">15319</span><span class="comment">//</span></div>
<div class="line"><a id="l15320" name="l15320"></a><span class="lineno">15320</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15321" name="l15321"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8285085e0fcda1ec700999db6c13be9">15321</a></span><span class="preprocessor">#define DES_IV_L_M              0xFFFFFFFF  </span><span class="comment">// Initialization vector for CBC,</span></div>
<div class="line"><a id="l15322" name="l15322"></a><span class="lineno">15322</span>                                            <span class="comment">// CFB modes (LSW)</span></div>
<div class="line"><a id="l15323" name="l15323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a809995883bd97d91653447a0b6ac93eb">15323</a></span><span class="preprocessor">#define DES_IV_L_S              0</span></div>
<div class="line"><a id="l15324" name="l15324"></a><span class="lineno">15324</span> </div>
<div class="line"><a id="l15325" name="l15325"></a><span class="lineno">15325</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15326" name="l15326"></a><span class="lineno">15326</span><span class="comment">//</span></div>
<div class="line"><a id="l15327" name="l15327"></a><span class="lineno">15327</span><span class="comment">// The following are defines for the bit fields in the DES_O_IV_H register.</span></div>
<div class="line"><a id="l15328" name="l15328"></a><span class="lineno">15328</span><span class="comment">//</span></div>
<div class="line"><a id="l15329" name="l15329"></a><span class="lineno">15329</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15330" name="l15330"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1add824c2c1ac6aec1900588ab8164da">15330</a></span><span class="preprocessor">#define DES_IV_H_M              0xFFFFFFFF  </span><span class="comment">// Initialization vector for CBC,</span></div>
<div class="line"><a id="l15331" name="l15331"></a><span class="lineno">15331</span>                                            <span class="comment">// CFB modes (MSW)</span></div>
<div class="line"><a id="l15332" name="l15332"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aab1c653d5948e956de320a5eea437be8">15332</a></span><span class="preprocessor">#define DES_IV_H_S              0</span></div>
<div class="line"><a id="l15333" name="l15333"></a><span class="lineno">15333</span> </div>
<div class="line"><a id="l15334" name="l15334"></a><span class="lineno">15334</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15335" name="l15335"></a><span class="lineno">15335</span><span class="comment">//</span></div>
<div class="line"><a id="l15336" name="l15336"></a><span class="lineno">15336</span><span class="comment">// The following are defines for the bit fields in the DES_O_CTRL register.</span></div>
<div class="line"><a id="l15337" name="l15337"></a><span class="lineno">15337</span><span class="comment">//</span></div>
<div class="line"><a id="l15338" name="l15338"></a><span class="lineno">15338</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15339" name="l15339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac78e61a6eb59c6d87ef534a5eb4d572a">15339</a></span><span class="preprocessor">#define DES_CTRL_CONTEXT        0x80000000  </span><span class="comment">// If 1, this read-only status bit</span></div>
<div class="line"><a id="l15340" name="l15340"></a><span class="lineno">15340</span>                                            <span class="comment">// indicates that the context data</span></div>
<div class="line"><a id="l15341" name="l15341"></a><span class="lineno">15341</span>                                            <span class="comment">// registers can be overwritten and</span></div>
<div class="line"><a id="l15342" name="l15342"></a><span class="lineno">15342</span>                                            <span class="comment">// the host is permitted to write</span></div>
<div class="line"><a id="l15343" name="l15343"></a><span class="lineno">15343</span>                                            <span class="comment">// the next context</span></div>
<div class="line"><a id="l15344" name="l15344"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca7205fa026423be48d4f11c8569fad8">15344</a></span><span class="preprocessor">#define DES_CTRL_MODE_M         0x00000030  </span><span class="comment">// Select CBC, ECB or CFB mode0x0:</span></div>
<div class="line"><a id="l15345" name="l15345"></a><span class="lineno">15345</span>                                            <span class="comment">// ECB mode0x1: CBC mode0x2: CFB</span></div>
<div class="line"><a id="l15346" name="l15346"></a><span class="lineno">15346</span>                                            <span class="comment">// mode0x3: reserved</span></div>
<div class="line"><a id="l15347" name="l15347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6648beaacb068fbacfcabddca6ba709a">15347</a></span><span class="preprocessor">#define DES_CTRL_TDES           0x00000008  </span><span class="comment">// Select DES or triple DES</span></div>
<div class="line"><a id="l15348" name="l15348"></a><span class="lineno">15348</span>                                            <span class="comment">// encryption/decryption</span></div>
<div class="line"><a id="l15349" name="l15349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addfa17e8c5ae3b876757b6fca821ff6a">15349</a></span><span class="preprocessor">#define DES_CTRL_DIRECTION      0x00000004  </span><span class="comment">// Select encryption/decryption</span></div>
<div class="line"><a id="l15350" name="l15350"></a><span class="lineno">15350</span>                                            <span class="comment">// 0x0: decryption is selected0x1:</span></div>
<div class="line"><a id="l15351" name="l15351"></a><span class="lineno">15351</span>                                            <span class="comment">// Encryption is selected</span></div>
<div class="line"><a id="l15352" name="l15352"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a749a9eb3e72a370541ab7c66f17b6806">15352</a></span><span class="preprocessor">#define DES_CTRL_INPUT_READY    0x00000002  </span><span class="comment">// When 1, ready to encrypt/decrypt</span></div>
<div class="line"><a id="l15353" name="l15353"></a><span class="lineno">15353</span>                                            <span class="comment">// data</span></div>
<div class="line"><a id="l15354" name="l15354"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a73356ff6f27934646b473f915d8a5889">15354</a></span><span class="preprocessor">#define DES_CTRL_OUTPUT_READY   0x00000001  </span><span class="comment">// When 1, Data decrypted/encrypted</span></div>
<div class="line"><a id="l15355" name="l15355"></a><span class="lineno">15355</span>                                            <span class="comment">// ready</span></div>
<div class="line"><a id="l15356" name="l15356"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0545bcf6ecc195ceac43a998bd89c2c3">15356</a></span><span class="preprocessor">#define DES_CTRL_MODE_S         4</span></div>
<div class="line"><a id="l15357" name="l15357"></a><span class="lineno">15357</span> </div>
<div class="line"><a id="l15358" name="l15358"></a><span class="lineno">15358</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15359" name="l15359"></a><span class="lineno">15359</span><span class="comment">//</span></div>
<div class="line"><a id="l15360" name="l15360"></a><span class="lineno">15360</span><span class="comment">// The following are defines for the bit fields in the DES_O_LENGTH register.</span></div>
<div class="line"><a id="l15361" name="l15361"></a><span class="lineno">15361</span><span class="comment">//</span></div>
<div class="line"><a id="l15362" name="l15362"></a><span class="lineno">15362</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15363" name="l15363"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a513cbc6db48b0209253a49128fe58eab">15363</a></span><span class="preprocessor">#define DES_LENGTH_M            0xFFFFFFFF  </span><span class="comment">// Cryptographic data length in</span></div>
<div class="line"><a id="l15364" name="l15364"></a><span class="lineno">15364</span>                                            <span class="comment">// bytes for all modes</span></div>
<div class="line"><a id="l15365" name="l15365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b721f5834ced3caaee821a56a1d07be">15365</a></span><span class="preprocessor">#define DES_LENGTH_S            0</span></div>
<div class="line"><a id="l15366" name="l15366"></a><span class="lineno">15366</span> </div>
<div class="line"><a id="l15367" name="l15367"></a><span class="lineno">15367</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15368" name="l15368"></a><span class="lineno">15368</span><span class="comment">//</span></div>
<div class="line"><a id="l15369" name="l15369"></a><span class="lineno">15369</span><span class="comment">// The following are defines for the bit fields in the DES_O_DATA_L register.</span></div>
<div class="line"><a id="l15370" name="l15370"></a><span class="lineno">15370</span><span class="comment">//</span></div>
<div class="line"><a id="l15371" name="l15371"></a><span class="lineno">15371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15372" name="l15372"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a468a3428d56df8177218e726943c0afe">15372</a></span><span class="preprocessor">#define DES_DATA_L_M            0xFFFFFFFF  </span><span class="comment">// Data for encryption/decryption,</span></div>
<div class="line"><a id="l15373" name="l15373"></a><span class="lineno">15373</span>                                            <span class="comment">// LSW</span></div>
<div class="line"><a id="l15374" name="l15374"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a249e921bd5ecd5afe7d92fb588fc3ca2">15374</a></span><span class="preprocessor">#define DES_DATA_L_S            0</span></div>
<div class="line"><a id="l15375" name="l15375"></a><span class="lineno">15375</span> </div>
<div class="line"><a id="l15376" name="l15376"></a><span class="lineno">15376</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15377" name="l15377"></a><span class="lineno">15377</span><span class="comment">//</span></div>
<div class="line"><a id="l15378" name="l15378"></a><span class="lineno">15378</span><span class="comment">// The following are defines for the bit fields in the DES_O_DATA_H register.</span></div>
<div class="line"><a id="l15379" name="l15379"></a><span class="lineno">15379</span><span class="comment">//</span></div>
<div class="line"><a id="l15380" name="l15380"></a><span class="lineno">15380</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15381" name="l15381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab341eed01705c4c4ff29329f59a902e1">15381</a></span><span class="preprocessor">#define DES_DATA_H_M            0xFFFFFFFF  </span><span class="comment">// Data for encryption/decryption,</span></div>
<div class="line"><a id="l15382" name="l15382"></a><span class="lineno">15382</span>                                            <span class="comment">// MSW</span></div>
<div class="line"><a id="l15383" name="l15383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af119bcf345738c327860c0ddf1aeacd9">15383</a></span><span class="preprocessor">#define DES_DATA_H_S            0</span></div>
<div class="line"><a id="l15384" name="l15384"></a><span class="lineno">15384</span> </div>
<div class="line"><a id="l15385" name="l15385"></a><span class="lineno">15385</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15386" name="l15386"></a><span class="lineno">15386</span><span class="comment">//</span></div>
<div class="line"><a id="l15387" name="l15387"></a><span class="lineno">15387</span><span class="comment">// The following are defines for the bit fields in the DES_O_REVISION register.</span></div>
<div class="line"><a id="l15388" name="l15388"></a><span class="lineno">15388</span><span class="comment">//</span></div>
<div class="line"><a id="l15389" name="l15389"></a><span class="lineno">15389</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15390" name="l15390"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab464c5f0042041fb60b6836b7fc01d1d">15390</a></span><span class="preprocessor">#define DES_REVISION_M          0xFFFFFFFF  </span><span class="comment">// Revision number</span></div>
<div class="line"><a id="l15391" name="l15391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1abfd60bda13695a4fb1e1fc7997b0e">15391</a></span><span class="preprocessor">#define DES_REVISION_S          0</span></div>
<div class="line"><a id="l15392" name="l15392"></a><span class="lineno">15392</span> </div>
<div class="line"><a id="l15393" name="l15393"></a><span class="lineno">15393</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15394" name="l15394"></a><span class="lineno">15394</span><span class="comment">//</span></div>
<div class="line"><a id="l15395" name="l15395"></a><span class="lineno">15395</span><span class="comment">// The following are defines for the bit fields in the DES_O_SYSCONFIG</span></div>
<div class="line"><a id="l15396" name="l15396"></a><span class="lineno">15396</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15397" name="l15397"></a><span class="lineno">15397</span><span class="comment">//</span></div>
<div class="line"><a id="l15398" name="l15398"></a><span class="lineno">15398</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15399" name="l15399"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c77e532bd99b5487841a0f69dbed973">15399</a></span><span class="preprocessor">#define DES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN                                   \</span></div>
<div class="line"><a id="l15400" name="l15400"></a><span class="lineno">15400</span><span class="preprocessor">                                0x00000080  </span><span class="comment">// DMA Request Context In Enable</span></div>
<div class="line"><a id="l15401" name="l15401"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0bff8dbc919463b9e0398fb36b0b824a">15401</a></span><span class="preprocessor">#define DES_SYSCONFIG_DMA_REQ_DATA_OUT_EN                                     \</span></div>
<div class="line"><a id="l15402" name="l15402"></a><span class="lineno">15402</span><span class="preprocessor">                                0x00000040  </span><span class="comment">// DMA Request Data Out Enable</span></div>
<div class="line"><a id="l15403" name="l15403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a38448ec77a5127dd746b21d885c01dc4">15403</a></span><span class="preprocessor">#define DES_SYSCONFIG_DMA_REQ_DATA_IN_EN                                      \</span></div>
<div class="line"><a id="l15404" name="l15404"></a><span class="lineno">15404</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// DMA Request Data In Enable</span></div>
<div class="line"><a id="l15405" name="l15405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d722a42d4ccfd63afd37c919e4dc0e3">15405</a></span><span class="preprocessor">#define DES_SYSCONFIG_SIDLE_M   0x0000000C  </span><span class="comment">// Sidle mode</span></div>
<div class="line"><a id="l15406" name="l15406"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89d77405ab9f3e2812f317cb332d8b8f">15406</a></span><span class="preprocessor">#define DES_SYSCONFIG_SIDLE_FORCE                                             \</span></div>
<div class="line"><a id="l15407" name="l15407"></a><span class="lineno">15407</span><span class="preprocessor">                                0x00000000  </span><span class="comment">// Force-idle mode</span></div>
<div class="line"><a id="l15408" name="l15408"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0e963f858e7ef1afab99faf392422394">15408</a></span><span class="preprocessor">#define DES_SYSCONFIG_SOFTRESET 0x00000002  </span><span class="comment">// Soft reset</span></div>
<div class="line"><a id="l15409" name="l15409"></a><span class="lineno">15409</span> </div>
<div class="line"><a id="l15410" name="l15410"></a><span class="lineno">15410</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15411" name="l15411"></a><span class="lineno">15411</span><span class="comment">//</span></div>
<div class="line"><a id="l15412" name="l15412"></a><span class="lineno">15412</span><span class="comment">// The following are defines for the bit fields in the DES_O_SYSSTATUS</span></div>
<div class="line"><a id="l15413" name="l15413"></a><span class="lineno">15413</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15414" name="l15414"></a><span class="lineno">15414</span><span class="comment">//</span></div>
<div class="line"><a id="l15415" name="l15415"></a><span class="lineno">15415</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15416" name="l15416"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22bfcb586931582ea822077db7726ae8">15416</a></span><span class="preprocessor">#define DES_SYSSTATUS_RESETDONE 0x00000001  </span><span class="comment">// Reset Done</span></div>
<div class="line"><a id="l15417" name="l15417"></a><span class="lineno">15417</span> </div>
<div class="line"><a id="l15418" name="l15418"></a><span class="lineno">15418</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15419" name="l15419"></a><span class="lineno">15419</span><span class="comment">//</span></div>
<div class="line"><a id="l15420" name="l15420"></a><span class="lineno">15420</span><span class="comment">// The following are defines for the bit fields in the DES_O_IRQSTATUS</span></div>
<div class="line"><a id="l15421" name="l15421"></a><span class="lineno">15421</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15422" name="l15422"></a><span class="lineno">15422</span><span class="comment">//</span></div>
<div class="line"><a id="l15423" name="l15423"></a><span class="lineno">15423</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15424" name="l15424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d474ad2b984286056d744acb0b08f52">15424</a></span><span class="preprocessor">#define DES_IRQSTATUS_DATA_OUT  0x00000004  </span><span class="comment">// This bit indicates data output</span></div>
<div class="line"><a id="l15425" name="l15425"></a><span class="lineno">15425</span>                                            <span class="comment">// interrupt is active and triggers</span></div>
<div class="line"><a id="l15426" name="l15426"></a><span class="lineno">15426</span>                                            <span class="comment">// the interrupt output</span></div>
<div class="line"><a id="l15427" name="l15427"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7f832532c71090893e745f067a021fd">15427</a></span><span class="preprocessor">#define DES_IRQSTATUS_DATA_IN   0x00000002  </span><span class="comment">// This bit indicates data input</span></div>
<div class="line"><a id="l15428" name="l15428"></a><span class="lineno">15428</span>                                            <span class="comment">// interrupt is active and triggers</span></div>
<div class="line"><a id="l15429" name="l15429"></a><span class="lineno">15429</span>                                            <span class="comment">// the interrupt output</span></div>
<div class="line"><a id="l15430" name="l15430"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a249b7b04ba22aec7f1443d700a4b1b25">15430</a></span><span class="preprocessor">#define DES_IRQSTATUS_CONTEX_IN 0x00000001  </span><span class="comment">// This bit indicates context</span></div>
<div class="line"><a id="l15431" name="l15431"></a><span class="lineno">15431</span>                                            <span class="comment">// interrupt is active and triggers</span></div>
<div class="line"><a id="l15432" name="l15432"></a><span class="lineno">15432</span>                                            <span class="comment">// the interrupt output</span></div>
<div class="line"><a id="l15433" name="l15433"></a><span class="lineno">15433</span> </div>
<div class="line"><a id="l15434" name="l15434"></a><span class="lineno">15434</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15435" name="l15435"></a><span class="lineno">15435</span><span class="comment">//</span></div>
<div class="line"><a id="l15436" name="l15436"></a><span class="lineno">15436</span><span class="comment">// The following are defines for the bit fields in the DES_O_IRQENABLE</span></div>
<div class="line"><a id="l15437" name="l15437"></a><span class="lineno">15437</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15438" name="l15438"></a><span class="lineno">15438</span><span class="comment">//</span></div>
<div class="line"><a id="l15439" name="l15439"></a><span class="lineno">15439</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15440" name="l15440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a266220885638526b96476940a38afb55">15440</a></span><span class="preprocessor">#define DES_IRQENABLE_M_DATA_OUT                                              \</span></div>
<div class="line"><a id="l15441" name="l15441"></a><span class="lineno">15441</span><span class="preprocessor">                                0x00000004  </span><span class="comment">// If this bit is set to 1 the data</span></div>
<div class="line"><a id="l15442" name="l15442"></a><span class="lineno">15442</span>                                            <span class="comment">// output interrupt is enabled</span></div>
<div class="line"><a id="l15443" name="l15443"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a127a006ecdddb8509c6f782139f95616">15443</a></span><span class="preprocessor">#define DES_IRQENABLE_M_DATA_IN 0x00000002  </span><span class="comment">// If this bit is set to 1 the data</span></div>
<div class="line"><a id="l15444" name="l15444"></a><span class="lineno">15444</span>                                            <span class="comment">// input interrupt is enabled</span></div>
<div class="line"><a id="l15445" name="l15445"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6538dbf208845fe794494f6da5eaa1dd">15445</a></span><span class="preprocessor">#define DES_IRQENABLE_M_CONTEX_IN                                             \</span></div>
<div class="line"><a id="l15446" name="l15446"></a><span class="lineno">15446</span><span class="preprocessor">                                0x00000001  </span><span class="comment">// If this bit is set to 1 the</span></div>
<div class="line"><a id="l15447" name="l15447"></a><span class="lineno">15447</span>                                            <span class="comment">// context interrupt is enabled</span></div>
<div class="line"><a id="l15448" name="l15448"></a><span class="lineno">15448</span> </div>
<div class="line"><a id="l15449" name="l15449"></a><span class="lineno">15449</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15450" name="l15450"></a><span class="lineno">15450</span><span class="comment">//</span></div>
<div class="line"><a id="l15451" name="l15451"></a><span class="lineno">15451</span><span class="comment">// The following are defines for the bit fields in the DES_O_DIRTYBITS</span></div>
<div class="line"><a id="l15452" name="l15452"></a><span class="lineno">15452</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15453" name="l15453"></a><span class="lineno">15453</span><span class="comment">//</span></div>
<div class="line"><a id="l15454" name="l15454"></a><span class="lineno">15454</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15455" name="l15455"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29ae9e53a695ccc49fadfeb731383504">15455</a></span><span class="preprocessor">#define DES_DIRTYBITS_S_DIRTY   0x00000002  </span><span class="comment">// This bit is set to 1 by the</span></div>
<div class="line"><a id="l15456" name="l15456"></a><span class="lineno">15456</span>                                            <span class="comment">// module if any of the DES_*</span></div>
<div class="line"><a id="l15457" name="l15457"></a><span class="lineno">15457</span>                                            <span class="comment">// registers is written</span></div>
<div class="line"><a id="l15458" name="l15458"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac84d0840fe4be0a050e0d1c7d2d5b4f0">15458</a></span><span class="preprocessor">#define DES_DIRTYBITS_S_ACCESS  0x00000001  </span><span class="comment">// This bit is set to 1 by the</span></div>
<div class="line"><a id="l15459" name="l15459"></a><span class="lineno">15459</span>                                            <span class="comment">// module if any of the DES_*</span></div>
<div class="line"><a id="l15460" name="l15460"></a><span class="lineno">15460</span>                                            <span class="comment">// registers is read</span></div>
<div class="line"><a id="l15461" name="l15461"></a><span class="lineno">15461</span> </div>
<div class="line"><a id="l15462" name="l15462"></a><span class="lineno">15462</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15463" name="l15463"></a><span class="lineno">15463</span><span class="comment">//</span></div>
<div class="line"><a id="l15464" name="l15464"></a><span class="lineno">15464</span><span class="comment">// The following are defines for the bit fields in the DES_O_DMAIM register.</span></div>
<div class="line"><a id="l15465" name="l15465"></a><span class="lineno">15465</span><span class="comment">//</span></div>
<div class="line"><a id="l15466" name="l15466"></a><span class="lineno">15466</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15467" name="l15467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ddc17deaf60e79cb34ef7cb104fd6c8">15467</a></span><span class="preprocessor">#define DES_DMAIM_DOUT          0x00000004  </span><span class="comment">// Data Out DMA Done Interrupt Mask</span></div>
<div class="line"><a id="l15468" name="l15468"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ba186626b82e8d7f6ded34a4a8949e8">15468</a></span><span class="preprocessor">#define DES_DMAIM_DIN           0x00000002  </span><span class="comment">// Data In DMA Done Interrupt Mask</span></div>
<div class="line"><a id="l15469" name="l15469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b67ec9c17baac03251a734161f11cf9">15469</a></span><span class="preprocessor">#define DES_DMAIM_CIN           0x00000001  </span><span class="comment">// Context In DMA Done Interrupt</span></div>
<div class="line"><a id="l15470" name="l15470"></a><span class="lineno">15470</span>                                            <span class="comment">// Mask</span></div>
<div class="line"><a id="l15471" name="l15471"></a><span class="lineno">15471</span> </div>
<div class="line"><a id="l15472" name="l15472"></a><span class="lineno">15472</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15473" name="l15473"></a><span class="lineno">15473</span><span class="comment">//</span></div>
<div class="line"><a id="l15474" name="l15474"></a><span class="lineno">15474</span><span class="comment">// The following are defines for the bit fields in the DES_O_DMARIS register.</span></div>
<div class="line"><a id="l15475" name="l15475"></a><span class="lineno">15475</span><span class="comment">//</span></div>
<div class="line"><a id="l15476" name="l15476"></a><span class="lineno">15476</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15477" name="l15477"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5d627ecf6bbf7654ff15f4dff63ddf0">15477</a></span><span class="preprocessor">#define DES_DMARIS_DOUT         0x00000004  </span><span class="comment">// Data Out DMA Done Raw Interrupt</span></div>
<div class="line"><a id="l15478" name="l15478"></a><span class="lineno">15478</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l15479" name="l15479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83e8ff065cae6f16f523aa05bad66e24">15479</a></span><span class="preprocessor">#define DES_DMARIS_DIN          0x00000002  </span><span class="comment">// Data In DMA Done Raw Interrupt</span></div>
<div class="line"><a id="l15480" name="l15480"></a><span class="lineno">15480</span>                                            <span class="comment">// Status</span></div>
<div class="line"><a id="l15481" name="l15481"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad25364920d0441fe4d29a4141b4fe2b5">15481</a></span><span class="preprocessor">#define DES_DMARIS_CIN          0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15482" name="l15482"></a><span class="lineno">15482</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15483" name="l15483"></a><span class="lineno">15483</span> </div>
<div class="line"><a id="l15484" name="l15484"></a><span class="lineno">15484</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15485" name="l15485"></a><span class="lineno">15485</span><span class="comment">//</span></div>
<div class="line"><a id="l15486" name="l15486"></a><span class="lineno">15486</span><span class="comment">// The following are defines for the bit fields in the DES_O_DMAMIS register.</span></div>
<div class="line"><a id="l15487" name="l15487"></a><span class="lineno">15487</span><span class="comment">//</span></div>
<div class="line"><a id="l15488" name="l15488"></a><span class="lineno">15488</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15489" name="l15489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab5bfa6e8f6330c61e8728493cf93e023">15489</a></span><span class="preprocessor">#define DES_DMAMIS_DOUT         0x00000004  </span><span class="comment">// Data Out DMA Done Masked</span></div>
<div class="line"><a id="l15490" name="l15490"></a><span class="lineno">15490</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15491" name="l15491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab914374ccfe5e5bf07a5f4e87e07962c">15491</a></span><span class="preprocessor">#define DES_DMAMIS_DIN          0x00000002  </span><span class="comment">// Data In DMA Done Masked</span></div>
<div class="line"><a id="l15492" name="l15492"></a><span class="lineno">15492</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15493" name="l15493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7aa5e7ba98c18e97147f30af23acb3f2">15493</a></span><span class="preprocessor">#define DES_DMAMIS_CIN          0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15494" name="l15494"></a><span class="lineno">15494</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15495" name="l15495"></a><span class="lineno">15495</span> </div>
<div class="line"><a id="l15496" name="l15496"></a><span class="lineno">15496</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15497" name="l15497"></a><span class="lineno">15497</span><span class="comment">//</span></div>
<div class="line"><a id="l15498" name="l15498"></a><span class="lineno">15498</span><span class="comment">// The following are defines for the bit fields in the DES_O_DMAIC register.</span></div>
<div class="line"><a id="l15499" name="l15499"></a><span class="lineno">15499</span><span class="comment">//</span></div>
<div class="line"><a id="l15500" name="l15500"></a><span class="lineno">15500</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15501" name="l15501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04a33d1ec262b645bbe55a5d05317aac">15501</a></span><span class="preprocessor">#define DES_DMAIC_DOUT          0x00000004  </span><span class="comment">// Data Out DMA Done Interrupt</span></div>
<div class="line"><a id="l15502" name="l15502"></a><span class="lineno">15502</span>                                            <span class="comment">// Clear</span></div>
<div class="line"><a id="l15503" name="l15503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6673e087160595bdedd856820a146a60">15503</a></span><span class="preprocessor">#define DES_DMAIC_DIN           0x00000002  </span><span class="comment">// Data In DMA Done Interrupt Clear</span></div>
<div class="line"><a id="l15504" name="l15504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3406ef792b85076623c8af01375008e">15504</a></span><span class="preprocessor">#define DES_DMAIC_CIN           0x00000001  </span><span class="comment">// Context In DMA Done Raw</span></div>
<div class="line"><a id="l15505" name="l15505"></a><span class="lineno">15505</span>                                            <span class="comment">// Interrupt Status</span></div>
<div class="line"><a id="l15506" name="l15506"></a><span class="lineno">15506</span> </div>
<div class="line"><a id="l15507" name="l15507"></a><span class="lineno">15507</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15508" name="l15508"></a><span class="lineno">15508</span><span class="comment">//</span></div>
<div class="line"><a id="l15509" name="l15509"></a><span class="lineno">15509</span><span class="comment">// The following are defines for the bit fields in the NVIC_ACTLR register.</span></div>
<div class="line"><a id="l15510" name="l15510"></a><span class="lineno">15510</span><span class="comment">//</span></div>
<div class="line"><a id="l15511" name="l15511"></a><span class="lineno">15511</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15512" name="l15512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a08176e10f4439b0ec6dd8172cb7c17c3">15512</a></span><span class="preprocessor">#define NVIC_ACTLR_DISOOFP      0x00000200  </span><span class="comment">// Disable Out-Of-Order Floating</span></div>
<div class="line"><a id="l15513" name="l15513"></a><span class="lineno">15513</span>                                            <span class="comment">// Point</span></div>
<div class="line"><a id="l15514" name="l15514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2ae2a2d61e6f0f4d059666a0f0c3087">15514</a></span><span class="preprocessor">#define NVIC_ACTLR_DISFPCA      0x00000100  </span><span class="comment">// Disable CONTROL</span></div>
<div class="line"><a id="l15515" name="l15515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a211e481842051c5bd6a4a3e281d5155d">15515</a></span><span class="preprocessor">#define NVIC_ACTLR_DISFOLD      0x00000004  </span><span class="comment">// Disable IT Folding</span></div>
<div class="line"><a id="l15516" name="l15516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aafabc18a0df71cfa8f5a4548fffebe5a">15516</a></span><span class="preprocessor">#define NVIC_ACTLR_DISWBUF      0x00000002  </span><span class="comment">// Disable Write Buffer</span></div>
<div class="line"><a id="l15517" name="l15517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3e7e044ef44476dbedbf4f5ed912f4d">15517</a></span><span class="preprocessor">#define NVIC_ACTLR_DISMCYC      0x00000001  </span><span class="comment">// Disable Interrupts of Multiple</span></div>
<div class="line"><a id="l15518" name="l15518"></a><span class="lineno">15518</span>                                            <span class="comment">// Cycle Instructions</span></div>
<div class="line"><a id="l15519" name="l15519"></a><span class="lineno">15519</span> </div>
<div class="line"><a id="l15520" name="l15520"></a><span class="lineno">15520</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15521" name="l15521"></a><span class="lineno">15521</span><span class="comment">//</span></div>
<div class="line"><a id="l15522" name="l15522"></a><span class="lineno">15522</span><span class="comment">// The following are defines for the bit fields in the NVIC_ST_CTRL register.</span></div>
<div class="line"><a id="l15523" name="l15523"></a><span class="lineno">15523</span><span class="comment">//</span></div>
<div class="line"><a id="l15524" name="l15524"></a><span class="lineno">15524</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15525" name="l15525"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3046d95603d6bf78a76ebae31b9dc2d0">15525</a></span><span class="preprocessor">#define NVIC_ST_CTRL_COUNT      0x00010000  </span><span class="comment">// Count Flag</span></div>
<div class="line"><a id="l15526" name="l15526"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a6d19d13e11441d5e62ce699749eea7">15526</a></span><span class="preprocessor">#define NVIC_ST_CTRL_CLK_SRC    0x00000004  </span><span class="comment">// Clock Source</span></div>
<div class="line"><a id="l15527" name="l15527"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aff514c40eb9dcd7438077ec36b184b32">15527</a></span><span class="preprocessor">#define NVIC_ST_CTRL_INTEN      0x00000002  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l15528" name="l15528"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10796236e9ce72fc8b59a0ac57ccc3c4">15528</a></span><span class="preprocessor">#define NVIC_ST_CTRL_ENABLE     0x00000001  </span><span class="comment">// Enable</span></div>
<div class="line"><a id="l15529" name="l15529"></a><span class="lineno">15529</span> </div>
<div class="line"><a id="l15530" name="l15530"></a><span class="lineno">15530</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15531" name="l15531"></a><span class="lineno">15531</span><span class="comment">//</span></div>
<div class="line"><a id="l15532" name="l15532"></a><span class="lineno">15532</span><span class="comment">// The following are defines for the bit fields in the NVIC_ST_RELOAD register.</span></div>
<div class="line"><a id="l15533" name="l15533"></a><span class="lineno">15533</span><span class="comment">//</span></div>
<div class="line"><a id="l15534" name="l15534"></a><span class="lineno">15534</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15535" name="l15535"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4be427c338d1f3929a136a2774c4d7e">15535</a></span><span class="preprocessor">#define NVIC_ST_RELOAD_M        0x00FFFFFF  </span><span class="comment">// Reload Value</span></div>
<div class="line"><a id="l15536" name="l15536"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa38c0fe2abc113dcbc042dfa5bdffd8a">15536</a></span><span class="preprocessor">#define NVIC_ST_RELOAD_S        0</span></div>
<div class="line"><a id="l15537" name="l15537"></a><span class="lineno">15537</span> </div>
<div class="line"><a id="l15538" name="l15538"></a><span class="lineno">15538</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15539" name="l15539"></a><span class="lineno">15539</span><span class="comment">//</span></div>
<div class="line"><a id="l15540" name="l15540"></a><span class="lineno">15540</span><span class="comment">// The following are defines for the bit fields in the NVIC_ST_CURRENT</span></div>
<div class="line"><a id="l15541" name="l15541"></a><span class="lineno">15541</span><span class="comment">// register.</span></div>
<div class="line"><a id="l15542" name="l15542"></a><span class="lineno">15542</span><span class="comment">//</span></div>
<div class="line"><a id="l15543" name="l15543"></a><span class="lineno">15543</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15544" name="l15544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfa787fd3be98c2f2142bfd58fc32e20">15544</a></span><span class="preprocessor">#define NVIC_ST_CURRENT_M       0x00FFFFFF  </span><span class="comment">// Current Value</span></div>
<div class="line"><a id="l15545" name="l15545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae84004a0580f5e245034804b9fc28795">15545</a></span><span class="preprocessor">#define NVIC_ST_CURRENT_S       0</span></div>
<div class="line"><a id="l15546" name="l15546"></a><span class="lineno">15546</span> </div>
<div class="line"><a id="l15547" name="l15547"></a><span class="lineno">15547</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15548" name="l15548"></a><span class="lineno">15548</span><span class="comment">//</span></div>
<div class="line"><a id="l15549" name="l15549"></a><span class="lineno">15549</span><span class="comment">// The following are defines for the bit fields in the NVIC_EN0 register.</span></div>
<div class="line"><a id="l15550" name="l15550"></a><span class="lineno">15550</span><span class="comment">//</span></div>
<div class="line"><a id="l15551" name="l15551"></a><span class="lineno">15551</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15552" name="l15552"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adef2f09b9cb5b0dd62cd8e87528fb901">15552</a></span><span class="preprocessor">#define NVIC_EN0_INT_M          0xFFFFFFFF  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l15553" name="l15553"></a><span class="lineno">15553</span> </div>
<div class="line"><a id="l15554" name="l15554"></a><span class="lineno">15554</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15555" name="l15555"></a><span class="lineno">15555</span><span class="comment">//</span></div>
<div class="line"><a id="l15556" name="l15556"></a><span class="lineno">15556</span><span class="comment">// The following are defines for the bit fields in the NVIC_EN1 register.</span></div>
<div class="line"><a id="l15557" name="l15557"></a><span class="lineno">15557</span><span class="comment">//</span></div>
<div class="line"><a id="l15558" name="l15558"></a><span class="lineno">15558</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15559" name="l15559"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bb983464e5b9c075481b707114a4be8">15559</a></span><span class="preprocessor">#define NVIC_EN1_INT_M          0xFFFFFFFF  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l15560" name="l15560"></a><span class="lineno">15560</span> </div>
<div class="line"><a id="l15561" name="l15561"></a><span class="lineno">15561</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15562" name="l15562"></a><span class="lineno">15562</span><span class="comment">//</span></div>
<div class="line"><a id="l15563" name="l15563"></a><span class="lineno">15563</span><span class="comment">// The following are defines for the bit fields in the NVIC_EN2 register.</span></div>
<div class="line"><a id="l15564" name="l15564"></a><span class="lineno">15564</span><span class="comment">//</span></div>
<div class="line"><a id="l15565" name="l15565"></a><span class="lineno">15565</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15566" name="l15566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67c57bc07f3e10aa60635a118411a6a7">15566</a></span><span class="preprocessor">#define NVIC_EN2_INT_M          0xFFFFFFFF  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l15567" name="l15567"></a><span class="lineno">15567</span> </div>
<div class="line"><a id="l15568" name="l15568"></a><span class="lineno">15568</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15569" name="l15569"></a><span class="lineno">15569</span><span class="comment">//</span></div>
<div class="line"><a id="l15570" name="l15570"></a><span class="lineno">15570</span><span class="comment">// The following are defines for the bit fields in the NVIC_EN3 register.</span></div>
<div class="line"><a id="l15571" name="l15571"></a><span class="lineno">15571</span><span class="comment">//</span></div>
<div class="line"><a id="l15572" name="l15572"></a><span class="lineno">15572</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15573" name="l15573"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2cf9624e8550de7e9df3892bc6f6164e">15573</a></span><span class="preprocessor">#define NVIC_EN3_INT_M          0xFFFFFFFF  </span><span class="comment">// Interrupt Enable</span></div>
<div class="line"><a id="l15574" name="l15574"></a><span class="lineno">15574</span> </div>
<div class="line"><a id="l15575" name="l15575"></a><span class="lineno">15575</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15576" name="l15576"></a><span class="lineno">15576</span><span class="comment">//</span></div>
<div class="line"><a id="l15577" name="l15577"></a><span class="lineno">15577</span><span class="comment">// The following are defines for the bit fields in the NVIC_DIS0 register.</span></div>
<div class="line"><a id="l15578" name="l15578"></a><span class="lineno">15578</span><span class="comment">//</span></div>
<div class="line"><a id="l15579" name="l15579"></a><span class="lineno">15579</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15580" name="l15580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9ca2fa40358379de7ff662749cd2fca">15580</a></span><span class="preprocessor">#define NVIC_DIS0_INT_M         0xFFFFFFFF  </span><span class="comment">// Interrupt Disable</span></div>
<div class="line"><a id="l15581" name="l15581"></a><span class="lineno">15581</span> </div>
<div class="line"><a id="l15582" name="l15582"></a><span class="lineno">15582</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15583" name="l15583"></a><span class="lineno">15583</span><span class="comment">//</span></div>
<div class="line"><a id="l15584" name="l15584"></a><span class="lineno">15584</span><span class="comment">// The following are defines for the bit fields in the NVIC_DIS1 register.</span></div>
<div class="line"><a id="l15585" name="l15585"></a><span class="lineno">15585</span><span class="comment">//</span></div>
<div class="line"><a id="l15586" name="l15586"></a><span class="lineno">15586</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15587" name="l15587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b3e99917ccefe633c809487c8c47c07">15587</a></span><span class="preprocessor">#define NVIC_DIS1_INT_M         0xFFFFFFFF  </span><span class="comment">// Interrupt Disable</span></div>
<div class="line"><a id="l15588" name="l15588"></a><span class="lineno">15588</span> </div>
<div class="line"><a id="l15589" name="l15589"></a><span class="lineno">15589</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15590" name="l15590"></a><span class="lineno">15590</span><span class="comment">//</span></div>
<div class="line"><a id="l15591" name="l15591"></a><span class="lineno">15591</span><span class="comment">// The following are defines for the bit fields in the NVIC_DIS2 register.</span></div>
<div class="line"><a id="l15592" name="l15592"></a><span class="lineno">15592</span><span class="comment">//</span></div>
<div class="line"><a id="l15593" name="l15593"></a><span class="lineno">15593</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15594" name="l15594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab77e1f7b051b913782b8f92782e5a11a">15594</a></span><span class="preprocessor">#define NVIC_DIS2_INT_M         0xFFFFFFFF  </span><span class="comment">// Interrupt Disable</span></div>
<div class="line"><a id="l15595" name="l15595"></a><span class="lineno">15595</span> </div>
<div class="line"><a id="l15596" name="l15596"></a><span class="lineno">15596</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15597" name="l15597"></a><span class="lineno">15597</span><span class="comment">//</span></div>
<div class="line"><a id="l15598" name="l15598"></a><span class="lineno">15598</span><span class="comment">// The following are defines for the bit fields in the NVIC_DIS3 register.</span></div>
<div class="line"><a id="l15599" name="l15599"></a><span class="lineno">15599</span><span class="comment">//</span></div>
<div class="line"><a id="l15600" name="l15600"></a><span class="lineno">15600</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15601" name="l15601"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1ea3cbab19f177f0c547fe1248449dd">15601</a></span><span class="preprocessor">#define NVIC_DIS3_INT_M         0xFFFFFFFF  </span><span class="comment">// Interrupt Disable</span></div>
<div class="line"><a id="l15602" name="l15602"></a><span class="lineno">15602</span> </div>
<div class="line"><a id="l15603" name="l15603"></a><span class="lineno">15603</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15604" name="l15604"></a><span class="lineno">15604</span><span class="comment">//</span></div>
<div class="line"><a id="l15605" name="l15605"></a><span class="lineno">15605</span><span class="comment">// The following are defines for the bit fields in the NVIC_PEND0 register.</span></div>
<div class="line"><a id="l15606" name="l15606"></a><span class="lineno">15606</span><span class="comment">//</span></div>
<div class="line"><a id="l15607" name="l15607"></a><span class="lineno">15607</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15608" name="l15608"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a467c269f05b73caba80bc074cf88b432">15608</a></span><span class="preprocessor">#define NVIC_PEND0_INT_M        0xFFFFFFFF  </span><span class="comment">// Interrupt Set Pending</span></div>
<div class="line"><a id="l15609" name="l15609"></a><span class="lineno">15609</span> </div>
<div class="line"><a id="l15610" name="l15610"></a><span class="lineno">15610</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15611" name="l15611"></a><span class="lineno">15611</span><span class="comment">//</span></div>
<div class="line"><a id="l15612" name="l15612"></a><span class="lineno">15612</span><span class="comment">// The following are defines for the bit fields in the NVIC_PEND1 register.</span></div>
<div class="line"><a id="l15613" name="l15613"></a><span class="lineno">15613</span><span class="comment">//</span></div>
<div class="line"><a id="l15614" name="l15614"></a><span class="lineno">15614</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15615" name="l15615"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9426dff7aa5d567029bb3ed8dc7054d6">15615</a></span><span class="preprocessor">#define NVIC_PEND1_INT_M        0xFFFFFFFF  </span><span class="comment">// Interrupt Set Pending</span></div>
<div class="line"><a id="l15616" name="l15616"></a><span class="lineno">15616</span> </div>
<div class="line"><a id="l15617" name="l15617"></a><span class="lineno">15617</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15618" name="l15618"></a><span class="lineno">15618</span><span class="comment">//</span></div>
<div class="line"><a id="l15619" name="l15619"></a><span class="lineno">15619</span><span class="comment">// The following are defines for the bit fields in the NVIC_PEND2 register.</span></div>
<div class="line"><a id="l15620" name="l15620"></a><span class="lineno">15620</span><span class="comment">//</span></div>
<div class="line"><a id="l15621" name="l15621"></a><span class="lineno">15621</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15622" name="l15622"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3071b7d39094fffbb66cf0afe734f365">15622</a></span><span class="preprocessor">#define NVIC_PEND2_INT_M        0xFFFFFFFF  </span><span class="comment">// Interrupt Set Pending</span></div>
<div class="line"><a id="l15623" name="l15623"></a><span class="lineno">15623</span> </div>
<div class="line"><a id="l15624" name="l15624"></a><span class="lineno">15624</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15625" name="l15625"></a><span class="lineno">15625</span><span class="comment">//</span></div>
<div class="line"><a id="l15626" name="l15626"></a><span class="lineno">15626</span><span class="comment">// The following are defines for the bit fields in the NVIC_PEND3 register.</span></div>
<div class="line"><a id="l15627" name="l15627"></a><span class="lineno">15627</span><span class="comment">//</span></div>
<div class="line"><a id="l15628" name="l15628"></a><span class="lineno">15628</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15629" name="l15629"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aca5d5c589fe17ecdac7ed1a9417a1166">15629</a></span><span class="preprocessor">#define NVIC_PEND3_INT_M        0xFFFFFFFF  </span><span class="comment">// Interrupt Set Pending</span></div>
<div class="line"><a id="l15630" name="l15630"></a><span class="lineno">15630</span> </div>
<div class="line"><a id="l15631" name="l15631"></a><span class="lineno">15631</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15632" name="l15632"></a><span class="lineno">15632</span><span class="comment">//</span></div>
<div class="line"><a id="l15633" name="l15633"></a><span class="lineno">15633</span><span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND0 register.</span></div>
<div class="line"><a id="l15634" name="l15634"></a><span class="lineno">15634</span><span class="comment">//</span></div>
<div class="line"><a id="l15635" name="l15635"></a><span class="lineno">15635</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15636" name="l15636"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace6ef0e9e8b1fe79ae13be7b9f688e26">15636</a></span><span class="preprocessor">#define NVIC_UNPEND0_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Clear Pending</span></div>
<div class="line"><a id="l15637" name="l15637"></a><span class="lineno">15637</span> </div>
<div class="line"><a id="l15638" name="l15638"></a><span class="lineno">15638</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15639" name="l15639"></a><span class="lineno">15639</span><span class="comment">//</span></div>
<div class="line"><a id="l15640" name="l15640"></a><span class="lineno">15640</span><span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND1 register.</span></div>
<div class="line"><a id="l15641" name="l15641"></a><span class="lineno">15641</span><span class="comment">//</span></div>
<div class="line"><a id="l15642" name="l15642"></a><span class="lineno">15642</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15643" name="l15643"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adad790695f9cd8399a50aea5ee6d94cb">15643</a></span><span class="preprocessor">#define NVIC_UNPEND1_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Clear Pending</span></div>
<div class="line"><a id="l15644" name="l15644"></a><span class="lineno">15644</span> </div>
<div class="line"><a id="l15645" name="l15645"></a><span class="lineno">15645</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15646" name="l15646"></a><span class="lineno">15646</span><span class="comment">//</span></div>
<div class="line"><a id="l15647" name="l15647"></a><span class="lineno">15647</span><span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND2 register.</span></div>
<div class="line"><a id="l15648" name="l15648"></a><span class="lineno">15648</span><span class="comment">//</span></div>
<div class="line"><a id="l15649" name="l15649"></a><span class="lineno">15649</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15650" name="l15650"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0179dfe450acf373a5c8b1cf7ba861b0">15650</a></span><span class="preprocessor">#define NVIC_UNPEND2_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Clear Pending</span></div>
<div class="line"><a id="l15651" name="l15651"></a><span class="lineno">15651</span> </div>
<div class="line"><a id="l15652" name="l15652"></a><span class="lineno">15652</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15653" name="l15653"></a><span class="lineno">15653</span><span class="comment">//</span></div>
<div class="line"><a id="l15654" name="l15654"></a><span class="lineno">15654</span><span class="comment">// The following are defines for the bit fields in the NVIC_UNPEND3 register.</span></div>
<div class="line"><a id="l15655" name="l15655"></a><span class="lineno">15655</span><span class="comment">//</span></div>
<div class="line"><a id="l15656" name="l15656"></a><span class="lineno">15656</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15657" name="l15657"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7f4ca4d6e02e42516d50e349264271f9">15657</a></span><span class="preprocessor">#define NVIC_UNPEND3_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Clear Pending</span></div>
<div class="line"><a id="l15658" name="l15658"></a><span class="lineno">15658</span> </div>
<div class="line"><a id="l15659" name="l15659"></a><span class="lineno">15659</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15660" name="l15660"></a><span class="lineno">15660</span><span class="comment">//</span></div>
<div class="line"><a id="l15661" name="l15661"></a><span class="lineno">15661</span><span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE0 register.</span></div>
<div class="line"><a id="l15662" name="l15662"></a><span class="lineno">15662</span><span class="comment">//</span></div>
<div class="line"><a id="l15663" name="l15663"></a><span class="lineno">15663</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15664" name="l15664"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af09093b82bcbf553ffb7adc83337e6b6">15664</a></span><span class="preprocessor">#define NVIC_ACTIVE0_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Active</span></div>
<div class="line"><a id="l15665" name="l15665"></a><span class="lineno">15665</span> </div>
<div class="line"><a id="l15666" name="l15666"></a><span class="lineno">15666</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15667" name="l15667"></a><span class="lineno">15667</span><span class="comment">//</span></div>
<div class="line"><a id="l15668" name="l15668"></a><span class="lineno">15668</span><span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE1 register.</span></div>
<div class="line"><a id="l15669" name="l15669"></a><span class="lineno">15669</span><span class="comment">//</span></div>
<div class="line"><a id="l15670" name="l15670"></a><span class="lineno">15670</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15671" name="l15671"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8c69a2641e7f8c9673df265774358a9">15671</a></span><span class="preprocessor">#define NVIC_ACTIVE1_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Active</span></div>
<div class="line"><a id="l15672" name="l15672"></a><span class="lineno">15672</span> </div>
<div class="line"><a id="l15673" name="l15673"></a><span class="lineno">15673</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15674" name="l15674"></a><span class="lineno">15674</span><span class="comment">//</span></div>
<div class="line"><a id="l15675" name="l15675"></a><span class="lineno">15675</span><span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE2 register.</span></div>
<div class="line"><a id="l15676" name="l15676"></a><span class="lineno">15676</span><span class="comment">//</span></div>
<div class="line"><a id="l15677" name="l15677"></a><span class="lineno">15677</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15678" name="l15678"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cef5776f6a4f2023a920170626463d5">15678</a></span><span class="preprocessor">#define NVIC_ACTIVE2_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Active</span></div>
<div class="line"><a id="l15679" name="l15679"></a><span class="lineno">15679</span> </div>
<div class="line"><a id="l15680" name="l15680"></a><span class="lineno">15680</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15681" name="l15681"></a><span class="lineno">15681</span><span class="comment">//</span></div>
<div class="line"><a id="l15682" name="l15682"></a><span class="lineno">15682</span><span class="comment">// The following are defines for the bit fields in the NVIC_ACTIVE3 register.</span></div>
<div class="line"><a id="l15683" name="l15683"></a><span class="lineno">15683</span><span class="comment">//</span></div>
<div class="line"><a id="l15684" name="l15684"></a><span class="lineno">15684</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15685" name="l15685"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfbd7438a3b2511ba36a23fe6da81471">15685</a></span><span class="preprocessor">#define NVIC_ACTIVE3_INT_M      0xFFFFFFFF  </span><span class="comment">// Interrupt Active</span></div>
<div class="line"><a id="l15686" name="l15686"></a><span class="lineno">15686</span> </div>
<div class="line"><a id="l15687" name="l15687"></a><span class="lineno">15687</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15688" name="l15688"></a><span class="lineno">15688</span><span class="comment">//</span></div>
<div class="line"><a id="l15689" name="l15689"></a><span class="lineno">15689</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI0 register.</span></div>
<div class="line"><a id="l15690" name="l15690"></a><span class="lineno">15690</span><span class="comment">//</span></div>
<div class="line"><a id="l15691" name="l15691"></a><span class="lineno">15691</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15692" name="l15692"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8466b4896505f5a3739fbdbfa6a91736">15692</a></span><span class="preprocessor">#define NVIC_PRI0_INT3_M        0xE0000000  </span><span class="comment">// Interrupt 3 Priority Mask</span></div>
<div class="line"><a id="l15693" name="l15693"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b36df4fa760f59ab9ee78214ca417f6">15693</a></span><span class="preprocessor">#define NVIC_PRI0_INT2_M        0x00E00000  </span><span class="comment">// Interrupt 2 Priority Mask</span></div>
<div class="line"><a id="l15694" name="l15694"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac6dcf4cb914e37d5cdeacbf2c33aa5b3">15694</a></span><span class="preprocessor">#define NVIC_PRI0_INT1_M        0x0000E000  </span><span class="comment">// Interrupt 1 Priority Mask</span></div>
<div class="line"><a id="l15695" name="l15695"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb223aa5e78ce87481aa302e4960991b">15695</a></span><span class="preprocessor">#define NVIC_PRI0_INT0_M        0x000000E0  </span><span class="comment">// Interrupt 0 Priority Mask</span></div>
<div class="line"><a id="l15696" name="l15696"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a034cf668b94934f8a98f518b31d24a4e">15696</a></span><span class="preprocessor">#define NVIC_PRI0_INT3_S        29</span></div>
<div class="line"><a id="l15697" name="l15697"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad3e2f3fdcad83367cd4b7479f0d0bd19">15697</a></span><span class="preprocessor">#define NVIC_PRI0_INT2_S        21</span></div>
<div class="line"><a id="l15698" name="l15698"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0b2f337ff415ff15c1748b4dc8d492b">15698</a></span><span class="preprocessor">#define NVIC_PRI0_INT1_S        13</span></div>
<div class="line"><a id="l15699" name="l15699"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23301637d3f348074601b43fd34d96f4">15699</a></span><span class="preprocessor">#define NVIC_PRI0_INT0_S        5</span></div>
<div class="line"><a id="l15700" name="l15700"></a><span class="lineno">15700</span> </div>
<div class="line"><a id="l15701" name="l15701"></a><span class="lineno">15701</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15702" name="l15702"></a><span class="lineno">15702</span><span class="comment">//</span></div>
<div class="line"><a id="l15703" name="l15703"></a><span class="lineno">15703</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI1 register.</span></div>
<div class="line"><a id="l15704" name="l15704"></a><span class="lineno">15704</span><span class="comment">//</span></div>
<div class="line"><a id="l15705" name="l15705"></a><span class="lineno">15705</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15706" name="l15706"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa26a6ed061a9e2607d08089792517059">15706</a></span><span class="preprocessor">#define NVIC_PRI1_INT7_M        0xE0000000  </span><span class="comment">// Interrupt 7 Priority Mask</span></div>
<div class="line"><a id="l15707" name="l15707"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b88f004c9c4aec1b14335a40bfed973">15707</a></span><span class="preprocessor">#define NVIC_PRI1_INT6_M        0x00E00000  </span><span class="comment">// Interrupt 6 Priority Mask</span></div>
<div class="line"><a id="l15708" name="l15708"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a16def09c64525a714d8de1a2fcd9885b">15708</a></span><span class="preprocessor">#define NVIC_PRI1_INT5_M        0x0000E000  </span><span class="comment">// Interrupt 5 Priority Mask</span></div>
<div class="line"><a id="l15709" name="l15709"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa209d77076c4687b5bc138cf13e20c7c">15709</a></span><span class="preprocessor">#define NVIC_PRI1_INT4_M        0x000000E0  </span><span class="comment">// Interrupt 4 Priority Mask</span></div>
<div class="line"><a id="l15710" name="l15710"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a689b2888a9fa6a14fb0cfe79f6f487f6">15710</a></span><span class="preprocessor">#define NVIC_PRI1_INT7_S        29</span></div>
<div class="line"><a id="l15711" name="l15711"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0d1cd02fd3f87c99f1317720d62d5699">15711</a></span><span class="preprocessor">#define NVIC_PRI1_INT6_S        21</span></div>
<div class="line"><a id="l15712" name="l15712"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2438af5ab5b9f37a53ea1d48b5778e2">15712</a></span><span class="preprocessor">#define NVIC_PRI1_INT5_S        13</span></div>
<div class="line"><a id="l15713" name="l15713"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3da0f0f48c82e89babc6ff61ea65fe3a">15713</a></span><span class="preprocessor">#define NVIC_PRI1_INT4_S        5</span></div>
<div class="line"><a id="l15714" name="l15714"></a><span class="lineno">15714</span> </div>
<div class="line"><a id="l15715" name="l15715"></a><span class="lineno">15715</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15716" name="l15716"></a><span class="lineno">15716</span><span class="comment">//</span></div>
<div class="line"><a id="l15717" name="l15717"></a><span class="lineno">15717</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI2 register.</span></div>
<div class="line"><a id="l15718" name="l15718"></a><span class="lineno">15718</span><span class="comment">//</span></div>
<div class="line"><a id="l15719" name="l15719"></a><span class="lineno">15719</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15720" name="l15720"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af3010874f18446972187cb1dd29f5b9b">15720</a></span><span class="preprocessor">#define NVIC_PRI2_INT11_M       0xE0000000  </span><span class="comment">// Interrupt 11 Priority Mask</span></div>
<div class="line"><a id="l15721" name="l15721"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab18ecca7b21ea619e5c9c02a91a87763">15721</a></span><span class="preprocessor">#define NVIC_PRI2_INT10_M       0x00E00000  </span><span class="comment">// Interrupt 10 Priority Mask</span></div>
<div class="line"><a id="l15722" name="l15722"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5aa722815c4330f8bda5d38db5e3c244">15722</a></span><span class="preprocessor">#define NVIC_PRI2_INT9_M        0x0000E000  </span><span class="comment">// Interrupt 9 Priority Mask</span></div>
<div class="line"><a id="l15723" name="l15723"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8000e0288c0c11340ba22755e6a1e049">15723</a></span><span class="preprocessor">#define NVIC_PRI2_INT8_M        0x000000E0  </span><span class="comment">// Interrupt 8 Priority Mask</span></div>
<div class="line"><a id="l15724" name="l15724"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6251f82618d37a240fa75879eb8ef325">15724</a></span><span class="preprocessor">#define NVIC_PRI2_INT11_S       29</span></div>
<div class="line"><a id="l15725" name="l15725"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70dac7f06886f479705b86c10542c8f2">15725</a></span><span class="preprocessor">#define NVIC_PRI2_INT10_S       21</span></div>
<div class="line"><a id="l15726" name="l15726"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a499c09d37c34ae949dfa1289d3efa722">15726</a></span><span class="preprocessor">#define NVIC_PRI2_INT9_S        13</span></div>
<div class="line"><a id="l15727" name="l15727"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fb137b8a31bcbec0d2b4ae0fd7a5822">15727</a></span><span class="preprocessor">#define NVIC_PRI2_INT8_S        5</span></div>
<div class="line"><a id="l15728" name="l15728"></a><span class="lineno">15728</span> </div>
<div class="line"><a id="l15729" name="l15729"></a><span class="lineno">15729</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15730" name="l15730"></a><span class="lineno">15730</span><span class="comment">//</span></div>
<div class="line"><a id="l15731" name="l15731"></a><span class="lineno">15731</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI3 register.</span></div>
<div class="line"><a id="l15732" name="l15732"></a><span class="lineno">15732</span><span class="comment">//</span></div>
<div class="line"><a id="l15733" name="l15733"></a><span class="lineno">15733</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15734" name="l15734"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae103697609027349515ef1d9842f160">15734</a></span><span class="preprocessor">#define NVIC_PRI3_INT15_M       0xE0000000  </span><span class="comment">// Interrupt 15 Priority Mask</span></div>
<div class="line"><a id="l15735" name="l15735"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7fa72ed11f7dc437e81dd394629fbe14">15735</a></span><span class="preprocessor">#define NVIC_PRI3_INT14_M       0x00E00000  </span><span class="comment">// Interrupt 14 Priority Mask</span></div>
<div class="line"><a id="l15736" name="l15736"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3839185444ec447cdd088de2a50caaad">15736</a></span><span class="preprocessor">#define NVIC_PRI3_INT13_M       0x0000E000  </span><span class="comment">// Interrupt 13 Priority Mask</span></div>
<div class="line"><a id="l15737" name="l15737"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6189a2281187191a39f01891dd0e8a54">15737</a></span><span class="preprocessor">#define NVIC_PRI3_INT12_M       0x000000E0  </span><span class="comment">// Interrupt 12 Priority Mask</span></div>
<div class="line"><a id="l15738" name="l15738"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6950fd8426b90d162f4931937b60ed60">15738</a></span><span class="preprocessor">#define NVIC_PRI3_INT15_S       29</span></div>
<div class="line"><a id="l15739" name="l15739"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace8df69c60aa6634905c2ac7ec6aa6f9">15739</a></span><span class="preprocessor">#define NVIC_PRI3_INT14_S       21</span></div>
<div class="line"><a id="l15740" name="l15740"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad163a9c5c190bc39399c8829f7114db1">15740</a></span><span class="preprocessor">#define NVIC_PRI3_INT13_S       13</span></div>
<div class="line"><a id="l15741" name="l15741"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba65741cbc30f8d6bc0be773ece9d3a4">15741</a></span><span class="preprocessor">#define NVIC_PRI3_INT12_S       5</span></div>
<div class="line"><a id="l15742" name="l15742"></a><span class="lineno">15742</span> </div>
<div class="line"><a id="l15743" name="l15743"></a><span class="lineno">15743</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15744" name="l15744"></a><span class="lineno">15744</span><span class="comment">//</span></div>
<div class="line"><a id="l15745" name="l15745"></a><span class="lineno">15745</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI4 register.</span></div>
<div class="line"><a id="l15746" name="l15746"></a><span class="lineno">15746</span><span class="comment">//</span></div>
<div class="line"><a id="l15747" name="l15747"></a><span class="lineno">15747</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15748" name="l15748"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a822572d7d360d613719f25a5f8edd3">15748</a></span><span class="preprocessor">#define NVIC_PRI4_INT19_M       0xE0000000  </span><span class="comment">// Interrupt 19 Priority Mask</span></div>
<div class="line"><a id="l15749" name="l15749"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a996ad14f0bc7fd9453efdcc44e268749">15749</a></span><span class="preprocessor">#define NVIC_PRI4_INT18_M       0x00E00000  </span><span class="comment">// Interrupt 18 Priority Mask</span></div>
<div class="line"><a id="l15750" name="l15750"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab59ccf44d5dabecf57e262fc84eeb88b">15750</a></span><span class="preprocessor">#define NVIC_PRI4_INT17_M       0x0000E000  </span><span class="comment">// Interrupt 17 Priority Mask</span></div>
<div class="line"><a id="l15751" name="l15751"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac91f9810103fc740647eac9e9c064ea5">15751</a></span><span class="preprocessor">#define NVIC_PRI4_INT16_M       0x000000E0  </span><span class="comment">// Interrupt 16 Priority Mask</span></div>
<div class="line"><a id="l15752" name="l15752"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8693e825b53e319b7b3215bf10de7ec">15752</a></span><span class="preprocessor">#define NVIC_PRI4_INT19_S       29</span></div>
<div class="line"><a id="l15753" name="l15753"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa72c2b861b4d8a1dd03f2c9e33b1b119">15753</a></span><span class="preprocessor">#define NVIC_PRI4_INT18_S       21</span></div>
<div class="line"><a id="l15754" name="l15754"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af52d01568aad6aab128b957343828e74">15754</a></span><span class="preprocessor">#define NVIC_PRI4_INT17_S       13</span></div>
<div class="line"><a id="l15755" name="l15755"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af820c9ffdb950781bcfb79dca3df2430">15755</a></span><span class="preprocessor">#define NVIC_PRI4_INT16_S       5</span></div>
<div class="line"><a id="l15756" name="l15756"></a><span class="lineno">15756</span> </div>
<div class="line"><a id="l15757" name="l15757"></a><span class="lineno">15757</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15758" name="l15758"></a><span class="lineno">15758</span><span class="comment">//</span></div>
<div class="line"><a id="l15759" name="l15759"></a><span class="lineno">15759</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI5 register.</span></div>
<div class="line"><a id="l15760" name="l15760"></a><span class="lineno">15760</span><span class="comment">//</span></div>
<div class="line"><a id="l15761" name="l15761"></a><span class="lineno">15761</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15762" name="l15762"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5d783e3732a43c9a861602273cee6e5">15762</a></span><span class="preprocessor">#define NVIC_PRI5_INT23_M       0xE0000000  </span><span class="comment">// Interrupt 23 Priority Mask</span></div>
<div class="line"><a id="l15763" name="l15763"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f5161d63a57432c48eee0b92575b5d9">15763</a></span><span class="preprocessor">#define NVIC_PRI5_INT22_M       0x00E00000  </span><span class="comment">// Interrupt 22 Priority Mask</span></div>
<div class="line"><a id="l15764" name="l15764"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acf3d85605fd3f6afaaae4c345b53f5df">15764</a></span><span class="preprocessor">#define NVIC_PRI5_INT21_M       0x0000E000  </span><span class="comment">// Interrupt 21 Priority Mask</span></div>
<div class="line"><a id="l15765" name="l15765"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a83468a8ffca811993551f43a4c82af0f">15765</a></span><span class="preprocessor">#define NVIC_PRI5_INT20_M       0x000000E0  </span><span class="comment">// Interrupt 20 Priority Mask</span></div>
<div class="line"><a id="l15766" name="l15766"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69a738033b0ffb62b9925c6af6f5d8e0">15766</a></span><span class="preprocessor">#define NVIC_PRI5_INT23_S       29</span></div>
<div class="line"><a id="l15767" name="l15767"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3cbb1134fb7df3ad88ed2440344cdd00">15767</a></span><span class="preprocessor">#define NVIC_PRI5_INT22_S       21</span></div>
<div class="line"><a id="l15768" name="l15768"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9ca7f3802f9f684987e6b1f6637a4269">15768</a></span><span class="preprocessor">#define NVIC_PRI5_INT21_S       13</span></div>
<div class="line"><a id="l15769" name="l15769"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a55aa271d719398a0d42fcff2cf68ceab">15769</a></span><span class="preprocessor">#define NVIC_PRI5_INT20_S       5</span></div>
<div class="line"><a id="l15770" name="l15770"></a><span class="lineno">15770</span> </div>
<div class="line"><a id="l15771" name="l15771"></a><span class="lineno">15771</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15772" name="l15772"></a><span class="lineno">15772</span><span class="comment">//</span></div>
<div class="line"><a id="l15773" name="l15773"></a><span class="lineno">15773</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI6 register.</span></div>
<div class="line"><a id="l15774" name="l15774"></a><span class="lineno">15774</span><span class="comment">//</span></div>
<div class="line"><a id="l15775" name="l15775"></a><span class="lineno">15775</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15776" name="l15776"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1db9bf4834f5e2593a8aca5bb33bc10c">15776</a></span><span class="preprocessor">#define NVIC_PRI6_INT27_M       0xE0000000  </span><span class="comment">// Interrupt 27 Priority Mask</span></div>
<div class="line"><a id="l15777" name="l15777"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5bd57e38550f71f725b1e606963e23f7">15777</a></span><span class="preprocessor">#define NVIC_PRI6_INT26_M       0x00E00000  </span><span class="comment">// Interrupt 26 Priority Mask</span></div>
<div class="line"><a id="l15778" name="l15778"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d4c7e5a93a4031fac72ab7844b4671d">15778</a></span><span class="preprocessor">#define NVIC_PRI6_INT25_M       0x0000E000  </span><span class="comment">// Interrupt 25 Priority Mask</span></div>
<div class="line"><a id="l15779" name="l15779"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae78a3fe07174d2b86bff495429797e66">15779</a></span><span class="preprocessor">#define NVIC_PRI6_INT24_M       0x000000E0  </span><span class="comment">// Interrupt 24 Priority Mask</span></div>
<div class="line"><a id="l15780" name="l15780"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a44b20008d368f9236ac7689e8d3eb5eb">15780</a></span><span class="preprocessor">#define NVIC_PRI6_INT27_S       29</span></div>
<div class="line"><a id="l15781" name="l15781"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9db1528737b961a94d841fc26f8bbe9e">15781</a></span><span class="preprocessor">#define NVIC_PRI6_INT26_S       21</span></div>
<div class="line"><a id="l15782" name="l15782"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a85b268747cde5af52175bd597b56ad24">15782</a></span><span class="preprocessor">#define NVIC_PRI6_INT25_S       13</span></div>
<div class="line"><a id="l15783" name="l15783"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2dcbdcd865d09d36a25b01ea88d7371">15783</a></span><span class="preprocessor">#define NVIC_PRI6_INT24_S       5</span></div>
<div class="line"><a id="l15784" name="l15784"></a><span class="lineno">15784</span> </div>
<div class="line"><a id="l15785" name="l15785"></a><span class="lineno">15785</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15786" name="l15786"></a><span class="lineno">15786</span><span class="comment">//</span></div>
<div class="line"><a id="l15787" name="l15787"></a><span class="lineno">15787</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI7 register.</span></div>
<div class="line"><a id="l15788" name="l15788"></a><span class="lineno">15788</span><span class="comment">//</span></div>
<div class="line"><a id="l15789" name="l15789"></a><span class="lineno">15789</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15790" name="l15790"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace80ea8eb44638a7a4a71b82c758785d">15790</a></span><span class="preprocessor">#define NVIC_PRI7_INT31_M       0xE0000000  </span><span class="comment">// Interrupt 31 Priority Mask</span></div>
<div class="line"><a id="l15791" name="l15791"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0133a17e8ce8528fdeff34de6d94817f">15791</a></span><span class="preprocessor">#define NVIC_PRI7_INT30_M       0x00E00000  </span><span class="comment">// Interrupt 30 Priority Mask</span></div>
<div class="line"><a id="l15792" name="l15792"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cce2327e61ec1a982f734eec7cfd5d1">15792</a></span><span class="preprocessor">#define NVIC_PRI7_INT29_M       0x0000E000  </span><span class="comment">// Interrupt 29 Priority Mask</span></div>
<div class="line"><a id="l15793" name="l15793"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a814ff3a2fce8d685e0139fe0f5562d72">15793</a></span><span class="preprocessor">#define NVIC_PRI7_INT28_M       0x000000E0  </span><span class="comment">// Interrupt 28 Priority Mask</span></div>
<div class="line"><a id="l15794" name="l15794"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab3072a07f9934fe505c95a10b8cf2682">15794</a></span><span class="preprocessor">#define NVIC_PRI7_INT31_S       29</span></div>
<div class="line"><a id="l15795" name="l15795"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af4f22774f2d187efd3de0ae2365be962">15795</a></span><span class="preprocessor">#define NVIC_PRI7_INT30_S       21</span></div>
<div class="line"><a id="l15796" name="l15796"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a40aaba0fa456ab3192787e66e8a9af">15796</a></span><span class="preprocessor">#define NVIC_PRI7_INT29_S       13</span></div>
<div class="line"><a id="l15797" name="l15797"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9809bb67d2e489e11272dffdb4a4e0db">15797</a></span><span class="preprocessor">#define NVIC_PRI7_INT28_S       5</span></div>
<div class="line"><a id="l15798" name="l15798"></a><span class="lineno">15798</span> </div>
<div class="line"><a id="l15799" name="l15799"></a><span class="lineno">15799</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15800" name="l15800"></a><span class="lineno">15800</span><span class="comment">//</span></div>
<div class="line"><a id="l15801" name="l15801"></a><span class="lineno">15801</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI8 register.</span></div>
<div class="line"><a id="l15802" name="l15802"></a><span class="lineno">15802</span><span class="comment">//</span></div>
<div class="line"><a id="l15803" name="l15803"></a><span class="lineno">15803</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15804" name="l15804"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af5b16f46cc8facf3e0818210a2fd54fb">15804</a></span><span class="preprocessor">#define NVIC_PRI8_INT35_M       0xE0000000  </span><span class="comment">// Interrupt 35 Priority Mask</span></div>
<div class="line"><a id="l15805" name="l15805"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2c761b32588fc33732dfb0eafbe2d13e">15805</a></span><span class="preprocessor">#define NVIC_PRI8_INT34_M       0x00E00000  </span><span class="comment">// Interrupt 34 Priority Mask</span></div>
<div class="line"><a id="l15806" name="l15806"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2a1527ade77f00ffc9768cc1e07d7bf">15806</a></span><span class="preprocessor">#define NVIC_PRI8_INT33_M       0x0000E000  </span><span class="comment">// Interrupt 33 Priority Mask</span></div>
<div class="line"><a id="l15807" name="l15807"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b8aa42fe4be1f5770a28a1d62cbb9e3">15807</a></span><span class="preprocessor">#define NVIC_PRI8_INT32_M       0x000000E0  </span><span class="comment">// Interrupt 32 Priority Mask</span></div>
<div class="line"><a id="l15808" name="l15808"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1605a37283cf69e19eb673caac04924d">15808</a></span><span class="preprocessor">#define NVIC_PRI8_INT35_S       29</span></div>
<div class="line"><a id="l15809" name="l15809"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a21aaa94a1e46175bf67af7fa47d78102">15809</a></span><span class="preprocessor">#define NVIC_PRI8_INT34_S       21</span></div>
<div class="line"><a id="l15810" name="l15810"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a772612a2cb406c0774cbd00a5b8629d5">15810</a></span><span class="preprocessor">#define NVIC_PRI8_INT33_S       13</span></div>
<div class="line"><a id="l15811" name="l15811"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa045100dc06bca9dc5ad8f038018fa8f">15811</a></span><span class="preprocessor">#define NVIC_PRI8_INT32_S       5</span></div>
<div class="line"><a id="l15812" name="l15812"></a><span class="lineno">15812</span> </div>
<div class="line"><a id="l15813" name="l15813"></a><span class="lineno">15813</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15814" name="l15814"></a><span class="lineno">15814</span><span class="comment">//</span></div>
<div class="line"><a id="l15815" name="l15815"></a><span class="lineno">15815</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI9 register.</span></div>
<div class="line"><a id="l15816" name="l15816"></a><span class="lineno">15816</span><span class="comment">//</span></div>
<div class="line"><a id="l15817" name="l15817"></a><span class="lineno">15817</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15818" name="l15818"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf3bf0895ed6a29e5219f0bdbdaa6495">15818</a></span><span class="preprocessor">#define NVIC_PRI9_INT39_M       0xE0000000  </span><span class="comment">// Interrupt 39 Priority Mask</span></div>
<div class="line"><a id="l15819" name="l15819"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a89dff4ccb8cafd047be31e5f423139c5">15819</a></span><span class="preprocessor">#define NVIC_PRI9_INT38_M       0x00E00000  </span><span class="comment">// Interrupt 38 Priority Mask</span></div>
<div class="line"><a id="l15820" name="l15820"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94f64621445f8ccfdbdf4472d766d1de">15820</a></span><span class="preprocessor">#define NVIC_PRI9_INT37_M       0x0000E000  </span><span class="comment">// Interrupt 37 Priority Mask</span></div>
<div class="line"><a id="l15821" name="l15821"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a72cfd1581c6d671d91128f1e928a4fdb">15821</a></span><span class="preprocessor">#define NVIC_PRI9_INT36_M       0x000000E0  </span><span class="comment">// Interrupt 36 Priority Mask</span></div>
<div class="line"><a id="l15822" name="l15822"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab8fdd1eb98380214abb8385d6c13eb1f">15822</a></span><span class="preprocessor">#define NVIC_PRI9_INT39_S       29</span></div>
<div class="line"><a id="l15823" name="l15823"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa41eb929a7096ade583f5c3a9fd155fa">15823</a></span><span class="preprocessor">#define NVIC_PRI9_INT38_S       21</span></div>
<div class="line"><a id="l15824" name="l15824"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cc59a0d4600c4e5a98fc72cb47e90de">15824</a></span><span class="preprocessor">#define NVIC_PRI9_INT37_S       13</span></div>
<div class="line"><a id="l15825" name="l15825"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab13e4613bf1aab9547b674ff022bb938">15825</a></span><span class="preprocessor">#define NVIC_PRI9_INT36_S       5</span></div>
<div class="line"><a id="l15826" name="l15826"></a><span class="lineno">15826</span> </div>
<div class="line"><a id="l15827" name="l15827"></a><span class="lineno">15827</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15828" name="l15828"></a><span class="lineno">15828</span><span class="comment">//</span></div>
<div class="line"><a id="l15829" name="l15829"></a><span class="lineno">15829</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI10 register.</span></div>
<div class="line"><a id="l15830" name="l15830"></a><span class="lineno">15830</span><span class="comment">//</span></div>
<div class="line"><a id="l15831" name="l15831"></a><span class="lineno">15831</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15832" name="l15832"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70279393b256510b8c8beed7d209af64">15832</a></span><span class="preprocessor">#define NVIC_PRI10_INT43_M      0xE0000000  </span><span class="comment">// Interrupt 43 Priority Mask</span></div>
<div class="line"><a id="l15833" name="l15833"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe16f2a9292d83a079b1787aaab7358f">15833</a></span><span class="preprocessor">#define NVIC_PRI10_INT42_M      0x00E00000  </span><span class="comment">// Interrupt 42 Priority Mask</span></div>
<div class="line"><a id="l15834" name="l15834"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6abc5f3f43f6bf70721cf9eca3174cf8">15834</a></span><span class="preprocessor">#define NVIC_PRI10_INT41_M      0x0000E000  </span><span class="comment">// Interrupt 41 Priority Mask</span></div>
<div class="line"><a id="l15835" name="l15835"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adb04f8d241169ae1bc06eeacaa1617a5">15835</a></span><span class="preprocessor">#define NVIC_PRI10_INT40_M      0x000000E0  </span><span class="comment">// Interrupt 40 Priority Mask</span></div>
<div class="line"><a id="l15836" name="l15836"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad24a8949ccaa0a2d23140d63e3ad1148">15836</a></span><span class="preprocessor">#define NVIC_PRI10_INT43_S      29</span></div>
<div class="line"><a id="l15837" name="l15837"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8a0494dd5c35c410e5d813435f0073a0">15837</a></span><span class="preprocessor">#define NVIC_PRI10_INT42_S      21</span></div>
<div class="line"><a id="l15838" name="l15838"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af036b7a8023692d618ff7fc8c15ff14a">15838</a></span><span class="preprocessor">#define NVIC_PRI10_INT41_S      13</span></div>
<div class="line"><a id="l15839" name="l15839"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ade7bdcbd333fe7c440c3322cd2e7ff5f">15839</a></span><span class="preprocessor">#define NVIC_PRI10_INT40_S      5</span></div>
<div class="line"><a id="l15840" name="l15840"></a><span class="lineno">15840</span> </div>
<div class="line"><a id="l15841" name="l15841"></a><span class="lineno">15841</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15842" name="l15842"></a><span class="lineno">15842</span><span class="comment">//</span></div>
<div class="line"><a id="l15843" name="l15843"></a><span class="lineno">15843</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI11 register.</span></div>
<div class="line"><a id="l15844" name="l15844"></a><span class="lineno">15844</span><span class="comment">//</span></div>
<div class="line"><a id="l15845" name="l15845"></a><span class="lineno">15845</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15846" name="l15846"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae45785e78d28753bf9f65831d8a38346">15846</a></span><span class="preprocessor">#define NVIC_PRI11_INT47_M      0xE0000000  </span><span class="comment">// Interrupt 47 Priority Mask</span></div>
<div class="line"><a id="l15847" name="l15847"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a757abf8d6ac5805f9b503aff37fc9ce2">15847</a></span><span class="preprocessor">#define NVIC_PRI11_INT46_M      0x00E00000  </span><span class="comment">// Interrupt 46 Priority Mask</span></div>
<div class="line"><a id="l15848" name="l15848"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd3a25bfa4e96c5db8ee3ef5bf1e6604">15848</a></span><span class="preprocessor">#define NVIC_PRI11_INT45_M      0x0000E000  </span><span class="comment">// Interrupt 45 Priority Mask</span></div>
<div class="line"><a id="l15849" name="l15849"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a572fe6013742eb251e302d90b8874ce6">15849</a></span><span class="preprocessor">#define NVIC_PRI11_INT44_M      0x000000E0  </span><span class="comment">// Interrupt 44 Priority Mask</span></div>
<div class="line"><a id="l15850" name="l15850"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a677b5533e47d124bdd294fa51a61867a">15850</a></span><span class="preprocessor">#define NVIC_PRI11_INT47_S      29</span></div>
<div class="line"><a id="l15851" name="l15851"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6542bc63b13395598ccfa57028a062f1">15851</a></span><span class="preprocessor">#define NVIC_PRI11_INT46_S      21</span></div>
<div class="line"><a id="l15852" name="l15852"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7956749deb9a33a9d52a8a31e4a8f437">15852</a></span><span class="preprocessor">#define NVIC_PRI11_INT45_S      13</span></div>
<div class="line"><a id="l15853" name="l15853"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa714fc7841216322fbf35bca95306a80">15853</a></span><span class="preprocessor">#define NVIC_PRI11_INT44_S      5</span></div>
<div class="line"><a id="l15854" name="l15854"></a><span class="lineno">15854</span> </div>
<div class="line"><a id="l15855" name="l15855"></a><span class="lineno">15855</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15856" name="l15856"></a><span class="lineno">15856</span><span class="comment">//</span></div>
<div class="line"><a id="l15857" name="l15857"></a><span class="lineno">15857</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI12 register.</span></div>
<div class="line"><a id="l15858" name="l15858"></a><span class="lineno">15858</span><span class="comment">//</span></div>
<div class="line"><a id="l15859" name="l15859"></a><span class="lineno">15859</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15860" name="l15860"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2d665574fc39eea957b14ba60d08d708">15860</a></span><span class="preprocessor">#define NVIC_PRI12_INT51_M      0xE0000000  </span><span class="comment">// Interrupt 51 Priority Mask</span></div>
<div class="line"><a id="l15861" name="l15861"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa1cb3d3e26ca31dc320b79e13879ebea">15861</a></span><span class="preprocessor">#define NVIC_PRI12_INT50_M      0x00E00000  </span><span class="comment">// Interrupt 50 Priority Mask</span></div>
<div class="line"><a id="l15862" name="l15862"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a1091a2ea72fc1f52218da941e71dac">15862</a></span><span class="preprocessor">#define NVIC_PRI12_INT49_M      0x0000E000  </span><span class="comment">// Interrupt 49 Priority Mask</span></div>
<div class="line"><a id="l15863" name="l15863"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42648801e22173eaf2155f3338d7872c">15863</a></span><span class="preprocessor">#define NVIC_PRI12_INT48_M      0x000000E0  </span><span class="comment">// Interrupt 48 Priority Mask</span></div>
<div class="line"><a id="l15864" name="l15864"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a131fb0b29ec2d56d4fd475be6a781ed8">15864</a></span><span class="preprocessor">#define NVIC_PRI12_INT51_S      29</span></div>
<div class="line"><a id="l15865" name="l15865"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afac497b3fa3deb06e692b7f9d8f3e366">15865</a></span><span class="preprocessor">#define NVIC_PRI12_INT50_S      21</span></div>
<div class="line"><a id="l15866" name="l15866"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a37e28ef071088c11ed1c7c46afaae8f1">15866</a></span><span class="preprocessor">#define NVIC_PRI12_INT49_S      13</span></div>
<div class="line"><a id="l15867" name="l15867"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7e55db2ec6a444caa3ee037c86d023d">15867</a></span><span class="preprocessor">#define NVIC_PRI12_INT48_S      5</span></div>
<div class="line"><a id="l15868" name="l15868"></a><span class="lineno">15868</span> </div>
<div class="line"><a id="l15869" name="l15869"></a><span class="lineno">15869</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15870" name="l15870"></a><span class="lineno">15870</span><span class="comment">//</span></div>
<div class="line"><a id="l15871" name="l15871"></a><span class="lineno">15871</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI13 register.</span></div>
<div class="line"><a id="l15872" name="l15872"></a><span class="lineno">15872</span><span class="comment">//</span></div>
<div class="line"><a id="l15873" name="l15873"></a><span class="lineno">15873</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15874" name="l15874"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a760256d40f32e13ae43a43c2bfec570e">15874</a></span><span class="preprocessor">#define NVIC_PRI13_INT55_M      0xE0000000  </span><span class="comment">// Interrupt 55 Priority Mask</span></div>
<div class="line"><a id="l15875" name="l15875"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a320ee17403ece54d2e3f93e2ae81b298">15875</a></span><span class="preprocessor">#define NVIC_PRI13_INT54_M      0x00E00000  </span><span class="comment">// Interrupt 54 Priority Mask</span></div>
<div class="line"><a id="l15876" name="l15876"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afc3066813c49009ee4c6cd10d08b208e">15876</a></span><span class="preprocessor">#define NVIC_PRI13_INT53_M      0x0000E000  </span><span class="comment">// Interrupt 53 Priority Mask</span></div>
<div class="line"><a id="l15877" name="l15877"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac0e72cd588c4d77cdad091bd0d98995d">15877</a></span><span class="preprocessor">#define NVIC_PRI13_INT52_M      0x000000E0  </span><span class="comment">// Interrupt 52 Priority Mask</span></div>
<div class="line"><a id="l15878" name="l15878"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa314d474fd7c7e7eaaf81de1d54f9765">15878</a></span><span class="preprocessor">#define NVIC_PRI13_INT55_S      29</span></div>
<div class="line"><a id="l15879" name="l15879"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3feacfe0c9249ea2704419f96cc32ca3">15879</a></span><span class="preprocessor">#define NVIC_PRI13_INT54_S      21</span></div>
<div class="line"><a id="l15880" name="l15880"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a890c85219671cba0431c1b69479ed928">15880</a></span><span class="preprocessor">#define NVIC_PRI13_INT53_S      13</span></div>
<div class="line"><a id="l15881" name="l15881"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5ac10e2883206a03913f305c35ef616c">15881</a></span><span class="preprocessor">#define NVIC_PRI13_INT52_S      5</span></div>
<div class="line"><a id="l15882" name="l15882"></a><span class="lineno">15882</span> </div>
<div class="line"><a id="l15883" name="l15883"></a><span class="lineno">15883</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15884" name="l15884"></a><span class="lineno">15884</span><span class="comment">//</span></div>
<div class="line"><a id="l15885" name="l15885"></a><span class="lineno">15885</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI14 register.</span></div>
<div class="line"><a id="l15886" name="l15886"></a><span class="lineno">15886</span><span class="comment">//</span></div>
<div class="line"><a id="l15887" name="l15887"></a><span class="lineno">15887</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15888" name="l15888"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acd958d2ba3f69680b61d6eb8764f140d">15888</a></span><span class="preprocessor">#define NVIC_PRI14_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 59 Priority Mask</span></div>
<div class="line"><a id="l15889" name="l15889"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3868d9a0066cdc5b8c8c0f073ce7fc3d">15889</a></span><span class="preprocessor">#define NVIC_PRI14_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 58 Priority Mask</span></div>
<div class="line"><a id="l15890" name="l15890"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f0e2e29939130e3e33db03fd7df7240">15890</a></span><span class="preprocessor">#define NVIC_PRI14_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 57 Priority Mask</span></div>
<div class="line"><a id="l15891" name="l15891"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afa6c60045975a676e80b8505599d1ebb">15891</a></span><span class="preprocessor">#define NVIC_PRI14_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 56 Priority Mask</span></div>
<div class="line"><a id="l15892" name="l15892"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9342d5d926f00f0da63c21016a4c4752">15892</a></span><span class="preprocessor">#define NVIC_PRI14_INTD_S       29</span></div>
<div class="line"><a id="l15893" name="l15893"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a59d306f4895b48114bd368f87fb58952">15893</a></span><span class="preprocessor">#define NVIC_PRI14_INTC_S       21</span></div>
<div class="line"><a id="l15894" name="l15894"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f2e780b70e4824afc42d8532dcb4dd6">15894</a></span><span class="preprocessor">#define NVIC_PRI14_INTB_S       13</span></div>
<div class="line"><a id="l15895" name="l15895"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad87c66822c6da3dab859ba5b1c37007e">15895</a></span><span class="preprocessor">#define NVIC_PRI14_INTA_S       5</span></div>
<div class="line"><a id="l15896" name="l15896"></a><span class="lineno">15896</span> </div>
<div class="line"><a id="l15897" name="l15897"></a><span class="lineno">15897</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15898" name="l15898"></a><span class="lineno">15898</span><span class="comment">//</span></div>
<div class="line"><a id="l15899" name="l15899"></a><span class="lineno">15899</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI15 register.</span></div>
<div class="line"><a id="l15900" name="l15900"></a><span class="lineno">15900</span><span class="comment">//</span></div>
<div class="line"><a id="l15901" name="l15901"></a><span class="lineno">15901</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15902" name="l15902"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f5083995382fae62c7c1573e89a461e">15902</a></span><span class="preprocessor">#define NVIC_PRI15_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 63 Priority Mask</span></div>
<div class="line"><a id="l15903" name="l15903"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7980e293ea5232d0a7593e84a15364f">15903</a></span><span class="preprocessor">#define NVIC_PRI15_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 62 Priority Mask</span></div>
<div class="line"><a id="l15904" name="l15904"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8f39443478003ebcf637d5efc9e5d771">15904</a></span><span class="preprocessor">#define NVIC_PRI15_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 61 Priority Mask</span></div>
<div class="line"><a id="l15905" name="l15905"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a76bb2fb8dcfa3265e8c059bfe9ee4d9c">15905</a></span><span class="preprocessor">#define NVIC_PRI15_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 60 Priority Mask</span></div>
<div class="line"><a id="l15906" name="l15906"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af29f9bd18ab88fc1dc97c4abb449b2ee">15906</a></span><span class="preprocessor">#define NVIC_PRI15_INTD_S       29</span></div>
<div class="line"><a id="l15907" name="l15907"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afcf5d45f3cb3f6fd5279be62bdab6d2a">15907</a></span><span class="preprocessor">#define NVIC_PRI15_INTC_S       21</span></div>
<div class="line"><a id="l15908" name="l15908"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb6743cd6e5c465a9a2e55b646a353e2">15908</a></span><span class="preprocessor">#define NVIC_PRI15_INTB_S       13</span></div>
<div class="line"><a id="l15909" name="l15909"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1066a35c44a223bd768987fc727998a8">15909</a></span><span class="preprocessor">#define NVIC_PRI15_INTA_S       5</span></div>
<div class="line"><a id="l15910" name="l15910"></a><span class="lineno">15910</span> </div>
<div class="line"><a id="l15911" name="l15911"></a><span class="lineno">15911</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15912" name="l15912"></a><span class="lineno">15912</span><span class="comment">//</span></div>
<div class="line"><a id="l15913" name="l15913"></a><span class="lineno">15913</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI16 register.</span></div>
<div class="line"><a id="l15914" name="l15914"></a><span class="lineno">15914</span><span class="comment">//</span></div>
<div class="line"><a id="l15915" name="l15915"></a><span class="lineno">15915</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15916" name="l15916"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad73d7674aff841a8bf53cb216e22370d">15916</a></span><span class="preprocessor">#define NVIC_PRI16_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 67 Priority Mask</span></div>
<div class="line"><a id="l15917" name="l15917"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3618a8f9a5952dc0a720fc84ca3c553a">15917</a></span><span class="preprocessor">#define NVIC_PRI16_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 66 Priority Mask</span></div>
<div class="line"><a id="l15918" name="l15918"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee6bc4f792b2e59f724142b183f20e3c">15918</a></span><span class="preprocessor">#define NVIC_PRI16_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 65 Priority Mask</span></div>
<div class="line"><a id="l15919" name="l15919"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aec50a66bf7cac70d83edeb7f908e274d">15919</a></span><span class="preprocessor">#define NVIC_PRI16_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 64 Priority Mask</span></div>
<div class="line"><a id="l15920" name="l15920"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b216488569e7962758176ba5088745d">15920</a></span><span class="preprocessor">#define NVIC_PRI16_INTD_S       29</span></div>
<div class="line"><a id="l15921" name="l15921"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34dc31d51d62c102d05a11732d74323d">15921</a></span><span class="preprocessor">#define NVIC_PRI16_INTC_S       21</span></div>
<div class="line"><a id="l15922" name="l15922"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae308de8d08e2391b2c80bb98091a1b88">15922</a></span><span class="preprocessor">#define NVIC_PRI16_INTB_S       13</span></div>
<div class="line"><a id="l15923" name="l15923"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5361298bee17754c7fd150031430c189">15923</a></span><span class="preprocessor">#define NVIC_PRI16_INTA_S       5</span></div>
<div class="line"><a id="l15924" name="l15924"></a><span class="lineno">15924</span> </div>
<div class="line"><a id="l15925" name="l15925"></a><span class="lineno">15925</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15926" name="l15926"></a><span class="lineno">15926</span><span class="comment">//</span></div>
<div class="line"><a id="l15927" name="l15927"></a><span class="lineno">15927</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI17 register.</span></div>
<div class="line"><a id="l15928" name="l15928"></a><span class="lineno">15928</span><span class="comment">//</span></div>
<div class="line"><a id="l15929" name="l15929"></a><span class="lineno">15929</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15930" name="l15930"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad30481d22eed3603f6d347acb9734bb">15930</a></span><span class="preprocessor">#define NVIC_PRI17_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 71 Priority Mask</span></div>
<div class="line"><a id="l15931" name="l15931"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f716cbd2262873f049531937a58837e">15931</a></span><span class="preprocessor">#define NVIC_PRI17_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 70 Priority Mask</span></div>
<div class="line"><a id="l15932" name="l15932"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1e83d99adb79a574454f78fbbf230af2">15932</a></span><span class="preprocessor">#define NVIC_PRI17_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 69 Priority Mask</span></div>
<div class="line"><a id="l15933" name="l15933"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae1f8c76af2e9ef0139b3436ca9e74a90">15933</a></span><span class="preprocessor">#define NVIC_PRI17_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 68 Priority Mask</span></div>
<div class="line"><a id="l15934" name="l15934"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4380a8617f4d47cc728c753fd400c2c8">15934</a></span><span class="preprocessor">#define NVIC_PRI17_INTD_S       29</span></div>
<div class="line"><a id="l15935" name="l15935"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8671834456dd5d67119ff964ca8c9e4e">15935</a></span><span class="preprocessor">#define NVIC_PRI17_INTC_S       21</span></div>
<div class="line"><a id="l15936" name="l15936"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4f4953db1d008d03bdf53f2f360b638c">15936</a></span><span class="preprocessor">#define NVIC_PRI17_INTB_S       13</span></div>
<div class="line"><a id="l15937" name="l15937"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c80b8645c6865c39d71dc732d93c058">15937</a></span><span class="preprocessor">#define NVIC_PRI17_INTA_S       5</span></div>
<div class="line"><a id="l15938" name="l15938"></a><span class="lineno">15938</span> </div>
<div class="line"><a id="l15939" name="l15939"></a><span class="lineno">15939</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15940" name="l15940"></a><span class="lineno">15940</span><span class="comment">//</span></div>
<div class="line"><a id="l15941" name="l15941"></a><span class="lineno">15941</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI18 register.</span></div>
<div class="line"><a id="l15942" name="l15942"></a><span class="lineno">15942</span><span class="comment">//</span></div>
<div class="line"><a id="l15943" name="l15943"></a><span class="lineno">15943</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15944" name="l15944"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9f2015e54a0c47ec076c660eeee4457c">15944</a></span><span class="preprocessor">#define NVIC_PRI18_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 75 Priority Mask</span></div>
<div class="line"><a id="l15945" name="l15945"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae03012740554ef7aaf9e0935737db859">15945</a></span><span class="preprocessor">#define NVIC_PRI18_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 74 Priority Mask</span></div>
<div class="line"><a id="l15946" name="l15946"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3647f766009ebdb159c7b40a8c3759a">15946</a></span><span class="preprocessor">#define NVIC_PRI18_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 73 Priority Mask</span></div>
<div class="line"><a id="l15947" name="l15947"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8bb748ae3851ff812e16292c47269e30">15947</a></span><span class="preprocessor">#define NVIC_PRI18_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 72 Priority Mask</span></div>
<div class="line"><a id="l15948" name="l15948"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adffd77bb5537ab80674322c797ec56f2">15948</a></span><span class="preprocessor">#define NVIC_PRI18_INTD_S       29</span></div>
<div class="line"><a id="l15949" name="l15949"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a667b206fa9e4de47173dd385ed4a3a3d">15949</a></span><span class="preprocessor">#define NVIC_PRI18_INTC_S       21</span></div>
<div class="line"><a id="l15950" name="l15950"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a98362301f4df0d98d668f4e72009f43b">15950</a></span><span class="preprocessor">#define NVIC_PRI18_INTB_S       13</span></div>
<div class="line"><a id="l15951" name="l15951"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a9b9d6e5f8e6fda8c756ac9554b9935">15951</a></span><span class="preprocessor">#define NVIC_PRI18_INTA_S       5</span></div>
<div class="line"><a id="l15952" name="l15952"></a><span class="lineno">15952</span> </div>
<div class="line"><a id="l15953" name="l15953"></a><span class="lineno">15953</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15954" name="l15954"></a><span class="lineno">15954</span><span class="comment">//</span></div>
<div class="line"><a id="l15955" name="l15955"></a><span class="lineno">15955</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI19 register.</span></div>
<div class="line"><a id="l15956" name="l15956"></a><span class="lineno">15956</span><span class="comment">//</span></div>
<div class="line"><a id="l15957" name="l15957"></a><span class="lineno">15957</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15958" name="l15958"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b4fc25e1560348ffbff5920b7700fba">15958</a></span><span class="preprocessor">#define NVIC_PRI19_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 79 Priority Mask</span></div>
<div class="line"><a id="l15959" name="l15959"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a62f583199d70f96278f5057b09c4fd03">15959</a></span><span class="preprocessor">#define NVIC_PRI19_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 78 Priority Mask</span></div>
<div class="line"><a id="l15960" name="l15960"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa44a2a0bc79ffd77341dfce25339bc17">15960</a></span><span class="preprocessor">#define NVIC_PRI19_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 77 Priority Mask</span></div>
<div class="line"><a id="l15961" name="l15961"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e6506a91bd2befb5bc3c1f4d31375e5">15961</a></span><span class="preprocessor">#define NVIC_PRI19_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 76 Priority Mask</span></div>
<div class="line"><a id="l15962" name="l15962"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9055c3758285ddee80d5e3c35ead07e">15962</a></span><span class="preprocessor">#define NVIC_PRI19_INTD_S       29</span></div>
<div class="line"><a id="l15963" name="l15963"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a20b5dc2f12cffe189253e13352a335dc">15963</a></span><span class="preprocessor">#define NVIC_PRI19_INTC_S       21</span></div>
<div class="line"><a id="l15964" name="l15964"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#add723b330152ac93af213592d63be611">15964</a></span><span class="preprocessor">#define NVIC_PRI19_INTB_S       13</span></div>
<div class="line"><a id="l15965" name="l15965"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3bddf46f191f036f1a8972620b36552a">15965</a></span><span class="preprocessor">#define NVIC_PRI19_INTA_S       5</span></div>
<div class="line"><a id="l15966" name="l15966"></a><span class="lineno">15966</span> </div>
<div class="line"><a id="l15967" name="l15967"></a><span class="lineno">15967</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15968" name="l15968"></a><span class="lineno">15968</span><span class="comment">//</span></div>
<div class="line"><a id="l15969" name="l15969"></a><span class="lineno">15969</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI20 register.</span></div>
<div class="line"><a id="l15970" name="l15970"></a><span class="lineno">15970</span><span class="comment">//</span></div>
<div class="line"><a id="l15971" name="l15971"></a><span class="lineno">15971</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15972" name="l15972"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe80941682582426e4318ce631d0d642">15972</a></span><span class="preprocessor">#define NVIC_PRI20_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 83 Priority Mask</span></div>
<div class="line"><a id="l15973" name="l15973"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61e4adf8583d439f4b76fbee0f96e0c3">15973</a></span><span class="preprocessor">#define NVIC_PRI20_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 82 Priority Mask</span></div>
<div class="line"><a id="l15974" name="l15974"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9ce62a639183cc3c3bce8d751a6b4da">15974</a></span><span class="preprocessor">#define NVIC_PRI20_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 81 Priority Mask</span></div>
<div class="line"><a id="l15975" name="l15975"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a561405e49ebea5731d7846b37f978c49">15975</a></span><span class="preprocessor">#define NVIC_PRI20_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 80 Priority Mask</span></div>
<div class="line"><a id="l15976" name="l15976"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aed895fdc17a5a1d36721fb29ff178ee1">15976</a></span><span class="preprocessor">#define NVIC_PRI20_INTD_S       29</span></div>
<div class="line"><a id="l15977" name="l15977"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a197041980cae4760d18ea4e6832e826d">15977</a></span><span class="preprocessor">#define NVIC_PRI20_INTC_S       21</span></div>
<div class="line"><a id="l15978" name="l15978"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8b320760b219f162cc753559ce54e91d">15978</a></span><span class="preprocessor">#define NVIC_PRI20_INTB_S       13</span></div>
<div class="line"><a id="l15979" name="l15979"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac2bda09e2356ef2e282440cc109c9f37">15979</a></span><span class="preprocessor">#define NVIC_PRI20_INTA_S       5</span></div>
<div class="line"><a id="l15980" name="l15980"></a><span class="lineno">15980</span> </div>
<div class="line"><a id="l15981" name="l15981"></a><span class="lineno">15981</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15982" name="l15982"></a><span class="lineno">15982</span><span class="comment">//</span></div>
<div class="line"><a id="l15983" name="l15983"></a><span class="lineno">15983</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI21 register.</span></div>
<div class="line"><a id="l15984" name="l15984"></a><span class="lineno">15984</span><span class="comment">//</span></div>
<div class="line"><a id="l15985" name="l15985"></a><span class="lineno">15985</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15986" name="l15986"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69422fc0369cce473c53666499a87b3c">15986</a></span><span class="preprocessor">#define NVIC_PRI21_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 87 Priority Mask</span></div>
<div class="line"><a id="l15987" name="l15987"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7eaa60956efc66ea8d3ee96f866c0735">15987</a></span><span class="preprocessor">#define NVIC_PRI21_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 86 Priority Mask</span></div>
<div class="line"><a id="l15988" name="l15988"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06ac6514e6b1569620e3f632b8c9a48f">15988</a></span><span class="preprocessor">#define NVIC_PRI21_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 85 Priority Mask</span></div>
<div class="line"><a id="l15989" name="l15989"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a650ca24d4623b0713ddd53cb18b5c745">15989</a></span><span class="preprocessor">#define NVIC_PRI21_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 84 Priority Mask</span></div>
<div class="line"><a id="l15990" name="l15990"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac12ba21235df5c1bfe099e70bb65f99c">15990</a></span><span class="preprocessor">#define NVIC_PRI21_INTD_S       29</span></div>
<div class="line"><a id="l15991" name="l15991"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4b708d38ea65f087ac54fd03a9c3c7f">15991</a></span><span class="preprocessor">#define NVIC_PRI21_INTC_S       21</span></div>
<div class="line"><a id="l15992" name="l15992"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a90979b8dea5ae1b799fb5e1b60525a79">15992</a></span><span class="preprocessor">#define NVIC_PRI21_INTB_S       13</span></div>
<div class="line"><a id="l15993" name="l15993"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15ce48be101f1b3b785000e3f380d33d">15993</a></span><span class="preprocessor">#define NVIC_PRI21_INTA_S       5</span></div>
<div class="line"><a id="l15994" name="l15994"></a><span class="lineno">15994</span> </div>
<div class="line"><a id="l15995" name="l15995"></a><span class="lineno">15995</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l15996" name="l15996"></a><span class="lineno">15996</span><span class="comment">//</span></div>
<div class="line"><a id="l15997" name="l15997"></a><span class="lineno">15997</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI22 register.</span></div>
<div class="line"><a id="l15998" name="l15998"></a><span class="lineno">15998</span><span class="comment">//</span></div>
<div class="line"><a id="l15999" name="l15999"></a><span class="lineno">15999</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16000" name="l16000"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8dcfae244656c51e024e1f951cb6e962">16000</a></span><span class="preprocessor">#define NVIC_PRI22_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 91 Priority Mask</span></div>
<div class="line"><a id="l16001" name="l16001"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17afc501a9459dfc73def38d67321ed1">16001</a></span><span class="preprocessor">#define NVIC_PRI22_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 90 Priority Mask</span></div>
<div class="line"><a id="l16002" name="l16002"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50cee2d33495a09e4ae9dfdbfe420db7">16002</a></span><span class="preprocessor">#define NVIC_PRI22_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 89 Priority Mask</span></div>
<div class="line"><a id="l16003" name="l16003"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad74fdf6dcf8f5c94c96f237093aae641">16003</a></span><span class="preprocessor">#define NVIC_PRI22_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 88 Priority Mask</span></div>
<div class="line"><a id="l16004" name="l16004"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a47267213fd62ec6785d1fe46f30bcb2b">16004</a></span><span class="preprocessor">#define NVIC_PRI22_INTD_S       29</span></div>
<div class="line"><a id="l16005" name="l16005"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84cf658eccf7ca02cd25019cbfb47dcf">16005</a></span><span class="preprocessor">#define NVIC_PRI22_INTC_S       21</span></div>
<div class="line"><a id="l16006" name="l16006"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a79ab39ec118aefa43509b0178f797d0e">16006</a></span><span class="preprocessor">#define NVIC_PRI22_INTB_S       13</span></div>
<div class="line"><a id="l16007" name="l16007"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a07a6cfa7727bc3ca3839559e2c9aafd5">16007</a></span><span class="preprocessor">#define NVIC_PRI22_INTA_S       5</span></div>
<div class="line"><a id="l16008" name="l16008"></a><span class="lineno">16008</span> </div>
<div class="line"><a id="l16009" name="l16009"></a><span class="lineno">16009</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16010" name="l16010"></a><span class="lineno">16010</span><span class="comment">//</span></div>
<div class="line"><a id="l16011" name="l16011"></a><span class="lineno">16011</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI23 register.</span></div>
<div class="line"><a id="l16012" name="l16012"></a><span class="lineno">16012</span><span class="comment">//</span></div>
<div class="line"><a id="l16013" name="l16013"></a><span class="lineno">16013</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16014" name="l16014"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a293f4a8151f2075517bce60f1b85cab8">16014</a></span><span class="preprocessor">#define NVIC_PRI23_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 95 Priority Mask</span></div>
<div class="line"><a id="l16015" name="l16015"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a871f6070273a1b0a3b9df2b8f957d0ad">16015</a></span><span class="preprocessor">#define NVIC_PRI23_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 94 Priority Mask</span></div>
<div class="line"><a id="l16016" name="l16016"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3eb25e8fae7dd508356406ecd05cc1a3">16016</a></span><span class="preprocessor">#define NVIC_PRI23_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 93 Priority Mask</span></div>
<div class="line"><a id="l16017" name="l16017"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29ffe1ae20f79be6b5d6834ebcf48557">16017</a></span><span class="preprocessor">#define NVIC_PRI23_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 92 Priority Mask</span></div>
<div class="line"><a id="l16018" name="l16018"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a95573f2b4c5f39bc7cc602e3fe89294f">16018</a></span><span class="preprocessor">#define NVIC_PRI23_INTD_S       29</span></div>
<div class="line"><a id="l16019" name="l16019"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad5ebaf2e119f76c16c2c605926919e0a">16019</a></span><span class="preprocessor">#define NVIC_PRI23_INTC_S       21</span></div>
<div class="line"><a id="l16020" name="l16020"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#addcd7e306b732db9aa11f18256d7e56b">16020</a></span><span class="preprocessor">#define NVIC_PRI23_INTB_S       13</span></div>
<div class="line"><a id="l16021" name="l16021"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aecb8b425a5458ae6b28c8afa3c56d9ea">16021</a></span><span class="preprocessor">#define NVIC_PRI23_INTA_S       5</span></div>
<div class="line"><a id="l16022" name="l16022"></a><span class="lineno">16022</span> </div>
<div class="line"><a id="l16023" name="l16023"></a><span class="lineno">16023</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16024" name="l16024"></a><span class="lineno">16024</span><span class="comment">//</span></div>
<div class="line"><a id="l16025" name="l16025"></a><span class="lineno">16025</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI24 register.</span></div>
<div class="line"><a id="l16026" name="l16026"></a><span class="lineno">16026</span><span class="comment">//</span></div>
<div class="line"><a id="l16027" name="l16027"></a><span class="lineno">16027</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16028" name="l16028"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6cb742e84a53ebfc462540ab0236a2e">16028</a></span><span class="preprocessor">#define NVIC_PRI24_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 99 Priority Mask</span></div>
<div class="line"><a id="l16029" name="l16029"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e34f13b4557a9d70a07cac32d2c1cc2">16029</a></span><span class="preprocessor">#define NVIC_PRI24_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 98 Priority Mask</span></div>
<div class="line"><a id="l16030" name="l16030"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0bb6f4a158650c121c6d6ec5bab9fc2">16030</a></span><span class="preprocessor">#define NVIC_PRI24_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 97 Priority Mask</span></div>
<div class="line"><a id="l16031" name="l16031"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d03daf8509c4e323dac4a3f1add518d">16031</a></span><span class="preprocessor">#define NVIC_PRI24_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 96 Priority Mask</span></div>
<div class="line"><a id="l16032" name="l16032"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2980eb71927b5aa83de4431a1a820b3">16032</a></span><span class="preprocessor">#define NVIC_PRI24_INTD_S       29</span></div>
<div class="line"><a id="l16033" name="l16033"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afefd61512854248dd65dad34112950ce">16033</a></span><span class="preprocessor">#define NVIC_PRI24_INTC_S       21</span></div>
<div class="line"><a id="l16034" name="l16034"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d2757cec3eebbdd4cf993c5191a6072">16034</a></span><span class="preprocessor">#define NVIC_PRI24_INTB_S       13</span></div>
<div class="line"><a id="l16035" name="l16035"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70d60193a0679885cfb7fb0b8526e3fc">16035</a></span><span class="preprocessor">#define NVIC_PRI24_INTA_S       5</span></div>
<div class="line"><a id="l16036" name="l16036"></a><span class="lineno">16036</span> </div>
<div class="line"><a id="l16037" name="l16037"></a><span class="lineno">16037</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16038" name="l16038"></a><span class="lineno">16038</span><span class="comment">//</span></div>
<div class="line"><a id="l16039" name="l16039"></a><span class="lineno">16039</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI25 register.</span></div>
<div class="line"><a id="l16040" name="l16040"></a><span class="lineno">16040</span><span class="comment">//</span></div>
<div class="line"><a id="l16041" name="l16041"></a><span class="lineno">16041</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16042" name="l16042"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac3beafa3a399966e707bdcbf8b7bad5b">16042</a></span><span class="preprocessor">#define NVIC_PRI25_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 103 Priority Mask</span></div>
<div class="line"><a id="l16043" name="l16043"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a055687c370d60d76cd8d7d0a16f9a6ba">16043</a></span><span class="preprocessor">#define NVIC_PRI25_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 102 Priority Mask</span></div>
<div class="line"><a id="l16044" name="l16044"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a715e3cbf2de937968eafda1aa939a694">16044</a></span><span class="preprocessor">#define NVIC_PRI25_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 101 Priority Mask</span></div>
<div class="line"><a id="l16045" name="l16045"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1335c9c0dee2e0e8e6c5760dd9ff7330">16045</a></span><span class="preprocessor">#define NVIC_PRI25_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 100 Priority Mask</span></div>
<div class="line"><a id="l16046" name="l16046"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a13814a085b67a306c013adf9c8be520b">16046</a></span><span class="preprocessor">#define NVIC_PRI25_INTD_S       29</span></div>
<div class="line"><a id="l16047" name="l16047"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9d5fa622bd4992b496ad42031a172d97">16047</a></span><span class="preprocessor">#define NVIC_PRI25_INTC_S       21</span></div>
<div class="line"><a id="l16048" name="l16048"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aac1668e0ace62884480783394b1144b8">16048</a></span><span class="preprocessor">#define NVIC_PRI25_INTB_S       13</span></div>
<div class="line"><a id="l16049" name="l16049"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17b3c6cdf088b20e747365620f51fd46">16049</a></span><span class="preprocessor">#define NVIC_PRI25_INTA_S       5</span></div>
<div class="line"><a id="l16050" name="l16050"></a><span class="lineno">16050</span> </div>
<div class="line"><a id="l16051" name="l16051"></a><span class="lineno">16051</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16052" name="l16052"></a><span class="lineno">16052</span><span class="comment">//</span></div>
<div class="line"><a id="l16053" name="l16053"></a><span class="lineno">16053</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI26 register.</span></div>
<div class="line"><a id="l16054" name="l16054"></a><span class="lineno">16054</span><span class="comment">//</span></div>
<div class="line"><a id="l16055" name="l16055"></a><span class="lineno">16055</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16056" name="l16056"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad172df584c5cce6cdb93c01cd854dfb1">16056</a></span><span class="preprocessor">#define NVIC_PRI26_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 107 Priority Mask</span></div>
<div class="line"><a id="l16057" name="l16057"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2c7093d6c960c926d7027dd52bc2b94">16057</a></span><span class="preprocessor">#define NVIC_PRI26_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 106 Priority Mask</span></div>
<div class="line"><a id="l16058" name="l16058"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a42b71ec6b6b4d10e53ed3d02686b8339">16058</a></span><span class="preprocessor">#define NVIC_PRI26_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 105 Priority Mask</span></div>
<div class="line"><a id="l16059" name="l16059"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6eee287ab45d35bd68e6666dff2cb419">16059</a></span><span class="preprocessor">#define NVIC_PRI26_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 104 Priority Mask</span></div>
<div class="line"><a id="l16060" name="l16060"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aad15792b6955d48d4d0a0fc96d00a25c">16060</a></span><span class="preprocessor">#define NVIC_PRI26_INTD_S       29</span></div>
<div class="line"><a id="l16061" name="l16061"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7069fb9d3e4ceb1944148d931984788b">16061</a></span><span class="preprocessor">#define NVIC_PRI26_INTC_S       21</span></div>
<div class="line"><a id="l16062" name="l16062"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6f247d239aa7412feb01411fa80d8ec4">16062</a></span><span class="preprocessor">#define NVIC_PRI26_INTB_S       13</span></div>
<div class="line"><a id="l16063" name="l16063"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a425c42e3bdf0d119d217b0cb35f4743f">16063</a></span><span class="preprocessor">#define NVIC_PRI26_INTA_S       5</span></div>
<div class="line"><a id="l16064" name="l16064"></a><span class="lineno">16064</span> </div>
<div class="line"><a id="l16065" name="l16065"></a><span class="lineno">16065</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16066" name="l16066"></a><span class="lineno">16066</span><span class="comment">//</span></div>
<div class="line"><a id="l16067" name="l16067"></a><span class="lineno">16067</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI27 register.</span></div>
<div class="line"><a id="l16068" name="l16068"></a><span class="lineno">16068</span><span class="comment">//</span></div>
<div class="line"><a id="l16069" name="l16069"></a><span class="lineno">16069</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16070" name="l16070"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab52651e9c9639e07c685679628d73c99">16070</a></span><span class="preprocessor">#define NVIC_PRI27_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 111 Priority Mask</span></div>
<div class="line"><a id="l16071" name="l16071"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a763116a34742db9c95209edd360d079a">16071</a></span><span class="preprocessor">#define NVIC_PRI27_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 110 Priority Mask</span></div>
<div class="line"><a id="l16072" name="l16072"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad99da1cc7872407a4dbaac665c7e96ce">16072</a></span><span class="preprocessor">#define NVIC_PRI27_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 109 Priority Mask</span></div>
<div class="line"><a id="l16073" name="l16073"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2bd3f1a31ab3c1677f51e49fd29d1257">16073</a></span><span class="preprocessor">#define NVIC_PRI27_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 108 Priority Mask</span></div>
<div class="line"><a id="l16074" name="l16074"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a32517143c2b5a967ee00b461186932e5">16074</a></span><span class="preprocessor">#define NVIC_PRI27_INTD_S       29</span></div>
<div class="line"><a id="l16075" name="l16075"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06b7a0d4d67316bc916fa88fa8d98c78">16075</a></span><span class="preprocessor">#define NVIC_PRI27_INTC_S       21</span></div>
<div class="line"><a id="l16076" name="l16076"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac4a72b474acdf414fcaf967d3070ee63">16076</a></span><span class="preprocessor">#define NVIC_PRI27_INTB_S       13</span></div>
<div class="line"><a id="l16077" name="l16077"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a61fbfaa93f4847e8d177bb341b81c15f">16077</a></span><span class="preprocessor">#define NVIC_PRI27_INTA_S       5</span></div>
<div class="line"><a id="l16078" name="l16078"></a><span class="lineno">16078</span> </div>
<div class="line"><a id="l16079" name="l16079"></a><span class="lineno">16079</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16080" name="l16080"></a><span class="lineno">16080</span><span class="comment">//</span></div>
<div class="line"><a id="l16081" name="l16081"></a><span class="lineno">16081</span><span class="comment">// The following are defines for the bit fields in the NVIC_PRI28 register.</span></div>
<div class="line"><a id="l16082" name="l16082"></a><span class="lineno">16082</span><span class="comment">//</span></div>
<div class="line"><a id="l16083" name="l16083"></a><span class="lineno">16083</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16084" name="l16084"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a58ad09e54652a291704e15f8bd172326">16084</a></span><span class="preprocessor">#define NVIC_PRI28_INTD_M       0xE0000000  </span><span class="comment">// Interrupt 115 Priority Mask</span></div>
<div class="line"><a id="l16085" name="l16085"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab248845c02bf9862aef81261d34783ab">16085</a></span><span class="preprocessor">#define NVIC_PRI28_INTC_M       0x00E00000  </span><span class="comment">// Interrupt 114 Priority Mask</span></div>
<div class="line"><a id="l16086" name="l16086"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac626aa4f884df4ca42217bac87349b6a">16086</a></span><span class="preprocessor">#define NVIC_PRI28_INTB_M       0x0000E000  </span><span class="comment">// Interrupt 113 Priority Mask</span></div>
<div class="line"><a id="l16087" name="l16087"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad4814e6c7450ed5df3a312da20a6d418">16087</a></span><span class="preprocessor">#define NVIC_PRI28_INTA_M       0x000000E0  </span><span class="comment">// Interrupt 112 Priority Mask</span></div>
<div class="line"><a id="l16088" name="l16088"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d9bcbe7bd45b543d224de2044b8a598">16088</a></span><span class="preprocessor">#define NVIC_PRI28_INTD_S       29</span></div>
<div class="line"><a id="l16089" name="l16089"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a50b7d4134c02ac6c703bf0d4d30894fe">16089</a></span><span class="preprocessor">#define NVIC_PRI28_INTC_S       21</span></div>
<div class="line"><a id="l16090" name="l16090"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15fccb4250369dbc8d90491c8f3115ea">16090</a></span><span class="preprocessor">#define NVIC_PRI28_INTB_S       13</span></div>
<div class="line"><a id="l16091" name="l16091"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a52f1c2861076a470d7fd5cdc5822b0f4">16091</a></span><span class="preprocessor">#define NVIC_PRI28_INTA_S       5</span></div>
<div class="line"><a id="l16092" name="l16092"></a><span class="lineno">16092</span> </div>
<div class="line"><a id="l16093" name="l16093"></a><span class="lineno">16093</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16094" name="l16094"></a><span class="lineno">16094</span><span class="comment">//</span></div>
<div class="line"><a id="l16095" name="l16095"></a><span class="lineno">16095</span><span class="comment">// The following are defines for the bit fields in the NVIC_CPUID register.</span></div>
<div class="line"><a id="l16096" name="l16096"></a><span class="lineno">16096</span><span class="comment">//</span></div>
<div class="line"><a id="l16097" name="l16097"></a><span class="lineno">16097</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16098" name="l16098"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae0c9771bddef6b1f591f4067b3d62829">16098</a></span><span class="preprocessor">#define NVIC_CPUID_IMP_M        0xFF000000  </span><span class="comment">// Implementer Code</span></div>
<div class="line"><a id="l16099" name="l16099"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22515969f50e96dd559660bf31092a02">16099</a></span><span class="preprocessor">#define NVIC_CPUID_IMP_ARM      0x41000000  </span><span class="comment">// ARM</span></div>
<div class="line"><a id="l16100" name="l16100"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1f80bf2b9c89d117575d533ff4afd6a">16100</a></span><span class="preprocessor">#define NVIC_CPUID_VAR_M        0x00F00000  </span><span class="comment">// Variant Number</span></div>
<div class="line"><a id="l16101" name="l16101"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6cfdbf49b11b0ad7f11673740bc543e2">16101</a></span><span class="preprocessor">#define NVIC_CPUID_CON_M        0x000F0000  </span><span class="comment">// Constant</span></div>
<div class="line"><a id="l16102" name="l16102"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e71d342b341c13ed8a1d24bd8953072">16102</a></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_M     0x0000FFF0  </span><span class="comment">// Part Number</span></div>
<div class="line"><a id="l16103" name="l16103"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a450d4a27a3f084d1676e45e6b41dea06">16103</a></span><span class="preprocessor">#define NVIC_CPUID_PARTNO_CM4   0x0000C240  </span><span class="comment">// Cortex-M4 processor</span></div>
<div class="line"><a id="l16104" name="l16104"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a324d9920a87f42110622f27719887214">16104</a></span><span class="preprocessor">#define NVIC_CPUID_REV_M        0x0000000F  </span><span class="comment">// Revision Number</span></div>
<div class="line"><a id="l16105" name="l16105"></a><span class="lineno">16105</span> </div>
<div class="line"><a id="l16106" name="l16106"></a><span class="lineno">16106</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16107" name="l16107"></a><span class="lineno">16107</span><span class="comment">//</span></div>
<div class="line"><a id="l16108" name="l16108"></a><span class="lineno">16108</span><span class="comment">// The following are defines for the bit fields in the NVIC_INT_CTRL register.</span></div>
<div class="line"><a id="l16109" name="l16109"></a><span class="lineno">16109</span><span class="comment">//</span></div>
<div class="line"><a id="l16110" name="l16110"></a><span class="lineno">16110</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16111" name="l16111"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aea4f67673295ceba8609abe489788bef">16111</a></span><span class="preprocessor">#define NVIC_INT_CTRL_NMI_SET   0x80000000  </span><span class="comment">// NMI Set Pending</span></div>
<div class="line"><a id="l16112" name="l16112"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adc34fec0a6c793ea5aca1b48068f1c52">16112</a></span><span class="preprocessor">#define NVIC_INT_CTRL_PEND_SV   0x10000000  </span><span class="comment">// PendSV Set Pending</span></div>
<div class="line"><a id="l16113" name="l16113"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3482a7e3189d5c4d133935045c9a9150">16113</a></span><span class="preprocessor">#define NVIC_INT_CTRL_UNPEND_SV 0x08000000  </span><span class="comment">// PendSV Clear Pending</span></div>
<div class="line"><a id="l16114" name="l16114"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0c3615140497bf7fd853e4d16be4abe1">16114</a></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTSET 0x04000000  </span><span class="comment">// SysTick Set Pending</span></div>
<div class="line"><a id="l16115" name="l16115"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4a5cc3e098ba46d4ab4715e8be3a6526">16115</a></span><span class="preprocessor">#define NVIC_INT_CTRL_PENDSTCLR 0x02000000  </span><span class="comment">// SysTick Clear Pending</span></div>
<div class="line"><a id="l16116" name="l16116"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cafbddb04b7e16060f80034819da1b9">16116</a></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PRE   0x00800000  </span><span class="comment">// Debug Interrupt Handling</span></div>
<div class="line"><a id="l16117" name="l16117"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8d14f6d2606a8f18bc16877b2d82aad5">16117</a></span><span class="preprocessor">#define NVIC_INT_CTRL_ISR_PEND  0x00400000  </span><span class="comment">// Interrupt Pending</span></div>
<div class="line"><a id="l16118" name="l16118"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9331a9d03b8b4ed598d012162b0286ef">16118</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_M 0x000FF000  </span><span class="comment">// Interrupt Pending Vector Number</span></div>
<div class="line"><a id="l16119" name="l16119"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a796467f7c1843b2557881196027728b8">16119</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_NMI                                             \</span></div>
<div class="line"><a id="l16120" name="l16120"></a><span class="lineno">16120</span><span class="preprocessor">                                0x00002000  </span><span class="comment">// NMI</span></div>
<div class="line"><a id="l16121" name="l16121"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abb23557942d879eb1cb0f0fe14905d30">16121</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_HARD                                            \</span></div>
<div class="line"><a id="l16122" name="l16122"></a><span class="lineno">16122</span><span class="preprocessor">                                0x00003000  </span><span class="comment">// Hard fault</span></div>
<div class="line"><a id="l16123" name="l16123"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeed718342a1ad1eb712a2756885abf38">16123</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_MEM                                             \</span></div>
<div class="line"><a id="l16124" name="l16124"></a><span class="lineno">16124</span><span class="preprocessor">                                0x00004000  </span><span class="comment">// Memory management fault</span></div>
<div class="line"><a id="l16125" name="l16125"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a34fee4d0da8221483d534ae11ba4c1ff">16125</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_BUS                                             \</span></div>
<div class="line"><a id="l16126" name="l16126"></a><span class="lineno">16126</span><span class="preprocessor">                                0x00005000  </span><span class="comment">// Bus fault</span></div>
<div class="line"><a id="l16127" name="l16127"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3a38953202fab18e373ae6db2a93e88b">16127</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_USG                                             \</span></div>
<div class="line"><a id="l16128" name="l16128"></a><span class="lineno">16128</span><span class="preprocessor">                                0x00006000  </span><span class="comment">// Usage fault</span></div>
<div class="line"><a id="l16129" name="l16129"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad08505932260d8f4ff1b4d59e48815f2">16129</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_SVC                                             \</span></div>
<div class="line"><a id="l16130" name="l16130"></a><span class="lineno">16130</span><span class="preprocessor">                                0x0000B000  </span><span class="comment">// SVCall</span></div>
<div class="line"><a id="l16131" name="l16131"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6903a8af99fe1beb48d32f11b1f3a998">16131</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_PNDSV                                           \</span></div>
<div class="line"><a id="l16132" name="l16132"></a><span class="lineno">16132</span><span class="preprocessor">                                0x0000E000  </span><span class="comment">// PendSV</span></div>
<div class="line"><a id="l16133" name="l16133"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0b6cccade7b93f34abd4cd0a2d1c7dba">16133</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_PEN_TICK                                            \</span></div>
<div class="line"><a id="l16134" name="l16134"></a><span class="lineno">16134</span><span class="preprocessor">                                0x0000F000  </span><span class="comment">// SysTick</span></div>
<div class="line"><a id="l16135" name="l16135"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a510e76288d6bc0ed64ad371b82b45090">16135</a></span><span class="preprocessor">#define NVIC_INT_CTRL_RET_BASE  0x00000800  </span><span class="comment">// Return to Base</span></div>
<div class="line"><a id="l16136" name="l16136"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af52d16e3f7b76c63b488a07d3a13bca8">16136</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_M 0x000000FF  </span><span class="comment">// Interrupt Pending Vector Number</span></div>
<div class="line"><a id="l16137" name="l16137"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae6719482b0c5085d545ca978558fbee4">16137</a></span><span class="preprocessor">#define NVIC_INT_CTRL_VEC_ACT_S 0</span></div>
<div class="line"><a id="l16138" name="l16138"></a><span class="lineno">16138</span> </div>
<div class="line"><a id="l16139" name="l16139"></a><span class="lineno">16139</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16140" name="l16140"></a><span class="lineno">16140</span><span class="comment">//</span></div>
<div class="line"><a id="l16141" name="l16141"></a><span class="lineno">16141</span><span class="comment">// The following are defines for the bit fields in the NVIC_VTABLE register.</span></div>
<div class="line"><a id="l16142" name="l16142"></a><span class="lineno">16142</span><span class="comment">//</span></div>
<div class="line"><a id="l16143" name="l16143"></a><span class="lineno">16143</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16144" name="l16144"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa19b56d6b03656c907687a7aef4e35d1">16144</a></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_M    0xFFFFFC00  </span><span class="comment">// Vector Table Offset</span></div>
<div class="line"><a id="l16145" name="l16145"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abfced2f5369b0f99addb86cc423ec07a">16145</a></span><span class="preprocessor">#define NVIC_VTABLE_OFFSET_S    10</span></div>
<div class="line"><a id="l16146" name="l16146"></a><span class="lineno">16146</span> </div>
<div class="line"><a id="l16147" name="l16147"></a><span class="lineno">16147</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16148" name="l16148"></a><span class="lineno">16148</span><span class="comment">//</span></div>
<div class="line"><a id="l16149" name="l16149"></a><span class="lineno">16149</span><span class="comment">// The following are defines for the bit fields in the NVIC_APINT register.</span></div>
<div class="line"><a id="l16150" name="l16150"></a><span class="lineno">16150</span><span class="comment">//</span></div>
<div class="line"><a id="l16151" name="l16151"></a><span class="lineno">16151</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16152" name="l16152"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abdb75ec984c195e6492fbfbd981a301a">16152</a></span><span class="preprocessor">#define NVIC_APINT_VECTKEY_M    0xFFFF0000  </span><span class="comment">// Register Key</span></div>
<div class="line"><a id="l16153" name="l16153"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab4aac1a401683ddc647b4bd27d6c1e07">16153</a></span><span class="preprocessor">#define NVIC_APINT_VECTKEY      0x05FA0000  </span><span class="comment">// Vector key</span></div>
<div class="line"><a id="l16154" name="l16154"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2fdfa5b74886358f0926bcff4327ebe6">16154</a></span><span class="preprocessor">#define NVIC_APINT_ENDIANESS    0x00008000  </span><span class="comment">// Data Endianess</span></div>
<div class="line"><a id="l16155" name="l16155"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4970dfbcacaf8173985203c951f60288">16155</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_M   0x00000700  </span><span class="comment">// Interrupt Priority Grouping</span></div>
<div class="line"><a id="l16156" name="l16156"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4c20cdb00d945cf299cc9b2270375842">16156</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_7_1 0x00000000  </span><span class="comment">// Priority group 7.1 split</span></div>
<div class="line"><a id="l16157" name="l16157"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aba37a765e27b29821a86167fc75c4e22">16157</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_6_2 0x00000100  </span><span class="comment">// Priority group 6.2 split</span></div>
<div class="line"><a id="l16158" name="l16158"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3bb123dc35313f7b853fc4fcdf26146b">16158</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_5_3 0x00000200  </span><span class="comment">// Priority group 5.3 split</span></div>
<div class="line"><a id="l16159" name="l16159"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8c1bfe419a5bebf29ff436a02fb7f569">16159</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_4_4 0x00000300  </span><span class="comment">// Priority group 4.4 split</span></div>
<div class="line"><a id="l16160" name="l16160"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a150e0de63ded93548659cbc0fbbc0ca0">16160</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_3_5 0x00000400  </span><span class="comment">// Priority group 3.5 split</span></div>
<div class="line"><a id="l16161" name="l16161"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acc7c59a828f431bf3d85dc0e9ff1ce76">16161</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_2_6 0x00000500  </span><span class="comment">// Priority group 2.6 split</span></div>
<div class="line"><a id="l16162" name="l16162"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa94b5815f224b94855ebca859b0de03">16162</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_1_7 0x00000600  </span><span class="comment">// Priority group 1.7 split</span></div>
<div class="line"><a id="l16163" name="l16163"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac116f6b231fe210300c947bb9c271427">16163</a></span><span class="preprocessor">#define NVIC_APINT_PRIGROUP_0_8 0x00000700  </span><span class="comment">// Priority group 0.8 split</span></div>
<div class="line"><a id="l16164" name="l16164"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2622822940e2c6c4783085c6b4717213">16164</a></span><span class="preprocessor">#define NVIC_APINT_SYSRESETREQ  0x00000004  </span><span class="comment">// System Reset Request</span></div>
<div class="line"><a id="l16165" name="l16165"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3464fffea8cddea997bdc6429d75bd34">16165</a></span><span class="preprocessor">#define NVIC_APINT_VECT_CLR_ACT 0x00000002  </span><span class="comment">// Clear Active NMI / Fault</span></div>
<div class="line"><a id="l16166" name="l16166"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad41044daf3d4f4ea45a223754f309d2c">16166</a></span><span class="preprocessor">#define NVIC_APINT_VECT_RESET   0x00000001  </span><span class="comment">// System Reset</span></div>
<div class="line"><a id="l16167" name="l16167"></a><span class="lineno">16167</span> </div>
<div class="line"><a id="l16168" name="l16168"></a><span class="lineno">16168</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16169" name="l16169"></a><span class="lineno">16169</span><span class="comment">//</span></div>
<div class="line"><a id="l16170" name="l16170"></a><span class="lineno">16170</span><span class="comment">// The following are defines for the bit fields in the NVIC_SYS_CTRL register.</span></div>
<div class="line"><a id="l16171" name="l16171"></a><span class="lineno">16171</span><span class="comment">//</span></div>
<div class="line"><a id="l16172" name="l16172"></a><span class="lineno">16172</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16173" name="l16173"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ca1d1e673029659b8321da49bc8cbe0">16173</a></span><span class="preprocessor">#define NVIC_SYS_CTRL_SEVONPEND 0x00000010  </span><span class="comment">// Wake Up on Pending</span></div>
<div class="line"><a id="l16174" name="l16174"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a903c1896b1acfbe0738b762c985dc62a">16174</a></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPDEEP 0x00000004  </span><span class="comment">// Deep Sleep Enable</span></div>
<div class="line"><a id="l16175" name="l16175"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac97f97481257b5dd597399fdec81f0e6">16175</a></span><span class="preprocessor">#define NVIC_SYS_CTRL_SLEEPEXIT 0x00000002  </span><span class="comment">// Sleep on ISR Exit</span></div>
<div class="line"><a id="l16176" name="l16176"></a><span class="lineno">16176</span> </div>
<div class="line"><a id="l16177" name="l16177"></a><span class="lineno">16177</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16178" name="l16178"></a><span class="lineno">16178</span><span class="comment">//</span></div>
<div class="line"><a id="l16179" name="l16179"></a><span class="lineno">16179</span><span class="comment">// The following are defines for the bit fields in the NVIC_CFG_CTRL register.</span></div>
<div class="line"><a id="l16180" name="l16180"></a><span class="lineno">16180</span><span class="comment">//</span></div>
<div class="line"><a id="l16181" name="l16181"></a><span class="lineno">16181</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16182" name="l16182"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab32e0c534c4481591dda1fb003b6c2f5">16182</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_STKALIGN  0x00000200  </span><span class="comment">// Stack Alignment on Exception</span></div>
<div class="line"><a id="l16183" name="l16183"></a><span class="lineno">16183</span>                                            <span class="comment">// Entry</span></div>
<div class="line"><a id="l16184" name="l16184"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1869b258a1afeac238e17c3798abb67e">16184</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_BFHFNMIGN 0x00000100  </span><span class="comment">// Ignore Bus Fault in NMI and</span></div>
<div class="line"><a id="l16185" name="l16185"></a><span class="lineno">16185</span>                                            <span class="comment">// Fault</span></div>
<div class="line"><a id="l16186" name="l16186"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a14cd61a6aba0b48de09d40c0ca63dbf4">16186</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_DIV0      0x00000010  </span><span class="comment">// Trap on Divide by 0</span></div>
<div class="line"><a id="l16187" name="l16187"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15eb9ed24f96ac326984af2a9edf5109">16187</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_UNALIGNED 0x00000008  </span><span class="comment">// Trap on Unaligned Access</span></div>
<div class="line"><a id="l16188" name="l16188"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afdc61ea8d784e01fa067f5506e7b299f">16188</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_MAIN_PEND 0x00000002  </span><span class="comment">// Allow Main Interrupt Trigger</span></div>
<div class="line"><a id="l16189" name="l16189"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad24f8a206c8e542a828b0f2fe6926fd7">16189</a></span><span class="preprocessor">#define NVIC_CFG_CTRL_BASE_THR  0x00000001  </span><span class="comment">// Thread State Control</span></div>
<div class="line"><a id="l16190" name="l16190"></a><span class="lineno">16190</span> </div>
<div class="line"><a id="l16191" name="l16191"></a><span class="lineno">16191</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16192" name="l16192"></a><span class="lineno">16192</span><span class="comment">//</span></div>
<div class="line"><a id="l16193" name="l16193"></a><span class="lineno">16193</span><span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI1 register.</span></div>
<div class="line"><a id="l16194" name="l16194"></a><span class="lineno">16194</span><span class="comment">//</span></div>
<div class="line"><a id="l16195" name="l16195"></a><span class="lineno">16195</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16196" name="l16196"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25cb1a6734458ae528c18111b6b2b5e8">16196</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_M   0x00E00000  </span><span class="comment">// Usage Fault Priority</span></div>
<div class="line"><a id="l16197" name="l16197"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3244e34df6e7bc445697890eb456a28">16197</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_M     0x0000E000  </span><span class="comment">// Bus Fault Priority</span></div>
<div class="line"><a id="l16198" name="l16198"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a331193db19210be1f15ec490e45d97fa">16198</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_M     0x000000E0  </span><span class="comment">// Memory Management Fault Priority</span></div>
<div class="line"><a id="l16199" name="l16199"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa62e23f37d70b4a77b2536e511943b79">16199</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_USAGE_S   21</span></div>
<div class="line"><a id="l16200" name="l16200"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af16569882033ff712bca19d859f25631">16200</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_BUS_S     13</span></div>
<div class="line"><a id="l16201" name="l16201"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acba61a2b03b4c8f5c0de3b83f87a2a52">16201</a></span><span class="preprocessor">#define NVIC_SYS_PRI1_MEM_S     5</span></div>
<div class="line"><a id="l16202" name="l16202"></a><span class="lineno">16202</span> </div>
<div class="line"><a id="l16203" name="l16203"></a><span class="lineno">16203</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16204" name="l16204"></a><span class="lineno">16204</span><span class="comment">//</span></div>
<div class="line"><a id="l16205" name="l16205"></a><span class="lineno">16205</span><span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI2 register.</span></div>
<div class="line"><a id="l16206" name="l16206"></a><span class="lineno">16206</span><span class="comment">//</span></div>
<div class="line"><a id="l16207" name="l16207"></a><span class="lineno">16207</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16208" name="l16208"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac701a8694bc2793f6bc5c5ab6a8955c5">16208</a></span><span class="preprocessor">#define NVIC_SYS_PRI2_SVC_M     0xE0000000  </span><span class="comment">// SVCall Priority</span></div>
<div class="line"><a id="l16209" name="l16209"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7453edee24350f9ab6f02fe8d3c51164">16209</a></span><span class="preprocessor">#define NVIC_SYS_PRI2_SVC_S     29</span></div>
<div class="line"><a id="l16210" name="l16210"></a><span class="lineno">16210</span> </div>
<div class="line"><a id="l16211" name="l16211"></a><span class="lineno">16211</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16212" name="l16212"></a><span class="lineno">16212</span><span class="comment">//</span></div>
<div class="line"><a id="l16213" name="l16213"></a><span class="lineno">16213</span><span class="comment">// The following are defines for the bit fields in the NVIC_SYS_PRI3 register.</span></div>
<div class="line"><a id="l16214" name="l16214"></a><span class="lineno">16214</span><span class="comment">//</span></div>
<div class="line"><a id="l16215" name="l16215"></a><span class="lineno">16215</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16216" name="l16216"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a12b94f108194f3410a4c62920740085a">16216</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_TICK_M    0xE0000000  </span><span class="comment">// SysTick Exception Priority</span></div>
<div class="line"><a id="l16217" name="l16217"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa2febc5f704085c707b443817d7b5664">16217</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_M  0x00E00000  </span><span class="comment">// PendSV Priority</span></div>
<div class="line"><a id="l16218" name="l16218"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10c5abff98d73354e897484ec22cc912">16218</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_M   0x000000E0  </span><span class="comment">// Debug Priority</span></div>
<div class="line"><a id="l16219" name="l16219"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae97b0ece905880f0faa4cd03b7e3341">16219</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_TICK_S    29</span></div>
<div class="line"><a id="l16220" name="l16220"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a9068daf1d3e385906ec3619cd2b31c">16220</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_PENDSV_S  21</span></div>
<div class="line"><a id="l16221" name="l16221"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afe4a352626d64fe88f3e090d9081b76b">16221</a></span><span class="preprocessor">#define NVIC_SYS_PRI3_DEBUG_S   5</span></div>
<div class="line"><a id="l16222" name="l16222"></a><span class="lineno">16222</span> </div>
<div class="line"><a id="l16223" name="l16223"></a><span class="lineno">16223</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16224" name="l16224"></a><span class="lineno">16224</span><span class="comment">//</span></div>
<div class="line"><a id="l16225" name="l16225"></a><span class="lineno">16225</span><span class="comment">// The following are defines for the bit fields in the NVIC_SYS_HND_CTRL</span></div>
<div class="line"><a id="l16226" name="l16226"></a><span class="lineno">16226</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16227" name="l16227"></a><span class="lineno">16227</span><span class="comment">//</span></div>
<div class="line"><a id="l16228" name="l16228"></a><span class="lineno">16228</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16229" name="l16229"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4404ef076d28cc5184330ff925aed0fe">16229</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGE 0x00040000  </span><span class="comment">// Usage Fault Enable</span></div>
<div class="line"><a id="l16230" name="l16230"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab0a76135c843e96d0a0046fc38f4b135">16230</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUS   0x00020000  </span><span class="comment">// Bus Fault Enable</span></div>
<div class="line"><a id="l16231" name="l16231"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5a4d437f8a73736037b35f2a26ae31a7">16231</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEM   0x00010000  </span><span class="comment">// Memory Management Fault Enable</span></div>
<div class="line"><a id="l16232" name="l16232"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a855b2230fa8f04d9ce7dc314b428a04f">16232</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVC   0x00008000  </span><span class="comment">// SVC Call Pending</span></div>
<div class="line"><a id="l16233" name="l16233"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70ae00083776d090625a8e50be09c36a">16233</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSP  0x00004000  </span><span class="comment">// Bus Fault Pending</span></div>
<div class="line"><a id="l16234" name="l16234"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4cce4e9dbb0f14fdd2df8bff9529849a">16234</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMP  0x00002000  </span><span class="comment">// Memory Management Fault Pending</span></div>
<div class="line"><a id="l16235" name="l16235"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a841bd5cb026a23bf26e9241f6dc3da">16235</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USAGEP                                              \</span></div>
<div class="line"><a id="l16236" name="l16236"></a><span class="lineno">16236</span><span class="preprocessor">                                0x00001000  </span><span class="comment">// Usage Fault Pending</span></div>
<div class="line"><a id="l16237" name="l16237"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac118b62e5c63234039699e0e3155f265">16237</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_TICK  0x00000800  </span><span class="comment">// SysTick Exception Active</span></div>
<div class="line"><a id="l16238" name="l16238"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a596387ccbab20d308ae147d26d8093a6">16238</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_PNDSV 0x00000400  </span><span class="comment">// PendSV Exception Active</span></div>
<div class="line"><a id="l16239" name="l16239"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a53450265364f43bba5ee7b907fd8c549">16239</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MON   0x00000100  </span><span class="comment">// Debug Monitor Active</span></div>
<div class="line"><a id="l16240" name="l16240"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af890384f38ec8e1ca520668aae77ec70">16240</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_SVCA  0x00000080  </span><span class="comment">// SVC Call Active</span></div>
<div class="line"><a id="l16241" name="l16241"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1a74c21e2f06ef1151e9b469caee07c5">16241</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_USGA  0x00000008  </span><span class="comment">// Usage Fault Active</span></div>
<div class="line"><a id="l16242" name="l16242"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22cf67fc4b49be47cf607b193fd30b62">16242</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_BUSA  0x00000002  </span><span class="comment">// Bus Fault Active</span></div>
<div class="line"><a id="l16243" name="l16243"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a386f1b7f7334f3e41dc8092532e25e14">16243</a></span><span class="preprocessor">#define NVIC_SYS_HND_CTRL_MEMA  0x00000001  </span><span class="comment">// Memory Management Fault Active</span></div>
<div class="line"><a id="l16244" name="l16244"></a><span class="lineno">16244</span> </div>
<div class="line"><a id="l16245" name="l16245"></a><span class="lineno">16245</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16246" name="l16246"></a><span class="lineno">16246</span><span class="comment">//</span></div>
<div class="line"><a id="l16247" name="l16247"></a><span class="lineno">16247</span><span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_STAT</span></div>
<div class="line"><a id="l16248" name="l16248"></a><span class="lineno">16248</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16249" name="l16249"></a><span class="lineno">16249</span><span class="comment">//</span></div>
<div class="line"><a id="l16250" name="l16250"></a><span class="lineno">16250</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16251" name="l16251"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa22ab061fbf699bd28c7e9bc62dc4ac7">16251</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_DIV0    0x02000000  </span><span class="comment">// Divide-by-Zero Usage Fault</span></div>
<div class="line"><a id="l16252" name="l16252"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4c7cfdd3b16dc0b506121751ff97d30">16252</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNALIGN 0x01000000  </span><span class="comment">// Unaligned Access Usage Fault</span></div>
<div class="line"><a id="l16253" name="l16253"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abbf5766e83674f476edb443ebd7ead33">16253</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_NOCP    0x00080000  </span><span class="comment">// No Coprocessor Usage Fault</span></div>
<div class="line"><a id="l16254" name="l16254"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22250747c5a5766d86385ce1676c1285">16254</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVPC   0x00040000  </span><span class="comment">// Invalid PC Load Usage Fault</span></div>
<div class="line"><a id="l16255" name="l16255"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a94a63c0f3bd13d023d6ef7a89cabcb27">16255</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_INVSTAT 0x00020000  </span><span class="comment">// Invalid State Usage Fault</span></div>
<div class="line"><a id="l16256" name="l16256"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a405094e78348e4b7ec88a99b3bc19f55">16256</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_UNDEF   0x00010000  </span><span class="comment">// Undefined Instruction Usage</span></div>
<div class="line"><a id="l16257" name="l16257"></a><span class="lineno">16257</span>                                            <span class="comment">// Fault</span></div>
<div class="line"><a id="l16258" name="l16258"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1302553e475e14b3d48603c6d7292e4c">16258</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_BFARV   0x00008000  </span><span class="comment">// Bus Fault Address Register Valid</span></div>
<div class="line"><a id="l16259" name="l16259"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9171af393743dffc5c622e691506a74a">16259</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_BLSPERR 0x00002000  </span><span class="comment">// Bus Fault on Floating-Point Lazy</span></div>
<div class="line"><a id="l16260" name="l16260"></a><span class="lineno">16260</span>                                            <span class="comment">// State Preservation</span></div>
<div class="line"><a id="l16261" name="l16261"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad7eb021aeb80d73d66ce10327359c9f5">16261</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_BSTKE   0x00001000  </span><span class="comment">// Stack Bus Fault</span></div>
<div class="line"><a id="l16262" name="l16262"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afce4986b60f095e667333c2361187758">16262</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_BUSTKE  0x00000800  </span><span class="comment">// Unstack Bus Fault</span></div>
<div class="line"><a id="l16263" name="l16263"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2b992c7c6bf026b7b2c33e374aaa13c5">16263</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_IMPRE   0x00000400  </span><span class="comment">// Imprecise Data Bus Error</span></div>
<div class="line"><a id="l16264" name="l16264"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8cb0eaf9f2a54f28d53d0515211d7db1">16264</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_PRECISE 0x00000200  </span><span class="comment">// Precise Data Bus Error</span></div>
<div class="line"><a id="l16265" name="l16265"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae446b1a12ea885907d4290302abb5deb">16265</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_IBUS    0x00000100  </span><span class="comment">// Instruction Bus Error</span></div>
<div class="line"><a id="l16266" name="l16266"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60ce559247c2c9409627ef57356f47a6">16266</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_MMARV   0x00000080  </span><span class="comment">// Memory Management Fault Address</span></div>
<div class="line"><a id="l16267" name="l16267"></a><span class="lineno">16267</span>                                            <span class="comment">// Register Valid</span></div>
<div class="line"><a id="l16268" name="l16268"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4bbd8750b9f55d962657122d716aa5ee">16268</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_MLSPERR 0x00000020  </span><span class="comment">// Memory Management Fault on</span></div>
<div class="line"><a id="l16269" name="l16269"></a><span class="lineno">16269</span>                                            <span class="comment">// Floating-Point Lazy State</span></div>
<div class="line"><a id="l16270" name="l16270"></a><span class="lineno">16270</span>                                            <span class="comment">// Preservation</span></div>
<div class="line"><a id="l16271" name="l16271"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa844c4a34883625c80d65901739fb60e">16271</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_MSTKE   0x00000010  </span><span class="comment">// Stack Access Violation</span></div>
<div class="line"><a id="l16272" name="l16272"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a926440c3d39165000195fe4695009858">16272</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_MUSTKE  0x00000008  </span><span class="comment">// Unstack Access Violation</span></div>
<div class="line"><a id="l16273" name="l16273"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee961d01ba76845940ede97f6f898fa0">16273</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_DERR    0x00000002  </span><span class="comment">// Data Access Violation</span></div>
<div class="line"><a id="l16274" name="l16274"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a791396e2c842ac801e9f1acd257180a1">16274</a></span><span class="preprocessor">#define NVIC_FAULT_STAT_IERR    0x00000001  </span><span class="comment">// Instruction Access Violation</span></div>
<div class="line"><a id="l16275" name="l16275"></a><span class="lineno">16275</span> </div>
<div class="line"><a id="l16276" name="l16276"></a><span class="lineno">16276</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16277" name="l16277"></a><span class="lineno">16277</span><span class="comment">//</span></div>
<div class="line"><a id="l16278" name="l16278"></a><span class="lineno">16278</span><span class="comment">// The following are defines for the bit fields in the NVIC_HFAULT_STAT</span></div>
<div class="line"><a id="l16279" name="l16279"></a><span class="lineno">16279</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16280" name="l16280"></a><span class="lineno">16280</span><span class="comment">//</span></div>
<div class="line"><a id="l16281" name="l16281"></a><span class="lineno">16281</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16282" name="l16282"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab879f6b7a23fb6bfb4938b559c531f7a">16282</a></span><span class="preprocessor">#define NVIC_HFAULT_STAT_DBG    0x80000000  </span><span class="comment">// Debug Event</span></div>
<div class="line"><a id="l16283" name="l16283"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf961de1b9d7adaa9b966e27c56f9efd">16283</a></span><span class="preprocessor">#define NVIC_HFAULT_STAT_FORCED 0x40000000  </span><span class="comment">// Forced Hard Fault</span></div>
<div class="line"><a id="l16284" name="l16284"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac576e2793abfb109bab98609e9491aa1">16284</a></span><span class="preprocessor">#define NVIC_HFAULT_STAT_VECT   0x00000002  </span><span class="comment">// Vector Table Read Fault</span></div>
<div class="line"><a id="l16285" name="l16285"></a><span class="lineno">16285</span> </div>
<div class="line"><a id="l16286" name="l16286"></a><span class="lineno">16286</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16287" name="l16287"></a><span class="lineno">16287</span><span class="comment">//</span></div>
<div class="line"><a id="l16288" name="l16288"></a><span class="lineno">16288</span><span class="comment">// The following are defines for the bit fields in the NVIC_DEBUG_STAT</span></div>
<div class="line"><a id="l16289" name="l16289"></a><span class="lineno">16289</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16290" name="l16290"></a><span class="lineno">16290</span><span class="comment">//</span></div>
<div class="line"><a id="l16291" name="l16291"></a><span class="lineno">16291</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16292" name="l16292"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a93f826da80120f07618b34762ee8452a">16292</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_EXTRNL  0x00000010  </span><span class="comment">// EDBGRQ asserted</span></div>
<div class="line"><a id="l16293" name="l16293"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa5d6dcab00e6eb72b3a68ee4f9f39daa">16293</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_VCATCH  0x00000008  </span><span class="comment">// Vector catch</span></div>
<div class="line"><a id="l16294" name="l16294"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a84886df51405342eece21a0478838433">16294</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_DWTTRAP 0x00000004  </span><span class="comment">// DWT match</span></div>
<div class="line"><a id="l16295" name="l16295"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a10ef7f7448aece944078a34fa20100e5">16295</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_BKPT    0x00000002  </span><span class="comment">// Breakpoint instruction</span></div>
<div class="line"><a id="l16296" name="l16296"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7d8c3f15889213a0a8a667f22a35b37f">16296</a></span><span class="preprocessor">#define NVIC_DEBUG_STAT_HALTED  0x00000001  </span><span class="comment">// Halt request</span></div>
<div class="line"><a id="l16297" name="l16297"></a><span class="lineno">16297</span> </div>
<div class="line"><a id="l16298" name="l16298"></a><span class="lineno">16298</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16299" name="l16299"></a><span class="lineno">16299</span><span class="comment">//</span></div>
<div class="line"><a id="l16300" name="l16300"></a><span class="lineno">16300</span><span class="comment">// The following are defines for the bit fields in the NVIC_MM_ADDR register.</span></div>
<div class="line"><a id="l16301" name="l16301"></a><span class="lineno">16301</span><span class="comment">//</span></div>
<div class="line"><a id="l16302" name="l16302"></a><span class="lineno">16302</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16303" name="l16303"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ace7f1ad63582bbc8a8cda16fcfe474bd">16303</a></span><span class="preprocessor">#define NVIC_MM_ADDR_M          0xFFFFFFFF  </span><span class="comment">// Fault Address</span></div>
<div class="line"><a id="l16304" name="l16304"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae97e506a4c3a000404eba591e912292c">16304</a></span><span class="preprocessor">#define NVIC_MM_ADDR_S          0</span></div>
<div class="line"><a id="l16305" name="l16305"></a><span class="lineno">16305</span> </div>
<div class="line"><a id="l16306" name="l16306"></a><span class="lineno">16306</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16307" name="l16307"></a><span class="lineno">16307</span><span class="comment">//</span></div>
<div class="line"><a id="l16308" name="l16308"></a><span class="lineno">16308</span><span class="comment">// The following are defines for the bit fields in the NVIC_FAULT_ADDR</span></div>
<div class="line"><a id="l16309" name="l16309"></a><span class="lineno">16309</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16310" name="l16310"></a><span class="lineno">16310</span><span class="comment">//</span></div>
<div class="line"><a id="l16311" name="l16311"></a><span class="lineno">16311</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16312" name="l16312"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa7c2eb94b64c455ed85e02b8e2bb0f3c">16312</a></span><span class="preprocessor">#define NVIC_FAULT_ADDR_M       0xFFFFFFFF  </span><span class="comment">// Fault Address</span></div>
<div class="line"><a id="l16313" name="l16313"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5a55dd1c82edcc1dd01451b6d31fa8a">16313</a></span><span class="preprocessor">#define NVIC_FAULT_ADDR_S       0</span></div>
<div class="line"><a id="l16314" name="l16314"></a><span class="lineno">16314</span> </div>
<div class="line"><a id="l16315" name="l16315"></a><span class="lineno">16315</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16316" name="l16316"></a><span class="lineno">16316</span><span class="comment">//</span></div>
<div class="line"><a id="l16317" name="l16317"></a><span class="lineno">16317</span><span class="comment">// The following are defines for the bit fields in the NVIC_CPAC register.</span></div>
<div class="line"><a id="l16318" name="l16318"></a><span class="lineno">16318</span><span class="comment">//</span></div>
<div class="line"><a id="l16319" name="l16319"></a><span class="lineno">16319</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16320" name="l16320"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abcd859ac2e86cad778142f8db59b21f9">16320</a></span><span class="preprocessor">#define NVIC_CPAC_CP11_M        0x00C00000  </span><span class="comment">// CP11 Coprocessor Access</span></div>
<div class="line"><a id="l16321" name="l16321"></a><span class="lineno">16321</span>                                            <span class="comment">// Privilege</span></div>
<div class="line"><a id="l16322" name="l16322"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4337a78fc974a7a92a8a435eb9c9c61">16322</a></span><span class="preprocessor">#define NVIC_CPAC_CP11_DIS      0x00000000  </span><span class="comment">// Access Denied</span></div>
<div class="line"><a id="l16323" name="l16323"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaef0dc52f85af57ad41f70df62e5fddd">16323</a></span><span class="preprocessor">#define NVIC_CPAC_CP11_PRIV     0x00400000  </span><span class="comment">// Privileged Access Only</span></div>
<div class="line"><a id="l16324" name="l16324"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af2889558ecc5566536815849f4a8ca5c">16324</a></span><span class="preprocessor">#define NVIC_CPAC_CP11_FULL     0x00C00000  </span><span class="comment">// Full Access</span></div>
<div class="line"><a id="l16325" name="l16325"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad267418db5f42f903af5229f876f909d">16325</a></span><span class="preprocessor">#define NVIC_CPAC_CP10_M        0x00300000  </span><span class="comment">// CP10 Coprocessor Access</span></div>
<div class="line"><a id="l16326" name="l16326"></a><span class="lineno">16326</span>                                            <span class="comment">// Privilege</span></div>
<div class="line"><a id="l16327" name="l16327"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1844f032e95131316be8ed9b56c789c9">16327</a></span><span class="preprocessor">#define NVIC_CPAC_CP10_DIS      0x00000000  </span><span class="comment">// Access Denied</span></div>
<div class="line"><a id="l16328" name="l16328"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6c74863c6eb734e5f6bd0e07e62ecea4">16328</a></span><span class="preprocessor">#define NVIC_CPAC_CP10_PRIV     0x00100000  </span><span class="comment">// Privileged Access Only</span></div>
<div class="line"><a id="l16329" name="l16329"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae3a78e8b4d48e95b17d78c9206c63d3b">16329</a></span><span class="preprocessor">#define NVIC_CPAC_CP10_FULL     0x00300000  </span><span class="comment">// Full Access</span></div>
<div class="line"><a id="l16330" name="l16330"></a><span class="lineno">16330</span> </div>
<div class="line"><a id="l16331" name="l16331"></a><span class="lineno">16331</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16332" name="l16332"></a><span class="lineno">16332</span><span class="comment">//</span></div>
<div class="line"><a id="l16333" name="l16333"></a><span class="lineno">16333</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_TYPE register.</span></div>
<div class="line"><a id="l16334" name="l16334"></a><span class="lineno">16334</span><span class="comment">//</span></div>
<div class="line"><a id="l16335" name="l16335"></a><span class="lineno">16335</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16336" name="l16336"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3506773e833b91ca7bba7042fa0dfe5c">16336</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_M 0x00FF0000  </span><span class="comment">// Number of I Regions</span></div>
<div class="line"><a id="l16337" name="l16337"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#adf9d1b6341d4d1328a37c0cdc78d160a">16337</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_M 0x0000FF00  </span><span class="comment">// Number of D Regions</span></div>
<div class="line"><a id="l16338" name="l16338"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a215bab0fc7546677996e7eca654b0658">16338</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_SEPARATE  0x00000001  </span><span class="comment">// Separate or Unified MPU</span></div>
<div class="line"><a id="l16339" name="l16339"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ca9c39453044485c47d0d78d9c9e3bf">16339</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_IREGION_S 16</span></div>
<div class="line"><a id="l16340" name="l16340"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68af7d0238520f4f2fe971bdc91e566b">16340</a></span><span class="preprocessor">#define NVIC_MPU_TYPE_DREGION_S 8</span></div>
<div class="line"><a id="l16341" name="l16341"></a><span class="lineno">16341</span> </div>
<div class="line"><a id="l16342" name="l16342"></a><span class="lineno">16342</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16343" name="l16343"></a><span class="lineno">16343</span><span class="comment">//</span></div>
<div class="line"><a id="l16344" name="l16344"></a><span class="lineno">16344</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_CTRL register.</span></div>
<div class="line"><a id="l16345" name="l16345"></a><span class="lineno">16345</span><span class="comment">//</span></div>
<div class="line"><a id="l16346" name="l16346"></a><span class="lineno">16346</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16347" name="l16347"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a69c4490fe60370a7c4a906e4f35817d0">16347</a></span><span class="preprocessor">#define NVIC_MPU_CTRL_PRIVDEFEN 0x00000004  </span><span class="comment">// MPU Default Region</span></div>
<div class="line"><a id="l16348" name="l16348"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad0422fa5861700d445353afbecb5d66c">16348</a></span><span class="preprocessor">#define NVIC_MPU_CTRL_HFNMIENA  0x00000002  </span><span class="comment">// MPU Enabled During Faults</span></div>
<div class="line"><a id="l16349" name="l16349"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a22b49b0b74754a9bc96ac110f95b2f45">16349</a></span><span class="preprocessor">#define NVIC_MPU_CTRL_ENABLE    0x00000001  </span><span class="comment">// MPU Enable</span></div>
<div class="line"><a id="l16350" name="l16350"></a><span class="lineno">16350</span> </div>
<div class="line"><a id="l16351" name="l16351"></a><span class="lineno">16351</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16352" name="l16352"></a><span class="lineno">16352</span><span class="comment">//</span></div>
<div class="line"><a id="l16353" name="l16353"></a><span class="lineno">16353</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_NUMBER</span></div>
<div class="line"><a id="l16354" name="l16354"></a><span class="lineno">16354</span><span class="comment">// register.</span></div>
<div class="line"><a id="l16355" name="l16355"></a><span class="lineno">16355</span><span class="comment">//</span></div>
<div class="line"><a id="l16356" name="l16356"></a><span class="lineno">16356</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16357" name="l16357"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab6d4c98fb1bd153bda12fb3f0333c62d">16357</a></span><span class="preprocessor">#define NVIC_MPU_NUMBER_M       0x00000007  </span><span class="comment">// MPU Region to Access</span></div>
<div class="line"><a id="l16358" name="l16358"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9943ff28a94bb332cabb47e01a79fa7f">16358</a></span><span class="preprocessor">#define NVIC_MPU_NUMBER_S       0</span></div>
<div class="line"><a id="l16359" name="l16359"></a><span class="lineno">16359</span> </div>
<div class="line"><a id="l16360" name="l16360"></a><span class="lineno">16360</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16361" name="l16361"></a><span class="lineno">16361</span><span class="comment">//</span></div>
<div class="line"><a id="l16362" name="l16362"></a><span class="lineno">16362</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE register.</span></div>
<div class="line"><a id="l16363" name="l16363"></a><span class="lineno">16363</span><span class="comment">//</span></div>
<div class="line"><a id="l16364" name="l16364"></a><span class="lineno">16364</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16365" name="l16365"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b81d3f15160fc142808d9d136e1abe2">16365</a></span><span class="preprocessor">#define NVIC_MPU_BASE_ADDR_M    0xFFFFFFE0  </span><span class="comment">// Base Address Mask</span></div>
<div class="line"><a id="l16366" name="l16366"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac465a5bbc07ac6618a9d20ca0fa92bb4">16366</a></span><span class="preprocessor">#define NVIC_MPU_BASE_VALID     0x00000010  </span><span class="comment">// Region Number Valid</span></div>
<div class="line"><a id="l16367" name="l16367"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a184fe684102662ed4e2260e8d888a0b4">16367</a></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_M  0x00000007  </span><span class="comment">// Region Number</span></div>
<div class="line"><a id="l16368" name="l16368"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0dcdc96094e8a171955012d1955504ac">16368</a></span><span class="preprocessor">#define NVIC_MPU_BASE_ADDR_S    5</span></div>
<div class="line"><a id="l16369" name="l16369"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a698b0ae428668888743a4ffbdc952734">16369</a></span><span class="preprocessor">#define NVIC_MPU_BASE_REGION_S  0</span></div>
<div class="line"><a id="l16370" name="l16370"></a><span class="lineno">16370</span> </div>
<div class="line"><a id="l16371" name="l16371"></a><span class="lineno">16371</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16372" name="l16372"></a><span class="lineno">16372</span><span class="comment">//</span></div>
<div class="line"><a id="l16373" name="l16373"></a><span class="lineno">16373</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR register.</span></div>
<div class="line"><a id="l16374" name="l16374"></a><span class="lineno">16374</span><span class="comment">//</span></div>
<div class="line"><a id="l16375" name="l16375"></a><span class="lineno">16375</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16376" name="l16376"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1b95c1b96b0d17b981770cdbc0d06184">16376</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_XN        0x10000000  </span><span class="comment">// Instruction Access Disable</span></div>
<div class="line"><a id="l16377" name="l16377"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae4b7e5f635c8026914ba1acde3427683">16377</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_AP_M      0x07000000  </span><span class="comment">// Access Privilege</span></div>
<div class="line"><a id="l16378" name="l16378"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8fd5ec44512b3ccad91f78ce3b522bc9">16378</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_TEX_M     0x00380000  </span><span class="comment">// Type Extension Mask</span></div>
<div class="line"><a id="l16379" name="l16379"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a51299e27596a801bd96d2696b50caf10">16379</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_SHAREABLE 0x00040000  </span><span class="comment">// Shareable</span></div>
<div class="line"><a id="l16380" name="l16380"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a538036f9c4394e8538313e68dd00fffd">16380</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_CACHEABLE 0x00020000  </span><span class="comment">// Cacheable</span></div>
<div class="line"><a id="l16381" name="l16381"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1310e6fcd8ad9dc6de1841c30890b3d2">16381</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_BUFFRABLE 0x00010000  </span><span class="comment">// Bufferable</span></div>
<div class="line"><a id="l16382" name="l16382"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a60eb747a8cc6f2539018e0340e09ae5a">16382</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_SRD_M     0x0000FF00  </span><span class="comment">// Subregion Disable Bits</span></div>
<div class="line"><a id="l16383" name="l16383"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3b344bf97566e487ec79dd8215df3c09">16383</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_SIZE_M    0x0000003E  </span><span class="comment">// Region Size Mask</span></div>
<div class="line"><a id="l16384" name="l16384"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeda7a9221dedae07f1b41a94e5db8d76">16384</a></span><span class="preprocessor">#define NVIC_MPU_ATTR_ENABLE    0x00000001  </span><span class="comment">// Region Enable</span></div>
<div class="line"><a id="l16385" name="l16385"></a><span class="lineno">16385</span> </div>
<div class="line"><a id="l16386" name="l16386"></a><span class="lineno">16386</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16387" name="l16387"></a><span class="lineno">16387</span><span class="comment">//</span></div>
<div class="line"><a id="l16388" name="l16388"></a><span class="lineno">16388</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE1 register.</span></div>
<div class="line"><a id="l16389" name="l16389"></a><span class="lineno">16389</span><span class="comment">//</span></div>
<div class="line"><a id="l16390" name="l16390"></a><span class="lineno">16390</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16391" name="l16391"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43ced3932ffacf784f33a93f182cbebb">16391</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_M   0xFFFFFFE0  </span><span class="comment">// Base Address Mask</span></div>
<div class="line"><a id="l16392" name="l16392"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7870cb658ddb29b5e01ca687d8893686">16392</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_VALID    0x00000010  </span><span class="comment">// Region Number Valid</span></div>
<div class="line"><a id="l16393" name="l16393"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad42af1f25f8d453901e99857f7ab6a08">16393</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_M 0x00000007  </span><span class="comment">// Region Number</span></div>
<div class="line"><a id="l16394" name="l16394"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7cd4fc23ab27e4b10faa9e50c3d802dc">16394</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_ADDR_S   5</span></div>
<div class="line"><a id="l16395" name="l16395"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa03f8fc013706335151f87d3a0ac134">16395</a></span><span class="preprocessor">#define NVIC_MPU_BASE1_REGION_S 0</span></div>
<div class="line"><a id="l16396" name="l16396"></a><span class="lineno">16396</span> </div>
<div class="line"><a id="l16397" name="l16397"></a><span class="lineno">16397</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16398" name="l16398"></a><span class="lineno">16398</span><span class="comment">//</span></div>
<div class="line"><a id="l16399" name="l16399"></a><span class="lineno">16399</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR1 register.</span></div>
<div class="line"><a id="l16400" name="l16400"></a><span class="lineno">16400</span><span class="comment">//</span></div>
<div class="line"><a id="l16401" name="l16401"></a><span class="lineno">16401</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16402" name="l16402"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a29f4683cb9fcd3f5a46f683a71dcba02">16402</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_XN       0x10000000  </span><span class="comment">// Instruction Access Disable</span></div>
<div class="line"><a id="l16403" name="l16403"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7072e28c19fa336d1bb17132d0bff7c7">16403</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_AP_M     0x07000000  </span><span class="comment">// Access Privilege</span></div>
<div class="line"><a id="l16404" name="l16404"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7b72e2b908fe0960c68a280ebbdffd32">16404</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_TEX_M    0x00380000  </span><span class="comment">// Type Extension Mask</span></div>
<div class="line"><a id="l16405" name="l16405"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac68287e2d6d09c5b5d62da878fd83206">16405</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SHAREABLE                                              \</span></div>
<div class="line"><a id="l16406" name="l16406"></a><span class="lineno">16406</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// Shareable</span></div>
<div class="line"><a id="l16407" name="l16407"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaa8f4f96178cf44e634e6326f3dad741">16407</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_CACHEABLE                                              \</span></div>
<div class="line"><a id="l16408" name="l16408"></a><span class="lineno">16408</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// Cacheable</span></div>
<div class="line"><a id="l16409" name="l16409"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4e3f30d0b230690339035526ff704e85">16409</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_BUFFRABLE                                              \</span></div>
<div class="line"><a id="l16410" name="l16410"></a><span class="lineno">16410</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// Bufferable</span></div>
<div class="line"><a id="l16411" name="l16411"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04dcd94c3b5631a44851a0f6e65002a7">16411</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SRD_M    0x0000FF00  </span><span class="comment">// Subregion Disable Bits</span></div>
<div class="line"><a id="l16412" name="l16412"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ff870ff37dd559668f383a1ce53adc8">16412</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_SIZE_M   0x0000003E  </span><span class="comment">// Region Size Mask</span></div>
<div class="line"><a id="l16413" name="l16413"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a65c0f6fd50f8ee9106e758d8d0b86595">16413</a></span><span class="preprocessor">#define NVIC_MPU_ATTR1_ENABLE   0x00000001  </span><span class="comment">// Region Enable</span></div>
<div class="line"><a id="l16414" name="l16414"></a><span class="lineno">16414</span> </div>
<div class="line"><a id="l16415" name="l16415"></a><span class="lineno">16415</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16416" name="l16416"></a><span class="lineno">16416</span><span class="comment">//</span></div>
<div class="line"><a id="l16417" name="l16417"></a><span class="lineno">16417</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE2 register.</span></div>
<div class="line"><a id="l16418" name="l16418"></a><span class="lineno">16418</span><span class="comment">//</span></div>
<div class="line"><a id="l16419" name="l16419"></a><span class="lineno">16419</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16420" name="l16420"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acba95fe8d6bf82f39b99e017246b3dae">16420</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_M   0xFFFFFFE0  </span><span class="comment">// Base Address Mask</span></div>
<div class="line"><a id="l16421" name="l16421"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d134baacbb39af311a88881d3a2cd72">16421</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_VALID    0x00000010  </span><span class="comment">// Region Number Valid</span></div>
<div class="line"><a id="l16422" name="l16422"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a601c0cca0f8c7747e377a9dd6893375b">16422</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_M 0x00000007  </span><span class="comment">// Region Number</span></div>
<div class="line"><a id="l16423" name="l16423"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a33f894b48f48e7c30ee31362bc12d8c9">16423</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_ADDR_S   5</span></div>
<div class="line"><a id="l16424" name="l16424"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af63a4f0aeaa6ad1e3e6a1c1152a26830">16424</a></span><span class="preprocessor">#define NVIC_MPU_BASE2_REGION_S 0</span></div>
<div class="line"><a id="l16425" name="l16425"></a><span class="lineno">16425</span> </div>
<div class="line"><a id="l16426" name="l16426"></a><span class="lineno">16426</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16427" name="l16427"></a><span class="lineno">16427</span><span class="comment">//</span></div>
<div class="line"><a id="l16428" name="l16428"></a><span class="lineno">16428</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR2 register.</span></div>
<div class="line"><a id="l16429" name="l16429"></a><span class="lineno">16429</span><span class="comment">//</span></div>
<div class="line"><a id="l16430" name="l16430"></a><span class="lineno">16430</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16431" name="l16431"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abf2734d028511db91b139f31c0ac1cc9">16431</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_XN       0x10000000  </span><span class="comment">// Instruction Access Disable</span></div>
<div class="line"><a id="l16432" name="l16432"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1ec5b4ab16369d31796f8858ac51df50">16432</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_AP_M     0x07000000  </span><span class="comment">// Access Privilege</span></div>
<div class="line"><a id="l16433" name="l16433"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6d8a4af2b9d958c6048278fc65635fdf">16433</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_TEX_M    0x00380000  </span><span class="comment">// Type Extension Mask</span></div>
<div class="line"><a id="l16434" name="l16434"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3f1fca4b87fd28eca5bb218486f7c20c">16434</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SHAREABLE                                              \</span></div>
<div class="line"><a id="l16435" name="l16435"></a><span class="lineno">16435</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// Shareable</span></div>
<div class="line"><a id="l16436" name="l16436"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#accde39d4df78eee215ecfd31f0915a06">16436</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_CACHEABLE                                              \</span></div>
<div class="line"><a id="l16437" name="l16437"></a><span class="lineno">16437</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// Cacheable</span></div>
<div class="line"><a id="l16438" name="l16438"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aaf3b2b436f156db870193537cb156d56">16438</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_BUFFRABLE                                              \</span></div>
<div class="line"><a id="l16439" name="l16439"></a><span class="lineno">16439</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// Bufferable</span></div>
<div class="line"><a id="l16440" name="l16440"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#abc84361c51526b645302b0e614b8748c">16440</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SRD_M    0x0000FF00  </span><span class="comment">// Subregion Disable Bits</span></div>
<div class="line"><a id="l16441" name="l16441"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a35186d475ec634fbe6d0bd67840ea160">16441</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_SIZE_M   0x0000003E  </span><span class="comment">// Region Size Mask</span></div>
<div class="line"><a id="l16442" name="l16442"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae70e63e1db7e033e431a636d46017e96">16442</a></span><span class="preprocessor">#define NVIC_MPU_ATTR2_ENABLE   0x00000001  </span><span class="comment">// Region Enable</span></div>
<div class="line"><a id="l16443" name="l16443"></a><span class="lineno">16443</span> </div>
<div class="line"><a id="l16444" name="l16444"></a><span class="lineno">16444</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16445" name="l16445"></a><span class="lineno">16445</span><span class="comment">//</span></div>
<div class="line"><a id="l16446" name="l16446"></a><span class="lineno">16446</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_BASE3 register.</span></div>
<div class="line"><a id="l16447" name="l16447"></a><span class="lineno">16447</span><span class="comment">//</span></div>
<div class="line"><a id="l16448" name="l16448"></a><span class="lineno">16448</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16449" name="l16449"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af89d2223118d0fac6ab77fd2968ed85f">16449</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_M   0xFFFFFFE0  </span><span class="comment">// Base Address Mask</span></div>
<div class="line"><a id="l16450" name="l16450"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aee49720701deacb73074fed3fea588d0">16450</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_VALID    0x00000010  </span><span class="comment">// Region Number Valid</span></div>
<div class="line"><a id="l16451" name="l16451"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0be17d582c6a10af0041de9a7f5d84e6">16451</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_M 0x00000007  </span><span class="comment">// Region Number</span></div>
<div class="line"><a id="l16452" name="l16452"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a9834708490d4c969d64fdbd093176cff">16452</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_ADDR_S   5</span></div>
<div class="line"><a id="l16453" name="l16453"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4b50590d57175359a1f166d194d0707e">16453</a></span><span class="preprocessor">#define NVIC_MPU_BASE3_REGION_S 0</span></div>
<div class="line"><a id="l16454" name="l16454"></a><span class="lineno">16454</span> </div>
<div class="line"><a id="l16455" name="l16455"></a><span class="lineno">16455</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16456" name="l16456"></a><span class="lineno">16456</span><span class="comment">//</span></div>
<div class="line"><a id="l16457" name="l16457"></a><span class="lineno">16457</span><span class="comment">// The following are defines for the bit fields in the NVIC_MPU_ATTR3 register.</span></div>
<div class="line"><a id="l16458" name="l16458"></a><span class="lineno">16458</span><span class="comment">//</span></div>
<div class="line"><a id="l16459" name="l16459"></a><span class="lineno">16459</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16460" name="l16460"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a3c8ae1006388b81876570e5019fb53c7">16460</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_XN       0x10000000  </span><span class="comment">// Instruction Access Disable</span></div>
<div class="line"><a id="l16461" name="l16461"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9a5c0c48528b56dd8137eb1b86c7aee">16461</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_AP_M     0x07000000  </span><span class="comment">// Access Privilege</span></div>
<div class="line"><a id="l16462" name="l16462"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7ab0a8f9676ecdab81ec7e6de45d91ed">16462</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_TEX_M    0x00380000  </span><span class="comment">// Type Extension Mask</span></div>
<div class="line"><a id="l16463" name="l16463"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aef284e63d8717b1e4529328c1b83f1b6">16463</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SHAREABLE                                              \</span></div>
<div class="line"><a id="l16464" name="l16464"></a><span class="lineno">16464</span><span class="preprocessor">                                0x00040000  </span><span class="comment">// Shareable</span></div>
<div class="line"><a id="l16465" name="l16465"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeac9a463c85364f08f35e588dc827d6f">16465</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_CACHEABLE                                              \</span></div>
<div class="line"><a id="l16466" name="l16466"></a><span class="lineno">16466</span><span class="preprocessor">                                0x00020000  </span><span class="comment">// Cacheable</span></div>
<div class="line"><a id="l16467" name="l16467"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aae9cd68499c3e3a36a35868caa1ff057">16467</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_BUFFRABLE                                              \</span></div>
<div class="line"><a id="l16468" name="l16468"></a><span class="lineno">16468</span><span class="preprocessor">                                0x00010000  </span><span class="comment">// Bufferable</span></div>
<div class="line"><a id="l16469" name="l16469"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a23f7a294f288d903d288b135906e9359">16469</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SRD_M    0x0000FF00  </span><span class="comment">// Subregion Disable Bits</span></div>
<div class="line"><a id="l16470" name="l16470"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad233d82f2708cacbbb9795c61b1fc8e8">16470</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_SIZE_M   0x0000003E  </span><span class="comment">// Region Size Mask</span></div>
<div class="line"><a id="l16471" name="l16471"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac242ad42416493eee2441185fef6f47c">16471</a></span><span class="preprocessor">#define NVIC_MPU_ATTR3_ENABLE   0x00000001  </span><span class="comment">// Region Enable</span></div>
<div class="line"><a id="l16472" name="l16472"></a><span class="lineno">16472</span> </div>
<div class="line"><a id="l16473" name="l16473"></a><span class="lineno">16473</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16474" name="l16474"></a><span class="lineno">16474</span><span class="comment">//</span></div>
<div class="line"><a id="l16475" name="l16475"></a><span class="lineno">16475</span><span class="comment">// The following are defines for the bit fields in the NVIC_DBG_CTRL register.</span></div>
<div class="line"><a id="l16476" name="l16476"></a><span class="lineno">16476</span><span class="comment">//</span></div>
<div class="line"><a id="l16477" name="l16477"></a><span class="lineno">16477</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16478" name="l16478"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a68296dafc8d10affd3c6e588f696f86d">16478</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY_M  0xFFFF0000  </span><span class="comment">// Debug key mask</span></div>
<div class="line"><a id="l16479" name="l16479"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1d7d1d1d3bb2ada932675be4ccf9e962">16479</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_DBGKEY    0xA05F0000  </span><span class="comment">// Debug key</span></div>
<div class="line"><a id="l16480" name="l16480"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a04815c31005662fe2819c1f6a8ba27d1">16480</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RESET_ST                                              \</span></div>
<div class="line"><a id="l16481" name="l16481"></a><span class="lineno">16481</span><span class="preprocessor">                                0x02000000  </span><span class="comment">// Core has reset since last read</span></div>
<div class="line"><a id="l16482" name="l16482"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a43f6f9a141f548044d9181ea4c47314f">16482</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_RETIRE_ST                                             \</span></div>
<div class="line"><a id="l16483" name="l16483"></a><span class="lineno">16483</span><span class="preprocessor">                                0x01000000  </span><span class="comment">// Core has executed insruction</span></div>
<div class="line"><a id="l16484" name="l16484"></a><span class="lineno">16484</span>                                            <span class="comment">// since last read</span></div>
<div class="line"><a id="l16485" name="l16485"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2f1360c10985414a24a3e46e219fbb03">16485</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_LOCKUP  0x00080000  </span><span class="comment">// Core is locked up</span></div>
<div class="line"><a id="l16486" name="l16486"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a48bbe3c2c1fff2c341f8ee3e9c154f53">16486</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_SLEEP   0x00040000  </span><span class="comment">// Core is sleeping</span></div>
<div class="line"><a id="l16487" name="l16487"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab819524d6bd02293be7c2bb5b959727a">16487</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_HALT    0x00020000  </span><span class="comment">// Core status on halt</span></div>
<div class="line"><a id="l16488" name="l16488"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27ad53b5a892fc48fd54b7a8663fdd10">16488</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_S_REGRDY  0x00010000  </span><span class="comment">// Register read/write available</span></div>
<div class="line"><a id="l16489" name="l16489"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa669ecb0aac456286ac2c8389cd0fb78">16489</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_SNAPSTALL                                             \</span></div>
<div class="line"><a id="l16490" name="l16490"></a><span class="lineno">16490</span><span class="preprocessor">                                0x00000020  </span><span class="comment">// Breaks a stalled load/store</span></div>
<div class="line"><a id="l16491" name="l16491"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af0f524f902e00e2eec94eb7340d1a075">16491</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_MASKINT 0x00000008  </span><span class="comment">// Mask interrupts when stepping</span></div>
<div class="line"><a id="l16492" name="l16492"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae2a2710a24817515263cdc4c5646cc78">16492</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_STEP    0x00000004  </span><span class="comment">// Step the core</span></div>
<div class="line"><a id="l16493" name="l16493"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7323bdeddc13f4147467395181c61f0">16493</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_HALT    0x00000002  </span><span class="comment">// Halt the core</span></div>
<div class="line"><a id="l16494" name="l16494"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1af3af0f4a87ee8e825af7db2ad4f5c7">16494</a></span><span class="preprocessor">#define NVIC_DBG_CTRL_C_DEBUGEN 0x00000001  </span><span class="comment">// Enable debug</span></div>
<div class="line"><a id="l16495" name="l16495"></a><span class="lineno">16495</span> </div>
<div class="line"><a id="l16496" name="l16496"></a><span class="lineno">16496</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16497" name="l16497"></a><span class="lineno">16497</span><span class="comment">//</span></div>
<div class="line"><a id="l16498" name="l16498"></a><span class="lineno">16498</span><span class="comment">// The following are defines for the bit fields in the NVIC_DBG_XFER register.</span></div>
<div class="line"><a id="l16499" name="l16499"></a><span class="lineno">16499</span><span class="comment">//</span></div>
<div class="line"><a id="l16500" name="l16500"></a><span class="lineno">16500</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16501" name="l16501"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4363f1b140a394d4546d87362b35184a">16501</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_WNR   0x00010000  </span><span class="comment">// Write or not read</span></div>
<div class="line"><a id="l16502" name="l16502"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a25010782401aab47a2474c99f2ea8673">16502</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_SEL_M 0x0000001F  </span><span class="comment">// Register</span></div>
<div class="line"><a id="l16503" name="l16503"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ab9e8cd85a9488bc73409d050b9d3a648">16503</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R0    0x00000000  </span><span class="comment">// Register R0</span></div>
<div class="line"><a id="l16504" name="l16504"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8026cfbb9852c4cb7da0124aa85df72d">16504</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R1    0x00000001  </span><span class="comment">// Register R1</span></div>
<div class="line"><a id="l16505" name="l16505"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af06d0ea539ab300ffa668a4fd172309e">16505</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R2    0x00000002  </span><span class="comment">// Register R2</span></div>
<div class="line"><a id="l16506" name="l16506"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad38998f1fea0b8d62e626c4caf1a5fab">16506</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R3    0x00000003  </span><span class="comment">// Register R3</span></div>
<div class="line"><a id="l16507" name="l16507"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa80f0a13fcb7960f061754eaf0dfd0f8">16507</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R4    0x00000004  </span><span class="comment">// Register R4</span></div>
<div class="line"><a id="l16508" name="l16508"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a17e0e693d8086e0e6c4f570f0dc5c113">16508</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R5    0x00000005  </span><span class="comment">// Register R5</span></div>
<div class="line"><a id="l16509" name="l16509"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6ee33902166d49c898ec83bf81336163">16509</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R6    0x00000006  </span><span class="comment">// Register R6</span></div>
<div class="line"><a id="l16510" name="l16510"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0f0032145d66b2ed4d804db4c01db6d3">16510</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R7    0x00000007  </span><span class="comment">// Register R7</span></div>
<div class="line"><a id="l16511" name="l16511"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5e396ebcbd71892549bce816caf87c19">16511</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R8    0x00000008  </span><span class="comment">// Register R8</span></div>
<div class="line"><a id="l16512" name="l16512"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae9cca789967314c66aef84e7a0e70dbe">16512</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R9    0x00000009  </span><span class="comment">// Register R9</span></div>
<div class="line"><a id="l16513" name="l16513"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa34dba18d01d2f93c0cafeaf09b0ee2e">16513</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R10   0x0000000A  </span><span class="comment">// Register R10</span></div>
<div class="line"><a id="l16514" name="l16514"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aa4c9f09dd8ffaf69be69e04ec46c320c">16514</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R11   0x0000000B  </span><span class="comment">// Register R11</span></div>
<div class="line"><a id="l16515" name="l16515"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af9553a2acf5a29d7afb8ff1aac08bc9c">16515</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R12   0x0000000C  </span><span class="comment">// Register R12</span></div>
<div class="line"><a id="l16516" name="l16516"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb358bbb64f7f9748996d1338a35ebdc">16516</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R13   0x0000000D  </span><span class="comment">// Register R13</span></div>
<div class="line"><a id="l16517" name="l16517"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#aeb4a50fc2afe7a778bac0b9b8c9b5477">16517</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R14   0x0000000E  </span><span class="comment">// Register R14</span></div>
<div class="line"><a id="l16518" name="l16518"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a27d827589e847679e6826a0d94e0db04">16518</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_R15   0x0000000F  </span><span class="comment">// Register R15</span></div>
<div class="line"><a id="l16519" name="l16519"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a168f663bfbdea55098aa87b939c58efa">16519</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_FLAGS 0x00000010  </span><span class="comment">// xPSR/Flags register</span></div>
<div class="line"><a id="l16520" name="l16520"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad727a0344f2d55b102e6b9b38da91f50">16520</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_MSP   0x00000011  </span><span class="comment">// Main SP</span></div>
<div class="line"><a id="l16521" name="l16521"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac5755dacfce4b36503224958efdcb962">16521</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_PSP   0x00000012  </span><span class="comment">// Process SP</span></div>
<div class="line"><a id="l16522" name="l16522"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac9609aae9e21381fc11b2724a45ef795">16522</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_DSP   0x00000013  </span><span class="comment">// Deep SP</span></div>
<div class="line"><a id="l16523" name="l16523"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ae7ebfc31bb5afd5421d860dd154bb564">16523</a></span><span class="preprocessor">#define NVIC_DBG_XFER_REG_CFBP  0x00000014  </span><span class="comment">// Control/Fault/BasePri/PriMask</span></div>
<div class="line"><a id="l16524" name="l16524"></a><span class="lineno">16524</span> </div>
<div class="line"><a id="l16525" name="l16525"></a><span class="lineno">16525</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16526" name="l16526"></a><span class="lineno">16526</span><span class="comment">//</span></div>
<div class="line"><a id="l16527" name="l16527"></a><span class="lineno">16527</span><span class="comment">// The following are defines for the bit fields in the NVIC_DBG_DATA register.</span></div>
<div class="line"><a id="l16528" name="l16528"></a><span class="lineno">16528</span><span class="comment">//</span></div>
<div class="line"><a id="l16529" name="l16529"></a><span class="lineno">16529</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16530" name="l16530"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a6e4738712ea442101639a01d747ea507">16530</a></span><span class="preprocessor">#define NVIC_DBG_DATA_M         0xFFFFFFFF  </span><span class="comment">// Data temporary cache</span></div>
<div class="line"><a id="l16531" name="l16531"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a279868e1852f9eb9495a2f77069e8476">16531</a></span><span class="preprocessor">#define NVIC_DBG_DATA_S         0</span></div>
<div class="line"><a id="l16532" name="l16532"></a><span class="lineno">16532</span> </div>
<div class="line"><a id="l16533" name="l16533"></a><span class="lineno">16533</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16534" name="l16534"></a><span class="lineno">16534</span><span class="comment">//</span></div>
<div class="line"><a id="l16535" name="l16535"></a><span class="lineno">16535</span><span class="comment">// The following are defines for the bit fields in the NVIC_DBG_INT register.</span></div>
<div class="line"><a id="l16536" name="l16536"></a><span class="lineno">16536</span><span class="comment">//</span></div>
<div class="line"><a id="l16537" name="l16537"></a><span class="lineno">16537</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16538" name="l16538"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a0ca3971456db78338e5ec4a016fb3d7d">16538</a></span><span class="preprocessor">#define NVIC_DBG_INT_HARDERR    0x00000400  </span><span class="comment">// Debug trap on hard fault</span></div>
<div class="line"><a id="l16539" name="l16539"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#af8cae2b8bd8ecf494e5936a0d5282882">16539</a></span><span class="preprocessor">#define NVIC_DBG_INT_INTERR     0x00000200  </span><span class="comment">// Debug trap on interrupt errors</span></div>
<div class="line"><a id="l16540" name="l16540"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad356c275a10a10f48addefd3deedb467">16540</a></span><span class="preprocessor">#define NVIC_DBG_INT_BUSERR     0x00000100  </span><span class="comment">// Debug trap on bus error</span></div>
<div class="line"><a id="l16541" name="l16541"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1f5482a1c39293c456220007e2f84548">16541</a></span><span class="preprocessor">#define NVIC_DBG_INT_STATERR    0x00000080  </span><span class="comment">// Debug trap on usage fault state</span></div>
<div class="line"><a id="l16542" name="l16542"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2ca97da8b4964ec35f159f0796e3a42c">16542</a></span><span class="preprocessor">#define NVIC_DBG_INT_CHKERR     0x00000040  </span><span class="comment">// Debug trap on usage fault check</span></div>
<div class="line"><a id="l16543" name="l16543"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a67a25fad3318cec5e95698759837d0a8">16543</a></span><span class="preprocessor">#define NVIC_DBG_INT_NOCPERR    0x00000020  </span><span class="comment">// Debug trap on coprocessor error</span></div>
<div class="line"><a id="l16544" name="l16544"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a762f7d796550d52054f6527de2e57c01">16544</a></span><span class="preprocessor">#define NVIC_DBG_INT_MMERR      0x00000010  </span><span class="comment">// Debug trap on mem manage fault</span></div>
<div class="line"><a id="l16545" name="l16545"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8ded69b901d927ff3dac8863a190fe21">16545</a></span><span class="preprocessor">#define NVIC_DBG_INT_RESET      0x00000008  </span><span class="comment">// Core reset status</span></div>
<div class="line"><a id="l16546" name="l16546"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2a9437627040bc316ee111994c766de7">16546</a></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDCLR 0x00000004  </span><span class="comment">// Clear pending core reset</span></div>
<div class="line"><a id="l16547" name="l16547"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a28c92f14c9d7ec05fc41a8e86538bc81">16547</a></span><span class="preprocessor">#define NVIC_DBG_INT_RSTPENDING 0x00000002  </span><span class="comment">// Core reset is pending</span></div>
<div class="line"><a id="l16548" name="l16548"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a15e3344e9fa3a95506c85220e961553a">16548</a></span><span class="preprocessor">#define NVIC_DBG_INT_RSTVCATCH  0x00000001  </span><span class="comment">// Reset vector catch</span></div>
<div class="line"><a id="l16549" name="l16549"></a><span class="lineno">16549</span> </div>
<div class="line"><a id="l16550" name="l16550"></a><span class="lineno">16550</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16551" name="l16551"></a><span class="lineno">16551</span><span class="comment">//</span></div>
<div class="line"><a id="l16552" name="l16552"></a><span class="lineno">16552</span><span class="comment">// The following are defines for the bit fields in the NVIC_SW_TRIG register.</span></div>
<div class="line"><a id="l16553" name="l16553"></a><span class="lineno">16553</span><span class="comment">//</span></div>
<div class="line"><a id="l16554" name="l16554"></a><span class="lineno">16554</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16555" name="l16555"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a70d5b6689b24a1fa39bb2e42423f4976">16555</a></span><span class="preprocessor">#define NVIC_SW_TRIG_INTID_M    0x000000FF  </span><span class="comment">// Interrupt ID</span></div>
<div class="line"><a id="l16556" name="l16556"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5f102ef013275994a118fc7f99dd9637">16556</a></span><span class="preprocessor">#define NVIC_SW_TRIG_INTID_S    0</span></div>
<div class="line"><a id="l16557" name="l16557"></a><span class="lineno">16557</span> </div>
<div class="line"><a id="l16558" name="l16558"></a><span class="lineno">16558</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16559" name="l16559"></a><span class="lineno">16559</span><span class="comment">//</span></div>
<div class="line"><a id="l16560" name="l16560"></a><span class="lineno">16560</span><span class="comment">// The following are defines for the bit fields in the NVIC_FPCC register.</span></div>
<div class="line"><a id="l16561" name="l16561"></a><span class="lineno">16561</span><span class="comment">//</span></div>
<div class="line"><a id="l16562" name="l16562"></a><span class="lineno">16562</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16563" name="l16563"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a831d8a5dde4fa7fb3b3b7a7d7b324fad">16563</a></span><span class="preprocessor">#define NVIC_FPCC_ASPEN         0x80000000  </span><span class="comment">// Automatic State Preservation</span></div>
<div class="line"><a id="l16564" name="l16564"></a><span class="lineno">16564</span>                                            <span class="comment">// Enable</span></div>
<div class="line"><a id="l16565" name="l16565"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad8cb3d19d0e95f658a16b06185b55340">16565</a></span><span class="preprocessor">#define NVIC_FPCC_LSPEN         0x40000000  </span><span class="comment">// Lazy State Preservation Enable</span></div>
<div class="line"><a id="l16566" name="l16566"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a447b88dde60e27814f1fc0168be16428">16566</a></span><span class="preprocessor">#define NVIC_FPCC_MONRDY        0x00000100  </span><span class="comment">// Monitor Ready</span></div>
<div class="line"><a id="l16567" name="l16567"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a5cb2405ba90aee8ea5a07f7822c2714d">16567</a></span><span class="preprocessor">#define NVIC_FPCC_BFRDY         0x00000040  </span><span class="comment">// Bus Fault Ready</span></div>
<div class="line"><a id="l16568" name="l16568"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a634ee7a2fe8f458a11a57cdbe8824ccf">16568</a></span><span class="preprocessor">#define NVIC_FPCC_MMRDY         0x00000020  </span><span class="comment">// Memory Management Fault Ready</span></div>
<div class="line"><a id="l16569" name="l16569"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8eeeea1e591058d72e4d07580f9baf42">16569</a></span><span class="preprocessor">#define NVIC_FPCC_HFRDY         0x00000010  </span><span class="comment">// Hard Fault Ready</span></div>
<div class="line"><a id="l16570" name="l16570"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7176f0448ba0ba556f72954086c99692">16570</a></span><span class="preprocessor">#define NVIC_FPCC_THREAD        0x00000008  </span><span class="comment">// Thread Mode</span></div>
<div class="line"><a id="l16571" name="l16571"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a8e7123d79721492797e66f713909e937">16571</a></span><span class="preprocessor">#define NVIC_FPCC_USER          0x00000002  </span><span class="comment">// User Privilege Level</span></div>
<div class="line"><a id="l16572" name="l16572"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afefaf92d05cedfe66610d57c4b650ba8">16572</a></span><span class="preprocessor">#define NVIC_FPCC_LSPACT        0x00000001  </span><span class="comment">// Lazy State Preservation Active</span></div>
<div class="line"><a id="l16573" name="l16573"></a><span class="lineno">16573</span> </div>
<div class="line"><a id="l16574" name="l16574"></a><span class="lineno">16574</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16575" name="l16575"></a><span class="lineno">16575</span><span class="comment">//</span></div>
<div class="line"><a id="l16576" name="l16576"></a><span class="lineno">16576</span><span class="comment">// The following are defines for the bit fields in the NVIC_FPCA register.</span></div>
<div class="line"><a id="l16577" name="l16577"></a><span class="lineno">16577</span><span class="comment">//</span></div>
<div class="line"><a id="l16578" name="l16578"></a><span class="lineno">16578</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16579" name="l16579"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1c6b72a60006f56b3cd95cbb34e4a4e2">16579</a></span><span class="preprocessor">#define NVIC_FPCA_ADDRESS_M     0xFFFFFFF8  </span><span class="comment">// Address</span></div>
<div class="line"><a id="l16580" name="l16580"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#acfe4bca29fc6a9ad514f2cd75f7bf09a">16580</a></span><span class="preprocessor">#define NVIC_FPCA_ADDRESS_S     3</span></div>
<div class="line"><a id="l16581" name="l16581"></a><span class="lineno">16581</span> </div>
<div class="line"><a id="l16582" name="l16582"></a><span class="lineno">16582</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16583" name="l16583"></a><span class="lineno">16583</span><span class="comment">//</span></div>
<div class="line"><a id="l16584" name="l16584"></a><span class="lineno">16584</span><span class="comment">// The following are defines for the bit fields in the NVIC_FPDSC register.</span></div>
<div class="line"><a id="l16585" name="l16585"></a><span class="lineno">16585</span><span class="comment">//</span></div>
<div class="line"><a id="l16586" name="l16586"></a><span class="lineno">16586</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16587" name="l16587"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a7dce814dc2f7197b2d03d48bf5799e86">16587</a></span><span class="preprocessor">#define NVIC_FPDSC_AHP          0x04000000  </span><span class="comment">// AHP Bit Default</span></div>
<div class="line"><a id="l16588" name="l16588"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a659660ab1554f1a2921033fb6cb2a660">16588</a></span><span class="preprocessor">#define NVIC_FPDSC_DN           0x02000000  </span><span class="comment">// DN Bit Default</span></div>
<div class="line"><a id="l16589" name="l16589"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#afde0188e0885a5f4d62ea5ed0e79a2b8">16589</a></span><span class="preprocessor">#define NVIC_FPDSC_FZ           0x01000000  </span><span class="comment">// FZ Bit Default</span></div>
<div class="line"><a id="l16590" name="l16590"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ac79308335aa4534c6309c2cb22cf29cc">16590</a></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_M      0x00C00000  </span><span class="comment">// RMODE Bit Default</span></div>
<div class="line"><a id="l16591" name="l16591"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a1034c37388f775ae4957e4898c5bb368">16591</a></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RN     0x00000000  </span><span class="comment">// Round to Nearest (RN) mode</span></div>
<div class="line"><a id="l16592" name="l16592"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a06a9e046759815abfee6411e911b6058">16592</a></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RP     0x00400000  </span><span class="comment">// Round towards Plus Infinity (RP)</span></div>
<div class="line"><a id="l16593" name="l16593"></a><span class="lineno">16593</span>                                            <span class="comment">// mode</span></div>
<div class="line"><a id="l16594" name="l16594"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a4d88e29efa21697f69c424d8e1ef7d9d">16594</a></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RM     0x00800000  </span><span class="comment">// Round towards Minus Infinity</span></div>
<div class="line"><a id="l16595" name="l16595"></a><span class="lineno">16595</span>                                            <span class="comment">// (RM) mode</span></div>
<div class="line"><a id="l16596" name="l16596"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a2dd9839afba8e666045bc7d27bb9274f">16596</a></span><span class="preprocessor">#define NVIC_FPDSC_RMODE_RZ     0x00C00000  </span><span class="comment">// Round towards Zero (RZ) mode</span></div>
<div class="line"><a id="l16597" name="l16597"></a><span class="lineno">16597</span> </div>
<div class="line"><a id="l16598" name="l16598"></a><span class="lineno">16598</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16599" name="l16599"></a><span class="lineno">16599</span><span class="comment">//</span></div>
<div class="line"><a id="l16600" name="l16600"></a><span class="lineno">16600</span><span class="comment">// The following definitions are deprecated.</span></div>
<div class="line"><a id="l16601" name="l16601"></a><span class="lineno">16601</span><span class="comment">//</span></div>
<div class="line"><a id="l16602" name="l16602"></a><span class="lineno">16602</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16603" name="l16603"></a><span class="lineno">16603</span><span class="preprocessor">#ifndef DEPRECATED</span></div>
<div class="line"><a id="l16604" name="l16604"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a834450a78d0b5141b858d48c3c34ece9">16604</a></span><span class="preprocessor">#define SYSCTL_DID0_CLASS_SNOWFLAKE                                           \</span></div>
<div class="line"><a id="l16605" name="l16605"></a><span class="lineno">16605</span><span class="preprocessor">                                0x000A0000  </span><span class="comment">// Tiva(TM) C Series TM4C129-class</span></div>
<div class="line"><a id="l16606" name="l16606"></a><span class="lineno">16606</span>                                            <span class="comment">// microcontrollers</span></div>
<div class="line"><a id="l16607" name="l16607"></a><span class="lineno">16607</span> </div>
<div class="line"><a id="l16608" name="l16608"></a><span class="lineno">16608</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16609" name="l16609"></a><span class="lineno">16609</span><span class="comment">//</span></div>
<div class="line"><a id="l16610" name="l16610"></a><span class="lineno">16610</span><span class="comment">// Deprecated defines for the bit fields in the SYSCTL_PWRTC register.</span></div>
<div class="line"><a id="l16611" name="l16611"></a><span class="lineno">16611</span><span class="comment">//</span></div>
<div class="line"><a id="l16612" name="l16612"></a><span class="lineno">16612</span><span class="comment">//*****************************************************************************</span></div>
<div class="line"><a id="l16613" name="l16613"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#ad1d8e623b0c4117bda621d9e0c62553a">16613</a></span><span class="preprocessor">#define SYSCTL_PWRTC_VDDA_UBOR0 0x00000010  </span><span class="comment">// VDDA Under BOR0 Status</span></div>
<div class="line"><a id="l16614" name="l16614"></a><span class="lineno"><a class="line" href="tm4c129cncpdt_8h.html#a24e0c60f8511e9bb7dffa1f2e1428cfc">16614</a></span><span class="preprocessor">#define SYSCTL_PWRTC_VDD_UBOR0  0x00000001  </span><span class="comment">// VDD Under BOR0 Status</span></div>
<div class="line"><a id="l16615" name="l16615"></a><span class="lineno">16615</span> </div>
<div class="line"><a id="l16616" name="l16616"></a><span class="lineno">16616</span><span class="preprocessor">#endif</span></div>
<div class="line"><a id="l16617" name="l16617"></a><span class="lineno">16617</span> </div>
<div class="line"><a id="l16618" name="l16618"></a><span class="lineno">16618</span><span class="preprocessor">#endif </span><span class="comment">// __TM4C129CNCPDT_H__</span></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_bfccd401955b95cf8c75461437045ac0.html">inc</a></li><li class="navelem"><a class="el" href="tm4c129cncpdt_8h.html">tm4c129cncpdt.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6 </li>
  </ul>
</div>
</body>
</html>
