<root><simulation><result_generated_time />2023-05-12 16:53:51<layer><layer_spec />{'B': 1, 'K': 576, 'C': 96, 'OY': 14, 'OX': 14, 'IY': 14, 'IX': 14, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />10838016<total_data_size_element />{'W': 55296, 'I': 18816, 'O': 112896}<total_data_reuse />{'W': 196, 'I': 576.0, 'O': 96}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />32/74</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />10080</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')], 1: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [64, 1, 1], 'I': [448, 1, 1], 'O': [28, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[('OY', 7)], [('OY', 2)]], [[('C', 2), ('K', 2)], [('C', 16)]], [], []]<I />[[[('K', 2)], []], [[('OY', 7), ('C', 2)], [('OY', 2), ('C', 16)]], [], []]<O />[[[('C', 2)], [('C', 16)]], [[('OY', 7), ('K', 2)], [('OY', 2)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('K', 9), ('C', 3), ('OX', 2), ('OX', 7)], [('K', 32)], []]<I />[[('K', 9), ('C', 3), ('OX', 2), ('OX', 7), ('K', 32)], [], []]<O />[[('K', 9), ('C', 3), ('OX', 2)], [('OX', 7), ('K', 32)], []]<fully_PE_level_output_stationary />True</temporal_mapping><data_reuse />{'W': [14.0, 14, 1, 1], 'I': [2.0, 288.0, 1.0, 1.0], 'O': [32.0, 3, 1, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [216, 442368, 442368], 'I': [336, 150528, 150528], 'O': [144, 903168, 903168], 'O_partial': [144, 0, 0], 'O_final': [0, 903168, 903168]}<actual_mem_utilization_individual />{'W': [0.42, 0.01, 0.0], 'I': [0.66, 0.0, 0.0], 'O': [0.28, 0.03, 0.0]}<actual_mem_utilization_shared />{'W': [0.42, 0.04, 0.0], 'I': [0.66, 0.04, 0.0], 'O': [0.28, 0.04, 0.0]}<effective_mem_size_bit />{'W': [216, 13824, 442368], 'I': [336, 150528, 150528], 'O': [72, 129024, 903168], 'O_partial': [72, 0, 0], 'O_final': [0, 129024, 903168]}<total_unit_count />{'W': [896, 64, 1, 1], 'I': [896, 448, 1, 1], 'O': [896, 28, 1, 1]}<unique_unit_count />{'W': [64, 64, 1, 1], 'I': [448, 448, 1, 1], 'O': [28, 28, 1, 1]}<duplicate_unit_count />{'W': [14.0, 1.0, 1.0, 1.0], 'I': [2.0, 1.0, 1.0, 1.0], 'O': [32.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[774144, 55296], [55296, 55296], [55296, 0]]<I />[[602112, 18816], [18816, 18816], [18816, 0]]<O />[[(225792, 338688), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]<O_partial />[[(225792, 338688), (0, 0)], [(0, 0), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (112896, 0)], [(0, 112896), (112896, 0)], [(0, 112896), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[96768, 6912], [864, 864], [216, 0]]<I />[[75264, 2352], [294, 294], [74, 0]]<O />[[(28224, 42336), (14112, 0)], [(0, 1764), (1764, 0)], [(0, 441), (0, 0)]]<O_partial />[([28224, 42336], [0, 0]), ([0, 0], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [14112, 0]), ([0, 1764], [1764, 0]), ([0, 441], [0, 0])]</mem_access_count_word><mac_count><active />10838016<idle />1548288</mac_count></basic_info><energy><total_energy />23770960.2<mem_energy_breakdown><W />[35.0, 171.2, 287.7]<I />[26.1, 58.3, 97.9]<O />[29.7, 349.6, 587.3]</mem_energy_breakdown><MAC_energy><active_MAC />23691903.0<idle_MAC />77414.4<total />23769317.4</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.7969<utilization_without_data_loading />0.875<utilization_spatial />0.875<utilization_temporal_with_data_loading />0.9108<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />13281<latency_cycle_without_data_loading />12096<ideal_computing_cycle />12096<data_loading><load_cycle_total />1185<load_cycle_individual />{'W': [27, 864, 0], 'I': [294, 294, 0]}<load_cycle_combined />{'W': 864, 'I': 295}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-12095], [-11625, -10881], [-12096, -12096]], 'I': [[-12095], [-378, -12096], [-12096, -12096]], 'O': [[-12096], [-11648, -10304], [-10332, -11655]]}<mem_stall_cycle_shared />{'W': [[-12095], [-11625, 0], [0, 0]], 'I': [[-12095], [-378, 0], [0, 0]], 'O': [[-12096], [-11648, -10304], [-10332, -11655]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [216, 442368, 442368], 'I': [336, 150528, 150528], 'O': [144, 903168, 903168], 'O_partial': [144, 0, 0], 'O_final': [0, 903168, 903168]}<data_size_each_level_total />{'W': [13824, 442368, 442368], 'I': [150528, 150528, 150528], 'O': [4032, 903168, 903168]}<loop_cycles_each_level />{'W': [378, 12096, 12096], 'I': [12096, 12096, 12096], 'O': [54, 12096, 12096]}<top_ir_loop_size />{'W': [14, 1, 1], 'I': [32, 1, 1], 'O': [1, 1, 1]}<req_aver_mem_bw />{'W': [[8.0, 0.6], [36.6, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.0], [12.4, 12.4], [12.4, 12.4]], 'O': [[8.0, 2.7], [74.7, 74.7], [74.7, 74.7]]}<req_inst_mem_bw />{'W': [[8.0, 8.0], [512.0, 36.6], [36.6, 36.6]], 'I': [[8.0, 0.9], [398.2, 12.4], [12.4, 12.4]], 'O': [[8.0, 2.7], [74.7, 74.7], [74.7, 74.7]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 0.6], [36.6, 36.6], [36.6, 0]], 'I': [[8.0, 0.9], [398.2, 12.4], [12.4, 0]], 'O': [[8.0, 2.7], [74.7, 74.7], [74.7, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 0.6], [509.5, 123.7], [49.0, 74.7]], 'I': [[8.0, 0.9], [509.5, 123.7], [49.0, 74.7]], 'O': [[8.0, 2.7], [509.5, 123.7], [49.0, 74.7]]}<output_distinguish />[('psum', 'fsum'), ('fsum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [True, True], [True, True]], 'I': [[True, True], [True, True], [True, True]], 'O': [[True, True], [True, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 12096], [378, 378, 32], [12096, 12096, 1]], 'I': [[1, 1, 12096], [378, 12096, 1], [12096, 12096, 1]], 'O': [[1, 1, 12096], [54, 54, 224], [12096, 12096, 1]]}<trans_time_real />{'W': [[0, 1, 12096], [[3, 378, 32], [27, 378, 32]], [[864, 12096, 1], [216, 12096, 1]]], 'I': [[0, 1, 12096], [[5, 12096, 1], [294, 12096, 1]], [[294, 12096, 1], [74, 12096, 1]]], 'O': [[0, 1, 12096], [[2, 54, 224], [8, 54, 224]], [[1764, 12096, 1], [441, 12096, 1]]]}<single_stall_cycle />{'W': [[-1], [-375, -351], [-11232, -11880]], 'I': [[-1], [-373, -84], [-11802, -12022]], 'O': [[-1], [-52, -46], [-10332, -11655]]}<single_stall_count />{'W': [12095, 31, 0], 'I': [12095, 0, 0], 'O': [12096, 224, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [837, 0], 'I': [0, 0], 'O': [1792, 1764]}, 1: {'W': [0, 0], 'I': [0, 0], 'O': [1764, 0]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-11259, -12096], [-10304, -10332]], 1: [[-12096, -12096], [-10332, -12096]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.7<mem_area />120.7<mem_area_percentage />100.0 %</area></results><elapsed_time_second />0</simulation></root>