LIBRARY IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
use IEEE.NUMERIC_STD.ALL;
entity ALU is
port(Clock: in std_logic;
		A,B : in unsigned(7 downto 0);
		student_id: in unsigned(3 downto 0);
		OP : in unsigned(15 downto 0);
		Neg: out std_logic;
		R1 : out unsigned(3 downto 0);
		R2 : out unsigned(3 downto 0));
end ALU;
architecture calculation of ALU is
signal Reg1, Reg