// Seed: 3622661249
module module_0;
  id_1 :
  assert property (@(posedge id_1#(.id_1(1))) id_1)
  else $unsigned(50);
  ;
  assign module_2.id_1 = 0;
endmodule
module module_1 #(
    parameter id_2 = 32'd97
) (
    input wand id_0,
    input tri0 id_1,
    input supply0 _id_2,
    output supply0 id_3
    , id_6,
    output uwire id_4
);
  logic [7:0] id_7;
  supply0 id_8;
  module_0 modCall_1 ();
  assign id_7[id_2==1] = id_8;
  assign id_8 = 1;
  wire id_9;
endmodule
module module_2 (
    output supply0 id_0,
    input  supply0 id_1
);
  assign id_0 = -1;
  module_0 modCall_1 ();
endmodule
